

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-fc80690a07466c1876745320413ad46fcb9c3275_modified_18.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:512,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-gpgpu_perfect_mem_data                    0 # no wait for data on scoreboard
-gpgpu_write_sched_order                    0 # write order in which warps were executed in file
-gpgpu_follow_defined_sched_order                    0 # follow sched order written in file
-gpgpu_print_stall_data                    0 # Print verbose stall data per cycle
-gpgpu_print_cout_statements                    0 # Print verbose stall data per cycle
-gpgpu_sched_all_warps                    0 # All schedulers see all warps
-gpgpu_reply_buffer                     1 # Replay instructions which could not be executed later
-gpgpu_reply_buffer_seperate_mem_comp                    0 # Replay instructions which could not be executed later
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    1 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      34 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,0,4,4,4,4,0,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_perfect_control                    0 # perfect control so that all control hazardsare resolved immediately
-gpgpu_pending_write_ignore                    0 # Ignore Pending Writes
-gpgpu_ignore_synchronization                    0 # Ignores synchronization (CAREFUL: may break execution)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,1,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3      1,4,8,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=10:RCD=20:RAS=50:RP=20:RC=62: CL=20:WL=8:CDLR=9:WR=20:nbkgrp=4:CCDL=4:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_ptx_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1905.0:1905.0:1905.0:3500.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  4,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  4,2 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                  8,4 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 20,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                  8,4 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                  8,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,2 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    10 # minimal delay between activation of rows in different banks
RCD                                    20 # row to column delay
RAS                                    50 # time needed to activate row
RP                                     20 # time needed to precharge (deactivate) row
RC                                     62 # row cycle time
CDLR                                    9 # switching from write to read (changes tWTR)
WR                                     20 # last data-in to row precharge
CL                                     20 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    4 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1905000000.000000:1905000000.000000:1905000000.000000:3500000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000052493438320:0.00000000052493438320:0.00000000052493438320:0.00000000028571428571
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007febe3708000,1024
launching memcpy command : MemcpyHtoD,0x00007febe3710400,65536
launching memcpy command : MemcpyHtoD,0x00007febe3707000,4096
launching memcpy command : MemcpyHtoD,0x00007febe3708400,32768
Processing kernel ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-1.traceg
-kernel name = _Z12pgain_kerneliilP5PointiPfS1_PiPb
-kernel id = 1
-grid dim = (2,1,1)
-block dim = (512,1,1)
-shmem = 64
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fec18000000
-local mem base_addr = 0x00007fec1a000000
-nvbit version = 1.4
-accelsim tracer version = 3
launching kernel command : ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-1.traceg
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
GPGPU-Sim uArch: CTA/core = 2, limited by: threads
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 1,0,0
Destroy streams for kernel 1: size 0
kernel_name = _Z12pgain_kerneliilP5PointiPfS1_PiPb 
kernel_launch_uid = 1 
gpu_sim_cycle = 17753
gpu_sim_insn = 154794
gpu_ipc =       8.7193
gpu_tot_sim_cycle = 17753
gpu_tot_stall_cycle = 6796
tot_cycles_exec_all_SM = 102012
cycles_passed = 17753
gpu_tot_sim_insn = 154794
gpu_tot_ipc =       8.7193
gpu_tot_issued_cta = 2
gpu_occupancy = 49.5017% 
gpu_tot_occupancy = 49.5017% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2631
partiton_level_parallism_total  =       0.2631
partiton_level_parallism_util =       1.8884
partiton_level_parallism_util_total  =       1.8884
L2_BW  =      16.7775 GB/Sec
L2_BW_total  =      16.7775 GB/Sec
gpu_total_sim_rate=25799

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2682
	L1I_total_cache_misses = 756
	L1I_total_cache_miss_rate = 0.2819
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2954, Miss = 2429, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 2907
	L1D_cache_core[1]: Access = 2955, Miss = 2333, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 2951
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 5909
	L1D_total_cache_misses = 4762
	L1D_total_cache_miss_rate = 0.8059
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 5858
	L1D_cache_data_port_util = 0.045
	L1D_cache_fill_port_util = 0.153
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 517
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3856
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4970
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 842
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 794
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 630
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 64
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 888
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1926
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 756
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 684
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6009
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 694
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3366

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4970
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 888
ctas_completed 2, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
252, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 
gpgpu_n_tot_thrd_icount = 154794
gpgpu_n_tot_w_icount = 5364
gpgpu_n_stall_shd_mem = 3156
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3904
gpgpu_n_mem_write_global = 694
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 21128
gpgpu_n_store_insn = 1228
gpgpu_n_shmem_insn = 16416
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2436
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 720
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9008	W0_Idle:165801	W0_Scoreboard:19085	W1:174	W2:6	W3:18	W4:12	W5:24	W6:24	W7:36	W8:54	W9:18	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:18	W24:54	W25:36	W26:24	W27:24	W28:12	W29:18	W30:6	W31:4	W32:4636
single_issue_nums: WS0:1476	WS1:1296	WS2:1296	WS3:1296	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 31232 {8:3904,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 27760 {40:694,}
traffic_breakdown_coretomem[INST_ACC_R] = 576 {8:72,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 156160 {40:3904,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5552 {8:694,}
traffic_breakdown_memtocore[INST_ACC_R] = 11520 {40:288,}
ENTERING ACCELSIM HERE
maxmflatency = 453 
max_icnt2mem_latency = 149 
maxmrqlatency = 27 
max_icnt2sh_latency = 82 
averagemflatency = 246 
avg_icnt2mem_latency = 64 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 5 
mrq_lat_table:770 	14 	20 	112 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3230 	1368 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	72 	0 	0 	461 	2427 	1704 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3338 	669 	305 	192 	81 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         1         0         1         0         0         0         0         0         1         0         0         0         0 
dram[2]:         4         8         0         0         0         0         0         0         0         0         1         1         1         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         1         0         2         0         0 
dram[4]:         8         8         0         0         1         0         0         0         0         1         0         0         0         0         1         0 
dram[5]:         8         4         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0         1         0         0         1         0         0         0         1         0         0         0         0 
dram[7]:         4         4         0         0         0         0         0         0         1         0         0         0         0         1         0         0 
dram[8]:         4         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         4         0         0         0         0         0         0         0         0         0         1         0         0         2         0 
dram[10]:         8         4         0         0         0         0         0         0         2         0         0         0         0         0         0         0 
dram[11]:         8        20         0         0         0         0         0         1         0         0         0         1         0         0         0         0 
dram[12]:         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         1         0         0         0         0         0         0         0         0         0         0         1         0         0         1 
dram[14]:         0         4         1         0         0         0         0         0         1         0         0         1         0         0         0         0 
dram[15]:         4         4         0         0         0         0         0         0         0         1         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     11602     11256         0         0     16504     16104         0         0     16235     16152         0         0         0         0     16096         0 
dram[1]:     11711     12182         0     16108     16536     16351         0         0         0         0         0     16086         0         0         0         0 
dram[2]:     12577     10930         0         0     16111         0     16458     16094     16159     16126     16145     16102     16087     16112     16103     16434 
dram[3]:      9879     10042         0         0         0         0         0     16469     16294     16116     16098     16091         0     16090     16435         0 
dram[4]:     10003      8931         0     16597     16099         0         0         0         0     16093         0     16120     16502         0     16097     16115 
dram[5]:      8645      9043         0         0     16200         0     16088         0     16296     16462         0     16311         0         0     16092     16099 
dram[6]:      8728      8411     16145         0     16160         0     16104     16122         0     16308         0     16118     16152         0         0         0 
dram[7]:      8717      9023     16225         0         0         0         0         0     16458     16535     16112     16087     16110     16098         0         0 
dram[8]:     14775     16152     16352         0     16157         0         0     16456         0         0         0     16121         0         0         0     16102 
dram[9]:     16861     15078         0         0     16373         0     16097     16372     16105     16461     16096     16091         0         0     16111         0 
dram[10]:      9333     16068         0         0         0         0         0         0     16100         0     16092         0         0     16157     16105         0 
dram[11]:     11041      9644         0     16350     16155     16142         0     16374         0     16157     16372     16090         0         0         0         0 
dram[12]:     16944     16436         0     16505         0     16495         0         0         0         0         0     16393     16102         0         0     16538 
dram[13]:     16843     16123         0     16225     16307     16109     16495         0         0     16197         0     16090     16227     16540     16228     16306 
dram[14]:     16841      9957     16295         0     16157         0         0     16106     16115     16164     16094     16093         0         0         0     16309 
dram[15]:     10297     10639     16161     16155     16114         0     16596     16151     16163     16127         0         0         0     16103         0     16201 
average row accesses per activate:
dram[0]: 13.000000 13.000000      -nan      -nan  1.000000  1.000000      -nan      -nan  1.000000  1.000000      -nan      -nan      -nan      -nan  1.000000      -nan 
dram[1]: 12.000000 12.000000      -nan  1.000000  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan 
dram[2]:  8.333333 14.000000      -nan      -nan  1.000000      -nan  1.000000  1.000000  1.000000  2.000000  1.333333  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[3]:  9.666667  9.666667      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000  2.000000  1.000000  1.000000      -nan  1.333333  1.000000      -nan 
dram[4]: 14.000000  7.500000      -nan  1.000000  1.000000      -nan      -nan      -nan      -nan  1.000000      -nan  1.000000  1.000000      -nan  1.000000  1.000000 
dram[5]:  9.666667 11.500000      -nan      -nan  2.000000      -nan  1.500000      -nan  1.000000  1.000000      -nan  1.000000      -nan      -nan  1.000000  2.000000 
dram[6]: 12.000000 12.000000  1.000000      -nan  1.000000      -nan  1.000000  1.000000      -nan  1.000000      -nan  1.000000  1.000000      -nan      -nan      -nan 
dram[7]: 12.000000  5.400000  2.000000      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan      -nan 
dram[8]: 11.500000  7.333333  1.000000      -nan  2.000000      -nan      -nan  1.000000      -nan      -nan      -nan  1.000000      -nan      -nan      -nan  1.000000 
dram[9]: 20.000000  6.500000      -nan      -nan  1.000000      -nan  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan      -nan  1.333333      -nan 
dram[10]:  9.666667  6.500000      -nan      -nan      -nan      -nan      -nan      -nan  1.500000      -nan  1.000000      -nan      -nan  1.000000  1.000000      -nan 
dram[11]: 13.500000  9.333333      -nan  1.000000  1.000000  1.000000      -nan  1.000000      -nan  1.000000  1.000000  1.000000      -nan      -nan      -nan      -nan 
dram[12]: 20.000000 10.500000      -nan  1.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan      -nan  1.000000 
dram[13]: 20.000000 10.500000      -nan  1.000000  1.000000  1.000000  1.000000      -nan      -nan  1.000000      -nan  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[14]: 20.000000 11.500000  1.000000      -nan  1.000000      -nan      -nan  1.000000  1.000000  1.000000  2.000000  1.000000      -nan      -nan      -nan  1.000000 
dram[15]: 12.000000 11.500000  1.000000  1.000000  2.000000      -nan  1.000000  1.000000  1.000000  1.000000      -nan      -nan      -nan  1.000000      -nan  1.000000 
average row locality = 952/222 = 4.288288
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        26        26         0         0         1         2         0         0         1         1         0         0         0         0         1         0 
dram[1]:        24        24         0         2         1         3         0         0         0         0         0         2         0         0         0         0 
dram[2]:        25        28         0         0         1         0         1         1         1         2         4         2         2         1         1         1 
dram[3]:        29        29         0         0         0         0         0         1         1         2         1         3         0         4         1         0 
dram[4]:        28        30         0         1         2         0         0         0         0         2         0         1         1         0         2         1 
dram[5]:        29        23         0         0         2         0         3         0         1         1         0         1         0         0         1         2 
dram[6]:        24        24         1         0         2         0         1         2         0         1         0         2         1         0         0         0 
dram[7]:        24        27         2         0         0         0         0         0         2         1         1         1         1         2         0         0 
dram[8]:        23        22         1         0         2         0         0         1         0         0         0         1         0         0         0         1 
dram[9]:        20        26         0         0         1         0         1         1         1         1         1         3         0         0         4         0 
dram[10]:        29        26         0         0         0         0         0         0         3         0         1         0         0         1         1         0 
dram[11]:        27        28         0         1         1         1         0         2         0         1         1         2         0         0         0         0 
dram[12]:        20        21         0         1         0         1         0         0         0         0         0         1         1         0         0         1 
dram[13]:        20        21         0         1         1         1         1         0         0         1         0         1         2         1         1         2 
dram[14]:        20        23         2         0         1         0         0         1         2         1         2         2         0         0         0         1 
dram[15]:        24        23         1         1         2         0         1         1         1         2         0         0         0         1         0         1 
total dram reads = 952
min_bank_accesses = 0!
chip skew: 71/46 = 1.54
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        709       682    none      none        1172       748    none      none         314       313    none      none      none      none         317    none  
dram[1]:        808       795    none        7234      1162       608    none      none      none      none      none         319    none      none      none      none  
dram[2]:        741       657    none      none        1170    none         314       316       316       315       323       320       327       327       323       313
dram[3]:        685       668    none      none      none      none      none         317       313       330       321       334    none         328       314    none  
dram[4]:        725       667    none       13996       325    none      none      none      none         327    none         335       312    none         332       327
dram[5]:        676       811    none      none         315    none         322    none         313       318    none         315    none      none         317       322
dram[6]:        814       815     14762    none         322    none         325       321    none         314    none         328       314    none      none      none  
dram[7]:        786       745      7430    none      none      none      none      none         320       314       328       316       323       333    none      none  
dram[8]:        816       898     14654    none         317    none      none         314    none      none      none         312    none      none      none         320
dram[9]:        954       749    none      none         319    none         324       313       326       317       316       326    none      none         326    none  
dram[10]:        674       750    none      none      none      none      none      none         326    none         315    none      none         316       319    none  
dram[11]:        694       673    none       14757       316       313    none         327    none         318       314       326    none      none      none      none  
dram[12]:        949       934    none       14678    none         313    none      none      none      none      none         314       322    none      none         313
dram[13]:        955       922    none       16700       317       320       313    none      none         313    none         317       321       315       323       319
dram[14]:        944       781      7141    none         315    none      none         320       323       322       324       331    none      none      none         315
dram[15]:        795       806     14595     14730       327    none         313       313       320       326    none      none      none         323    none         314
maximum mf latency per bank:
dram[0]:        425       393       263       298       316       323         0         0       314       313         0         0         0         0       317         0
dram[1]:        413       395       306       330       314       325         0         0         0         0         0       324         0         0         0         0
dram[2]:        397       393       269       267       322       233       314       316       316       316       329       325       339       327       323       313
dram[3]:        446       400       270       270       225       241         0       317       313       332       321       356         0       354       314         0
dram[4]:        453       423       268       314       327         0         0         0         0       338         0       335       312         0       348       327
dram[5]:        392       410       263       270       316         0       327         0       313       318         0       315         0         0       317       325
dram[6]:        412       410       315       264       324         0       325       329         0       314         0       330       314         0         0         0
dram[7]:        393       383       313       270         0         0         0         0       325       314       328       316       323       347         0         0
dram[8]:        398       387       314       268       319         0         0       314         0         0         0       312         0         0         0       320
dram[9]:        387       406       270       264       319         0       324       313       326       317       316       337         0         0       329         0
dram[10]:        430       432       263       270         0         0         0         0       339         0       315         0         0       316       319         0
dram[11]:        434       384       268       313       316       313         0       336         0       318       314       336         0         0         0         0
dram[12]:        397       408       317       319         0       313         0         0         0         0         0       314       322         0         0       313
dram[13]:        401       403       262       313       317       320       313         0         0       313         0       317       325       315       323       326
dram[14]:        392       387       324       264       315         0         0       320       325       322       327       345         0         0         0       315
dram[15]:        443       423       316       315       329         0       313       313       320       328         0         0         0       323         0       314
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=32616 n_nop=32545 n_act=10 n_pre=3 n_ref_event=0 n_req=58 n_rd=58 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007113
n_activity=866 dram_eff=0.2679
bk0: 26a 32511i bk1: 26a 32531i bk2: 0a 32614i bk3: 0a 32617i bk4: 1a 32596i bk5: 2a 32555i bk6: 0a 32611i bk7: 0a 32616i bk8: 1a 32595i bk9: 1a 32593i bk10: 0a 32613i bk11: 0a 32614i bk12: 0a 32615i bk13: 0a 32617i bk14: 1a 32597i bk15: 0a 32618i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.827586
Row_Buffer_Locality_read = 0.827586
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.187879
Bank_Level_Parallism_Col = 0.981000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.007113 
total_CMD = 32616 
util_bw = 232 
Wasted_Col = 167 
Wasted_Row = 22 
Idle = 32195 

BW Util Bottlenecks: 
RCDc_limit = 176 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32616 
n_nop = 32545 
Read = 58 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 3 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 13 
issued_total_col = 58 
Row_Bus_Util =  0.000399 
CoL_Bus_Util = 0.001778 
Either_Row_CoL_Bus_Util = 0.002177 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006193 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00619328
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=32616 n_nop=32542 n_act=12 n_pre=6 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006868
n_activity=973 dram_eff=0.2302
bk0: 24a 32503i bk1: 24a 32509i bk2: 0a 32615i bk3: 2a 32547i bk4: 1a 32592i bk5: 3a 32514i bk6: 0a 32611i bk7: 0a 32615i bk8: 0a 32616i bk9: 0a 32616i bk10: 0a 32616i bk11: 2a 32555i bk12: 0a 32613i bk13: 0a 32616i bk14: 0a 32617i bk15: 0a 32619i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.785714
Row_Buffer_Locality_read = 0.785714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.272947
Bank_Level_Parallism_Col = 1.148936
Bank_Level_Parallism_Ready = 1.107143
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.148936 

BW Util details:
bwutil = 0.006868 
total_CMD = 32616 
util_bw = 224 
Wasted_Col = 206 
Wasted_Row = 72 
Idle = 32114 

BW Util Bottlenecks: 
RCDc_limit = 226 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32616 
n_nop = 32542 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 6 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 56 
Row_Bus_Util =  0.000552 
CoL_Bus_Util = 0.001717 
Either_Row_CoL_Bus_Util = 0.002269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008125 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00812485
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=32616 n_nop=32520 n_act=20 n_pre=7 n_ref_event=0 n_req=70 n_rd=70 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008585
n_activity=1064 dram_eff=0.2632
bk0: 25a 32462i bk1: 28a 32528i bk2: 0a 32610i bk3: 0a 32613i bk4: 1a 32593i bk5: 0a 32616i bk6: 1a 32598i bk7: 1a 32598i bk8: 1a 32597i bk9: 2a 32596i bk10: 4a 32514i bk11: 2a 32553i bk12: 2a 32540i bk13: 1a 32582i bk14: 1a 32587i bk15: 1a 32596i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.449102
Bank_Level_Parallism_Col = 1.221445
Bank_Level_Parallism_Ready = 1.014084
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.179487 

BW Util details:
bwutil = 0.008585 
total_CMD = 32616 
util_bw = 280 
Wasted_Col = 267 
Wasted_Row = 60 
Idle = 32009 

BW Util Bottlenecks: 
RCDc_limit = 338 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32616 
n_nop = 32520 
Read = 70 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 7 
n_ref = 0 
n_req = 70 
total_req = 70 

Dual Bus Interface Util: 
issued_total_row = 27 
issued_total_col = 70 
Row_Bus_Util =  0.000828 
CoL_Bus_Util = 0.002146 
Either_Row_CoL_Bus_Util = 0.002943 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.010417 
queue_avg = 0.006439 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00643856
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=32616 n_nop=32520 n_act=17 n_pre=8 n_ref_event=0 n_req=71 n_rd=71 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008707
n_activity=1168 dram_eff=0.2432
bk0: 29a 32459i bk1: 29a 32477i bk2: 0a 32610i bk3: 0a 32613i bk4: 0a 32614i bk5: 0a 32616i bk6: 0a 32617i bk7: 1a 32593i bk8: 1a 32598i bk9: 2a 32594i bk10: 1a 32593i bk11: 3a 32481i bk12: 0a 32612i bk13: 4a 32485i bk14: 1a 32593i bk15: 0a 32617i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.760563
Row_Buffer_Locality_read = 0.760563
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.230132
Bank_Level_Parallism_Col = 1.117241
Bank_Level_Parallism_Ready = 1.028169
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.094253 

BW Util details:
bwutil = 0.008707 
total_CMD = 32616 
util_bw = 284 
Wasted_Col = 270 
Wasted_Row = 148 
Idle = 31914 

BW Util Bottlenecks: 
RCDc_limit = 302 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32616 
n_nop = 32520 
Read = 71 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 8 
n_ref = 0 
n_req = 71 
total_req = 71 

Dual Bus Interface Util: 
issued_total_row = 25 
issued_total_col = 71 
Row_Bus_Util =  0.000766 
CoL_Bus_Util = 0.002177 
Either_Row_CoL_Bus_Util = 0.002943 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008983 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00898332
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=32616 n_nop=32525 n_act=16 n_pre=7 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008339
n_activity=892 dram_eff=0.3049
bk0: 28a 32491i bk1: 30a 32396i bk2: 0a 32607i bk3: 1a 32590i bk4: 2a 32543i bk5: 0a 32613i bk6: 0a 32616i bk7: 0a 32618i bk8: 0a 32618i bk9: 2a 32555i bk10: 0a 32617i bk11: 1a 32584i bk12: 1a 32596i bk13: 0a 32617i bk14: 2a 32523i bk15: 1a 32598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764706
Row_Buffer_Locality_read = 0.764706
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.542194
Bank_Level_Parallism_Col = 1.182266
Bank_Level_Parallism_Ready = 1.057971
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.182266 

BW Util details:
bwutil = 0.008339 
total_CMD = 32616 
util_bw = 272 
Wasted_Col = 224 
Wasted_Row = 48 
Idle = 32072 

BW Util Bottlenecks: 
RCDc_limit = 270 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32616 
n_nop = 32525 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 7 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 23 
issued_total_col = 68 
Row_Bus_Util =  0.000705 
CoL_Bus_Util = 0.002085 
Either_Row_CoL_Bus_Util = 0.002790 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007573 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00757297
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=32616 n_nop=32536 n_act=13 n_pre=4 n_ref_event=0 n_req=63 n_rd=63 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007726
n_activity=972 dram_eff=0.2593
bk0: 29a 32463i bk1: 23a 32490i bk2: 0a 32613i bk3: 0a 32615i bk4: 2a 32592i bk5: 0a 32615i bk6: 3a 32551i bk7: 0a 32613i bk8: 1a 32594i bk9: 1a 32594i bk10: 0a 32615i bk11: 1a 32597i bk12: 0a 32616i bk13: 0a 32617i bk14: 1a 32594i bk15: 2a 32594i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.793651
Row_Buffer_Locality_read = 0.793651
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.215909
Bank_Level_Parallism_Col = 1.175676
Bank_Level_Parallism_Ready = 1.142857
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.148649 

BW Util details:
bwutil = 0.007726 
total_CMD = 32616 
util_bw = 252 
Wasted_Col = 213 
Wasted_Row = 60 
Idle = 32091 

BW Util Bottlenecks: 
RCDc_limit = 239 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32616 
n_nop = 32536 
Read = 63 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 13 
n_pre = 4 
n_ref = 0 
n_req = 63 
total_req = 63 

Dual Bus Interface Util: 
issued_total_row = 17 
issued_total_col = 63 
Row_Bus_Util =  0.000521 
CoL_Bus_Util = 0.001932 
Either_Row_CoL_Bus_Util = 0.002453 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015943 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0159431
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=32616 n_nop=32540 n_act=14 n_pre=5 n_ref_event=0 n_req=58 n_rd=58 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007113
n_activity=834 dram_eff=0.2782
bk0: 24a 32509i bk1: 24a 32474i bk2: 1a 32594i bk3: 0a 32617i bk4: 2a 32551i bk5: 0a 32616i bk6: 1a 32597i bk7: 2a 32540i bk8: 0a 32612i bk9: 1a 32593i bk10: 0a 32613i bk11: 2a 32551i bk12: 1a 32592i bk13: 0a 32615i bk14: 0a 32616i bk15: 0a 32619i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.758621
Row_Buffer_Locality_read = 0.758621
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.493734
Bank_Level_Parallism_Col = 1.309456
Bank_Level_Parallism_Ready = 1.203390
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.277937 

BW Util details:
bwutil = 0.007113 
total_CMD = 32616 
util_bw = 232 
Wasted_Col = 193 
Wasted_Row = 42 
Idle = 32149 

BW Util Bottlenecks: 
RCDc_limit = 241 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32616 
n_nop = 32540 
Read = 58 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 14 
n_pre = 5 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 19 
issued_total_col = 58 
Row_Bus_Util =  0.000583 
CoL_Bus_Util = 0.001778 
Either_Row_CoL_Bus_Util = 0.002330 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.013158 
queue_avg = 0.019990 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0199902
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=32616 n_nop=32533 n_act=16 n_pre=7 n_ref_event=0 n_req=61 n_rd=61 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007481
n_activity=1005 dram_eff=0.2428
bk0: 24a 32515i bk1: 27a 32371i bk2: 2a 32588i bk3: 0a 32611i bk4: 0a 32612i bk5: 0a 32614i bk6: 0a 32616i bk7: 0a 32618i bk8: 2a 32557i bk9: 1a 32596i bk10: 1a 32590i bk11: 1a 32598i bk12: 1a 32597i bk13: 2a 32537i bk14: 0a 32614i bk15: 0a 32619i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.737705
Row_Buffer_Locality_read = 0.737705
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.302605
Bank_Level_Parallism_Col = 1.149510
Bank_Level_Parallism_Ready = 1.131148
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.125000 

BW Util details:
bwutil = 0.007481 
total_CMD = 32616 
util_bw = 244 
Wasted_Col = 262 
Wasted_Row = 73 
Idle = 32037 

BW Util Bottlenecks: 
RCDc_limit = 292 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32616 
n_nop = 32533 
Read = 61 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 7 
n_ref = 0 
n_req = 61 
total_req = 61 

Dual Bus Interface Util: 
issued_total_row = 23 
issued_total_col = 61 
Row_Bus_Util =  0.000705 
CoL_Bus_Util = 0.001870 
Either_Row_CoL_Bus_Util = 0.002545 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.012048 
queue_avg = 0.012816 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0128158
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=32616 n_nop=32552 n_act=10 n_pre=3 n_ref_event=0 n_req=51 n_rd=51 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006255
n_activity=800 dram_eff=0.255
bk0: 23a 32507i bk1: 22a 32512i bk2: 1a 32590i bk3: 0a 32613i bk4: 2a 32589i bk5: 0a 32613i bk6: 0a 32613i bk7: 1a 32596i bk8: 0a 32615i bk9: 0a 32616i bk10: 0a 32616i bk11: 1a 32597i bk12: 0a 32616i bk13: 0a 32618i bk14: 0a 32618i bk15: 1a 32599i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.803922
Row_Buffer_Locality_read = 0.803922
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.174603
Bank_Level_Parallism_Col = 1.089888
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.089888 

BW Util details:
bwutil = 0.006255 
total_CMD = 32616 
util_bw = 204 
Wasted_Col = 168 
Wasted_Row = 40 
Idle = 32204 

BW Util Bottlenecks: 
RCDc_limit = 188 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32616 
n_nop = 32552 
Read = 51 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 3 
n_ref = 0 
n_req = 51 
total_req = 51 

Dual Bus Interface Util: 
issued_total_row = 13 
issued_total_col = 51 
Row_Bus_Util =  0.000399 
CoL_Bus_Util = 0.001564 
Either_Row_CoL_Bus_Util = 0.001962 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003189 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00318862
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=32616 n_nop=32535 n_act=17 n_pre=7 n_ref_event=0 n_req=59 n_rd=59 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007236
n_activity=969 dram_eff=0.2436
bk0: 20a 32566i bk1: 26a 32444i bk2: 0a 32607i bk3: 0a 32614i bk4: 1a 32587i bk5: 0a 32615i bk6: 1a 32587i bk7: 1a 32598i bk8: 1a 32594i bk9: 1a 32599i bk10: 1a 32599i bk11: 3a 32505i bk12: 0a 32613i bk13: 0a 32617i bk14: 4a 32509i bk15: 0a 32612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.711864
Row_Buffer_Locality_read = 0.711864
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.426009
Bank_Level_Parallism_Col = 1.218232
Bank_Level_Parallism_Ready = 1.033333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.190608 

BW Util details:
bwutil = 0.007236 
total_CMD = 32616 
util_bw = 236 
Wasted_Col = 234 
Wasted_Row = 72 
Idle = 32074 

BW Util Bottlenecks: 
RCDc_limit = 290 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32616 
n_nop = 32535 
Read = 59 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 7 
n_ref = 0 
n_req = 59 
total_req = 59 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 59 
Row_Bus_Util =  0.000736 
CoL_Bus_Util = 0.001809 
Either_Row_CoL_Bus_Util = 0.002483 
Issued_on_Two_Bus_Simul_Util = 0.000061 
issued_two_Eff = 0.024691 
queue_avg = 0.003649 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00364852
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=32616 n_nop=32537 n_act=12 n_pre=6 n_ref_event=0 n_req=61 n_rd=61 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007481
n_activity=863 dram_eff=0.2827
bk0: 29a 32453i bk1: 26a 32404i bk2: 0a 32609i bk3: 0a 32612i bk4: 0a 32615i bk5: 0a 32616i bk6: 0a 32618i bk7: 0a 32618i bk8: 3a 32550i bk9: 0a 32614i bk10: 1a 32597i bk11: 0a 32616i bk12: 0a 32617i bk13: 1a 32596i bk14: 1a 32594i bk15: 0a 32617i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.803279
Row_Buffer_Locality_read = 0.803279
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.183932
Bank_Level_Parallism_Col = 1.149052
Bank_Level_Parallism_Ready = 1.213115
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.149052 

BW Util details:
bwutil = 0.007481 
total_CMD = 32616 
util_bw = 244 
Wasted_Col = 212 
Wasted_Row = 87 
Idle = 32073 

BW Util Bottlenecks: 
RCDc_limit = 227 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32616 
n_nop = 32537 
Read = 61 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 6 
n_ref = 0 
n_req = 61 
total_req = 61 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 61 
Row_Bus_Util =  0.000552 
CoL_Bus_Util = 0.001870 
Either_Row_CoL_Bus_Util = 0.002422 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008370 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00837012
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=32616 n_nop=32533 n_act=14 n_pre=5 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007849
n_activity=1008 dram_eff=0.254
bk0: 27a 32497i bk1: 28a 32496i bk2: 0a 32613i bk3: 1a 32595i bk4: 1a 32594i bk5: 1a 32594i bk6: 0a 32615i bk7: 2a 32530i bk8: 0a 32615i bk9: 1a 32588i bk10: 1a 32594i bk11: 2a 32553i bk12: 0a 32611i bk13: 0a 32616i bk14: 0a 32617i bk15: 0a 32620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.781250
Row_Buffer_Locality_read = 0.781250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.163900
Bank_Level_Parallism_Col = 1.094595
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.094595 

BW Util details:
bwutil = 0.007849 
total_CMD = 32616 
util_bw = 256 
Wasted_Col = 229 
Wasted_Row = 102 
Idle = 32029 

BW Util Bottlenecks: 
RCDc_limit = 260 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32616 
n_nop = 32533 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 14 
n_pre = 5 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 19 
issued_total_col = 64 
Row_Bus_Util =  0.000583 
CoL_Bus_Util = 0.001962 
Either_Row_CoL_Bus_Util = 0.002545 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008983 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00898332
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=32616 n_nop=32561 n_act=8 n_pre=1 n_ref_event=0 n_req=46 n_rd=46 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005641
n_activity=675 dram_eff=0.2726
bk0: 20a 32568i bk1: 21a 32532i bk2: 0a 32612i bk3: 1a 32595i bk4: 0a 32614i bk5: 1a 32594i bk6: 0a 32613i bk7: 0a 32615i bk8: 0a 32615i bk9: 0a 32617i bk10: 0a 32618i bk11: 1a 32598i bk12: 1a 32596i bk13: 0a 32616i bk14: 0a 32617i bk15: 1a 32597i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.826087
Row_Buffer_Locality_read = 0.826087
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.107570
Bank_Level_Parallism_Col = 1.050420
Bank_Level_Parallism_Ready = 1.042553
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.050420 

BW Util details:
bwutil = 0.005641 
total_CMD = 32616 
util_bw = 184 
Wasted_Col = 141 
Wasted_Row = 7 
Idle = 32284 

BW Util Bottlenecks: 
RCDc_limit = 148 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32616 
n_nop = 32561 
Read = 46 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 1 
n_ref = 0 
n_req = 46 
total_req = 46 

Dual Bus Interface Util: 
issued_total_row = 9 
issued_total_col = 46 
Row_Bus_Util =  0.000276 
CoL_Bus_Util = 0.001410 
Either_Row_CoL_Bus_Util = 0.001686 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002054 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00205421
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=32616 n_nop=32546 n_act=15 n_pre=3 n_ref_event=0 n_req=53 n_rd=53 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0065
n_activity=948 dram_eff=0.2236
bk0: 20a 32563i bk1: 21a 32545i bk2: 0a 32614i bk3: 1a 32597i bk4: 1a 32587i bk5: 1a 32593i bk6: 1a 32594i bk7: 0a 32615i bk8: 0a 32616i bk9: 1a 32596i bk10: 0a 32616i bk11: 1a 32596i bk12: 2a 32547i bk13: 1a 32596i bk14: 1a 32583i bk15: 2a 32556i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.716981
Row_Buffer_Locality_read = 0.716981
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.290667
Bank_Level_Parallism_Col = 1.127219
Bank_Level_Parallism_Ready = 1.018868
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.127219 

BW Util details:
bwutil = 0.006500 
total_CMD = 32616 
util_bw = 212 
Wasted_Col = 239 
Wasted_Row = 27 
Idle = 32138 

BW Util Bottlenecks: 
RCDc_limit = 272 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32616 
n_nop = 32546 
Read = 53 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 15 
n_pre = 3 
n_ref = 0 
n_req = 53 
total_req = 53 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 53 
Row_Bus_Util =  0.000552 
CoL_Bus_Util = 0.001625 
Either_Row_CoL_Bus_Util = 0.002146 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.014286 
queue_avg = 0.001165 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00116507
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=32616 n_nop=32543 n_act=14 n_pre=4 n_ref_event=0 n_req=55 n_rd=55 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006745
n_activity=883 dram_eff=0.2492
bk0: 20a 32563i bk1: 23a 32539i bk2: 2a 32552i bk3: 0a 32613i bk4: 1a 32595i bk5: 0a 32616i bk6: 0a 32618i bk7: 1a 32597i bk8: 2a 32555i bk9: 1a 32584i bk10: 2a 32582i bk11: 2a 32533i bk12: 0a 32614i bk13: 0a 32616i bk14: 0a 32616i bk15: 1a 32597i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.745455
Row_Buffer_Locality_read = 0.745455
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.368280
Bank_Level_Parallism_Col = 1.149847
Bank_Level_Parallism_Ready = 1.018182
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.131498 

BW Util details:
bwutil = 0.006745 
total_CMD = 32616 
util_bw = 220 
Wasted_Col = 210 
Wasted_Row = 34 
Idle = 32152 

BW Util Bottlenecks: 
RCDc_limit = 248 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32616 
n_nop = 32543 
Read = 55 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 14 
n_pre = 4 
n_ref = 0 
n_req = 55 
total_req = 55 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 55 
Row_Bus_Util =  0.000552 
CoL_Bus_Util = 0.001686 
Either_Row_CoL_Bus_Util = 0.002238 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004170 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00416973
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=32616 n_nop=32541 n_act=14 n_pre=3 n_ref_event=0 n_req=58 n_rd=58 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007113
n_activity=878 dram_eff=0.2642
bk0: 24a 32516i bk1: 23a 32514i bk2: 1a 32592i bk3: 1a 32593i bk4: 2a 32590i bk5: 0a 32615i bk6: 1a 32597i bk7: 1a 32597i bk8: 1a 32587i bk9: 2a 32553i bk10: 0a 32613i bk11: 0a 32616i bk12: 0a 32616i bk13: 1a 32596i bk14: 0a 32616i bk15: 1a 32598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.758621
Row_Buffer_Locality_read = 0.758621
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.154206
Bank_Level_Parallism_Col = 1.108108
Bank_Level_Parallism_Ready = 1.086207
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.081081 

BW Util details:
bwutil = 0.007113 
total_CMD = 32616 
util_bw = 232 
Wasted_Col = 227 
Wasted_Row = 45 
Idle = 32112 

BW Util Bottlenecks: 
RCDc_limit = 251 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32616 
n_nop = 32541 
Read = 58 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 14 
n_pre = 3 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 17 
issued_total_col = 58 
Row_Bus_Util =  0.000521 
CoL_Bus_Util = 0.001778 
Either_Row_CoL_Bus_Util = 0.002299 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007144 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00714373

========= L2 cache stats =========
L2_cache_bank[0]: Access = 159, Miss = 32, Miss_rate = 0.201, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 156, Miss = 31, Miss_rate = 0.199, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[2]: Access = 151, Miss = 28, Miss_rate = 0.185, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 158, Miss = 34, Miss_rate = 0.215, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 158, Miss = 36, Miss_rate = 0.228, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 163, Miss = 37, Miss_rate = 0.227, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[6]: Access = 163, Miss = 34, Miss_rate = 0.209, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 170, Miss = 41, Miss_rate = 0.241, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 158, Miss = 34, Miss_rate = 0.215, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[9]: Access = 159, Miss = 35, Miss_rate = 0.220, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 161, Miss = 37, Miss_rate = 0.230, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 147, Miss = 28, Miss_rate = 0.190, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 151, Miss = 31, Miss_rate = 0.205, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 152, Miss = 30, Miss_rate = 0.197, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 150, Miss = 30, Miss_rate = 0.200, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 153, Miss = 33, Miss_rate = 0.216, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[16]: Access = 147, Miss = 28, Miss_rate = 0.190, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 142, Miss = 26, Miss_rate = 0.183, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 145, Miss = 29, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 151, Miss = 31, Miss_rate = 0.205, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 159, Miss = 35, Miss_rate = 0.220, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[21]: Access = 147, Miss = 28, Miss_rate = 0.190, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[22]: Access = 154, Miss = 31, Miss_rate = 0.201, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[23]: Access = 160, Miss = 36, Miss_rate = 0.225, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[24]: Access = 137, Miss = 21, Miss_rate = 0.153, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 142, Miss = 26, Miss_rate = 0.183, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 142, Miss = 26, Miss_rate = 0.183, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 161, Miss = 29, Miss_rate = 0.180, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 144, Miss = 28, Miss_rate = 0.194, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 147, Miss = 28, Miss_rate = 0.190, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[30]: Access = 150, Miss = 30, Miss_rate = 0.200, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 149, Miss = 30, Miss_rate = 0.201, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 4886
L2_total_cache_misses = 993
L2_total_cache_miss_rate = 0.2032
L2_total_cache_pending_hits = 144
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 326
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 482
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 653
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 34
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 144
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 36
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 144
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3904
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 694
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 432
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=4886
icnt_total_pkts_simt_to_mem=4670
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4670
Req_Network_cycles = 17753
Req_Network_injected_packets_per_cycle =       0.2631 
Req_Network_conflicts_per_cycle =       0.0008
Req_Network_conflicts_per_cycle_util =       0.0057
Req_Bank_Level_Parallism =       1.8884
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0001
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0082

Reply_Network_injected_packets_num = 4886
Reply_Network_cycles = 17753
Reply_Network_injected_packets_per_cycle =        0.2752
Reply_Network_conflicts_per_cycle =        0.4139
Reply_Network_conflicts_per_cycle_util =       2.6896
Reply_Bank_Level_Parallism =       1.7884
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0232
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0081
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 25799 (inst/sec)
gpgpu_simulation_rate = 2958 (cycle/sec)
gpgpu_silicon_slowdown = 644016x
launching memcpy command : MemcpyHtoD,0x00007febe3707000,4096
launching memcpy command : MemcpyHtoD,0x00007febe3708400,32768
Processing kernel ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-2.traceg
-kernel name = _Z12pgain_kerneliilP5PointiPfS1_PiPb
-kernel id = 2
-grid dim = (2,1,1)
-block dim = (512,1,1)
-shmem = 64
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fec18000000
-local mem base_addr = 0x00007fec1a000000
-nvbit version = 1.4
-accelsim tracer version = 3
launching kernel command : ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-2.traceg
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 1,0,0
Destroy streams for kernel 2: size 0
kernel_name = _Z12pgain_kerneliilP5PointiPfS1_PiPb 
kernel_launch_uid = 2 
gpu_sim_cycle = 13402
gpu_sim_insn = 154794
gpu_ipc =      11.5501
gpu_tot_sim_cycle = 31155
gpu_tot_stall_cycle = 13572
tot_cycles_exec_all_SM = 168984
cycles_passed = 31155
gpu_tot_sim_insn = 309588
gpu_tot_ipc =       9.9370
gpu_tot_issued_cta = 4
gpu_occupancy = 49.7670% 
gpu_tot_occupancy = 49.6069% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2956
partiton_level_parallism_total  =       0.2771
partiton_level_parallism_util =       1.7137
partiton_level_parallism_util_total  =       1.8040
L2_BW  =      19.0039 GB/Sec
L2_BW_total  =      17.7352 GB/Sec
gpu_total_sim_rate=30958

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5364
	L1I_total_cache_misses = 1498
	L1I_total_cache_miss_rate = 0.2793
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2954, Miss = 2429, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 2907
	L1D_cache_core[1]: Access = 2955, Miss = 2333, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 2951
	L1D_cache_core[2]: Access = 2513, Miss = 2188, Miss_rate = 0.871, Pending_hits = 0, Reservation_fails = 2230
	L1D_cache_core[3]: Access = 2485, Miss = 2221, Miss_rate = 0.894, Pending_hits = 0, Reservation_fails = 2251
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 10907
	L1D_total_cache_misses = 9171
	L1D_total_cache_miss_rate = 0.8408
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 10339
	L1D_cache_data_port_util = 0.041
	L1D_cache_fill_port_util = 0.176
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 850
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7352
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9127
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1665
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1569
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 886
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 154
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1212
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3866
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1498
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1354
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 11436
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1040
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6718

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 9127
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1212
ctas_completed 4, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
252, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 
gpgpu_n_tot_thrd_icount = 309588
gpgpu_n_tot_w_icount = 10728
gpgpu_n_stall_shd_mem = 5566
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7448
gpgpu_n_mem_write_global = 1040
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 41158
gpgpu_n_store_insn = 3005
gpgpu_n_shmem_insn = 32832
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4327
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1239
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:18243	W0_Idle:262937	W0_Scoreboard:36536	W1:354	W2:6	W3:18	W4:30	W5:30	W6:48	W7:48	W8:72	W9:54	W10:30	W11:12	W12:12	W13:6	W14:12	W15:0	W16:0	W17:0	W18:12	W19:6	W20:12	W21:12	W22:30	W23:54	W24:72	W25:48	W26:48	W27:30	W28:30	W29:18	W30:6	W31:14	W32:9272
single_issue_nums: WS0:2952	WS1:2592	WS2:2592	WS3:2592	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 59584 {8:7448,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 41600 {40:1040,}
traffic_breakdown_coretomem[INST_ACC_R] = 1152 {8:144,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 297920 {40:7448,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8320 {8:1040,}
traffic_breakdown_memtocore[INST_ACC_R] = 23040 {40:576,}
ENTERING ACCELSIM HERE
maxmflatency = 453 
max_icnt2mem_latency = 149 
maxmrqlatency = 45 
max_icnt2sh_latency = 82 
averagemflatency = 237 
avg_icnt2mem_latency = 57 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 4 
mrq_lat_table:934 	14 	21 	118 	42 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6425 	2063 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	144 	0 	0 	992 	4577 	2913 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	5652 	1723 	813 	205 	82 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	21 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8        18         0         1         0         1         0         0         0         1         0         0         0         0         0         0 
dram[1]:         4        20         1         1         0         1         0         0         0         0         0         1         0         0         0         1 
dram[2]:        20        20         0         0         1         0         0         1         1         2         1         1         1         0         1         0 
dram[3]:        20        20         0         0         0         0         1         0         0         2         1         1         0         2         0         0 
dram[4]:         8        20         0         1         1         1         0         1         0         1         0         1         1         0         1         0 
dram[5]:         8        19         0         0         0         1         2         1         1         1         0         0         1         1         1         0 
dram[6]:        20        20         0         1         1         0         0         1         0         0         0         1         0         0         0         0 
dram[7]:         4        20         0         0         0         1         0         0         1         1         1         0         1         1         1         0 
dram[8]:        19         1         0         0         0         0         1         0         0         0         0         1         0         1         0         0 
dram[9]:        20        20         0         0         1         0         1         0         1         1         1         1         0         0         2         0 
dram[10]:         8         4         0         0         0         0         0         0         2         0         0         0         0         0         0         0 
dram[11]:        19        20         0         1         0         0         0         1         0         1         0         1         0         0         0         0 
dram[12]:        20        20         1         1         0         0         0         0         0         0         0         1         0         1         0         1 
dram[13]:        20        20         1         0         0         0         1         0         0         0         0         0         2         0         0         1 
dram[14]:        20         4         1         0         1         0         0         1         1         1         0         1         0         0         0         0 
dram[15]:         4         4         1         0         0         0         0         1         0         1         0         0         1         0         0         0 
maximum service time to same row:
dram[0]:     11602     11256     12693     12237     16504     16104         0         0     16235     16152         0         0         0         0     16096         0 
dram[1]:     11711     12182     12195     16108     16536     16351     12624     12603         0         0     12215     16086     12460     12619     12587     12212 
dram[2]:     12577     10930         0         0     16111         0     16458     16094     16159     16126     16145     16102     16087     16112     16103     16434 
dram[3]:      9879     10042     12458         0         0         0     12324     16469     16294     16116     16098     16091         0     16090     16435         0 
dram[4]:     10003      8931     12234     16597     16099     12321         0     12247         0     16093     12755     16120     16502         0     16097     16115 
dram[5]:      8645      9043     12612         0     16200     12244     16088     12240     16296     16462     12197     16311     12200     12219     16092     16099 
dram[6]:      8728      8411     16145     12323     16160     12327     16104     16122         0     16308         0     16118     16152         0     12225         0 
dram[7]:      8717      9023     16225         0     12743     12231         0     12464     16458     16535     16112     16087     16110     16098     12222     12304 
dram[8]:     14775     16152     16352         0     16157         0     12191     16456         0     12218     12231     16121         0     12228         0     16102 
dram[9]:     16861     15078     12221     12243     16373     12218     16097     16372     16105     16461     16096     16091     12741     12216     16111         0 
dram[10]:      9333     16068     12692         0         0         0     12744     12461     16100         0     16092         0         0     16157     16105     12323 
dram[11]:     11041      9644     12311     16350     16155     16142         0     16374     12321     16157     16372     16090     12759         0     12602         0 
dram[12]:     16944     16436     12229     16505         0     16495         0         0     12588         0     12616     16393     16102     12585         0     16538 
dram[13]:     16843     16123     12225     16225     16307     16109     16495     12231         0     16197         0     16090     16227     16540     16228     16306 
dram[14]:     16841      9957     16295         0     16157         0     12246     16106     16115     16164     16094     16093         0     12462     12631     16309 
dram[15]:     10297     10639     16161     16155     16114         0     16596     16151     16163     16127     12464         0     12459     16103         0     16201 
average row accesses per activate:
dram[0]: 13.000000  7.000000  1.000000  1.000000  1.000000  1.000000      -nan      -nan  1.000000  1.000000      -nan      -nan      -nan      -nan  1.000000      -nan 
dram[1]: 12.000000  8.333333  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan      -nan  2.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[2]:  4.833333  7.500000      -nan      -nan  1.000000      -nan  1.000000  1.000000  1.000000  1.333333  1.333333  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[3]:  6.200000  7.500000  1.000000      -nan      -nan      -nan  1.000000  1.000000  1.000000  1.666667  1.000000  1.000000      -nan  1.333333  1.000000      -nan 
dram[4]: 14.000000  6.200000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000      -nan  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000 
dram[5]:  9.666667  8.000000  1.000000      -nan  2.000000  1.000000  1.250000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  2.000000 
dram[6]:  8.333333  6.500000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000      -nan  1.000000  1.000000      -nan  2.000000      -nan 
dram[7]: 12.000000  4.666667  2.000000      -nan  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[8]:  8.000000  7.333333  1.000000      -nan  2.000000      -nan  1.000000  1.000000      -nan  1.000000  1.000000  1.000000      -nan  1.000000      -nan  1.000000 
dram[9]:  7.333333  5.400000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000  1.333333      -nan 
dram[10]:  9.666667  6.500000  1.000000      -nan      -nan      -nan  1.000000  1.000000  1.500000      -nan  1.000000      -nan      -nan  1.000000  1.000000  1.000000 
dram[11]:  9.333333  9.333333  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000      -nan 
dram[12]: 11.000000  7.333333  1.000000  1.000000      -nan  1.000000      -nan      -nan  2.000000      -nan  2.000000  1.000000  1.000000  1.000000      -nan  1.000000 
dram[13]: 10.500000  7.333333  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000      -nan  1.000000  1.250000  1.000000  1.000000  1.500000 
dram[14]: 10.500000 12.000000  1.000000      -nan  1.000000      -nan  1.000000  1.000000  1.000000  1.000000  2.000000  1.000000      -nan  1.000000  1.000000  1.000000 
dram[15]: 12.000000 12.000000  1.000000  1.000000  2.000000      -nan  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000      -nan  1.000000 
average row locality = 1132/389 = 2.910026
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        26        28         1         2         1         2         0         0         1         2         0         0         0         0         1         0 
dram[1]:        24        25         3         3         1         3         1         1         0         0         2         3         1         1         1         2 
dram[2]:        29        30         0         0         3         0         1         2         2         4         4         5         3         1         2         1 
dram[3]:        31        30         1         0         0         0         2         1         1         5         2         4         0         8         1         0 
dram[4]:        28        31         1         2         3         2         0         2         0         2         1         2         2         0         2         1 
dram[5]:        29        24         1         0         2         2         5         2         2         2         1         1         3         2         2         2 
dram[6]:        25        26         1         2         2         1         1         2         0         1         0         3         1         0         2         0 
dram[7]:        24        28         2         0         1         2         0         1         4         2         3         1         2         3         2         1 
dram[8]:        24        22         1         0         2         0         2         1         0         1         1         2         0         2         0         1 
dram[9]:        22        27         1         1         2         1         2         1         3         2         2         3         1         1         4         0 
dram[10]:        29        26         1         0         0         0         1         1         3         0         1         0         0         1         1         1 
dram[11]:        28        28         1         3         1         1         0         2         1         2         1         2         1         0         1         0 
dram[12]:        22        22         2         2         0         1         0         0         2         0         2         2         1         4         0         2 
dram[13]:        21        22         2         1         1         1         2         1         0         1         0         1         5         1         1         3 
dram[14]:        21        24         2         0         2         0         1         2         2         2         2         3         0         1         1         1 
dram[15]:        24        24         2         1         2         0         1         2         1         2         1         0         2         1         0         1 
total dram reads = 1132
min_bank_accesses = 0!
chip skew: 87/59 = 1.47
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1154      1054     29096     14801      2162      1247    none      none         314       322    none      none      none      none         317    none  
dram[1]:       1284      1237      9891      9779      1986       875       319       315    none      none         339       322       315       315       313       325
dram[2]:       1079      1021    none      none         876    none         314       324       415       321       370       329       327       327       331       313
dram[3]:       1031      1029     28518    none      none      none         320       317       313       328       330       331    none         336       514    none  
dram[4]:       1134      1033     29020     14111       324       318    none         319    none         327       313       334       319    none         332       327
dram[5]:       1057      1261     28128    none         315       322       323       330       329       327       316       315       323       320       320       322
dram[6]:       1249      1214     28922     14662       322       319       325       415    none         507    none         327       501    none         322    none  
dram[7]:       1261      1141     14487    none         314       327    none         319       323       414       345       316       324       337       324       312
dram[8]:       1241      1392     29222    none         317    none         319       314    none         325       325       318    none         337    none         320
dram[9]:       1377      1135     29109     31556       322       328       326       313       326       329       320       326       312       316       326    none  
dram[10]:       1047      1161     29027    none      none      none         315       313       388    none         315    none      none         316       520       313
dram[11]:       1050      1040     29020      9953       316       313    none         327       314       325       314       326       315    none         314    none  
dram[12]:       1382      1396     14834     14661    none         313    none      none         318    none         314       319       322       346    none         318
dram[13]:       1444      1380     14624     30857       509       320       318       327    none         313    none         317       320       504       323       316
dram[14]:       1406      1185     14156    none         320    none         314       323       323       323       324       328    none         314       316       509
dram[15]:       1223      1201     14720     29245       327    none         313       327       508       420       316    none         318       323    none         502
maximum mf latency per bank:
dram[0]:        425       397       313       325       316       323         0         0       314       331         0         0         0         0       317         0
dram[1]:        413       395       327       330       314       325       319       315         0         0       341       327       315       315       313       328
dram[2]:        397       393       273       267       335       233       314       333       327       330       329       349       339       327       339       313
dram[3]:        446       400       313       270       225       241       325       317       313       332       340       356         0       365       314         0
dram[4]:        453       423       330       328       327       324         0       324         0       338       313       335       326         0       348       327
dram[5]:        392       410       313       270       316       330       327       337       345       337       316       315       327       325       324       325
dram[6]:        412       410       315       330       324       319       325       329         0       314         0       330       314         0       325         0
dram[7]:        393       383       313       270       314       330         0       319       331       327       361       316       325       347       326       312
dram[8]:        398       387       314       269       319         0       326       314         0       325       325       325         0       353         0       320
dram[9]:        387       406       317       327       326       328       328       313       327       342       324       337       312       316       329         0
dram[10]:        430       432       312       272         0         0       315       313       339         0       315         0         0       316       319       313
dram[11]:        434       384       312       334       316       313         0       336       314       333       314       336       315         0       314         0
dram[12]:        397       408       327       324         0       313         0         0       319         0       315       325       322       383         0       323
dram[13]:        401       403       329       313       317       320       323       327         0       313         0       317       332       315       323       326
dram[14]:        392       387       324       266       326         0       314       327       325       324       327       345         0       314       316       315
dram[15]:        443       423       325       315       329         0       313       341       320       328       316         0       323       323         0       314
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=57239 n_nop=57152 n_act=16 n_pre=7 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004472
n_activity=1246 dram_eff=0.2055
bk0: 26a 57136i bk1: 28a 57075i bk2: 1a 57215i bk3: 2a 57178i bk4: 1a 57217i bk5: 2a 57178i bk6: 0a 57234i bk7: 0a 57239i bk8: 1a 57218i bk9: 2a 57169i bk10: 0a 57234i bk11: 0a 57237i bk12: 0a 57238i bk13: 0a 57240i bk14: 1a 57220i bk15: 0a 57243i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.196040
Bank_Level_Parallism_Col = 0.981000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.004472 
total_CMD = 57239 
util_bw = 256 
Wasted_Col = 273 
Wasted_Row = 82 
Idle = 56628 

BW Util Bottlenecks: 
RCDc_limit = 292 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57239 
n_nop = 57152 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 7 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 23 
issued_total_col = 64 
Row_Bus_Util =  0.000402 
CoL_Bus_Util = 0.001118 
Either_Row_CoL_Bus_Util = 0.001520 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003529 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00352906
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=57239 n_nop=57131 n_act=26 n_pre=12 n_ref_event=0 n_req=71 n_rd=71 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004962
n_activity=1487 dram_eff=0.191
bk0: 24a 57126i bk1: 25a 57088i bk2: 3a 57137i bk3: 3a 57126i bk4: 1a 57212i bk5: 3a 57136i bk6: 1a 57212i bk7: 1a 57216i bk8: 0a 57238i bk9: 0a 57240i bk10: 2a 57192i bk11: 3a 57137i bk12: 1a 57215i bk13: 1a 57220i bk14: 1a 57220i bk15: 2a 57181i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.633803
Row_Buffer_Locality_read = 0.633803
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.333787
Bank_Level_Parallism_Col = 1.171378
Bank_Level_Parallism_Ready = 1.083333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.171378 

BW Util details:
bwutil = 0.004962 
total_CMD = 57239 
util_bw = 284 
Wasted_Col = 419 
Wasted_Row = 140 
Idle = 56396 

BW Util Bottlenecks: 
RCDc_limit = 478 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57239 
n_nop = 57131 
Read = 71 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 26 
n_pre = 12 
n_ref = 0 
n_req = 71 
total_req = 71 

Dual Bus Interface Util: 
issued_total_row = 38 
issued_total_col = 71 
Row_Bus_Util =  0.000664 
CoL_Bus_Util = 0.001240 
Either_Row_CoL_Bus_Util = 0.001887 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.009259 
queue_avg = 0.005381 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00538095
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=57239 n_nop=57097 n_act=36 n_pre=23 n_ref_event=0 n_req=87 n_rd=87 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00608
n_activity=1697 dram_eff=0.2051
bk0: 29a 56903i bk1: 30a 57058i bk2: 0a 57228i bk3: 0a 57233i bk4: 3a 57125i bk5: 0a 57233i bk6: 1a 57219i bk7: 2a 57169i bk8: 2a 57181i bk9: 4a 57136i bk10: 4a 57136i bk11: 5a 57028i bk12: 3a 57118i bk13: 1a 57206i bk14: 2a 57163i bk15: 1a 57223i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.586207
Row_Buffer_Locality_read = 0.586207
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677313
Bank_Level_Parallism_Col = 1.250000
Bank_Level_Parallism_Ready = 1.011111
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.223529 

BW Util details:
bwutil = 0.006080 
total_CMD = 57239 
util_bw = 348 
Wasted_Col = 479 
Wasted_Row = 205 
Idle = 56207 

BW Util Bottlenecks: 
RCDc_limit = 600 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57239 
n_nop = 57097 
Read = 87 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 23 
n_ref = 0 
n_req = 87 
total_req = 87 

Dual Bus Interface Util: 
issued_total_row = 59 
issued_total_col = 87 
Row_Bus_Util =  0.001031 
CoL_Bus_Util = 0.001520 
Either_Row_CoL_Bus_Util = 0.002481 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.028169 
queue_avg = 0.005329 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00532853
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=57239 n_nop=57104 n_act=30 n_pre=19 n_ref_event=0 n_req=86 n_rd=86 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00601
n_activity=1867 dram_eff=0.1843
bk0: 31a 57002i bk1: 30a 57058i bk2: 1a 57209i bk3: 0a 57231i bk4: 0a 57234i bk5: 0a 57240i bk6: 2a 57179i bk7: 1a 57215i bk8: 1a 57223i bk9: 5a 57135i bk10: 2a 57175i bk11: 4a 57065i bk12: 0a 57237i bk13: 8a 56955i bk14: 1a 57213i bk15: 0a 57240i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.651163
Row_Buffer_Locality_read = 0.651163
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.276276
Bank_Level_Parallism_Col = 1.102339
Bank_Level_Parallism_Ready = 1.023256
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.077485 

BW Util details:
bwutil = 0.006010 
total_CMD = 57239 
util_bw = 344 
Wasted_Col = 499 
Wasted_Row = 278 
Idle = 56118 

BW Util Bottlenecks: 
RCDc_limit = 550 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57239 
n_nop = 57104 
Read = 86 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 30 
n_pre = 19 
n_ref = 0 
n_req = 86 
total_req = 86 

Dual Bus Interface Util: 
issued_total_row = 49 
issued_total_col = 86 
Row_Bus_Util =  0.000856 
CoL_Bus_Util = 0.001502 
Either_Row_CoL_Bus_Util = 0.002359 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007442 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00744248
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=57239 n_nop=57119 n_act=27 n_pre=14 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005521
n_activity=1410 dram_eff=0.2241
bk0: 28a 57113i bk1: 31a 56979i bk2: 1a 57199i bk3: 2a 57173i bk4: 3a 57126i bk5: 2a 57176i bk6: 0a 57238i bk7: 2a 57182i bk8: 0a 57240i bk9: 2a 57179i bk10: 1a 57221i bk11: 2a 57165i bk12: 2a 57176i bk13: 0a 57238i bk14: 2a 57145i bk15: 1a 57220i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.658228
Row_Buffer_Locality_read = 0.658228
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.442283
Bank_Level_Parallism_Col = 1.149425
Bank_Level_Parallism_Ready = 1.050000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.149425 

BW Util details:
bwutil = 0.005521 
total_CMD = 57239 
util_bw = 316 
Wasted_Col = 413 
Wasted_Row = 130 
Idle = 56380 

BW Util Bottlenecks: 
RCDc_limit = 476 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57239 
n_nop = 57119 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 27 
n_pre = 14 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 41 
issued_total_col = 79 
Row_Bus_Util =  0.000716 
CoL_Bus_Util = 0.001380 
Either_Row_CoL_Bus_Util = 0.002096 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004315 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00431524
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=57239 n_nop=57114 n_act=30 n_pre=15 n_ref_event=0 n_req=80 n_rd=80 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005591
n_activity=1604 dram_eff=0.1995
bk0: 29a 57087i bk1: 24a 57068i bk2: 1a 57215i bk3: 0a 57238i bk4: 2a 57217i bk5: 2a 57171i bk6: 5a 57096i bk7: 2a 57155i bk8: 2a 57164i bk9: 2a 57176i bk10: 1a 57215i bk11: 1a 57220i bk12: 3a 57131i bk13: 2a 57175i bk14: 2a 57171i bk15: 2a 57215i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.625000
Row_Buffer_Locality_read = 0.625000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.396407
Bank_Level_Parallism_Col = 1.204969
Bank_Level_Parallism_Ready = 1.111111
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.169255 

BW Util details:
bwutil = 0.005591 
total_CMD = 57239 
util_bw = 320 
Wasted_Col = 455 
Wasted_Row = 169 
Idle = 56295 

BW Util Bottlenecks: 
RCDc_limit = 537 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57239 
n_nop = 57114 
Read = 80 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 30 
n_pre = 15 
n_ref = 0 
n_req = 80 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 45 
issued_total_col = 80 
Row_Bus_Util =  0.000786 
CoL_Bus_Util = 0.001398 
Either_Row_CoL_Bus_Util = 0.002184 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009085 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00908471
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=57239 n_nop=57141 n_act=22 n_pre=10 n_ref_event=0 n_req=67 n_rd=67 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004682
n_activity=1114 dram_eff=0.2406
bk0: 25a 57094i bk1: 26a 57007i bk2: 1a 57213i bk3: 2a 57173i bk4: 2a 57168i bk5: 1a 57212i bk6: 1a 57216i bk7: 2a 57162i bk8: 0a 57236i bk9: 1a 57218i bk10: 0a 57238i bk11: 3a 57135i bk12: 1a 57215i bk13: 0a 57239i bk14: 2a 57218i bk15: 0a 57245i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.671642
Row_Buffer_Locality_read = 0.671642
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.541012
Bank_Level_Parallism_Col = 1.296451
Bank_Level_Parallism_Ready = 1.176471
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.265136 

BW Util details:
bwutil = 0.004682 
total_CMD = 57239 
util_bw = 268 
Wasted_Col = 303 
Wasted_Row = 82 
Idle = 56586 

BW Util Bottlenecks: 
RCDc_limit = 385 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57239 
n_nop = 57141 
Read = 67 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 22 
n_pre = 10 
n_ref = 0 
n_req = 67 
total_req = 67 

Dual Bus Interface Util: 
issued_total_row = 32 
issued_total_col = 67 
Row_Bus_Util =  0.000559 
CoL_Bus_Util = 0.001171 
Either_Row_CoL_Bus_Util = 0.001712 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.010204 
queue_avg = 0.011723 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0117228
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=57239 n_nop=57117 n_act=31 n_pre=17 n_ref_event=0 n_req=76 n_rd=76 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005311
n_activity=1654 dram_eff=0.1838
bk0: 24a 57135i bk1: 28a 56953i bk2: 2a 57208i bk3: 0a 57236i bk4: 1a 57218i bk5: 2a 57177i bk6: 0a 57239i bk7: 1a 57221i bk8: 4a 57092i bk9: 2a 57180i bk10: 3a 57080i bk11: 1a 57219i bk12: 2a 57181i bk13: 3a 57103i bk14: 2a 57168i bk15: 1a 57214i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.592105
Row_Buffer_Locality_read = 0.592105
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.388889
Bank_Level_Parallism_Col = 1.184900
Bank_Level_Parallism_Ready = 1.105263
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.169492 

BW Util details:
bwutil = 0.005311 
total_CMD = 57239 
util_bw = 304 
Wasted_Col = 479 
Wasted_Row = 218 
Idle = 56238 

BW Util Bottlenecks: 
RCDc_limit = 558 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57239 
n_nop = 57117 
Read = 76 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 31 
n_pre = 17 
n_ref = 0 
n_req = 76 
total_req = 76 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 76 
Row_Bus_Util =  0.000839 
CoL_Bus_Util = 0.001328 
Either_Row_CoL_Bus_Util = 0.002131 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.016393 
queue_avg = 0.007530 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00752983
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=57239 n_nop=57156 n_act=18 n_pre=7 n_ref_event=0 n_req=59 n_rd=59 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004123
n_activity=1166 dram_eff=0.2024
bk0: 24a 57090i bk1: 22a 57134i bk2: 1a 57212i bk3: 0a 57235i bk4: 2a 57212i bk5: 0a 57237i bk6: 2a 57176i bk7: 1a 57219i bk8: 0a 57240i bk9: 1a 57220i bk10: 1a 57213i bk11: 2a 57180i bk12: 0a 57239i bk13: 2a 57148i bk14: 0a 57237i bk15: 1a 57221i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.694915
Row_Buffer_Locality_read = 0.694915
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.231638
Bank_Level_Parallism_Col = 1.108108
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.108108 

BW Util details:
bwutil = 0.004123 
total_CMD = 57239 
util_bw = 236 
Wasted_Col = 296 
Wasted_Row = 108 
Idle = 56599 

BW Util Bottlenecks: 
RCDc_limit = 336 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57239 
n_nop = 57156 
Read = 59 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 7 
n_ref = 0 
n_req = 59 
total_req = 59 

Dual Bus Interface Util: 
issued_total_row = 25 
issued_total_col = 59 
Row_Bus_Util =  0.000437 
CoL_Bus_Util = 0.001031 
Either_Row_CoL_Bus_Util = 0.001450 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.012048 
queue_avg = 0.001834 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00183441
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=57239 n_nop=57125 n_act=30 n_pre=15 n_ref_event=0 n_req=73 n_rd=73 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005101
n_activity=1486 dram_eff=0.1965
bk0: 22a 57081i bk1: 27a 57028i bk2: 1a 57208i bk3: 1a 57218i bk4: 2a 57169i bk5: 1a 57201i bk6: 2a 57170i bk7: 1a 57220i bk8: 3a 57173i bk9: 2a 57163i bk10: 2a 57178i bk11: 3a 57125i bk12: 1a 57214i bk13: 1a 57217i bk14: 4a 57133i bk15: 0a 57236i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.589041
Row_Buffer_Locality_read = 0.589041
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.432704
Bank_Level_Parallism_Col = 1.225694
Bank_Level_Parallism_Ready = 1.026667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.189236 

BW Util details:
bwutil = 0.005101 
total_CMD = 57239 
util_bw = 292 
Wasted_Col = 416 
Wasted_Row = 198 
Idle = 56333 

BW Util Bottlenecks: 
RCDc_limit = 514 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57239 
n_nop = 57125 
Read = 73 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 30 
n_pre = 15 
n_ref = 0 
n_req = 73 
total_req = 73 

Dual Bus Interface Util: 
issued_total_row = 45 
issued_total_col = 73 
Row_Bus_Util =  0.000786 
CoL_Bus_Util = 0.001275 
Either_Row_CoL_Bus_Util = 0.001992 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.035088 
queue_avg = 0.003197 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00319712
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=57239 n_nop=57152 n_act=16 n_pre=6 n_ref_event=0 n_req=65 n_rd=65 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004542
n_activity=1111 dram_eff=0.234
bk0: 29a 57076i bk1: 26a 57028i bk2: 1a 57212i bk3: 0a 57234i bk4: 0a 57238i bk5: 0a 57239i bk6: 1a 57221i bk7: 1a 57219i bk8: 3a 57170i bk9: 0a 57235i bk10: 1a 57220i bk11: 0a 57239i bk12: 0a 57240i bk13: 1a 57220i bk14: 1a 57218i bk15: 1a 57221i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.753846
Row_Buffer_Locality_read = 0.753846
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.156194
Bank_Level_Parallism_Col = 1.122494
Bank_Level_Parallism_Ready = 1.200000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.122494 

BW Util details:
bwutil = 0.004542 
total_CMD = 57239 
util_bw = 260 
Wasted_Col = 292 
Wasted_Row = 87 
Idle = 56600 

BW Util Bottlenecks: 
RCDc_limit = 307 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57239 
n_nop = 57152 
Read = 65 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 6 
n_ref = 0 
n_req = 65 
total_req = 65 

Dual Bus Interface Util: 
issued_total_row = 22 
issued_total_col = 65 
Row_Bus_Util =  0.000384 
CoL_Bus_Util = 0.001136 
Either_Row_CoL_Bus_Util = 0.001520 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004769 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00476948
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=57239 n_nop=57136 n_act=22 n_pre=9 n_ref_event=0 n_req=72 n_rd=72 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005032
n_activity=1419 dram_eff=0.203
bk0: 28a 57082i bk1: 28a 57120i bk2: 1a 57218i bk3: 3a 57136i bk4: 1a 57214i bk5: 1a 57216i bk6: 0a 57238i bk7: 2a 57153i bk8: 1a 57217i bk9: 2a 57170i bk10: 1a 57215i bk11: 2a 57175i bk12: 1a 57213i bk13: 0a 57238i bk14: 1a 57221i bk15: 0a 57243i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.694444
Row_Buffer_Locality_read = 0.694444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.175872
Bank_Level_Parallism_Col = 1.080306
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.080306 

BW Util details:
bwutil = 0.005032 
total_CMD = 57239 
util_bw = 288 
Wasted_Col = 374 
Wasted_Row = 146 
Idle = 56431 

BW Util Bottlenecks: 
RCDc_limit = 412 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57239 
n_nop = 57136 
Read = 72 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 22 
n_pre = 9 
n_ref = 0 
n_req = 72 
total_req = 72 

Dual Bus Interface Util: 
issued_total_row = 31 
issued_total_col = 72 
Row_Bus_Util =  0.000542 
CoL_Bus_Util = 0.001258 
Either_Row_CoL_Bus_Util = 0.001799 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005119 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00511889
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=57239 n_nop=57146 n_act=21 n_pre=10 n_ref_event=0 n_req=62 n_rd=62 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004333
n_activity=1141 dram_eff=0.2174
bk0: 22a 57139i bk1: 22a 57105i bk2: 2a 57172i bk3: 2a 57175i bk4: 0a 57231i bk5: 1a 57215i bk6: 0a 57234i bk7: 0a 57239i bk8: 2a 57211i bk9: 0a 57242i bk10: 2a 57220i bk11: 2a 57184i bk12: 1a 57221i bk13: 4a 57040i bk14: 0a 57236i bk15: 2a 57179i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.661290
Row_Buffer_Locality_read = 0.661290
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.418244
Bank_Level_Parallism_Col = 1.154867
Bank_Level_Parallism_Ready = 1.031746
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.154867 

BW Util details:
bwutil = 0.004333 
total_CMD = 57239 
util_bw = 248 
Wasted_Col = 319 
Wasted_Row = 107 
Idle = 56565 

BW Util Bottlenecks: 
RCDc_limit = 373 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57239 
n_nop = 57146 
Read = 62 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 21 
n_pre = 10 
n_ref = 0 
n_req = 62 
total_req = 62 

Dual Bus Interface Util: 
issued_total_row = 31 
issued_total_col = 62 
Row_Bus_Util =  0.000542 
CoL_Bus_Util = 0.001083 
Either_Row_CoL_Bus_Util = 0.001625 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004769 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00476948
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=57239 n_nop=57148 n_act=23 n_pre=9 n_ref_event=0 n_req=63 n_rd=63 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004403
n_activity=1334 dram_eff=0.1889
bk0: 21a 57145i bk1: 22a 57112i bk2: 2a 57169i bk3: 1a 57216i bk4: 1a 57208i bk5: 1a 57215i bk6: 2a 57175i bk7: 1a 57210i bk8: 0a 57238i bk9: 1a 57222i bk10: 0a 57242i bk11: 1a 57222i bk12: 5a 57089i bk13: 1a 57219i bk14: 1a 57206i bk15: 3a 57175i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.634921
Row_Buffer_Locality_read = 0.634921
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.389655
Bank_Level_Parallism_Col = 1.191721
Bank_Level_Parallism_Ready = 1.031746
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.191721 

BW Util details:
bwutil = 0.004403 
total_CMD = 57239 
util_bw = 252 
Wasted_Col = 339 
Wasted_Row = 107 
Idle = 56541 

BW Util Bottlenecks: 
RCDc_limit = 400 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57239 
n_nop = 57148 
Read = 63 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 23 
n_pre = 9 
n_ref = 0 
n_req = 63 
total_req = 63 

Dual Bus Interface Util: 
issued_total_row = 32 
issued_total_col = 63 
Row_Bus_Util =  0.000559 
CoL_Bus_Util = 0.001101 
Either_Row_CoL_Bus_Util = 0.001590 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.043956 
queue_avg = 0.000664 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000663883
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=57239 n_nop=57144 n_act=22 n_pre=9 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004472
n_activity=1380 dram_eff=0.1855
bk0: 21a 57144i bk1: 24a 57160i bk2: 2a 57175i bk3: 0a 57237i bk4: 2a 57178i bk5: 0a 57239i bk6: 1a 57221i bk7: 2a 57178i bk8: 2a 57177i bk9: 2a 57167i bk10: 2a 57205i bk11: 3a 57116i bk12: 0a 57237i bk13: 1a 57219i bk14: 1a 57218i bk15: 1a 57219i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.656250
Row_Buffer_Locality_read = 0.656250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.217188
Bank_Level_Parallism_Col = 1.100204
Bank_Level_Parallism_Ready = 1.015385
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.087935 

BW Util details:
bwutil = 0.004472 
total_CMD = 57239 
util_bw = 256 
Wasted_Col = 371 
Wasted_Row = 129 
Idle = 56483 

BW Util Bottlenecks: 
RCDc_limit = 408 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57239 
n_nop = 57144 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 22 
n_pre = 9 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 31 
issued_total_col = 64 
Row_Bus_Util =  0.000542 
CoL_Bus_Util = 0.001118 
Either_Row_CoL_Bus_Util = 0.001660 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002376 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.002376
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=57239 n_nop=57150 n_act=19 n_pre=6 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004472
n_activity=1189 dram_eff=0.2153
bk0: 24a 57139i bk1: 24a 57138i bk2: 2a 57175i bk3: 1a 57215i bk4: 2a 57212i bk5: 0a 57237i bk6: 1a 57220i bk7: 2a 57179i bk8: 1a 57210i bk9: 2a 57177i bk10: 1a 57215i bk11: 0a 57239i bk12: 2a 57179i bk13: 1a 57216i bk14: 0a 57239i bk15: 1a 57221i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.703125
Row_Buffer_Locality_read = 0.703125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.135506
Bank_Level_Parallism_Col = 1.108460
Bank_Level_Parallism_Ready = 1.078125
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.086768 

BW Util details:
bwutil = 0.004472 
total_CMD = 57239 
util_bw = 256 
Wasted_Col = 313 
Wasted_Row = 105 
Idle = 56565 

BW Util Bottlenecks: 
RCDc_limit = 347 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57239 
n_nop = 57150 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 19 
n_pre = 6 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 25 
issued_total_col = 64 
Row_Bus_Util =  0.000437 
CoL_Bus_Util = 0.001118 
Either_Row_CoL_Bus_Util = 0.001555 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004071 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00407065

========= L2 cache stats =========
L2_cache_bank[0]: Access = 297, Miss = 37, Miss_rate = 0.125, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 297, Miss = 40, Miss_rate = 0.135, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[2]: Access = 287, Miss = 40, Miss_rate = 0.139, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 293, Miss = 45, Miss_rate = 0.154, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 297, Miss = 48, Miss_rate = 0.162, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 307, Miss = 49, Miss_rate = 0.160, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[6]: Access = 306, Miss = 44, Miss_rate = 0.144, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 314, Miss = 53, Miss_rate = 0.169, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 293, Miss = 41, Miss_rate = 0.140, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[9]: Access = 298, Miss = 46, Miss_rate = 0.154, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 301, Miss = 49, Miss_rate = 0.163, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 279, Miss = 40, Miss_rate = 0.143, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 278, Miss = 37, Miss_rate = 0.133, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 283, Miss = 39, Miss_rate = 0.138, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 282, Miss = 42, Miss_rate = 0.149, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 286, Miss = 44, Miss_rate = 0.154, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[16]: Access = 271, Miss = 32, Miss_rate = 0.118, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 259, Miss = 30, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 266, Miss = 38, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 294, Miss = 36, Miss_rate = 0.122, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 291, Miss = 37, Miss_rate = 0.127, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[21]: Access = 269, Miss = 30, Miss_rate = 0.112, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[22]: Access = 287, Miss = 36, Miss_rate = 0.125, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[23]: Access = 291, Miss = 39, Miss_rate = 0.134, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[24]: Access = 257, Miss = 29, Miss_rate = 0.113, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 262, Miss = 34, Miss_rate = 0.130, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 262, Miss = 33, Miss_rate = 0.126, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 277, Miss = 32, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 260, Miss = 32, Miss_rate = 0.123, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 272, Miss = 33, Miss_rate = 0.121, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[30]: Access = 275, Miss = 34, Miss_rate = 0.124, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 273, Miss = 32, Miss_rate = 0.117, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 9064
L2_total_cache_misses = 1231
L2_total_cache_miss_rate = 0.1358
L2_total_cache_pending_hits = 144
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6460
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 494
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 494
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 941
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 62
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 288
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 144
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 36
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 144
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7448
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1040
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 720
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=9064
icnt_total_pkts_simt_to_mem=8632
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 8632
Req_Network_cycles = 31155
Req_Network_injected_packets_per_cycle =       0.2771 
Req_Network_conflicts_per_cycle =       0.0011
Req_Network_conflicts_per_cycle_util =       0.0069
Req_Bank_Level_Parallism =       1.8040
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0002
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0087

Reply_Network_injected_packets_num = 9064
Reply_Network_cycles = 31155
Reply_Network_injected_packets_per_cycle =        0.2909
Reply_Network_conflicts_per_cycle =        0.4573
Reply_Network_conflicts_per_cycle_util =       2.7134
Reply_Bank_Level_Parallism =       1.7261
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0216
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0086
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 30958 (inst/sec)
gpgpu_simulation_rate = 3115 (cycle/sec)
gpgpu_silicon_slowdown = 611556x
launching memcpy command : MemcpyHtoD,0x00007febe3707000,4096
launching memcpy command : MemcpyHtoD,0x00007febe3708400,32768
Processing kernel ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-3.traceg
-kernel name = _Z12pgain_kerneliilP5PointiPfS1_PiPb
-kernel id = 3
-grid dim = (2,1,1)
-block dim = (512,1,1)
-shmem = 64
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fec18000000
-local mem base_addr = 0x00007fec1a000000
-nvbit version = 1.4
-accelsim tracer version = 3
launching kernel command : ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-3.traceg
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 1,0,0
Destroy streams for kernel 3: size 0
kernel_name = _Z12pgain_kerneliilP5PointiPfS1_PiPb 
kernel_launch_uid = 3 
gpu_sim_cycle = 13439
gpu_sim_insn = 154794
gpu_ipc =      11.5183
gpu_tot_sim_cycle = 44594
gpu_tot_stall_cycle = 20127
tot_cycles_exec_all_SM = 235608
cycles_passed = 44594
gpu_tot_sim_insn = 464382
gpu_tot_ipc =      10.4136
gpu_tot_issued_cta = 6
gpu_occupancy = 49.7658% 
gpu_tot_occupancy = 49.6518% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2957
partiton_level_parallism_total  =       0.2827
partiton_level_parallism_util =       1.4446
partiton_level_parallism_util_total  =       1.6728
L2_BW  =      19.0061 GB/Sec
L2_BW_total  =      18.1182 GB/Sec
gpu_total_sim_rate=30958

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8046
	L1I_total_cache_misses = 2237
	L1I_total_cache_miss_rate = 0.2780
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2954, Miss = 2429, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 2907
	L1D_cache_core[1]: Access = 2955, Miss = 2333, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 2951
	L1D_cache_core[2]: Access = 2513, Miss = 2188, Miss_rate = 0.871, Pending_hits = 0, Reservation_fails = 2230
	L1D_cache_core[3]: Access = 2485, Miss = 2221, Miss_rate = 0.894, Pending_hits = 0, Reservation_fails = 2251
	L1D_cache_core[4]: Access = 2524, Miss = 2263, Miss_rate = 0.897, Pending_hits = 0, Reservation_fails = 2171
	L1D_cache_core[5]: Access = 2529, Miss = 2170, Miss_rate = 0.858, Pending_hits = 0, Reservation_fails = 2262
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 15960
	L1D_total_cache_misses = 13604
	L1D_total_cache_miss_rate = 0.8524
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 14772
	L1D_cache_data_port_util = 0.040
	L1D_cache_fill_port_util = 0.187
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1214
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10885
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 13236
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2500
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2356
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1142
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 219
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5809
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2237
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 2021
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16955
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1361
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 10067

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 13236
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1536
ctas_completed 6, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
252, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 
gpgpu_n_tot_thrd_icount = 464382
gpgpu_n_tot_w_icount = 16092
gpgpu_n_stall_shd_mem = 7968
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 11029
gpgpu_n_mem_write_global = 1361
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 61986
gpgpu_n_store_insn = 4383
gpgpu_n_shmem_insn = 49248
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 6207
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1761
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:26831	W0_Idle:359929	W0_Scoreboard:54079	W1:528	W2:6	W3:18	W4:30	W5:30	W6:54	W7:48	W8:108	W9:78	W10:48	W11:30	W12:48	W13:18	W14:36	W15:18	W16:0	W17:18	W18:36	W19:18	W20:48	W21:30	W22:48	W23:78	W24:108	W25:48	W26:54	W27:30	W28:30	W29:18	W30:6	W31:18	W32:13908
single_issue_nums: WS0:4428	WS1:3888	WS2:3888	WS3:3888	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 88232 {8:11029,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 54440 {40:1361,}
traffic_breakdown_coretomem[INST_ACC_R] = 1728 {8:216,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 441160 {40:11029,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10888 {8:1361,}
traffic_breakdown_memtocore[INST_ACC_R] = 34560 {40:864,}
ENTERING ACCELSIM HERE
maxmflatency = 453 
max_icnt2mem_latency = 149 
maxmrqlatency = 45 
max_icnt2sh_latency = 82 
averagemflatency = 233 
avg_icnt2mem_latency = 56 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 4 
mrq_lat_table:1062 	15 	22 	122 	52 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	9663 	2727 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	216 	0 	0 	1573 	6666 	4145 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	8033 	2709 	1310 	242 	83 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	33 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8        18         0         1         0         1         0         0         0         1         1         0         0         0         1         1 
dram[1]:        20        20         1         1         1         1         0         0         0         0         0         1         0         1         1         1 
dram[2]:        20        20         0         0         1         0         0         1         1         2         1         1         1         0         1         0 
dram[3]:        20        20         0         0         0         0         1         1         0         2         1         1         1         2         0         0 
dram[4]:        20        20         0         1         1         1         0         1         0         1         0         1         1         0         1         0 
dram[5]:        20        19         0         0         0         1         2         1         1         1         0         1         1         1         1         2 
dram[6]:        20        20         1         1         1         0         1         1         0         1         0         1         0         0         2         0 
dram[7]:         4        20         0         0         0         1         0         0         1         1         1         1         1         1         1         0 
dram[8]:        19         1         0         0         0         0         1         1         1         1         0         1         0         1         0         0 
dram[9]:        20        20         1         0         1         0         1         0         1         1         1         1         1         0         2         0 
dram[10]:         8         4         0         0         0         0         0         0         2         0         1         0         1         1         0         0 
dram[11]:        19        20         1         1         0         1         0         1         1         1         1         1         0         0         1         0 
dram[12]:        20        20         1         1         0         0         0         0         2         0         2         1         0         1         0         1 
dram[13]:        20        20         1         0         0         1         1         0         0         0         0         1         2         0         1         1 
dram[14]:        20         4         1         0         1         0         0         1         1         1         0         1         1         1         0         0 
dram[15]:         4        20         1         1         2         0         1         1         1         1         0         0         1         1         0         1 
maximum service time to same row:
dram[0]:     11602     11256     12693     12237     16504     16104         0         0     16235     16152     12262         0     12649     12542     16096     12628 
dram[1]:     11711     12182     12195     16108     16536     16351     12624     12603         0         0     12215     16086     12460     12619     12587     12212 
dram[2]:     12577     10930         0         0     16111         0     16458     16094     16159     16126     16145     16102     16087     16112     16103     16434 
dram[3]:      9879     10042     12458         0         0         0     12324     16469     16294     16116     16098     16091     12263     16090     16435         0 
dram[4]:     10003      8931     12234     16597     16099     12321         0     12247     12259     16093     12755     16120     16502         0     16097     16115 
dram[5]:      8645      9043     12612         0     16200     12244     16088     12240     16296     16462     12197     16311     12200     12219     16092     16099 
dram[6]:      8728      8411     16145     12323     16160     12327     16104     16122         0     16308         0     16118     16152         0     12225     12199 
dram[7]:      8717      9023     16225         0     12743     12231     12362     12464     16458     16535     16112     16087     16110     16098     12222     12304 
dram[8]:     14775     16152     16352         0     16157         0     12191     16456     12393     12218     12231     16121         0     12228         0     16102 
dram[9]:     16861     15078     12221     12243     16373     12218     16097     16372     16105     16461     16096     16091     12741     12216     16111         0 
dram[10]:      9333     16068     12692         0         0         0     12744     12461     16100         0     16092     12448     12508     16157     16105     12323 
dram[11]:     11041      9644     12311     16350     16155     16142         0     16374     12321     16157     16372     16090     12759         0     12602     12273 
dram[12]:     16944     16436     12229     16505         0     16495     12250     12532     12588     12229     12616     16393     16102     12585         0     16538 
dram[13]:     16843     16123     12225     16225     16307     16109     16495     12231         0     16197     12251     16090     16227     16540     16228     16306 
dram[14]:     16841      9957     16295         0     16157     12219     12246     16106     16115     16164     16094     16093     12540     12462     12631     16309 
dram[15]:     10297     10639     16161     16155     16114     12228     16596     16151     16163     16127     12464     12189     12459     16103         0     16201 
average row accesses per activate:
dram[0]: 13.000000  5.800000  1.000000  1.000000  1.000000  1.000000      -nan      -nan  1.000000  1.000000  1.000000      -nan  1.000000  2.000000  1.000000  1.000000 
dram[1]:  8.333333  8.333333  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan      -nan  2.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[2]:  4.285714  7.500000      -nan      -nan  1.000000      -nan  1.000000  1.000000  1.000000  1.333333  1.333333  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[3]:  6.200000  7.500000  1.000000      -nan      -nan      -nan  1.000000  1.000000  1.000000  1.666667  1.000000  1.000000  1.000000  1.285714  1.000000      -nan 
dram[4]:  9.666667  6.200000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000 
dram[5]:  7.500000  4.000000  1.000000      -nan  2.000000  1.000000  1.250000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.500000 
dram[6]:  8.333333  5.400000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000      -nan  1.000000  1.000000      -nan  1.500000  2.000000 
dram[7]: 12.000000  4.142857  2.000000      -nan  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[8]:  4.500000  7.333333  1.000000      -nan  2.000000      -nan  1.000000  1.333333  1.000000  1.000000  1.000000  1.000000      -nan  1.000000      -nan  1.000000 
dram[9]:  5.750000  5.400000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.500000  1.000000  1.333333      -nan 
dram[10]:  9.666667  6.500000  1.000000      -nan      -nan      -nan  1.000000  1.000000  1.333333      -nan  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[11]:  9.333333  7.250000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.500000  1.000000 
dram[12]: 11.000000  7.333333  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.333333  1.000000  1.500000  1.000000  1.000000  1.000000      -nan  1.000000 
dram[13]: 10.500000  7.333333  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.285714  1.000000  1.000000  1.500000 
dram[14]:  7.333333 12.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  2.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[15]: 12.000000  8.333333  1.000000  1.000000  1.500000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  2.000000  1.000000  1.000000      -nan  1.000000 
average row locality = 1276/525 = 2.430476
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        26        29         1         2         1         5         0         0         1         2         2         0         1         2         2         2 
dram[1]:        25        25         3         3         2         3         1         1         0         0         2         5         1         2         5         3 
dram[2]:        30        30         0         0         5         0         1         2         3         4         4         6         3         1         3         1 
dram[3]:        31        30         1         0         0         0         4         3         1         5         2         4         3         9         1         0 
dram[4]:        29        31         1         3         3         2         0         4         1         2         1         2         2         0         2         1 
dram[5]:        30        28         1         0         2         3         5         3         2         3         1         2         3         3         2         3 
dram[6]:        25        27         2         2         2         1         2         2         0         2         0         3         1         0         3         2 
dram[7]:        24        29         2         0         1         2         1         1         4         5         3         2         2         3         2         1 
dram[8]:        27        22         1         0         2         0         2         4         2         2         1         3         0         3         0         1 
dram[9]:        23        27         3         1         2         1         5         1         3         3         3         3         3         1         4         0 
dram[10]:        29        26         1         0         0         0         1         1         4         0         4         1         2         3         1         1 
dram[11]:        28        29         3         4         1         2         0         2         3         2         2         2         1         0         3         1 
dram[12]:        22        22         2         2         0         1         1         1         4         1         3         2         1         4         0         2 
dram[13]:        21        22         2         1         1         2         2         1         0         1         1         2         9         1         2         3 
dram[14]:        22        24         2         0         2         1         1         3         4         4         2         3         2         2         1         1 
dram[15]:        24        25         2         2         3         1         3         2         2         4         1         2         3         2         0         2 
total dram reads = 1276
min_bank_accesses = 0!
chip skew: 94/68 = 1.38
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1563      1402     43776     22135      2946       891    none      none         314       322       319    none         316       322       320       322
dram[1]:       1683      1678     14656     14641      1564      1273       319       504    none      none         535       366       315       323       370       390
dram[2]:       1419      1393    none      none         853    none         502       418       384       417       511       394       394       524       330       313
dram[3]:       1388      1394     42519    none      none      none         381       322       313       328       330       379       325       357       708    none  
dram[4]:       1478      1385     43591     14191       387       318    none         419       314       327       313       427       417    none         430       327
dram[5]:       1403      1539     42443    none         315       324       323       328       521       328       316       416       448       321       320       322
dram[6]:       1693      1593     21538     21847       322       319       324       415    none         415    none         389       501    none         323       321
dram[7]:       1712      1493     21760    none         314       327       316       512       418       367       410       326       424       337       418       312
dram[8]:       1551      1888     46143    none         317    none         414       328       321       325       325       387    none         340    none         508
dram[9]:       1816      1528     14731     46008       322       328       327       313       326       396       386       392       323       316       421    none  
dram[10]:       1419      1579     43564    none      none      none         315       313       375    none         339       315       318       329       520       313
dram[11]:       1428      1380     14601     11213       316       318    none         327       324       420       418       326       518    none         323       315
dram[12]:       1871      1897     22085     21997    none         313       315       315       420       334       317       319       322       488    none         318
dram[13]:       1962      1879     21913     45060       509       322       318       327    none         313       317       321       347       504       323       380
dram[14]:       1836      1622     21168    none         320       329       314       324       338       324       526       453       322       320       316       701
dram[15]:       1660      1583     22085     22077       332       334       322       327       420       425       504       315       383       426    none         415
maximum mf latency per bank:
dram[0]:        425       397       313       325       316       329         0         0       314       331       325         0       316       323       324       329
dram[1]:        413       395       327       330       335       325       319       315         0         0       341       340       315       332       370       329
dram[2]:        397       393       273       267       335       233       314       333       327       330       329       349       339       327       339       313
dram[3]:        446       400       313       270       225       241       366       326       313       332       340       356       328       365       314         0
dram[4]:        453       423       330       328       327       324         0       334       314       338       313       335       326         0       348       327
dram[5]:        392       410       313       270       316       330       327       337       345       337       316       325       327       325       324       325
dram[6]:        412       410       325       330       324       319       325       329         0       324         0       330       314         0       325       322
dram[7]:        393       383       313       270       314       330       316       319       331       361       361       337       325       347       326       312
dram[8]:        398       387       314       269       319         0       326       339       328       325       325       337         0       353         0       320
dram[9]:        387       406       346       327       326       328       332       313       327       342       329       337       330       316       329         0
dram[10]:        430       432       312       272         0         0       315       313       339         0       362       315       323       341       319       313
dram[11]:        434       384       358       334       316       324         0       336       334       333       330       336       315         0       330       315
dram[12]:        397       408       327       324         0       313       315       315       335       334       325       325       322       383         0       323
dram[13]:        401       403       329       313       317       325       323       327         0       313       317       325       341       315       323       326
dram[14]:        392       387       324       266       326       329       314       327       367       327       327       345       325       327       316       315
dram[15]:        443       423       325       331       343       334       327       341       332       345       316       317       326       342         0       329
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=81930 n_nop=81813 n_act=27 n_pre=14 n_ref_event=0 n_req=76 n_rd=76 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00371
n_activity=1925 dram_eff=0.1579
bk0: 26a 81825i bk1: 29a 81725i bk2: 1a 81904i bk3: 2a 81871i bk4: 1a 81911i bk5: 5a 81747i bk6: 0a 81921i bk7: 0a 81931i bk8: 1a 81910i bk9: 2a 81861i bk10: 2a 81864i bk11: 0a 81926i bk12: 1a 81910i bk13: 2a 81907i bk14: 2a 81868i bk15: 2a 81871i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.644737
Row_Buffer_Locality_read = 0.644737
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.139373
Bank_Level_Parallism_Col = 0.981000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.003710 
total_CMD = 81930 
util_bw = 304 
Wasted_Col = 479 
Wasted_Row = 214 
Idle = 80933 

BW Util Bottlenecks: 
RCDc_limit = 508 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81930 
n_nop = 81813 
Read = 76 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 27 
n_pre = 14 
n_ref = 0 
n_req = 76 
total_req = 76 

Dual Bus Interface Util: 
issued_total_row = 41 
issued_total_col = 76 
Row_Bus_Util =  0.000500 
CoL_Bus_Util = 0.000928 
Either_Row_CoL_Bus_Util = 0.001428 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002697 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00269742
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=81930 n_nop=81792 n_act=36 n_pre=22 n_ref_event=0 n_req=81 n_rd=81 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003955
n_activity=2008 dram_eff=0.1614
bk0: 25a 81775i bk1: 25a 81774i bk2: 3a 81827i bk3: 3a 81817i bk4: 2a 81864i bk5: 3a 81827i bk6: 1a 81904i bk7: 1a 81908i bk8: 0a 81930i bk9: 0a 81932i bk10: 2a 81884i bk11: 5a 81744i bk12: 1a 81905i bk13: 2a 81860i bk14: 5a 81715i bk15: 3a 81819i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.555556
Row_Buffer_Locality_read = 0.555556
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.378095
Bank_Level_Parallism_Col = 1.187070
Bank_Level_Parallism_Ready = 1.073171
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.187070 

BW Util details:
bwutil = 0.003955 
total_CMD = 81930 
util_bw = 324 
Wasted_Col = 564 
Wasted_Row = 286 
Idle = 80756 

BW Util Bottlenecks: 
RCDc_limit = 656 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81930 
n_nop = 81792 
Read = 81 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 22 
n_ref = 0 
n_req = 81 
total_req = 81 

Dual Bus Interface Util: 
issued_total_row = 58 
issued_total_col = 81 
Row_Bus_Util =  0.000708 
CoL_Bus_Util = 0.000989 
Either_Row_CoL_Bus_Util = 0.001684 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.007246 
queue_avg = 0.004309 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00430856
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=81930 n_nop=81770 n_act=42 n_pre=29 n_ref_event=0 n_req=93 n_rd=93 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00454
n_activity=2121 dram_eff=0.1754
bk0: 30a 81553i bk1: 30a 81747i bk2: 0a 81918i bk3: 0a 81925i bk4: 5a 81735i bk5: 0a 81923i bk6: 1a 81911i bk7: 2a 81861i bk8: 3a 81832i bk9: 4a 81826i bk10: 4a 81827i bk11: 6a 81678i bk12: 3a 81808i bk13: 1a 81898i bk14: 3a 81815i bk15: 1a 81912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.548387
Row_Buffer_Locality_read = 0.548387
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.569654
Bank_Level_Parallism_Col = 1.221663
Bank_Level_Parallism_Ready = 1.010417
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.198992 

BW Util details:
bwutil = 0.004540 
total_CMD = 81930 
util_bw = 372 
Wasted_Col = 589 
Wasted_Row = 305 
Idle = 80664 

BW Util Bottlenecks: 
RCDc_limit = 716 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81930 
n_nop = 81770 
Read = 93 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 42 
n_pre = 29 
n_ref = 0 
n_req = 93 
total_req = 93 

Dual Bus Interface Util: 
issued_total_row = 71 
issued_total_col = 93 
Row_Bus_Util =  0.000867 
CoL_Bus_Util = 0.001135 
Either_Row_CoL_Bus_Util = 0.001953 
Issued_on_Two_Bus_Simul_Util = 0.000049 
issued_two_Eff = 0.025000 
queue_avg = 0.003723 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00372269
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=81930 n_nop=81772 n_act=38 n_pre=26 n_ref_event=0 n_req=94 n_rd=94 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004589
n_activity=2454 dram_eff=0.1532
bk0: 31a 81692i bk1: 30a 81749i bk2: 1a 81902i bk3: 0a 81924i bk4: 0a 81927i bk5: 0a 81933i bk6: 4a 81762i bk7: 3a 81824i bk8: 1a 81912i bk9: 5a 81825i bk10: 2a 81865i bk11: 4a 81756i bk12: 3a 81826i bk13: 9a 81602i bk14: 1a 81902i bk15: 0a 81930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.595745
Row_Buffer_Locality_read = 0.595745
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.206587
Bank_Level_Parallism_Col = 1.082938
Bank_Level_Parallism_Ready = 1.021277
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.062796 

BW Util details:
bwutil = 0.004589 
total_CMD = 81930 
util_bw = 376 
Wasted_Col = 659 
Wasted_Row = 444 
Idle = 80451 

BW Util Bottlenecks: 
RCDc_limit = 710 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81930 
n_nop = 81772 
Read = 94 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 26 
n_ref = 0 
n_req = 94 
total_req = 94 

Dual Bus Interface Util: 
issued_total_row = 64 
issued_total_col = 94 
Row_Bus_Util =  0.000781 
CoL_Bus_Util = 0.001147 
Either_Row_CoL_Bus_Util = 0.001928 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005554 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00555352
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=81930 n_nop=81796 n_act=32 n_pre=18 n_ref_event=0 n_req=84 n_rd=84 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004101
n_activity=1758 dram_eff=0.1911
bk0: 29a 81765i bk1: 31a 81670i bk2: 1a 81891i bk3: 3a 81824i bk4: 3a 81816i bk5: 2a 81866i bk6: 0a 81930i bk7: 4a 81792i bk8: 1a 81907i bk9: 2a 81868i bk10: 1a 81911i bk11: 2a 81855i bk12: 2a 81867i bk13: 0a 81929i bk14: 2a 81837i bk15: 1a 81913i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.619048
Row_Buffer_Locality_read = 0.619048
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.359162
Bank_Level_Parallism_Col = 1.128169
Bank_Level_Parallism_Ready = 1.046512
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.128169 

BW Util details:
bwutil = 0.004101 
total_CMD = 81930 
util_bw = 336 
Wasted_Col = 514 
Wasted_Row = 205 
Idle = 80875 

BW Util Bottlenecks: 
RCDc_limit = 576 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81930 
n_nop = 81796 
Read = 84 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 18 
n_ref = 0 
n_req = 84 
total_req = 84 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 84 
Row_Bus_Util =  0.000610 
CoL_Bus_Util = 0.001025 
Either_Row_CoL_Bus_Util = 0.001636 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003015 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00301477
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=81930 n_nop=81772 n_act=41 n_pre=26 n_ref_event=0 n_req=91 n_rd=91 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004443
n_activity=2242 dram_eff=0.1624
bk0: 30a 81736i bk1: 28a 81591i bk2: 1a 81900i bk3: 0a 81930i bk4: 2a 81909i bk5: 3a 81821i bk6: 5a 81787i bk7: 3a 81806i bk8: 2a 81855i bk9: 3a 81824i bk10: 1a 81905i bk11: 2a 81870i bk12: 3a 81820i bk13: 3a 81827i bk14: 2a 81862i bk15: 3a 81866i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.549451
Row_Buffer_Locality_read = 0.549451
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.372681
Bank_Level_Parallism_Col = 1.194245
Bank_Level_Parallism_Ready = 1.097826
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.142686 

BW Util details:
bwutil = 0.004443 
total_CMD = 81930 
util_bw = 364 
Wasted_Col = 633 
Wasted_Row = 319 
Idle = 80614 

BW Util Bottlenecks: 
RCDc_limit = 745 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81930 
n_nop = 81772 
Read = 91 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 41 
n_pre = 26 
n_ref = 0 
n_req = 91 
total_req = 91 

Dual Bus Interface Util: 
issued_total_row = 67 
issued_total_col = 91 
Row_Bus_Util =  0.000818 
CoL_Bus_Util = 0.001111 
Either_Row_CoL_Bus_Util = 0.001928 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006347 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00634688
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=81930 n_nop=81814 n_act=28 n_pre=15 n_ref_event=0 n_req=74 n_rd=74 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003613
n_activity=1553 dram_eff=0.1906
bk0: 25a 81784i bk1: 27a 81657i bk2: 2a 81862i bk3: 2a 81862i bk4: 2a 81859i bk5: 1a 81904i bk6: 2a 81867i bk7: 2a 81852i bk8: 0a 81927i bk9: 2a 81868i bk10: 0a 81928i bk11: 3a 81826i bk12: 1a 81907i bk13: 0a 81931i bk14: 3a 81870i bk15: 2a 81912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.621622
Row_Buffer_Locality_read = 0.621622
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.386052
Bank_Level_Parallism_Col = 1.235489
Bank_Level_Parallism_Ready = 1.160000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.210614 

BW Util details:
bwutil = 0.003613 
total_CMD = 81930 
util_bw = 296 
Wasted_Col = 423 
Wasted_Row = 182 
Idle = 81029 

BW Util Bottlenecks: 
RCDc_limit = 505 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81930 
n_nop = 81814 
Read = 74 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 28 
n_pre = 15 
n_ref = 0 
n_req = 74 
total_req = 74 

Dual Bus Interface Util: 
issued_total_row = 43 
issued_total_col = 74 
Row_Bus_Util =  0.000525 
CoL_Bus_Util = 0.000903 
Either_Row_CoL_Bus_Util = 0.001416 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.008621 
queue_avg = 0.008410 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00840962
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=81930 n_nop=81791 n_act=37 n_pre=22 n_ref_event=0 n_req=82 n_rd=82 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004003
n_activity=2060 dram_eff=0.1592
bk0: 24a 81826i bk1: 29a 81603i bk2: 2a 81898i bk3: 0a 81927i bk4: 1a 81909i bk5: 2a 81868i bk6: 1a 81910i bk7: 1a 81912i bk8: 4a 81784i bk9: 5a 81722i bk10: 3a 81768i bk11: 2a 81869i bk12: 2a 81871i bk13: 3a 81794i bk14: 2a 81859i bk15: 1a 81905i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.548781
Row_Buffer_Locality_read = 0.548781
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.317863
Bank_Level_Parallism_Col = 1.156047
Bank_Level_Parallism_Ready = 1.097561
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.143043 

BW Util details:
bwutil = 0.004003 
total_CMD = 81930 
util_bw = 328 
Wasted_Col = 599 
Wasted_Row = 328 
Idle = 80675 

BW Util Bottlenecks: 
RCDc_limit = 678 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81930 
n_nop = 81791 
Read = 82 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 22 
n_ref = 0 
n_req = 82 
total_req = 82 

Dual Bus Interface Util: 
issued_total_row = 59 
issued_total_col = 82 
Row_Bus_Util =  0.000720 
CoL_Bus_Util = 0.001001 
Either_Row_CoL_Bus_Util = 0.001697 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.014388 
queue_avg = 0.005676 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00567558
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=81930 n_nop=81817 n_act=28 n_pre=16 n_ref_event=0 n_req=70 n_rd=70 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003418
n_activity=1623 dram_eff=0.1725
bk0: 27a 81623i bk1: 22a 81820i bk2: 1a 81901i bk3: 0a 81925i bk4: 2a 81903i bk5: 0a 81930i bk6: 2a 81869i bk7: 4a 81813i bk8: 2a 81870i bk9: 2a 81869i bk10: 1a 81903i bk11: 3a 81830i bk12: 0a 81928i bk13: 3a 81798i bk14: 0a 81926i bk15: 1a 81913i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.284051
Bank_Level_Parallism_Col = 1.098993
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.082215 

BW Util details:
bwutil = 0.003418 
total_CMD = 81930 
util_bw = 280 
Wasted_Col = 469 
Wasted_Row = 231 
Idle = 80950 

BW Util Bottlenecks: 
RCDc_limit = 524 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81930 
n_nop = 81817 
Read = 70 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 28 
n_pre = 16 
n_ref = 0 
n_req = 70 
total_req = 70 

Dual Bus Interface Util: 
issued_total_row = 44 
issued_total_col = 70 
Row_Bus_Util =  0.000537 
CoL_Bus_Util = 0.000854 
Either_Row_CoL_Bus_Util = 0.001379 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.008850 
queue_avg = 0.002441 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00244111
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=81930 n_nop=81788 n_act=39 n_pre=24 n_ref_event=0 n_req=83 n_rd=83 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004052
n_activity=1940 dram_eff=0.1711
bk0: 23a 81733i bk1: 27a 81720i bk2: 3a 81821i bk3: 1a 81910i bk4: 2a 81863i bk5: 1a 81895i bk6: 5a 81739i bk7: 1a 81907i bk8: 3a 81861i bk9: 3a 81811i bk10: 3a 81820i bk11: 3a 81813i bk12: 3a 81862i bk13: 1a 81906i bk14: 4a 81823i bk15: 0a 81927i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530120
Row_Buffer_Locality_read = 0.530120
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.396140
Bank_Level_Parallism_Col = 1.209239
Bank_Level_Parallism_Ready = 1.023529
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.180707 

BW Util details:
bwutil = 0.004052 
total_CMD = 81930 
util_bw = 332 
Wasted_Col = 564 
Wasted_Row = 318 
Idle = 80716 

BW Util Bottlenecks: 
RCDc_limit = 682 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81930 
n_nop = 81788 
Read = 83 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 39 
n_pre = 24 
n_ref = 0 
n_req = 83 
total_req = 83 

Dual Bus Interface Util: 
issued_total_row = 63 
issued_total_col = 83 
Row_Bus_Util =  0.000769 
CoL_Bus_Util = 0.001013 
Either_Row_CoL_Bus_Util = 0.001733 
Issued_on_Two_Bus_Simul_Util = 0.000049 
issued_two_Eff = 0.028169 
queue_avg = 0.002722 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00272184
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=81930 n_nop=81818 n_act=25 n_pre=13 n_ref_event=0 n_req=74 n_rd=74 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003613
n_activity=1564 dram_eff=0.1893
bk0: 29a 81766i bk1: 26a 81719i bk2: 1a 81903i bk3: 0a 81925i bk4: 0a 81929i bk5: 0a 81930i bk6: 1a 81914i bk7: 1a 81913i bk8: 4a 81823i bk9: 0a 81928i bk10: 4a 81749i bk11: 1a 81906i bk12: 2a 81869i bk13: 3a 81799i bk14: 1a 81905i bk15: 1a 81909i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.662162
Row_Buffer_Locality_read = 0.662162
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.235225
Bank_Level_Parallism_Col = 1.097913
Bank_Level_Parallism_Ready = 1.175676
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.097913 

BW Util details:
bwutil = 0.003613 
total_CMD = 81930 
util_bw = 296 
Wasted_Col = 462 
Wasted_Row = 182 
Idle = 80990 

BW Util Bottlenecks: 
RCDc_limit = 483 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81930 
n_nop = 81818 
Read = 74 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 25 
n_pre = 13 
n_ref = 0 
n_req = 74 
total_req = 74 

Dual Bus Interface Util: 
issued_total_row = 38 
issued_total_col = 74 
Row_Bus_Util =  0.000464 
CoL_Bus_Util = 0.000903 
Either_Row_CoL_Bus_Util = 0.001367 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003369 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00336873
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=81930 n_nop=81798 n_act=32 n_pre=18 n_ref_event=0 n_req=83 n_rd=83 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004052
n_activity=1899 dram_eff=0.1748
bk0: 28a 81775i bk1: 29a 81762i bk2: 3a 81799i bk3: 4a 81781i bk4: 1a 81906i bk5: 2a 81867i bk6: 0a 81928i bk7: 2a 81844i bk8: 3a 81827i bk9: 2a 81858i bk10: 2a 81861i bk11: 2a 81864i bk12: 1a 81904i bk13: 0a 81930i bk14: 3a 81870i bk15: 1a 81913i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.614458
Row_Buffer_Locality_read = 0.614458
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.290589
Bank_Level_Parallism_Col = 1.111111
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.105339 

BW Util details:
bwutil = 0.004052 
total_CMD = 81930 
util_bw = 332 
Wasted_Col = 524 
Wasted_Row = 246 
Idle = 80828 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81930 
n_nop = 81798 
Read = 83 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 18 
n_ref = 0 
n_req = 83 
total_req = 83 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 83 
Row_Bus_Util =  0.000610 
CoL_Bus_Util = 0.001013 
Either_Row_CoL_Bus_Util = 0.001611 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.007576 
queue_avg = 0.004223 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00422312
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=81930 n_nop=81822 n_act=27 n_pre=13 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00332
n_activity=1513 dram_eff=0.1798
bk0: 22a 81830i bk1: 22a 81796i bk2: 2a 81863i bk3: 2a 81868i bk4: 0a 81924i bk5: 1a 81908i bk6: 1a 81907i bk7: 1a 81910i bk8: 4a 81820i bk9: 1a 81910i bk10: 3a 81869i bk11: 2a 81873i bk12: 1a 81910i bk13: 4a 81730i bk14: 0a 81926i bk15: 2a 81870i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.602941
Row_Buffer_Locality_read = 0.602941
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.316819
Bank_Level_Parallism_Col = 1.122378
Bank_Level_Parallism_Ready = 1.028986
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.122378 

BW Util details:
bwutil = 0.003320 
total_CMD = 81930 
util_bw = 272 
Wasted_Col = 439 
Wasted_Row = 167 
Idle = 81052 

BW Util Bottlenecks: 
RCDc_limit = 493 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81930 
n_nop = 81822 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 27 
n_pre = 13 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 40 
issued_total_col = 68 
Row_Bus_Util =  0.000488 
CoL_Bus_Util = 0.000830 
Either_Row_CoL_Bus_Util = 0.001318 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003332 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00333211
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=81930 n_nop=81818 n_act=30 n_pre=15 n_ref_event=0 n_req=71 n_rd=71 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003466
n_activity=1801 dram_eff=0.1577
bk0: 21a 81837i bk1: 22a 81804i bk2: 2a 81861i bk3: 1a 81908i bk4: 1a 81900i bk5: 2a 81866i bk6: 2a 81865i bk7: 1a 81900i bk8: 0a 81928i bk9: 1a 81913i bk10: 1a 81913i bk11: 2a 81873i bk12: 9a 81654i bk13: 1a 81907i bk14: 2a 81856i bk15: 3a 81865i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.577465
Row_Buffer_Locality_read = 0.577465
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.297590
Bank_Level_Parallism_Col = 1.155518
Bank_Level_Parallism_Ready = 1.028169
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.155518 

BW Util details:
bwutil = 0.003466 
total_CMD = 81930 
util_bw = 284 
Wasted_Col = 470 
Wasted_Row = 212 
Idle = 80964 

BW Util Bottlenecks: 
RCDc_limit = 536 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81930 
n_nop = 81818 
Read = 71 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 30 
n_pre = 15 
n_ref = 0 
n_req = 71 
total_req = 71 

Dual Bus Interface Util: 
issued_total_row = 45 
issued_total_col = 71 
Row_Bus_Util =  0.000549 
CoL_Bus_Util = 0.000867 
Either_Row_CoL_Bus_Util = 0.001367 
Issued_on_Two_Bus_Simul_Util = 0.000049 
issued_two_Eff = 0.035714 
queue_avg = 0.000940 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000939827
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=81930 n_nop=81807 n_act=32 n_pre=17 n_ref_event=0 n_req=74 n_rd=74 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003613
n_activity=1919 dram_eff=0.1542
bk0: 22a 81790i bk1: 24a 81849i bk2: 2a 81865i bk3: 0a 81930i bk4: 2a 81871i bk5: 1a 81908i bk6: 1a 81914i bk7: 3a 81832i bk8: 4a 81745i bk9: 4a 81775i bk10: 2a 81893i bk11: 3a 81808i bk12: 2a 81867i bk13: 2a 81866i bk14: 1a 81905i bk15: 1a 81908i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.567568
Row_Buffer_Locality_read = 0.567568
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.255230
Bank_Level_Parallism_Col = 1.119697
Bank_Level_Parallism_Ready = 1.013158
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.095455 

BW Util details:
bwutil = 0.003613 
total_CMD = 81930 
util_bw = 296 
Wasted_Col = 530 
Wasted_Row = 264 
Idle = 80840 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81930 
n_nop = 81807 
Read = 74 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 17 
n_ref = 0 
n_req = 74 
total_req = 74 

Dual Bus Interface Util: 
issued_total_row = 49 
issued_total_col = 74 
Row_Bus_Util =  0.000598 
CoL_Bus_Util = 0.000903 
Either_Row_CoL_Bus_Util = 0.001501 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002002 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00200171
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=81930 n_nop=81806 n_act=31 n_pre=16 n_ref_event=0 n_req=78 n_rd=78 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003808
n_activity=1831 dram_eff=0.1704
bk0: 24a 81828i bk1: 25a 81788i bk2: 2a 81865i bk3: 2a 81866i bk4: 3a 81860i bk5: 1a 81907i bk6: 3a 81867i bk7: 2a 81870i bk8: 2a 81862i bk9: 4a 81758i bk10: 1a 81905i bk11: 2a 81908i bk12: 3a 81830i bk13: 2a 81859i bk14: 0a 81928i bk15: 2a 81871i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.602564
Row_Buffer_Locality_read = 0.602564
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.168517
Bank_Level_Parallism_Col = 1.108029
Bank_Level_Parallism_Ready = 1.064103
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.058394 

BW Util details:
bwutil = 0.003808 
total_CMD = 81930 
util_bw = 312 
Wasted_Col = 517 
Wasted_Row = 271 
Idle = 80830 

BW Util Bottlenecks: 
RCDc_limit = 575 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81930 
n_nop = 81806 
Read = 78 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 31 
n_pre = 16 
n_ref = 0 
n_req = 78 
total_req = 78 

Dual Bus Interface Util: 
issued_total_row = 47 
issued_total_col = 78 
Row_Bus_Util =  0.000574 
CoL_Bus_Util = 0.000952 
Either_Row_CoL_Bus_Util = 0.001513 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.008065 
queue_avg = 0.003625 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00362505

========= L2 cache stats =========
L2_cache_bank[0]: Access = 436, Miss = 43, Miss_rate = 0.099, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 441, Miss = 50, Miss_rate = 0.113, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[2]: Access = 422, Miss = 48, Miss_rate = 0.114, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 428, Miss = 51, Miss_rate = 0.119, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 434, Miss = 55, Miss_rate = 0.127, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 449, Miss = 53, Miss_rate = 0.118, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[6]: Access = 448, Miss = 51, Miss_rate = 0.114, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 453, Miss = 58, Miss_rate = 0.128, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 428, Miss = 45, Miss_rate = 0.105, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[9]: Access = 436, Miss = 51, Miss_rate = 0.117, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 438, Miss = 52, Miss_rate = 0.119, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 415, Miss = 52, Miss_rate = 0.125, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 404, Miss = 42, Miss_rate = 0.104, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 411, Miss = 45, Miss_rate = 0.109, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 410, Miss = 45, Miss_rate = 0.110, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 415, Miss = 51, Miss_rate = 0.123, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[16]: Access = 413, Miss = 37, Miss_rate = 0.090, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 379, Miss = 36, Miss_rate = 0.095, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 391, Miss = 47, Miss_rate = 0.120, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 417, Miss = 37, Miss_rate = 0.089, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 425, Miss = 43, Miss_rate = 0.101, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[21]: Access = 393, Miss = 33, Miss_rate = 0.084, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[22]: Access = 424, Miss = 43, Miss_rate = 0.101, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[23]: Access = 425, Miss = 43, Miss_rate = 0.101, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[24]: Access = 375, Miss = 33, Miss_rate = 0.088, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 382, Miss = 36, Miss_rate = 0.094, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 381, Miss = 39, Miss_rate = 0.102, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 394, Miss = 34, Miss_rate = 0.086, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 379, Miss = 37, Miss_rate = 0.098, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 400, Miss = 38, Miss_rate = 0.095, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[30]: Access = 403, Miss = 39, Miss_rate = 0.097, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 405, Miss = 41, Miss_rate = 0.101, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 13254
L2_total_cache_misses = 1408
L2_total_cache_miss_rate = 0.1062
L2_total_cache_pending_hits = 144
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9897
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 630
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 502
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1229
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 95
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 576
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 144
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 36
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 144
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 11029
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1361
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1008
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=13254
icnt_total_pkts_simt_to_mem=12606
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 12606
Req_Network_cycles = 44594
Req_Network_injected_packets_per_cycle =       0.2827 
Req_Network_conflicts_per_cycle =       0.0010
Req_Network_conflicts_per_cycle_util =       0.0060
Req_Bank_Level_Parallism =       1.6728
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0002
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0088

Reply_Network_injected_packets_num = 13254
Reply_Network_cycles = 44594
Reply_Network_injected_packets_per_cycle =        0.2972
Reply_Network_conflicts_per_cycle =        0.4737
Reply_Network_conflicts_per_cycle_util =       2.5785
Reply_Bank_Level_Parallism =       1.6179
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0208
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0087
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 15 sec (15 sec)
gpgpu_simulation_rate = 30958 (inst/sec)
gpgpu_simulation_rate = 2972 (cycle/sec)
gpgpu_silicon_slowdown = 640982x
launching memcpy command : MemcpyHtoD,0x00007febe3707000,4096
launching memcpy command : MemcpyHtoD,0x00007febe3708400,32768
Processing kernel ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-4.traceg
-kernel name = _Z12pgain_kerneliilP5PointiPfS1_PiPb
-kernel id = 4
-grid dim = (2,1,1)
-block dim = (512,1,1)
-shmem = 64
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fec18000000
-local mem base_addr = 0x00007fec1a000000
-nvbit version = 1.4
-accelsim tracer version = 3
launching kernel command : ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-4.traceg
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 1,0,0
Destroy streams for kernel 4: size 0
kernel_name = _Z12pgain_kerneliilP5PointiPfS1_PiPb 
kernel_launch_uid = 4 
gpu_sim_cycle = 13367
gpu_sim_insn = 154794
gpu_ipc =      11.5803
gpu_tot_sim_cycle = 57961
gpu_tot_stall_cycle = 26974
tot_cycles_exec_all_SM = 302316
cycles_passed = 57961
gpu_tot_sim_insn = 619176
gpu_tot_ipc =      10.6826
gpu_tot_issued_cta = 8
gpu_occupancy = 49.7661% 
gpu_tot_occupancy = 49.6770% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2942
partiton_level_parallism_total  =       0.2853
partiton_level_parallism_util =       1.7452
partiton_level_parallism_util_total  =       1.6894
L2_BW  =      18.9169 GB/Sec
L2_BW_total  =      18.3024 GB/Sec
gpu_total_sim_rate=32588

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10728
	L1I_total_cache_misses = 2981
	L1I_total_cache_miss_rate = 0.2779
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2954, Miss = 2429, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 2907
	L1D_cache_core[1]: Access = 2955, Miss = 2333, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 2951
	L1D_cache_core[2]: Access = 2513, Miss = 2188, Miss_rate = 0.871, Pending_hits = 0, Reservation_fails = 2230
	L1D_cache_core[3]: Access = 2485, Miss = 2221, Miss_rate = 0.894, Pending_hits = 0, Reservation_fails = 2251
	L1D_cache_core[4]: Access = 2524, Miss = 2263, Miss_rate = 0.897, Pending_hits = 0, Reservation_fails = 2171
	L1D_cache_core[5]: Access = 2529, Miss = 2170, Miss_rate = 0.858, Pending_hits = 0, Reservation_fails = 2262
	L1D_cache_core[6]: Access = 2537, Miss = 2182, Miss_rate = 0.860, Pending_hits = 0, Reservation_fails = 2305
	L1D_cache_core[7]: Access = 2524, Miss = 2248, Miss_rate = 0.891, Pending_hits = 0, Reservation_fails = 2182
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 21021
	L1D_total_cache_misses = 18034
	L1D_total_cache_miss_rate = 0.8579
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 19259
	L1D_cache_data_port_util = 0.040
	L1D_cache_fill_port_util = 0.193
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1589
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14381
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17399
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3374
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3182
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1398
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 279
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1860
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7747
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2981
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 2693
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 22526
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1677
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 13421

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 17399
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1860
ctas_completed 8, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
252, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 
gpgpu_n_tot_thrd_icount = 619176
gpgpu_n_tot_w_icount = 21456
gpgpu_n_stall_shd_mem = 10388
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14573
gpgpu_n_mem_write_global = 1677
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 82980
gpgpu_n_store_insn = 5678
gpgpu_n_shmem_insn = 65664
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 8091
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2297
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:36061	W0_Idle:456818	W0_Scoreboard:71257	W1:708	W2:6	W3:18	W4:48	W5:36	W6:78	W7:60	W8:126	W9:114	W10:78	W11:42	W12:60	W13:24	W14:48	W15:18	W16:0	W17:18	W18:48	W19:24	W20:60	W21:42	W22:78	W23:114	W24:126	W25:60	W26:78	W27:36	W28:48	W29:18	W30:6	W31:28	W32:18544
single_issue_nums: WS0:5904	WS1:5184	WS2:5184	WS3:5184	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 116584 {8:14573,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 67080 {40:1677,}
traffic_breakdown_coretomem[INST_ACC_R] = 2304 {8:288,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 582920 {40:14573,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 13416 {8:1677,}
traffic_breakdown_memtocore[INST_ACC_R] = 46080 {40:1152,}
ENTERING ACCELSIM HERE
maxmflatency = 453 
max_icnt2mem_latency = 149 
maxmrqlatency = 45 
max_icnt2sh_latency = 82 
averagemflatency = 230 
avg_icnt2mem_latency = 55 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 4 
mrq_lat_table:1106 	15 	22 	124 	54 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	12942 	3308 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	288 	0 	0 	2081 	8845 	5311 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	10593 	3556 	1741 	263 	84 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	45 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        18        18         0         1         2         1         0         0         0         1         1         0         0         0         1         1 
dram[1]:        20        20         1         1         1         1         1         0         0         0         2         1         0         1         1         1 
dram[2]:        20        20         0         0         1         0         0         1         1         2         1         1         1         0         1         0 
dram[3]:        20        20         0         0         0         0         1         1         0         2         1         1         1         2         1         0 
dram[4]:        20        20         1         1         1         1         0         1         1         1         0         1         1         0         1         0 
dram[5]:        20        19         1         0         0         1         2         1         1         1         0         1         1         1         1         2 
dram[6]:        20        20         1         1         1         1         1         1         0         1         0         1         0         0         2         0 
dram[7]:        20        20         0         0         0         1         0         0         1         1         1         1         1         1         1         0 
dram[8]:        19        20         1         0         0         0         1         1         1         1         0         1         0         1         0         0 
dram[9]:        20        20         1         1         1         0         1         1         1         1         1         1         1         0         2         0 
dram[10]:         8         4         0         0         0         0         0         0         2         0         1         0         1         1         0         0 
dram[11]:        19        20         1         1         0         1         0         1         1         1         1         1         0         0         1         0 
dram[12]:        20        20         1         1         0         0         0         0         2         0         2         1         0         1         0         1 
dram[13]:        20        20         1         0         0         1         1         0         0         0         1         1         2         0         1         1 
dram[14]:        20         4         1         0         1         0         1         1         1         1         2         1         1         1         0         1 
dram[15]:         4        20         1         1         2         0         1         1         1         1         0         0         1         1         0         1 
maximum service time to same row:
dram[0]:     11602     11256     12693     12237     16504     16104         0     12220     16235     16152     12262         0     12649     12542     16096     12628 
dram[1]:     11711     12182     12195     16108     16536     16351     12624     12603         0         0     12215     16086     12460     12619     12587     12212 
dram[2]:     12577     10930         0     12241     16111         0     16458     16094     16159     16126     16145     16102     16087     16112     16103     16434 
dram[3]:      9879     10042     12458     12222         0         0     12324     16469     16294     16116     16098     16091     12263     16090     16435     12671 
dram[4]:     10003      8931     12234     16597     16099     12321         0     12247     12259     16093     12755     16120     16502         0     16097     16115 
dram[5]:      8645      9043     12612         0     16200     12244     16088     12240     16296     16462     12197     16311     12200     12219     16092     16099 
dram[6]:      8728      8411     16145     12323     16160     12327     16104     16122         0     16308     12439     16118     16152         0     12225     12199 
dram[7]:      8717      9023     16225         0     12743     12231     12362     12464     16458     16535     16112     16087     16110     16098     12222     12304 
dram[8]:     14775     16152     16352     12245     16157         0     12191     16456     12393     12218     12231     16121         0     12228         0     16102 
dram[9]:     16861     15078     12221     12243     16373     12218     16097     16372     16105     16461     16096     16091     12741     12216     16111         0 
dram[10]:      9333     16068     12692     12221         0         0     12744     12461     16100         0     16092     12448     12508     16157     16105     12323 
dram[11]:     11041      9644     12311     16350     16155     16142         0     16374     12321     16157     16372     16090     12759         0     12602     12273 
dram[12]:     16944     16436     12229     16505         0     16495     12250     12532     12588     12229     12616     16393     16102     12585     12322     16538 
dram[13]:     16843     16123     12225     16225     16307     16109     16495     12231         0     16197     12251     16090     16227     16540     16228     16306 
dram[14]:     16841      9957     16295     12229     16157     12219     12246     16106     16115     16164     16094     16093     12540     12462     12631     16309 
dram[15]:     10297     10639     16161     16155     16114     12228     16596     16151     16163     16127     12464     12189     12459     16103         0     16201 
average row accesses per activate:
dram[0]:  9.000000  5.800000  1.000000  1.000000  1.500000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  2.000000  1.000000  1.000000 
dram[1]:  6.500000  8.333333  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan      -nan  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[2]:  3.875000  7.500000      -nan  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.333333  1.333333  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[3]:  6.200000  7.500000  1.000000  2.000000      -nan      -nan  1.000000  1.000000  1.000000  1.666667  1.000000  1.000000  1.000000  1.285714  1.000000  1.000000 
dram[4]:  9.666667  6.200000  1.000000  1.000000  1.000000  1.000000      -nan  1.200000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000 
dram[5]:  7.500000  4.000000  1.000000      -nan  2.000000  1.000000  1.250000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.333333 
dram[6]:  8.333333  5.400000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000      -nan  1.500000  2.000000 
dram[7]:  8.333333  4.142857  2.000000      -nan  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[8]:  4.500000  5.750000  1.000000  1.000000  2.000000      -nan  1.000000  1.333333  1.000000  1.000000  1.000000  1.000000      -nan  1.000000      -nan  1.000000 
dram[9]:  5.750000  5.400000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.500000  1.000000  1.333333      -nan 
dram[10]:  9.666667  6.500000  1.000000  1.000000      -nan      -nan  1.000000  1.000000  1.250000      -nan  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[11]:  9.333333  7.250000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.500000  1.000000 
dram[12]: 11.000000  7.333333  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.333333  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[13]: 10.500000  7.333333  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.285714  1.000000  1.000000  1.500000 
dram[14]:  7.333333 12.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[15]: 12.000000  8.333333  1.000000  1.000000  1.500000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  2.000000  1.000000  1.000000      -nan  1.000000 
average row locality = 1324/569 = 2.326889
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        27        29         1         2         3         5         0         1         1         2         2         0         1         2         2         2 
dram[1]:        26        25         4         3         2         3         2         1         0         0         3         5         1         2         5         3 
dram[2]:        31        30         0         1         5         0         1         2         3         4         4         6         3         1         3         1 
dram[3]:        31        30         1         2         0         0         4         3         1         5         2         4         3         9         2         1 
dram[4]:        29        31         2         3         3         2         0         6         2         2         1         2         2         0         2         1 
dram[5]:        30        28         2         0         2         3         5         3         2         3         1         2         3         3         2         4 
dram[6]:        25        27         3         2         2         2         2         2         0         2         1         3         1         0         3         2 
dram[7]:        25        29         2         0         1         2         1         1         5         5         3         2         2         4         2         1 
dram[8]:        27        23         3         1         2         0         2         4         2         2         1         3         0         3         0         1 
dram[9]:        23        27         3         2         3         1         5         2         3         3         3         3         3         1         4         0 
dram[10]:        29        26         1         1         0         0         1         1         5         0         4         1         2         3         1         1 
dram[11]:        28        29         4         4         1         4         0         3         3         2         2         2         1         0         3         1 
dram[12]:        22        22         2         2         0         1         1         1         4         1         3         2         1         4         1         2 
dram[13]:        21        22         2         1         1         2         2         1         0         1         2         2         9         1         2         3 
dram[14]:        22        24         2         1         2         1         3         4         5         4         3         3         2         2         1         2 
dram[15]:        24        25         2         2         3         1         3         2         2         4         1         2         3         2         0         2 
total dram reads = 1324
min_bank_accesses = 0!
chip skew: 98/69 = 1.42
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1918      1778     58341     29329      1466      1128    none         319       314       417       509    none         316       322       507       423
dram[1]:       2054      2100     14648     19567      2061      1730       324       504    none      none         464       403       315       323       445       455
dram[2]:       1725      1738    none       56090      1054    none         691       512       384       517       653       457       457       714       330       503
dram[3]:       1730      1755     56400     28993    none      none         428       449       500       328       330       520       387       400       515       314
dram[4]:       1863      1757     29287     18913       450       318    none         421       320       420       313       528       417    none         619       327
dram[5]:       1781      1966     28303    none         503       324       323       328       617       397       316       611       448       321       320       418
dram[6]:       2133      1997     19102     28917       416       322       324       415    none         415       313       454       501    none         388       321
dram[7]:       2081      1877     29185    none         314       327       316       512       400       443       475       326       518       436       418       312
dram[8]:       1965      2301     20374     58029       317    none         414       424       415       325       325       453    none         403    none         697
dram[9]:       2277      1931     19580     30411       386       328       440       413       326       396       449       454       323       316       566    none  
dram[10]:       1796      1997     58250     57706    none      none         315       313       365    none         483       315       417       329       520       313
dram[11]:       1799      1732     14689     14877       510       376    none         458       387       518       606       419       518    none         450       315
dram[12]:       2358      2395     29315     29415    none         500       504       505       467       334       317       319       322       488       318       412
dram[13]:       2470      2366     29081     61514       509       417       318       327    none         313       320       321       411       504       323       512
dram[14]:       2333      2073     28179     57514       414       329       330       327       411       324       588       578       417       418       316       513
dram[15]:       2101      2007     29322     29282       332       334       386       421       515       425       504       315       446       615    none         415
maximum mf latency per bank:
dram[0]:        425       397       313       325       336       329         0       319       314       331       325         0       316       323       324       329
dram[1]:        413       395       327       330       335       325       329       315         0         0       341       340       315       332       370       329
dram[2]:        397       393       316       327       335       233       314       333       327       330       329       349       339       327       339       313
dram[3]:        446       400       313       330       225       241       366       326       313       332       340       356       328       365       323       314
dram[4]:        453       423       330       328       327       324         0       334       326       338       313       335       326         0       348       327
dram[5]:        392       410       336       271       316       330       327       337       345       337       316       325       327       325       324       330
dram[6]:        412       410       327       330       324       326       325       329         0       324       313       330       314         0       325       322
dram[7]:        393       383       313       270       314       330       316       319       331       361       361       337       325       347       326       312
dram[8]:        398       387       328       336       319         0       326       339       328       325       325       337         0       353         0       320
dram[9]:        387       406       346       330       326       328       332       325       327       342       329       337       330       316       329         0
dram[10]:        430       432       312       325         0         0       315       313       339         0       362       315       323       341       319       313
dram[11]:        434       384       358       334       316       359         0       344       334       333       330       336       315         0       330       315
dram[12]:        397       408       327       324         0       313       315       315       335       334       325       325       322       383       318       323
dram[13]:        401       403       329       313       317       325       323       327         0       313       323       325       341       315       323       326
dram[14]:        392       387       324       321       326       329       339       338       367       327       334       345       325       327       316       325
dram[15]:        443       423       325       331       343       334       327       341       332       345       316       317       326       342         0       329
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=106489 n_nop=106363 n_act=30 n_pre=16 n_ref_event=0 n_req=80 n_rd=80 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003005
n_activity=2102 dram_eff=0.1522
bk0: 27a 106344i bk1: 29a 106284i bk2: 1a 106464i bk3: 2a 106431i bk4: 3a 106430i bk5: 5a 106305i bk6: 0a 106480i bk7: 1a 106470i bk8: 1a 106467i bk9: 2a 106419i bk10: 2a 106422i bk11: 0a 106484i bk12: 1a 106469i bk13: 2a 106466i bk14: 2a 106428i bk15: 2a 106431i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.625000
Row_Buffer_Locality_read = 0.625000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.148148
Bank_Level_Parallism_Col = 0.981000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.003005 
total_CMD = 106489 
util_bw = 320 
Wasted_Col = 536 
Wasted_Row = 234 
Idle = 105399 

BW Util Bottlenecks: 
RCDc_limit = 565 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106489 
n_nop = 106363 
Read = 80 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 30 
n_pre = 16 
n_ref = 0 
n_req = 80 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 46 
issued_total_col = 80 
Row_Bus_Util =  0.000432 
CoL_Bus_Util = 0.000751 
Either_Row_CoL_Bus_Util = 0.001183 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002075 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00207533
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=106489 n_nop=106339 n_act=40 n_pre=26 n_ref_event=0 n_req=85 n_rd=85 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003193
n_activity=2336 dram_eff=0.1455
bk0: 26a 106294i bk1: 25a 106332i bk2: 4a 106347i bk3: 3a 106376i bk4: 2a 106424i bk5: 3a 106387i bk6: 2a 106423i bk7: 1a 106466i bk8: 0a 106489i bk9: 0a 106491i bk10: 3a 106402i bk11: 5a 106301i bk12: 1a 106463i bk13: 2a 106418i bk14: 5a 106274i bk15: 3a 106378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.529412
Row_Buffer_Locality_read = 0.529412
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.327018
Bank_Level_Parallism_Col = 1.168525
Bank_Level_Parallism_Ready = 1.069767
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.168525 

BW Util details:
bwutil = 0.003193 
total_CMD = 106489 
util_bw = 340 
Wasted_Col = 644 
Wasted_Row = 366 
Idle = 105139 

BW Util Bottlenecks: 
RCDc_limit = 736 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106489 
n_nop = 106339 
Read = 85 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 40 
n_pre = 26 
n_ref = 0 
n_req = 85 
total_req = 85 

Dual Bus Interface Util: 
issued_total_row = 66 
issued_total_col = 85 
Row_Bus_Util =  0.000620 
CoL_Bus_Util = 0.000798 
Either_Row_CoL_Bus_Util = 0.001409 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.006667 
queue_avg = 0.003315 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0033149
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=106489 n_nop=106324 n_act=44 n_pre=30 n_ref_event=0 n_req=95 n_rd=95 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003568
n_activity=2233 dram_eff=0.1702
bk0: 31a 106072i bk1: 30a 106305i bk2: 0a 106478i bk3: 1a 106464i bk4: 5a 106293i bk5: 0a 106481i bk6: 1a 106470i bk7: 2a 106420i bk8: 3a 106391i bk9: 4a 106385i bk10: 4a 106386i bk11: 6a 106237i bk12: 3a 106367i bk13: 1a 106457i bk14: 3a 106374i bk15: 1a 106471i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.536842
Row_Buffer_Locality_read = 0.536842
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.539950
Bank_Level_Parallism_Col = 1.211031
Bank_Level_Parallism_Ready = 1.010204
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.189448 

BW Util details:
bwutil = 0.003568 
total_CMD = 106489 
util_bw = 380 
Wasted_Col = 629 
Wasted_Row = 325 
Idle = 105155 

BW Util Bottlenecks: 
RCDc_limit = 756 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106489 
n_nop = 106324 
Read = 95 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 44 
n_pre = 30 
n_ref = 0 
n_req = 95 
total_req = 95 

Dual Bus Interface Util: 
issued_total_row = 74 
issued_total_col = 95 
Row_Bus_Util =  0.000695 
CoL_Bus_Util = 0.000892 
Either_Row_CoL_Bus_Util = 0.001549 
Issued_on_Two_Bus_Simul_Util = 0.000038 
issued_two_Eff = 0.024242 
queue_avg = 0.002864 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00286415
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=106489 n_nop=106323 n_act=41 n_pre=27 n_ref_event=0 n_req=98 n_rd=98 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003681
n_activity=2660 dram_eff=0.1474
bk0: 31a 106251i bk1: 30a 106308i bk2: 1a 106461i bk3: 2a 106459i bk4: 0a 106484i bk5: 0a 106490i bk6: 4a 106320i bk7: 3a 106382i bk8: 1a 106471i bk9: 5a 106385i bk10: 2a 106425i bk11: 4a 106316i bk12: 3a 106386i bk13: 9a 106162i bk14: 2a 106421i bk15: 1a 106469i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.581633
Row_Buffer_Locality_read = 0.581633
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.193956
Bank_Level_Parallism_Col = 1.077093
Bank_Level_Parallism_Ready = 1.020408
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.058370 

BW Util details:
bwutil = 0.003681 
total_CMD = 106489 
util_bw = 392 
Wasted_Col = 719 
Wasted_Row = 464 
Idle = 104914 

BW Util Bottlenecks: 
RCDc_limit = 770 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106489 
n_nop = 106323 
Read = 98 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 41 
n_pre = 27 
n_ref = 0 
n_req = 98 
total_req = 98 

Dual Bus Interface Util: 
issued_total_row = 68 
issued_total_col = 98 
Row_Bus_Util =  0.000639 
CoL_Bus_Util = 0.000920 
Either_Row_CoL_Bus_Util = 0.001559 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004414 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0044136
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=106489 n_nop=106345 n_act=35 n_pre=21 n_ref_event=0 n_req=88 n_rd=88 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003306
n_activity=2004 dram_eff=0.1756
bk0: 29a 106325i bk1: 31a 106230i bk2: 2a 106410i bk3: 3a 106382i bk4: 3a 106374i bk5: 2a 106425i bk6: 0a 106489i bk7: 6a 106307i bk8: 2a 106424i bk9: 2a 106424i bk10: 1a 106469i bk11: 2a 106414i bk12: 2a 106427i bk13: 0a 106489i bk14: 2a 106397i bk15: 1a 106473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.602273
Row_Buffer_Locality_read = 0.602273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.317006
Bank_Level_Parallism_Col = 1.117571
Bank_Level_Parallism_Ready = 1.044444
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.117571 

BW Util details:
bwutil = 0.003306 
total_CMD = 106489 
util_bw = 352 
Wasted_Col = 574 
Wasted_Row = 265 
Idle = 105298 

BW Util Bottlenecks: 
RCDc_limit = 636 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106489 
n_nop = 106345 
Read = 88 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 21 
n_ref = 0 
n_req = 88 
total_req = 88 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 88 
Row_Bus_Util =  0.000526 
CoL_Bus_Util = 0.000826 
Either_Row_CoL_Bus_Util = 0.001352 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002686 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00268572
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=106489 n_nop=106325 n_act=43 n_pre=28 n_ref_event=0 n_req=93 n_rd=93 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003493
n_activity=2350 dram_eff=0.1583
bk0: 30a 106294i bk1: 28a 106150i bk2: 2a 106418i bk3: 0a 106487i bk4: 2a 106466i bk5: 3a 106379i bk6: 5a 106345i bk7: 3a 106365i bk8: 2a 106414i bk9: 3a 106384i bk10: 1a 106465i bk11: 2a 106430i bk12: 3a 106380i bk13: 3a 106387i bk14: 2a 106422i bk15: 4a 106385i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.537634
Row_Buffer_Locality_read = 0.537634
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.364725
Bank_Level_Parallism_Col = 1.185355
Bank_Level_Parallism_Ready = 1.095745
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.136156 

BW Util details:
bwutil = 0.003493 
total_CMD = 106489 
util_bw = 372 
Wasted_Col = 673 
Wasted_Row = 341 
Idle = 105103 

BW Util Bottlenecks: 
RCDc_limit = 785 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106489 
n_nop = 106325 
Read = 93 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 43 
n_pre = 28 
n_ref = 0 
n_req = 93 
total_req = 93 

Dual Bus Interface Util: 
issued_total_row = 71 
issued_total_col = 93 
Row_Bus_Util =  0.000667 
CoL_Bus_Util = 0.000873 
Either_Row_CoL_Bus_Util = 0.001540 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004883 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00488313
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=106489 n_nop=106365 n_act=31 n_pre=17 n_ref_event=0 n_req=77 n_rd=77 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002892
n_activity=1759 dram_eff=0.1751
bk0: 25a 106344i bk1: 27a 106217i bk2: 3a 106381i bk3: 2a 106420i bk4: 2a 106418i bk5: 2a 106422i bk6: 2a 106424i bk7: 2a 106409i bk8: 0a 106485i bk9: 2a 106426i bk10: 1a 106467i bk11: 3a 106385i bk12: 1a 106467i bk13: 0a 106491i bk14: 3a 106430i bk15: 2a 106472i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.597403
Row_Buffer_Locality_read = 0.597403
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.342163
Bank_Level_Parallism_Col = 1.214178
Bank_Level_Parallism_Ready = 1.153846
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.191554 

BW Util details:
bwutil = 0.002892 
total_CMD = 106489 
util_bw = 308 
Wasted_Col = 483 
Wasted_Row = 222 
Idle = 105476 

BW Util Bottlenecks: 
RCDc_limit = 565 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106489 
n_nop = 106365 
Read = 77 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 31 
n_pre = 17 
n_ref = 0 
n_req = 77 
total_req = 77 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 77 
Row_Bus_Util =  0.000451 
CoL_Bus_Util = 0.000723 
Either_Row_CoL_Bus_Util = 0.001164 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.008065 
queue_avg = 0.006470 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00647015
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=106489 n_nop=106341 n_act=40 n_pre=25 n_ref_event=0 n_req=85 n_rd=85 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003193
n_activity=2306 dram_eff=0.1474
bk0: 25a 106344i bk1: 29a 106161i bk2: 2a 106456i bk3: 0a 106486i bk4: 1a 106468i bk5: 2a 106427i bk6: 1a 106469i bk7: 1a 106471i bk8: 5a 106303i bk9: 5a 106280i bk10: 3a 106327i bk11: 2a 106429i bk12: 2a 106431i bk13: 4a 106313i bk14: 2a 106417i bk15: 1a 106464i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.529412
Row_Buffer_Locality_read = 0.529412
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.286957
Bank_Level_Parallism_Col = 1.144753
Bank_Level_Parallism_Ready = 1.094118
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.132690 

BW Util details:
bwutil = 0.003193 
total_CMD = 106489 
util_bw = 340 
Wasted_Col = 659 
Wasted_Row = 388 
Idle = 105102 

BW Util Bottlenecks: 
RCDc_limit = 738 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106489 
n_nop = 106341 
Read = 85 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 40 
n_pre = 25 
n_ref = 0 
n_req = 85 
total_req = 85 

Dual Bus Interface Util: 
issued_total_row = 65 
issued_total_col = 85 
Row_Bus_Util =  0.000610 
CoL_Bus_Util = 0.000798 
Either_Row_CoL_Bus_Util = 0.001390 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.013514 
queue_avg = 0.004367 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00436665
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=106489 n_nop=106365 n_act=32 n_pre=19 n_ref_event=0 n_req=74 n_rd=74 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00278
n_activity=1879 dram_eff=0.1575
bk0: 27a 106183i bk1: 23a 106340i bk2: 3a 106379i bk3: 1a 106456i bk4: 2a 106459i bk5: 0a 106488i bk6: 2a 106427i bk7: 4a 106371i bk8: 2a 106428i bk9: 2a 106427i bk10: 1a 106463i bk11: 3a 106390i bk12: 0a 106488i bk13: 3a 106358i bk14: 0a 106486i bk15: 1a 106473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.567568
Row_Buffer_Locality_read = 0.567568
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.262097
Bank_Level_Parallism_Col = 1.103604
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.088589 

BW Util details:
bwutil = 0.002780 
total_CMD = 106489 
util_bw = 296 
Wasted_Col = 535 
Wasted_Row = 291 
Idle = 105367 

BW Util Bottlenecks: 
RCDc_limit = 600 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106489 
n_nop = 106365 
Read = 74 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 19 
n_ref = 0 
n_req = 74 
total_req = 74 

Dual Bus Interface Util: 
issued_total_row = 51 
issued_total_col = 74 
Row_Bus_Util =  0.000479 
CoL_Bus_Util = 0.000695 
Either_Row_CoL_Bus_Util = 0.001164 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.008065 
queue_avg = 0.001878 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00187813
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=106489 n_nop=106338 n_act=42 n_pre=27 n_ref_event=0 n_req=86 n_rd=86 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00323
n_activity=2114 dram_eff=0.1627
bk0: 23a 106292i bk1: 27a 106279i bk2: 3a 106382i bk3: 2a 106427i bk4: 3a 106382i bk5: 1a 106452i bk6: 5a 106298i bk7: 2a 106425i bk8: 3a 106419i bk9: 3a 106369i bk10: 3a 106378i bk11: 3a 106372i bk12: 3a 106421i bk13: 1a 106465i bk14: 4a 106382i bk15: 0a 106486i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.511628
Row_Buffer_Locality_read = 0.511628
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.394068
Bank_Level_Parallism_Col = 1.208651
Bank_Level_Parallism_Ready = 1.022727
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.181934 

BW Util details:
bwutil = 0.003230 
total_CMD = 106489 
util_bw = 344 
Wasted_Col = 610 
Wasted_Row = 358 
Idle = 105177 

BW Util Bottlenecks: 
RCDc_limit = 738 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106489 
n_nop = 106338 
Read = 86 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 42 
n_pre = 27 
n_ref = 0 
n_req = 86 
total_req = 86 

Dual Bus Interface Util: 
issued_total_row = 69 
issued_total_col = 86 
Row_Bus_Util =  0.000648 
CoL_Bus_Util = 0.000808 
Either_Row_CoL_Bus_Util = 0.001418 
Issued_on_Two_Bus_Simul_Util = 0.000038 
issued_two_Eff = 0.026490 
queue_avg = 0.002094 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00209411
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=106489 n_nop=106372 n_act=27 n_pre=14 n_ref_event=0 n_req=76 n_rd=76 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002855
n_activity=1708 dram_eff=0.178
bk0: 29a 106326i bk1: 26a 106279i bk2: 1a 106463i bk3: 1a 106464i bk4: 0a 106487i bk5: 0a 106489i bk6: 1a 106473i bk7: 1a 106472i bk8: 5a 106341i bk9: 0a 106485i bk10: 4a 106307i bk11: 1a 106464i bk12: 2a 106427i bk13: 3a 106358i bk14: 1a 106465i bk15: 1a 106469i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.644737
Row_Buffer_Locality_read = 0.644737
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.219163
Bank_Level_Parallism_Col = 1.092006
Bank_Level_Parallism_Ready = 1.171053
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.092006 

BW Util details:
bwutil = 0.002855 
total_CMD = 106489 
util_bw = 304 
Wasted_Col = 502 
Wasted_Row = 202 
Idle = 105481 

BW Util Bottlenecks: 
RCDc_limit = 523 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106489 
n_nop = 106372 
Read = 76 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 27 
n_pre = 14 
n_ref = 0 
n_req = 76 
total_req = 76 

Dual Bus Interface Util: 
issued_total_row = 41 
issued_total_col = 76 
Row_Bus_Util =  0.000385 
CoL_Bus_Util = 0.000714 
Either_Row_CoL_Bus_Util = 0.001099 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002592 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00259182
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=106489 n_nop=106345 n_act=36 n_pre=22 n_ref_event=0 n_req=87 n_rd=87 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003268
n_activity=2133 dram_eff=0.1632
bk0: 28a 106335i bk1: 29a 106323i bk2: 4a 106319i bk3: 4a 106340i bk4: 1a 106466i bk5: 4a 106316i bk6: 0a 106484i bk7: 3a 106362i bk8: 3a 106385i bk9: 2a 106416i bk10: 2a 106419i bk11: 2a 106423i bk12: 1a 106463i bk13: 0a 106489i bk14: 3a 106429i bk15: 1a 106473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.586207
Row_Buffer_Locality_read = 0.586207
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.287757
Bank_Level_Parallism_Col = 1.099612
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.094437 

BW Util details:
bwutil = 0.003268 
total_CMD = 106489 
util_bw = 348 
Wasted_Col = 604 
Wasted_Row = 308 
Idle = 105229 

BW Util Bottlenecks: 
RCDc_limit = 672 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106489 
n_nop = 106345 
Read = 87 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 22 
n_ref = 0 
n_req = 87 
total_req = 87 

Dual Bus Interface Util: 
issued_total_row = 58 
issued_total_col = 87 
Row_Bus_Util =  0.000545 
CoL_Bus_Util = 0.000817 
Either_Row_CoL_Bus_Util = 0.001352 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.006944 
queue_avg = 0.003399 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00339941
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=106489 n_nop=106379 n_act=28 n_pre=13 n_ref_event=0 n_req=69 n_rd=69 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002592
n_activity=1575 dram_eff=0.1752
bk0: 22a 106388i bk1: 22a 106354i bk2: 2a 106422i bk3: 2a 106427i bk4: 0a 106483i bk5: 1a 106467i bk6: 1a 106466i bk7: 1a 106469i bk8: 4a 106379i bk9: 1a 106469i bk10: 3a 106428i bk11: 2a 106432i bk12: 1a 106470i bk13: 4a 106290i bk14: 1a 106465i bk15: 2a 106428i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.594203
Row_Buffer_Locality_read = 0.594203
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.308376
Bank_Level_Parallism_Col = 1.118243
Bank_Level_Parallism_Ready = 1.028571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.118243 

BW Util details:
bwutil = 0.002592 
total_CMD = 106489 
util_bw = 276 
Wasted_Col = 459 
Wasted_Row = 167 
Idle = 105587 

BW Util Bottlenecks: 
RCDc_limit = 513 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106489 
n_nop = 106379 
Read = 69 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 28 
n_pre = 13 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 41 
issued_total_col = 69 
Row_Bus_Util =  0.000385 
CoL_Bus_Util = 0.000648 
Either_Row_CoL_Bus_Util = 0.001033 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002564 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00256365
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=106489 n_nop=106374 n_act=31 n_pre=16 n_ref_event=0 n_req=72 n_rd=72 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002705
n_activity=1883 dram_eff=0.1529
bk0: 21a 106396i bk1: 22a 106363i bk2: 2a 106420i bk3: 1a 106467i bk4: 1a 106459i bk5: 2a 106425i bk6: 2a 106424i bk7: 1a 106460i bk8: 0a 106488i bk9: 1a 106473i bk10: 2a 106432i bk11: 2a 106431i bk12: 9a 106212i bk13: 1a 106465i bk14: 2a 106414i bk15: 3a 106424i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.569444
Row_Buffer_Locality_read = 0.569444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.283582
Bank_Level_Parallism_Col = 1.150485
Bank_Level_Parallism_Ready = 1.027778
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.150485 

BW Util details:
bwutil = 0.002705 
total_CMD = 106489 
util_bw = 288 
Wasted_Col = 490 
Wasted_Row = 232 
Idle = 105479 

BW Util Bottlenecks: 
RCDc_limit = 556 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106489 
n_nop = 106374 
Read = 72 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 31 
n_pre = 16 
n_ref = 0 
n_req = 72 
total_req = 72 

Dual Bus Interface Util: 
issued_total_row = 47 
issued_total_col = 72 
Row_Bus_Util =  0.000441 
CoL_Bus_Util = 0.000676 
Either_Row_CoL_Bus_Util = 0.001080 
Issued_on_Two_Bus_Simul_Util = 0.000038 
issued_two_Eff = 0.034783 
queue_avg = 0.000723 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000723079
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=106489 n_nop=106348 n_act=38 n_pre=22 n_ref_event=0 n_req=81 n_rd=81 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003043
n_activity=2214 dram_eff=0.1463
bk0: 22a 106348i bk1: 24a 106409i bk2: 2a 106425i bk3: 1a 106469i bk4: 2a 106430i bk5: 1a 106468i bk6: 3a 106430i bk7: 4a 106351i bk8: 5a 106261i bk9: 4a 106334i bk10: 3a 106412i bk11: 3a 106365i bk12: 2a 106425i bk13: 2a 106424i bk14: 1a 106464i bk15: 2a 106427i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530864
Row_Buffer_Locality_read = 0.530864
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.264134
Bank_Level_Parallism_Col = 1.116429
Bank_Level_Parallism_Ready = 1.012048
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.094437 

BW Util details:
bwutil = 0.003043 
total_CMD = 106489 
util_bw = 324 
Wasted_Col = 627 
Wasted_Row = 324 
Idle = 105214 

BW Util Bottlenecks: 
RCDc_limit = 697 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106489 
n_nop = 106348 
Read = 81 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 81 
total_req = 81 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 81 
Row_Bus_Util =  0.000563 
CoL_Bus_Util = 0.000761 
Either_Row_CoL_Bus_Util = 0.001324 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001906 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0019063
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=106489 n_nop=106365 n_act=31 n_pre=16 n_ref_event=0 n_req=78 n_rd=78 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00293
n_activity=1831 dram_eff=0.1704
bk0: 24a 106387i bk1: 25a 106347i bk2: 2a 106424i bk3: 2a 106425i bk4: 3a 106419i bk5: 1a 106466i bk6: 3a 106426i bk7: 2a 106429i bk8: 2a 106421i bk9: 4a 106317i bk10: 1a 106464i bk11: 2a 106467i bk12: 3a 106389i bk13: 2a 106418i bk14: 0a 106487i bk15: 2a 106430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.602564
Row_Buffer_Locality_read = 0.602564
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.168517
Bank_Level_Parallism_Col = 1.108029
Bank_Level_Parallism_Ready = 1.064103
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.058394 

BW Util details:
bwutil = 0.002930 
total_CMD = 106489 
util_bw = 312 
Wasted_Col = 517 
Wasted_Row = 271 
Idle = 105389 

BW Util Bottlenecks: 
RCDc_limit = 575 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106489 
n_nop = 106365 
Read = 78 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 31 
n_pre = 16 
n_ref = 0 
n_req = 78 
total_req = 78 

Dual Bus Interface Util: 
issued_total_row = 47 
issued_total_col = 78 
Row_Bus_Util =  0.000441 
CoL_Bus_Util = 0.000732 
Either_Row_CoL_Bus_Util = 0.001164 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.008065 
queue_avg = 0.002789 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00278902

========= L2 cache stats =========
L2_cache_bank[0]: Access = 577, Miss = 48, Miss_rate = 0.083, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 580, Miss = 53, Miss_rate = 0.091, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[2]: Access = 556, Miss = 54, Miss_rate = 0.097, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 558, Miss = 53, Miss_rate = 0.095, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 566, Miss = 58, Miss_rate = 0.102, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 590, Miss = 56, Miss_rate = 0.095, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[6]: Access = 586, Miss = 54, Miss_rate = 0.092, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 598, Miss = 63, Miss_rate = 0.105, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 563, Miss = 49, Miss_rate = 0.087, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[9]: Access = 575, Miss = 55, Miss_rate = 0.096, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 573, Miss = 55, Miss_rate = 0.096, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 548, Miss = 55, Miss_rate = 0.100, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 531, Miss = 46, Miss_rate = 0.087, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 535, Miss = 48, Miss_rate = 0.090, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 538, Miss = 49, Miss_rate = 0.091, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 545, Miss = 54, Miss_rate = 0.099, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[16]: Access = 538, Miss = 39, Miss_rate = 0.072, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 499, Miss = 38, Miss_rate = 0.076, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 512, Miss = 48, Miss_rate = 0.094, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 542, Miss = 39, Miss_rate = 0.072, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 559, Miss = 44, Miss_rate = 0.079, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[21]: Access = 515, Miss = 34, Miss_rate = 0.066, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[22]: Access = 560, Miss = 44, Miss_rate = 0.079, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[23]: Access = 562, Miss = 46, Miss_rate = 0.082, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[24]: Access = 490, Miss = 34, Miss_rate = 0.069, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 499, Miss = 36, Miss_rate = 0.072, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 497, Miss = 40, Miss_rate = 0.080, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 527, Miss = 34, Miss_rate = 0.065, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 502, Miss = 41, Miss_rate = 0.082, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 526, Miss = 41, Miss_rate = 0.078, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[30]: Access = 527, Miss = 39, Miss_rate = 0.074, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 528, Miss = 41, Miss_rate = 0.078, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 17402
L2_total_cache_misses = 1488
L2_total_cache_miss_rate = 0.0855
L2_total_cache_pending_hits = 144
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 13393
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 675
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 505
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1513
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 127
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 864
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 144
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 36
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 144
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14573
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1677
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1296
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=17402
icnt_total_pkts_simt_to_mem=16538
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 16538
Req_Network_cycles = 57961
Req_Network_injected_packets_per_cycle =       0.2853 
Req_Network_conflicts_per_cycle =       0.0011
Req_Network_conflicts_per_cycle_util =       0.0063
Req_Bank_Level_Parallism =       1.6894
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0002
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0089

Reply_Network_injected_packets_num = 17402
Reply_Network_cycles = 57961
Reply_Network_injected_packets_per_cycle =        0.3002
Reply_Network_conflicts_per_cycle =        0.4652
Reply_Network_conflicts_per_cycle_util =       2.5313
Reply_Bank_Level_Parallism =       1.6337
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0199
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0088
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 19 sec (19 sec)
gpgpu_simulation_rate = 32588 (inst/sec)
gpgpu_simulation_rate = 3050 (cycle/sec)
gpgpu_silicon_slowdown = 624590x
launching memcpy command : MemcpyHtoD,0x00007febe3707000,4096
launching memcpy command : MemcpyHtoD,0x00007febe3708400,32768
Processing kernel ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-5.traceg
-kernel name = _Z12pgain_kerneliilP5PointiPfS1_PiPb
-kernel id = 5
-grid dim = (2,1,1)
-block dim = (512,1,1)
-shmem = 64
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fec18000000
-local mem base_addr = 0x00007fec1a000000
-nvbit version = 1.4
-accelsim tracer version = 3
launching kernel command : ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-5.traceg
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 1,0,0
Destroy streams for kernel 5: size 0
kernel_name = _Z12pgain_kerneliilP5PointiPfS1_PiPb 
kernel_launch_uid = 5 
gpu_sim_cycle = 13315
gpu_sim_insn = 154794
gpu_ipc =      11.6255
gpu_tot_sim_cycle = 71276
gpu_tot_stall_cycle = 33721
tot_cycles_exec_all_SM = 368700
cycles_passed = 71276
gpu_tot_sim_insn = 773970
gpu_tot_ipc =      10.8588
gpu_tot_issued_cta = 10
gpu_occupancy = 49.7650% 
gpu_tot_occupancy = 49.6929% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2898
partiton_level_parallism_total  =       0.2862
partiton_level_parallism_util =       1.7430
partiton_level_parallism_util_total  =       1.6993
L2_BW  =      18.6566 GB/Sec
L2_BW_total  =      18.3686 GB/Sec
gpu_total_sim_rate=32248

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 13410
	L1I_total_cache_misses = 3723
	L1I_total_cache_miss_rate = 0.2776
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2954, Miss = 2429, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 2907
	L1D_cache_core[1]: Access = 2955, Miss = 2333, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 2951
	L1D_cache_core[2]: Access = 2513, Miss = 2188, Miss_rate = 0.871, Pending_hits = 0, Reservation_fails = 2230
	L1D_cache_core[3]: Access = 2485, Miss = 2221, Miss_rate = 0.894, Pending_hits = 0, Reservation_fails = 2251
	L1D_cache_core[4]: Access = 2524, Miss = 2263, Miss_rate = 0.897, Pending_hits = 0, Reservation_fails = 2171
	L1D_cache_core[5]: Access = 2529, Miss = 2170, Miss_rate = 0.858, Pending_hits = 0, Reservation_fails = 2262
	L1D_cache_core[6]: Access = 2537, Miss = 2182, Miss_rate = 0.860, Pending_hits = 0, Reservation_fails = 2305
	L1D_cache_core[7]: Access = 2524, Miss = 2248, Miss_rate = 0.891, Pending_hits = 0, Reservation_fails = 2182
	L1D_cache_core[8]: Access = 2519, Miss = 2135, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 2207
	L1D_cache_core[9]: Access = 2561, Miss = 2172, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 2223
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 26101
	L1D_total_cache_misses = 22341
	L1D_total_cache_miss_rate = 0.8559
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 23689
	L1D_cache_data_port_util = 0.041
	L1D_cache_fill_port_util = 0.196
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17814
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 21505
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4198
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3958
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1654
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 329
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2184
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9687
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3723
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 3363
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28076
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1983
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 16773

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 21505
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2184
ctas_completed 10, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
252, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 
gpgpu_n_tot_thrd_icount = 773970
gpgpu_n_tot_w_icount = 26820
gpgpu_n_stall_shd_mem = 12797
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 18054
gpgpu_n_mem_write_global = 1983
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 104210
gpgpu_n_store_insn = 6855
gpgpu_n_shmem_insn = 82080
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 9949
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2848
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:45263	W0_Idle:553343	W0_Scoreboard:88180	W1:888	W2:18	W3:60	W4:84	W5:66	W6:102	W7:78	W8:144	W9:120	W10:78	W11:42	W12:60	W13:24	W14:48	W15:18	W16:0	W17:18	W18:48	W19:24	W20:60	W21:42	W22:78	W23:120	W24:144	W25:78	W26:102	W27:66	W28:84	W29:60	W30:18	W31:38	W32:23180
single_issue_nums: WS0:7380	WS1:6480	WS2:6480	WS3:6480	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 144432 {8:18054,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 79320 {40:1983,}
traffic_breakdown_coretomem[INST_ACC_R] = 2880 {8:360,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 722160 {40:18054,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 15864 {8:1983,}
traffic_breakdown_memtocore[INST_ACC_R] = 57600 {40:1440,}
ENTERING ACCELSIM HERE
maxmflatency = 453 
max_icnt2mem_latency = 149 
maxmrqlatency = 45 
max_icnt2sh_latency = 82 
averagemflatency = 229 
avg_icnt2mem_latency = 55 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 4 
mrq_lat_table:1161 	15 	23 	124 	58 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	16154 	3883 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	360 	0 	0 	2578 	10938 	6508 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	12815 	4600 	2248 	276 	85 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	57 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        18        18         0         1         2         1         0         0         0         1         1         0         0         0         1         1 
dram[1]:        20        20         1         1         1         1         1         0         0         0         2         1         0         1         1         1 
dram[2]:        20        20         0         0         1         0         1         1         1         2         1         1         1         0         1         0 
dram[3]:        20        20         1         0         0         0         1         1         0         2         1         1         1         2         1         0 
dram[4]:        20        20         1         1         1         1         0         1         1         1         0         1         1         1         1         0 
dram[5]:        20        19         1         0         0         1         2         1         1         1         1         1         1         1         1         2 
dram[6]:        20        20         1         1         1         1         1         1         0         1         0         1         0         0         2         0 
dram[7]:        20        20         2         0         0         1         0         0         1         1         1         1         1         1         1         0 
dram[8]:        19        20         1         0         0         0         1         1         1         1         1         1         0         1         0         0 
dram[9]:        20        20         1         1         1         0         1         1         2         1         1         1         1         0         2         0 
dram[10]:         8        19         0         0         0         0         1         0         2         0         1         1         1         1         0         0 
dram[11]:        19        20         1         1         0         1         0         1         1         1         1         1         0         0         1         0 
dram[12]:        20        20         1         1         0         0         0         0         2         1         2         1         0         1         0         1 
dram[13]:        20        20         1         0         0         1         1         1         0         1         1         1         2         0         1         1 
dram[14]:        20         4         1         0         1         0         1         1         1         1         2         1         1         1         0         1 
dram[15]:         4        20         1         1         2         0         2         1         1         1         0         0         1         1         0         1 
maximum service time to same row:
dram[0]:     11602     11256     12693     12237     16504     16104         0     12220     16235     16152     12262         0     12649     12542     16096     12628 
dram[1]:     11711     12182     12195     16108     16536     16351     12624     12603         0         0     12215     16086     12460     12619     12587     12212 
dram[2]:     12577     10930         0     12241     16111         0     16458     16094     16159     16126     16145     16102     16087     16112     16103     16434 
dram[3]:      9879     10042     12458     12222         0         0     12324     16469     16294     16116     16098     16091     12263     16090     16435     12671 
dram[4]:     10003      8931     12234     16597     16099     12321         0     12247     12259     16093     12755     16120     16502     12460     16097     16115 
dram[5]:      8645      9043     12612         0     16200     12244     16088     12240     16296     16462     12197     16311     12200     12219     16092     16099 
dram[6]:      8728      8411     16145     12323     16160     12327     16104     16122         0     16308     12439     16118     16152         0     12225     12199 
dram[7]:      8717      9023     16225     12757     12743     12231     12362     12464     16458     16535     16112     16087     16110     16098     12222     12304 
dram[8]:     14775     16152     16352     12245     16157         0     12191     16456     12393     12218     12231     16121         0     12228         0     16102 
dram[9]:     16861     15078     12221     12243     16373     12218     16097     16372     16105     16461     16096     16091     12741     12216     16111     12214 
dram[10]:      9333     16068     12692     12221         0         0     12744     12461     16100         0     16092     12448     12508     16157     16105     12323 
dram[11]:     11041      9644     12311     16350     16155     16142     12311     16374     12321     16157     16372     16090     12759     12222     12602     12273 
dram[12]:     16944     16436     12229     16505         0     16495     12250     12532     12588     12229     12616     16393     16102     12585     12322     16538 
dram[13]:     16843     16123     12225     16225     16307     16109     16495     12231         0     16197     12251     16090     16227     16540     16228     16306 
dram[14]:     16841      9957     16295     12229     16157     12219     12246     16106     16115     16164     16094     16093     12540     12462     12631     16309 
dram[15]:     10297     10639     16161     16155     16114     12228     16596     16151     16163     16127     12464     12189     12459     16103         0     16201 
average row accesses per activate:
dram[0]:  7.000000  5.800000  1.000000  1.000000  1.500000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  2.000000  1.000000  1.000000 
dram[1]:  6.500000  6.500000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan      -nan  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[2]:  3.555556  7.500000      -nan  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.333333  1.333333  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[3]:  6.200000  7.500000  1.000000  2.000000      -nan      -nan  1.000000  1.000000  1.000000  1.666667  1.000000  1.000000  1.000000  1.285714  1.000000  1.000000 
dram[4]:  9.666667  6.200000  1.000000  1.000000  1.000000  1.000000      -nan  1.200000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[5]:  7.500000  4.000000  1.000000      -nan  2.000000  1.000000  1.250000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.333333 
dram[6]:  8.333333  5.400000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000      -nan  1.333333  2.000000 
dram[7]:  8.333333  4.142857  1.333333  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.166667  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[8]:  4.500000  5.750000  1.000000  1.000000  2.000000      -nan  1.000000  1.333333  1.000000  1.000000  1.000000  1.000000      -nan  1.000000      -nan  1.000000 
dram[9]:  4.800000  5.400000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.500000  1.000000  1.333333  1.000000 
dram[10]:  9.666667  5.400000  1.000000  1.000000      -nan      -nan  1.000000  1.000000  1.250000      -nan  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[11]:  9.333333  7.250000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000 
dram[12]: 11.000000  4.166667  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.250000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[13]: 10.500000  5.750000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.500000  1.000000  1.000000  1.250000  1.000000  1.000000  1.500000 
dram[14]:  7.333333 12.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[15]: 12.000000  8.333333  1.000000  1.000000  1.500000  1.000000  1.333333  1.000000  1.000000  1.000000  1.000000  2.000000  1.000000  1.000000      -nan  1.000000 
average row locality = 1384/625 = 2.214400
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        28        29         1         2         3         5         0         1         1         2         2         0         1         2         4         2 
dram[1]:        26        26         5         3         2         3         2         1         0         0         3         5         1         2         6         3 
dram[2]:        32        30         0         1         5         0         2         3         3         4         4         6         3         1         3         1 
dram[3]:        31        30         2         2         0         0         4         4         1         5         2         4         3         9         2         1 
dram[4]:        29        31         2         3         3         2         0         6         2         2         1         2         2         2         2         1 
dram[5]:        30        28         2         0         2         3         5         4         2         3         3         2         3         3         2         4 
dram[6]:        25        27         3         2         2         2         2         2         0         3         1         3         1         0         4         2 
dram[7]:        25        29         4         1         1         2         1         1         5         7         3         3         3         5         2         1 
dram[8]:        27        23         3         1         2         0         2         4         3         3         2         3         0         3         0         1 
dram[9]:        24        27         5         2         3         1         5         3         6         3         3         3         3         1         4         1 
dram[10]:        29        27         1         1         0         0         2         1         5         0         4         2         2         3         1         1 
dram[11]:        28        29         5         4         1         4         1         3         3         4         2         2         1         1         3         1 
dram[12]:        22        25         2         2         0         1         1         1         5         2         3         3         1         4         1         2 
dram[13]:        21        23         4         1         1         3         2         2         0         3         2         2        10         1         2         3 
dram[14]:        22        24         2         1         2         1         3         4         5         4         3         3         2         2         1         2 
dram[15]:        24        25         2         2         3         1         4         2         2         4         1         2         3         2         0         2 
total dram reads = 1384
min_bank_accesses = 0!
chip skew: 100/75 = 1.33
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       2244      2155     72935     36583      1796      1365    none         319       314       417       509    none         316       322       462       423
dram[1]:       2481      2443     14631     24414      2473      2123       324       504    none      none         527       441       315       323       488       455
dram[2]:       2012      2089    none       69875      1252    none         603       512       384       564       653       457       522       906       330       503
dram[3]:       2073      2112     35332     36204    none      none         475       467       500       328       330       614       453       400       612       314
dram[4]:       2252      2120     36449     23609       450       318    none         486       320       420       313       528       417       320       619       327
dram[5]:       2147      2368     35237    none         503       324       361       374       810       397       322       611       512       384       320       418
dram[6]:       2574      2411     23822     36118       509       322       324       509    none         385       313       516       501    none         372       321
dram[7]:       2516      2250     18284     71888       314       327       316       703       400       409       475       327       457       452       513       499
dram[8]:       2369      2766     25230     72535       317    none         414       424       385       324       325       453    none         466    none         697
dram[9]:       2628      2324     14777     38774       450       328       516       383       357       396       449       520       323       506       613       315
dram[10]:       2171      2334     72865     71950    none      none         319       500       403    none         577       319       417       392       520       313
dram[11]:       2168      2086     14687     18487       699       423       312       458       387       421       606       419       705       314       450       315
dram[12]:       2845      2588     36720     36575    none         500       504       505       439       331       317       321       322       536       318       412
dram[13]:       2998      2741     18320     75671       509       388       318       326    none         322       320       321       422       504       417       512
dram[14]:       2812      2514     35194     72018       414       329       330       374       411       324       588       578       417       418       504       609
dram[15]:       2516      2400     36676     36445       332       334       372       421       515       473       504       504       509       615    none         510
maximum mf latency per bank:
dram[0]:        425       397       313       325       336       329         0       319       314       331       325         0       316       323       325       329
dram[1]:        413       395       327       330       335       325       329       315         0         0       341       340       315       332       370       329
dram[2]:        397       393       316       327       335       233       325       333       327       330       329       349       339       327       339       313
dram[3]:        446       400       329       330       225       241       366       326       313       332       340       356       328       365       323       314
dram[4]:        453       423       330       328       327       324         0       334       326       338       313       335       326       326       348       327
dram[5]:        392       410       336       271       316       330       327       337       345       337       327       325       327       325       324       330
dram[6]:        412       410       327       330       324       326       325       329         0       325       313       330       314         0       325       322
dram[7]:        393       383       327       315       314       330       316       319       331       361       361       337       334       347       326       312
dram[8]:        398       387       328       336       319         0       326       339       328       325       325       337         0       353         0       320
dram[9]:        387       406       346       330       326       328       332       325       329       342       329       337       330       316       329       315
dram[10]:        430       432       312       325         0         0       324       313       339         0       362       323       323       341       319       313
dram[11]:        434       384       358       334       316       359       312       344       334       333       330       336       315       314       330       315
dram[12]:        397       408       327       324         0       313       315       315       335       334       325       325       322       383       318       323
dram[13]:        401       403       345       313       317       330       323       327         0       329       323       325       341       315       323       326
dram[14]:        392       387       324       321       326       329       339       338       367       327       334       345       325       327       316       325
dram[15]:        443       423       325       331       343       334       330       341       332       345       316       317       326       342         0       329
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=130952 n_nop=130817 n_act=33 n_pre=19 n_ref_event=0 n_req=83 n_rd=83 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002535
n_activity=2348 dram_eff=0.1414
bk0: 28a 130766i bk1: 29a 130745i bk2: 1a 130927i bk3: 2a 130894i bk4: 3a 130893i bk5: 5a 130768i bk6: 0a 130943i bk7: 1a 130933i bk8: 1a 130930i bk9: 2a 130882i bk10: 2a 130885i bk11: 0a 130947i bk12: 1a 130933i bk13: 2a 130930i bk14: 4a 130811i bk15: 2a 130892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.602410
Row_Buffer_Locality_read = 0.602410
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.131086
Bank_Level_Parallism_Col = 0.981000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.002535 
total_CMD = 130952 
util_bw = 332 
Wasted_Col = 596 
Wasted_Row = 294 
Idle = 129730 

BW Util Bottlenecks: 
RCDc_limit = 625 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 130952 
n_nop = 130817 
Read = 83 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 19 
n_ref = 0 
n_req = 83 
total_req = 83 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 83 
Row_Bus_Util =  0.000397 
CoL_Bus_Util = 0.000634 
Either_Row_CoL_Bus_Util = 0.001031 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001688 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00168764
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=130952 n_nop=130793 n_act=43 n_pre=29 n_ref_event=0 n_req=88 n_rd=88 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002688
n_activity=2582 dram_eff=0.1363
bk0: 26a 130757i bk1: 26a 130754i bk2: 5a 130769i bk3: 3a 130838i bk4: 2a 130887i bk5: 3a 130850i bk6: 2a 130886i bk7: 1a 130929i bk8: 0a 130952i bk9: 0a 130954i bk10: 3a 130865i bk11: 5a 130764i bk12: 1a 130927i bk13: 2a 130882i bk14: 6a 130697i bk15: 3a 130840i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.511364
Row_Buffer_Locality_read = 0.511364
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.296933
Bank_Level_Parallism_Col = 1.156863
Bank_Level_Parallism_Ready = 1.067416
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.156863 

BW Util details:
bwutil = 0.002688 
total_CMD = 130952 
util_bw = 352 
Wasted_Col = 704 
Wasted_Row = 426 
Idle = 129470 

BW Util Bottlenecks: 
RCDc_limit = 796 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 130952 
n_nop = 130793 
Read = 88 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 43 
n_pre = 29 
n_ref = 0 
n_req = 88 
total_req = 88 

Dual Bus Interface Util: 
issued_total_row = 72 
issued_total_col = 88 
Row_Bus_Util =  0.000550 
CoL_Bus_Util = 0.000672 
Either_Row_CoL_Bus_Util = 0.001214 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.006289 
queue_avg = 0.002696 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00269564
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=130952 n_nop=130778 n_act=47 n_pre=33 n_ref_event=0 n_req=98 n_rd=98 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002993
n_activity=2479 dram_eff=0.1581
bk0: 32a 130495i bk1: 30a 130767i bk2: 0a 130940i bk3: 1a 130926i bk4: 5a 130755i bk5: 0a 130944i bk6: 2a 130892i bk7: 3a 130841i bk8: 3a 130852i bk9: 4a 130849i bk10: 4a 130850i bk11: 6a 130701i bk12: 3a 130831i bk13: 1a 130921i bk14: 3a 130838i bk15: 1a 130935i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.520408
Row_Buffer_Locality_read = 0.520408
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.489329
Bank_Level_Parallism_Col = 1.196868
Bank_Level_Parallism_Ready = 1.009901
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.176734 

BW Util details:
bwutil = 0.002993 
total_CMD = 130952 
util_bw = 392 
Wasted_Col = 689 
Wasted_Row = 385 
Idle = 129486 

BW Util Bottlenecks: 
RCDc_limit = 816 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 130952 
n_nop = 130778 
Read = 98 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 33 
n_ref = 0 
n_req = 98 
total_req = 98 

Dual Bus Interface Util: 
issued_total_row = 80 
issued_total_col = 98 
Row_Bus_Util =  0.000611 
CoL_Bus_Util = 0.000748 
Either_Row_CoL_Bus_Util = 0.001329 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.022989 
queue_avg = 0.002329 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0023291
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=130952 n_nop=130780 n_act=43 n_pre=29 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003055
n_activity=2824 dram_eff=0.1416
bk0: 31a 130714i bk1: 30a 130772i bk2: 2a 130884i bk3: 2a 130921i bk4: 0a 130947i bk5: 0a 130954i bk6: 4a 130784i bk7: 4a 130805i bk8: 1a 130933i bk9: 5a 130847i bk10: 2a 130887i bk11: 4a 130778i bk12: 3a 130849i bk13: 9a 130625i bk14: 2a 130884i bk15: 1a 130932i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.570000
Row_Buffer_Locality_read = 0.570000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.183389
Bank_Level_Parallism_Col = 1.073840
Bank_Level_Parallism_Ready = 1.020000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.055907 

BW Util details:
bwutil = 0.003055 
total_CMD = 130952 
util_bw = 400 
Wasted_Col = 759 
Wasted_Row = 504 
Idle = 129289 

BW Util Bottlenecks: 
RCDc_limit = 810 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 130952 
n_nop = 130780 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 43 
n_pre = 29 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 72 
issued_total_col = 100 
Row_Bus_Util =  0.000550 
CoL_Bus_Util = 0.000764 
Either_Row_CoL_Bus_Util = 0.001313 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003589 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0035891
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=130952 n_nop=130803 n_act=37 n_pre=22 n_ref_event=0 n_req=90 n_rd=90 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002749
n_activity=2148 dram_eff=0.1676
bk0: 29a 130787i bk1: 31a 130692i bk2: 2a 130872i bk3: 3a 130844i bk4: 3a 130837i bk5: 2a 130888i bk6: 0a 130952i bk7: 6a 130770i bk8: 2a 130888i bk9: 2a 130888i bk10: 1a 130933i bk11: 2a 130878i bk12: 2a 130891i bk13: 2a 130892i bk14: 2a 130858i bk15: 1a 130935i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.588889
Row_Buffer_Locality_read = 0.588889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.299825
Bank_Level_Parallism_Col = 1.111794
Bank_Level_Parallism_Ready = 1.043478
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.111794 

BW Util details:
bwutil = 0.002749 
total_CMD = 130952 
util_bw = 360 
Wasted_Col = 614 
Wasted_Row = 285 
Idle = 129693 

BW Util Bottlenecks: 
RCDc_limit = 676 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 130952 
n_nop = 130803 
Read = 90 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 22 
n_ref = 0 
n_req = 90 
total_req = 90 

Dual Bus Interface Util: 
issued_total_row = 59 
issued_total_col = 90 
Row_Bus_Util =  0.000451 
CoL_Bus_Util = 0.000687 
Either_Row_CoL_Bus_Util = 0.001138 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002184 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00218401
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=130952 n_nop=130781 n_act=45 n_pre=30 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002932
n_activity=2514 dram_eff=0.1527
bk0: 30a 130756i bk1: 28a 130612i bk2: 2a 130881i bk3: 0a 130951i bk4: 2a 130931i bk5: 3a 130844i bk6: 5a 130810i bk7: 4a 130789i bk8: 2a 130877i bk9: 3a 130847i bk10: 3a 130884i bk11: 2a 130891i bk12: 3a 130841i bk13: 3a 130849i bk14: 2a 130884i bk15: 4a 130847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.531250
Row_Buffer_Locality_read = 0.531250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.341300
Bank_Level_Parallism_Col = 1.176471
Bank_Level_Parallism_Ready = 1.092783
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.129630 

BW Util details:
bwutil = 0.002932 
total_CMD = 130952 
util_bw = 384 
Wasted_Col = 713 
Wasted_Row = 381 
Idle = 129474 

BW Util Bottlenecks: 
RCDc_limit = 825 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 130952 
n_nop = 130781 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 45 
n_pre = 30 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 75 
issued_total_col = 96 
Row_Bus_Util =  0.000573 
CoL_Bus_Util = 0.000733 
Either_Row_CoL_Bus_Util = 0.001306 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004269 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00426874
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=130952 n_nop=130822 n_act=33 n_pre=19 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002413
n_activity=1923 dram_eff=0.1643
bk0: 25a 130806i bk1: 27a 130679i bk2: 3a 130843i bk3: 2a 130883i bk4: 2a 130881i bk5: 2a 130885i bk6: 2a 130887i bk7: 2a 130873i bk8: 0a 130949i bk9: 3a 130849i bk10: 1a 130929i bk11: 3a 130848i bk12: 1a 130930i bk13: 0a 130955i bk14: 4a 130853i bk15: 2a 130934i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.582278
Row_Buffer_Locality_read = 0.582278
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.313765
Bank_Level_Parallism_Col = 1.201991
Bank_Level_Parallism_Ready = 1.150000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.180654 

BW Util details:
bwutil = 0.002413 
total_CMD = 130952 
util_bw = 316 
Wasted_Col = 523 
Wasted_Row = 262 
Idle = 129851 

BW Util Bottlenecks: 
RCDc_limit = 605 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 130952 
n_nop = 130822 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 19 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 79 
Row_Bus_Util =  0.000397 
CoL_Bus_Util = 0.000603 
Either_Row_CoL_Bus_Util = 0.000993 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.007692 
queue_avg = 0.005261 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00526147
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=130952 n_nop=130783 n_act=47 n_pre=31 n_ref_event=0 n_req=93 n_rd=93 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002841
n_activity=2681 dram_eff=0.1388
bk0: 25a 130807i bk1: 29a 130624i bk2: 4a 130839i bk3: 1a 130924i bk4: 1a 130929i bk5: 2a 130889i bk6: 1a 130931i bk7: 1a 130935i bk8: 5a 130768i bk9: 7a 130702i bk10: 3a 130791i bk11: 3a 130845i bk12: 3a 130853i bk13: 5a 130735i bk14: 2a 130879i bk15: 1a 130927i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.494624
Row_Buffer_Locality_read = 0.494624
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.292005
Bank_Level_Parallism_Col = 1.137357
Bank_Level_Parallism_Ready = 1.086022
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.126951 

BW Util details:
bwutil = 0.002841 
total_CMD = 130952 
util_bw = 372 
Wasted_Col = 779 
Wasted_Row = 459 
Idle = 129342 

BW Util Bottlenecks: 
RCDc_limit = 868 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 130952 
n_nop = 130783 
Read = 93 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 31 
n_ref = 0 
n_req = 93 
total_req = 93 

Dual Bus Interface Util: 
issued_total_row = 78 
issued_total_col = 93 
Row_Bus_Util =  0.000596 
CoL_Bus_Util = 0.000710 
Either_Row_CoL_Bus_Util = 0.001291 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.011834 
queue_avg = 0.003849 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00384874
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=130952 n_nop=130819 n_act=35 n_pre=22 n_ref_event=0 n_req=77 n_rd=77 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002352
n_activity=2094 dram_eff=0.1471
bk0: 27a 130646i bk1: 23a 130803i bk2: 3a 130842i bk3: 1a 130919i bk4: 2a 130923i bk5: 0a 130952i bk6: 2a 130891i bk7: 4a 130835i bk8: 3a 130852i bk9: 3a 130849i bk10: 2a 130884i bk11: 3a 130850i bk12: 0a 130950i bk13: 3a 130820i bk14: 0a 130949i bk15: 1a 130936i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.545455
Row_Buffer_Locality_read = 0.545455
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.233184
Bank_Level_Parallism_Col = 1.095041
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.081267 

BW Util details:
bwutil = 0.002352 
total_CMD = 130952 
util_bw = 308 
Wasted_Col = 595 
Wasted_Row = 351 
Idle = 129698 

BW Util Bottlenecks: 
RCDc_limit = 660 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 130952 
n_nop = 130819 
Read = 77 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 22 
n_ref = 0 
n_req = 77 
total_req = 77 

Dual Bus Interface Util: 
issued_total_row = 57 
issued_total_col = 77 
Row_Bus_Util =  0.000435 
CoL_Bus_Util = 0.000588 
Either_Row_CoL_Bus_Util = 0.001016 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.007519 
queue_avg = 0.001527 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00152728
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=130952 n_nop=130780 n_act=49 n_pre=33 n_ref_event=0 n_req=94 n_rd=94 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002871
n_activity=2518 dram_eff=0.1493
bk0: 24a 130705i bk1: 27a 130741i bk2: 5a 130738i bk3: 2a 130885i bk4: 3a 130843i bk5: 1a 130915i bk6: 5a 130761i bk7: 3a 130849i bk8: 6a 130798i bk9: 3a 130831i bk10: 3a 130840i bk11: 3a 130835i bk12: 3a 130885i bk13: 1a 130929i bk14: 4a 130847i bk15: 1a 130930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.478723
Row_Buffer_Locality_read = 0.478723
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.370084
Bank_Level_Parallism_Col = 1.189130
Bank_Level_Parallism_Ready = 1.020833
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.166304 

BW Util details:
bwutil = 0.002871 
total_CMD = 130952 
util_bw = 376 
Wasted_Col = 736 
Wasted_Row = 456 
Idle = 129384 

BW Util Bottlenecks: 
RCDc_limit = 874 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 130952 
n_nop = 130780 
Read = 94 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 49 
n_pre = 33 
n_ref = 0 
n_req = 94 
total_req = 94 

Dual Bus Interface Util: 
issued_total_row = 82 
issued_total_col = 94 
Row_Bus_Util =  0.000626 
CoL_Bus_Util = 0.000718 
Either_Row_CoL_Bus_Util = 0.001313 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.023256 
queue_avg = 0.002001 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00200073
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=130952 n_nop=130826 n_act=30 n_pre=17 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002413
n_activity=1954 dram_eff=0.1617
bk0: 29a 130790i bk1: 27a 130702i bk2: 1a 130925i bk3: 1a 130927i bk4: 0a 130950i bk5: 0a 130952i bk6: 2a 130895i bk7: 1a 130933i bk8: 5a 130803i bk9: 0a 130947i bk10: 4a 130771i bk11: 2a 130888i bk12: 2a 130890i bk13: 3a 130821i bk14: 1a 130928i bk15: 1a 130932i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.620253
Row_Buffer_Locality_read = 0.620253
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.193017
Bank_Level_Parallism_Col = 1.084371
Bank_Level_Parallism_Ready = 1.164557
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.084371 

BW Util details:
bwutil = 0.002413 
total_CMD = 130952 
util_bw = 316 
Wasted_Col = 562 
Wasted_Row = 262 
Idle = 129812 

BW Util Bottlenecks: 
RCDc_limit = 583 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 130952 
n_nop = 130826 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 30 
n_pre = 17 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 47 
issued_total_col = 79 
Row_Bus_Util =  0.000359 
CoL_Bus_Util = 0.000603 
Either_Row_CoL_Bus_Util = 0.000962 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002108 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00210764
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=130952 n_nop=130795 n_act=41 n_pre=25 n_ref_event=0 n_req=92 n_rd=92 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00281
n_activity=2391 dram_eff=0.1539
bk0: 28a 130798i bk1: 29a 130786i bk2: 5a 130743i bk3: 4a 130802i bk4: 1a 130930i bk5: 4a 130780i bk6: 1a 130927i bk7: 3a 130824i bk8: 3a 130849i bk9: 4a 130799i bk10: 2a 130880i bk11: 2a 130885i bk12: 1a 130926i bk13: 1a 130929i bk14: 3a 130890i bk15: 1a 130936i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.554348
Row_Buffer_Locality_read = 0.554348
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.282297
Bank_Level_Parallism_Col = 1.100811
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.096176 

BW Util details:
bwutil = 0.002810 
total_CMD = 130952 
util_bw = 368 
Wasted_Col = 688 
Wasted_Row = 348 
Idle = 129548 

BW Util Bottlenecks: 
RCDc_limit = 766 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 130952 
n_nop = 130795 
Read = 92 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 41 
n_pre = 25 
n_ref = 0 
n_req = 92 
total_req = 92 

Dual Bus Interface Util: 
issued_total_row = 66 
issued_total_col = 92 
Row_Bus_Util =  0.000504 
CoL_Bus_Util = 0.000703 
Either_Row_CoL_Bus_Util = 0.001199 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.006369 
queue_avg = 0.002764 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00276437
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=130952 n_nop=130824 n_act=34 n_pre=19 n_ref_event=0 n_req=75 n_rd=75 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002291
n_activity=1917 dram_eff=0.1565
bk0: 22a 130852i bk1: 25a 130671i bk2: 2a 130881i bk3: 2a 130889i bk4: 0a 130946i bk5: 1a 130931i bk6: 1a 130930i bk7: 1a 130933i bk8: 5a 130802i bk9: 2a 130891i bk10: 3a 130891i bk11: 3a 130855i bk12: 1a 130932i bk13: 4a 130752i bk14: 1a 130927i bk15: 2a 130891i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.546667
Row_Buffer_Locality_read = 0.546667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.293942
Bank_Level_Parallism_Col = 1.102962
Bank_Level_Parallism_Ready = 1.026316
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.098731 

BW Util details:
bwutil = 0.002291 
total_CMD = 130952 
util_bw = 300 
Wasted_Col = 572 
Wasted_Row = 258 
Idle = 129822 

BW Util Bottlenecks: 
RCDc_limit = 629 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 130952 
n_nop = 130824 
Read = 75 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 19 
n_ref = 0 
n_req = 75 
total_req = 75 

Dual Bus Interface Util: 
issued_total_row = 53 
issued_total_col = 75 
Row_Bus_Util =  0.000405 
CoL_Bus_Util = 0.000573 
Either_Row_CoL_Bus_Util = 0.000977 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002085 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00208473
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=130952 n_nop=130815 n_act=38 n_pre=23 n_ref_event=0 n_req=80 n_rd=80 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002444
n_activity=2313 dram_eff=0.1383
bk0: 21a 130861i bk1: 23a 130787i bk2: 4a 130774i bk3: 1a 130929i bk4: 1a 130924i bk5: 3a 130842i bk6: 2a 130886i bk7: 2a 130882i bk8: 0a 130949i bk9: 3a 130892i bk10: 2a 130893i bk11: 2a 130893i bk12: 10a 130635i bk13: 1a 130925i bk14: 2a 130877i bk15: 3a 130888i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.525000
Row_Buffer_Locality_read = 0.525000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.265557
Bank_Level_Parallism_Col = 1.136968
Bank_Level_Parallism_Ready = 1.025000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.136968 

BW Util details:
bwutil = 0.002444 
total_CMD = 130952 
util_bw = 320 
Wasted_Col = 614 
Wasted_Row = 358 
Idle = 129660 

BW Util Bottlenecks: 
RCDc_limit = 690 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 130952 
n_nop = 130815 
Read = 80 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 23 
n_ref = 0 
n_req = 80 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 61 
issued_total_col = 80 
Row_Bus_Util =  0.000466 
CoL_Bus_Util = 0.000611 
Either_Row_CoL_Bus_Util = 0.001046 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.029197 
queue_avg = 0.000962 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000962185
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=130952 n_nop=130811 n_act=38 n_pre=22 n_ref_event=0 n_req=81 n_rd=81 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002474
n_activity=2214 dram_eff=0.1463
bk0: 22a 130811i bk1: 24a 130872i bk2: 2a 130888i bk3: 1a 130932i bk4: 2a 130893i bk5: 1a 130931i bk6: 3a 130893i bk7: 4a 130814i bk8: 5a 130724i bk9: 4a 130797i bk10: 3a 130875i bk11: 3a 130828i bk12: 2a 130888i bk13: 2a 130887i bk14: 1a 130927i bk15: 2a 130890i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530864
Row_Buffer_Locality_read = 0.530864
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.264134
Bank_Level_Parallism_Col = 1.116429
Bank_Level_Parallism_Ready = 1.012048
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.094437 

BW Util details:
bwutil = 0.002474 
total_CMD = 130952 
util_bw = 324 
Wasted_Col = 627 
Wasted_Row = 324 
Idle = 129677 

BW Util Bottlenecks: 
RCDc_limit = 697 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 130952 
n_nop = 130811 
Read = 81 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 81 
total_req = 81 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 81 
Row_Bus_Util =  0.000458 
CoL_Bus_Util = 0.000619 
Either_Row_CoL_Bus_Util = 0.001077 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001550 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00155019
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=130952 n_nop=130825 n_act=32 n_pre=17 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002413
n_activity=1913 dram_eff=0.1652
bk0: 24a 130850i bk1: 25a 130810i bk2: 2a 130887i bk3: 2a 130889i bk4: 3a 130883i bk5: 1a 130930i bk6: 4a 130849i bk7: 2a 130891i bk8: 2a 130883i bk9: 4a 130779i bk10: 1a 130926i bk11: 2a 130930i bk12: 3a 130852i bk13: 2a 130881i bk14: 0a 130950i bk15: 2a 130893i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.594937
Row_Buffer_Locality_read = 0.594937
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.161822
Bank_Level_Parallism_Col = 1.104964
Bank_Level_Parallism_Ready = 1.063291
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.056738 

BW Util details:
bwutil = 0.002413 
total_CMD = 130952 
util_bw = 316 
Wasted_Col = 537 
Wasted_Row = 291 
Idle = 129808 

BW Util Bottlenecks: 
RCDc_limit = 595 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 130952 
n_nop = 130825 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 17 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 49 
issued_total_col = 79 
Row_Bus_Util =  0.000374 
CoL_Bus_Util = 0.000603 
Either_Row_CoL_Bus_Util = 0.000970 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.007874 
queue_avg = 0.002268 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00226801

========= L2 cache stats =========
L2_cache_bank[0]: Access = 714, Miss = 53, Miss_rate = 0.074, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 715, Miss = 55, Miss_rate = 0.077, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[2]: Access = 687, Miss = 58, Miss_rate = 0.084, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 686, Miss = 56, Miss_rate = 0.082, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 695, Miss = 62, Miss_rate = 0.089, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 725, Miss = 59, Miss_rate = 0.081, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[6]: Access = 722, Miss = 57, Miss_rate = 0.079, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 735, Miss = 66, Miss_rate = 0.090, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 693, Miss = 51, Miss_rate = 0.074, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[9]: Access = 710, Miss = 59, Miss_rate = 0.083, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 710, Miss = 59, Miss_rate = 0.083, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 676, Miss = 58, Miss_rate = 0.086, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 655, Miss = 49, Miss_rate = 0.075, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 661, Miss = 51, Miss_rate = 0.077, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 664, Miss = 54, Miss_rate = 0.081, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 675, Miss = 61, Miss_rate = 0.090, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[16]: Access = 661, Miss = 41, Miss_rate = 0.062, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 613, Miss = 39, Miss_rate = 0.064, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 635, Miss = 54, Miss_rate = 0.085, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 683, Miss = 41, Miss_rate = 0.060, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 691, Miss = 45, Miss_rate = 0.065, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[21]: Access = 639, Miss = 36, Miss_rate = 0.056, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[22]: Access = 692, Miss = 46, Miss_rate = 0.066, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[23]: Access = 694, Miss = 49, Miss_rate = 0.071, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[24]: Access = 604, Miss = 35, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 618, Miss = 41, Miss_rate = 0.066, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 615, Miss = 43, Miss_rate = 0.070, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 644, Miss = 39, Miss_rate = 0.061, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 615, Miss = 41, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 648, Miss = 41, Miss_rate = 0.063, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[30]: Access = 650, Miss = 40, Miss_rate = 0.062, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 652, Miss = 41, Miss_rate = 0.063, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 21477
L2_total_cache_misses = 1580
L2_total_cache_miss_rate = 0.0736
L2_total_cache_pending_hits = 144
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16814
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 731
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 509
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1787
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 159
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1152
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 144
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 36
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 144
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 18054
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1983
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1584
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=21477
icnt_total_pkts_simt_to_mem=20397
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 20397
Req_Network_cycles = 71276
Req_Network_injected_packets_per_cycle =       0.2862 
Req_Network_conflicts_per_cycle =       0.0011
Req_Network_conflicts_per_cycle_util =       0.0066
Req_Bank_Level_Parallism =       1.6993
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0002
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0089

Reply_Network_injected_packets_num = 21477
Reply_Network_cycles = 71276
Reply_Network_injected_packets_per_cycle =        0.3013
Reply_Network_conflicts_per_cycle =        0.4744
Reply_Network_conflicts_per_cycle_util =       2.5861
Reply_Bank_Level_Parallism =       1.6427
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0198
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0089
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 24 sec (24 sec)
gpgpu_simulation_rate = 32248 (inst/sec)
gpgpu_simulation_rate = 2969 (cycle/sec)
gpgpu_silicon_slowdown = 641630x
launching memcpy command : MemcpyHtoD,0x00007febe3707000,4096
launching memcpy command : MemcpyHtoD,0x00007febe3708400,32768
Processing kernel ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-6.traceg
-kernel name = _Z12pgain_kerneliilP5PointiPfS1_PiPb
-kernel id = 6
-grid dim = (2,1,1)
-block dim = (512,1,1)
-shmem = 64
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fec18000000
-local mem base_addr = 0x00007fec1a000000
-nvbit version = 1.4
-accelsim tracer version = 3
launching kernel command : ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-6.traceg
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 1,0,0
Destroy streams for kernel 6: size 0
kernel_name = _Z12pgain_kerneliilP5PointiPfS1_PiPb 
kernel_launch_uid = 6 
gpu_sim_cycle = 13412
gpu_sim_insn = 154794
gpu_ipc =      11.5415
gpu_tot_sim_cycle = 84688
gpu_tot_stall_cycle = 40366
tot_cycles_exec_all_SM = 435144
cycles_passed = 84688
gpu_tot_sim_insn = 928764
gpu_tot_ipc =      10.9669
gpu_tot_issued_cta = 12
gpu_occupancy = 49.7652% 
gpu_tot_occupancy = 49.7039% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2963
partiton_level_parallism_total  =       0.2878
partiton_level_parallism_util =       1.4388
partiton_level_parallism_util_total  =       1.6506
L2_BW  =      19.0443 GB/Sec
L2_BW_total  =      18.4756 GB/Sec
gpu_total_sim_rate=33170

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 16092
	L1I_total_cache_misses = 4470
	L1I_total_cache_miss_rate = 0.2778
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2954, Miss = 2429, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 2907
	L1D_cache_core[1]: Access = 2955, Miss = 2333, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 2951
	L1D_cache_core[2]: Access = 2513, Miss = 2188, Miss_rate = 0.871, Pending_hits = 0, Reservation_fails = 2230
	L1D_cache_core[3]: Access = 2485, Miss = 2221, Miss_rate = 0.894, Pending_hits = 0, Reservation_fails = 2251
	L1D_cache_core[4]: Access = 2524, Miss = 2263, Miss_rate = 0.897, Pending_hits = 0, Reservation_fails = 2171
	L1D_cache_core[5]: Access = 2529, Miss = 2170, Miss_rate = 0.858, Pending_hits = 0, Reservation_fails = 2262
	L1D_cache_core[6]: Access = 2537, Miss = 2182, Miss_rate = 0.860, Pending_hits = 0, Reservation_fails = 2305
	L1D_cache_core[7]: Access = 2524, Miss = 2248, Miss_rate = 0.891, Pending_hits = 0, Reservation_fails = 2182
	L1D_cache_core[8]: Access = 2519, Miss = 2135, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 2207
	L1D_cache_core[9]: Access = 2561, Miss = 2172, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 2223
	L1D_cache_core[10]: Access = 2524, Miss = 2263, Miss_rate = 0.897, Pending_hits = 0, Reservation_fails = 2179
	L1D_cache_core[11]: Access = 2529, Miss = 2170, Miss_rate = 0.858, Pending_hits = 0, Reservation_fails = 2303
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 31154
	L1D_total_cache_misses = 26774
	L1D_total_cache_miss_rate = 0.8594
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 28171
	L1D_cache_data_port_util = 0.040
	L1D_cache_fill_port_util = 0.199
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2470
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 21347
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 25663
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5033
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4745
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1910
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 394
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2508
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11622
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4470
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 4038
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 33595
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2304
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 20130

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 25663
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2508
ctas_completed 12, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
252, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 
gpgpu_n_tot_thrd_icount = 928764
gpgpu_n_tot_w_icount = 32184
gpgpu_n_stall_shd_mem = 15201
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 21635
gpgpu_n_mem_write_global = 2304
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 125038
gpgpu_n_store_insn = 8233
gpgpu_n_shmem_insn = 98496
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 11832
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3369
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:53936	W0_Idle:651359	W0_Scoreboard:104246	W1:1062	W2:18	W3:60	W4:84	W5:66	W6:108	W7:78	W8:180	W9:144	W10:96	W11:60	W12:96	W13:36	W14:72	W15:36	W16:0	W17:36	W18:72	W19:36	W20:96	W21:60	W22:96	W23:144	W24:180	W25:78	W26:108	W27:66	W28:84	W29:60	W30:18	W31:42	W32:27816
single_issue_nums: WS0:8856	WS1:7776	WS2:7776	WS3:7776	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 173080 {8:21635,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 92160 {40:2304,}
traffic_breakdown_coretomem[INST_ACC_R] = 3456 {8:432,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 865400 {40:21635,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 18432 {8:2304,}
traffic_breakdown_memtocore[INST_ACC_R] = 69120 {40:1728,}
ENTERING ACCELSIM HERE
maxmflatency = 453 
max_icnt2mem_latency = 149 
maxmrqlatency = 45 
max_icnt2sh_latency = 82 
averagemflatency = 227 
avg_icnt2mem_latency = 55 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 4 
mrq_lat_table:1161 	15 	23 	124 	58 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19536 	4403 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	432 	0 	0 	3126 	13045 	7755 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	15206 	5576 	2745 	313 	86 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	69 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        18        18         0         1         2         1         0         0         0         1         1         0         0         0         1         1 
dram[1]:        20        20         1         1         1         1         1         0         0         0         2         1         0         1         1         1 
dram[2]:        20        20         0         0         1         0         1         1         1         2         1         1         1         0         1         0 
dram[3]:        20        20         1         0         0         0         1         1         0         2         1         1         1         2         1         0 
dram[4]:        20        20         1         1         1         1         0         1         1         1         0         1         1         1         1         0 
dram[5]:        20        19         1         0         0         1         2         1         1         1         1         1         1         1         1         2 
dram[6]:        20        20         1         1         1         1         1         1         0         1         0         1         0         0         2         0 
dram[7]:        20        20         2         0         0         1         0         0         1         1         1         1         1         1         1         0 
dram[8]:        19        20         1         0         0         0         1         1         1         1         1         1         0         1         0         0 
dram[9]:        20        20         1         1         1         0         1         1         2         1         1         1         1         0         2         0 
dram[10]:         8        19         0         0         0         0         1         0         2         0         1         1         1         1         0         0 
dram[11]:        19        20         1         1         0         1         0         1         1         1         1         1         0         0         1         0 
dram[12]:        20        20         1         1         0         0         0         0         2         1         2         1         0         1         0         1 
dram[13]:        20        20         1         0         0         1         1         1         0         1         1         1         2         0         1         1 
dram[14]:        20         4         1         0         1         0         1         1         1         1         2         1         1         1         0         1 
dram[15]:         4        20         1         1         2         0         2         1         1         1         0         0         1         1         0         1 
maximum service time to same row:
dram[0]:     11602     11256     12693     12237     16504     16104         0     12220     16235     16152     12262         0     12649     12542     16096     12628 
dram[1]:     11711     12182     12195     16108     16536     16351     12624     12603         0         0     12215     16086     12460     12619     12587     12212 
dram[2]:     12577     10930         0     12241     16111         0     16458     16094     16159     16126     16145     16102     16087     16112     16103     16434 
dram[3]:      9879     10042     12458     12222         0         0     12324     16469     16294     16116     16098     16091     12263     16090     16435     12671 
dram[4]:     10003      8931     12234     16597     16099     12321         0     12247     12259     16093     12755     16120     16502     12460     16097     16115 
dram[5]:      8645      9043     12612         0     16200     12244     16088     12240     16296     16462     12197     16311     12200     12219     16092     16099 
dram[6]:      8728      8411     16145     12323     16160     12327     16104     16122         0     16308     12439     16118     16152         0     12225     12199 
dram[7]:      8717      9023     16225     12757     12743     12231     12362     12464     16458     16535     16112     16087     16110     16098     12222     12304 
dram[8]:     14775     16152     16352     12245     16157         0     12191     16456     12393     12218     12231     16121         0     12228         0     16102 
dram[9]:     16861     15078     12221     12243     16373     12218     16097     16372     16105     16461     16096     16091     12741     12216     16111     12214 
dram[10]:      9333     16068     12692     12221         0         0     12744     12461     16100         0     16092     12448     12508     16157     16105     12323 
dram[11]:     11041      9644     12311     16350     16155     16142     12311     16374     12321     16157     16372     16090     12759     12222     12602     12273 
dram[12]:     16944     16436     12229     16505         0     16495     12250     12532     12588     12229     12616     16393     16102     12585     12322     16538 
dram[13]:     16843     16123     12225     16225     16307     16109     16495     12231         0     16197     12251     16090     16227     16540     16228     16306 
dram[14]:     16841      9957     16295     12229     16157     12219     12246     16106     16115     16164     16094     16093     12540     12462     12631     16309 
dram[15]:     10297     10639     16161     16155     16114     12228     16596     16151     16163     16127     12464     12189     12459     16103         0     16201 
average row accesses per activate:
dram[0]:  7.000000  5.800000  1.000000  1.000000  1.500000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  2.000000  1.000000  1.000000 
dram[1]:  6.500000  6.500000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan      -nan  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[2]:  3.555556  7.500000      -nan  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.333333  1.333333  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[3]:  6.200000  7.500000  1.000000  2.000000      -nan      -nan  1.000000  1.000000  1.000000  1.666667  1.000000  1.000000  1.000000  1.285714  1.000000  1.000000 
dram[4]:  9.666667  6.200000  1.000000  1.000000  1.000000  1.000000      -nan  1.200000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[5]:  7.500000  4.000000  1.000000      -nan  2.000000  1.000000  1.250000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.333333 
dram[6]:  8.333333  5.400000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000      -nan  1.333333  2.000000 
dram[7]:  8.333333  4.142857  1.333333  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.166667  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[8]:  4.500000  5.750000  1.000000  1.000000  2.000000      -nan  1.000000  1.333333  1.000000  1.000000  1.000000  1.000000      -nan  1.000000      -nan  1.000000 
dram[9]:  4.800000  5.400000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.500000  1.000000  1.333333  1.000000 
dram[10]:  9.666667  5.400000  1.000000  1.000000      -nan      -nan  1.000000  1.000000  1.250000      -nan  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[11]:  9.333333  7.250000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000 
dram[12]: 11.000000  4.166667  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.250000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[13]: 10.500000  5.750000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.500000  1.000000  1.000000  1.250000  1.000000  1.000000  1.500000 
dram[14]:  7.333333 12.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[15]: 12.000000  8.333333  1.000000  1.000000  1.500000  1.000000  1.333333  1.000000  1.000000  1.000000  1.000000  2.000000  1.000000  1.000000      -nan  1.000000 
average row locality = 1384/625 = 2.214400
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        28        29         1         2         3         5         0         1         1         2         2         0         1         2         4         2 
dram[1]:        26        26         5         3         2         3         2         1         0         0         3         5         1         2         6         3 
dram[2]:        32        30         0         1         5         0         2         3         3         4         4         6         3         1         3         1 
dram[3]:        31        30         2         2         0         0         4         4         1         5         2         4         3         9         2         1 
dram[4]:        29        31         2         3         3         2         0         6         2         2         1         2         2         2         2         1 
dram[5]:        30        28         2         0         2         3         5         4         2         3         3         2         3         3         2         4 
dram[6]:        25        27         3         2         2         2         2         2         0         3         1         3         1         0         4         2 
dram[7]:        25        29         4         1         1         2         1         1         5         7         3         3         3         5         2         1 
dram[8]:        27        23         3         1         2         0         2         4         3         3         2         3         0         3         0         1 
dram[9]:        24        27         5         2         3         1         5         3         6         3         3         3         3         1         4         1 
dram[10]:        29        27         1         1         0         0         2         1         5         0         4         2         2         3         1         1 
dram[11]:        28        29         5         4         1         4         1         3         3         4         2         2         1         1         3         1 
dram[12]:        22        25         2         2         0         1         1         1         5         2         3         3         1         4         1         2 
dram[13]:        21        23         4         1         1         3         2         2         0         3         2         2        10         1         2         3 
dram[14]:        22        24         2         1         2         1         3         4         5         4         3         3         2         2         1         2 
dram[15]:        24        25         2         2         3         1         4         2         2         4         1         2         3         2         0         2 
total dram reads = 1384
min_bank_accesses = 0!
chip skew: 100/75 = 1.33
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       2627      2541     87615     43917      2057      1675    none         319       314       417       697    none         507       517       509       614
dram[1]:       2912      2871     17490     29276      2977      2520       324       693    none      none         658       559       315       418       646       581
dram[2]:       2363      2468    none       83669      1525    none         697       574       446       659       794       554       588      1103       394       503
dram[3]:       2424      2470     42332     43377    none      none         620       561       500       328       330       662       645       444       709       314
dram[4]:       2641      2479     43735     28347       512       318    none         614       414       420       313       621       516       320       717       327
dram[5]:       2530      2812     42394    none         503       387       361       421      1002       460       322       801       637       446       320       465
dram[6]:       3012      2823     28494     43303       509       322       417       509    none         447       313       578       501    none         419       517
dram[7]:       2956      2644     21920     86232       314       327       506       893       476       490       540       394       523       452       607       499
dram[8]:       2799      3240     30870     86809       317    none         509       566       512       387       325       581    none         536    none         885
dram[9]:       3100      2727     17740     46000       450       328       630       383       357       526       575       586       451       506       707       315
dram[10]:       2542      2735     87402     86123    none      none         319       500       443    none         729       413       605       519       520       313
dram[11]:       2544      2454     17584     22201       699       470       312       458       516       468       797       419       908       314       577       503
dram[12]:       3341      3031     43972     43911    none         500       694       694       592       435       380       321       322       678       318       412
dram[13]:       3519      3221     21965     89874       509       451       318       326    none         322       415       415       519       504       511       576
dram[14]:       3298      2950     42206     86495       414       531       330       422       490       419       722       703       608       513       504       705
dram[15]:       2947      2819     44041     43831       400       542       467       421       612       615       692       693       634       810    none         606
maximum mf latency per bank:
dram[0]:        425       397       313       325       336       329         0       319       314       331       325         0       316       323       325       329
dram[1]:        413       395       327       330       335       325       329       315         0         0       341       340       315       332       370       329
dram[2]:        397       393       316       327       335       233       325       333       327       330       329       349       339       327       339       313
dram[3]:        446       400       329       330       225       241       366       326       313       332       340       356       328       365       323       314
dram[4]:        453       423       330       328       327       324         0       334       326       338       313       335       326       326       348       327
dram[5]:        392       410       336       271       316       330       327       337       345       337       327       325       327       325       324       330
dram[6]:        412       410       327       330       324       326       325       329         0       325       313       330       314         0       325       322
dram[7]:        393       383       327       315       314       330       316       319       331       361       361       337       334       347       326       312
dram[8]:        398       387       328       336       319         0       326       339       328       325       325       337         0       353         0       320
dram[9]:        387       406       346       330       326       328       332       325       329       342       329       337       330       316       329       315
dram[10]:        430       432       312       325         0         0       324       313       339         0       362       323       323       341       319       313
dram[11]:        434       384       358       334       316       359       312       344       334       333       330       336       315       314       330       315
dram[12]:        397       408       327       324         0       313       315       315       335       334       325       325       322       383       318       323
dram[13]:        401       403       345       313       317       330       323       327         0       329       323       325       341       315       323       326
dram[14]:        392       387       324       321       326       329       339       338       367       327       334       345       325       327       316       325
dram[15]:        443       423       325       331       343       334       330       341       332       345       316       317       326       342         0       329
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=155593 n_nop=155458 n_act=33 n_pre=19 n_ref_event=0 n_req=83 n_rd=83 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002134
n_activity=2348 dram_eff=0.1414
bk0: 28a 155407i bk1: 29a 155386i bk2: 1a 155568i bk3: 2a 155535i bk4: 3a 155534i bk5: 5a 155409i bk6: 0a 155584i bk7: 1a 155574i bk8: 1a 155571i bk9: 2a 155523i bk10: 2a 155526i bk11: 0a 155588i bk12: 1a 155574i bk13: 2a 155571i bk14: 4a 155452i bk15: 2a 155533i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.602410
Row_Buffer_Locality_read = 0.602410
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.131086
Bank_Level_Parallism_Col = 0.981000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.002134 
total_CMD = 155593 
util_bw = 332 
Wasted_Col = 596 
Wasted_Row = 294 
Idle = 154371 

BW Util Bottlenecks: 
RCDc_limit = 625 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 155593 
n_nop = 155458 
Read = 83 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 19 
n_ref = 0 
n_req = 83 
total_req = 83 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 83 
Row_Bus_Util =  0.000334 
CoL_Bus_Util = 0.000533 
Either_Row_CoL_Bus_Util = 0.000868 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001420 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00142037
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=155593 n_nop=155434 n_act=43 n_pre=29 n_ref_event=0 n_req=88 n_rd=88 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002262
n_activity=2582 dram_eff=0.1363
bk0: 26a 155398i bk1: 26a 155395i bk2: 5a 155410i bk3: 3a 155479i bk4: 2a 155528i bk5: 3a 155491i bk6: 2a 155527i bk7: 1a 155570i bk8: 0a 155593i bk9: 0a 155595i bk10: 3a 155506i bk11: 5a 155405i bk12: 1a 155568i bk13: 2a 155523i bk14: 6a 155338i bk15: 3a 155481i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.511364
Row_Buffer_Locality_read = 0.511364
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.296933
Bank_Level_Parallism_Col = 1.156863
Bank_Level_Parallism_Ready = 1.067416
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.156863 

BW Util details:
bwutil = 0.002262 
total_CMD = 155593 
util_bw = 352 
Wasted_Col = 704 
Wasted_Row = 426 
Idle = 154111 

BW Util Bottlenecks: 
RCDc_limit = 796 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 155593 
n_nop = 155434 
Read = 88 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 43 
n_pre = 29 
n_ref = 0 
n_req = 88 
total_req = 88 

Dual Bus Interface Util: 
issued_total_row = 72 
issued_total_col = 88 
Row_Bus_Util =  0.000463 
CoL_Bus_Util = 0.000566 
Either_Row_CoL_Bus_Util = 0.001022 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.006289 
queue_avg = 0.002269 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00226874
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=155593 n_nop=155419 n_act=47 n_pre=33 n_ref_event=0 n_req=98 n_rd=98 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002519
n_activity=2479 dram_eff=0.1581
bk0: 32a 155136i bk1: 30a 155408i bk2: 0a 155581i bk3: 1a 155567i bk4: 5a 155396i bk5: 0a 155585i bk6: 2a 155533i bk7: 3a 155482i bk8: 3a 155493i bk9: 4a 155490i bk10: 4a 155491i bk11: 6a 155342i bk12: 3a 155472i bk13: 1a 155562i bk14: 3a 155479i bk15: 1a 155576i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.520408
Row_Buffer_Locality_read = 0.520408
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.489329
Bank_Level_Parallism_Col = 1.196868
Bank_Level_Parallism_Ready = 1.009901
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.176734 

BW Util details:
bwutil = 0.002519 
total_CMD = 155593 
util_bw = 392 
Wasted_Col = 689 
Wasted_Row = 385 
Idle = 154127 

BW Util Bottlenecks: 
RCDc_limit = 816 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 155593 
n_nop = 155419 
Read = 98 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 33 
n_ref = 0 
n_req = 98 
total_req = 98 

Dual Bus Interface Util: 
issued_total_row = 80 
issued_total_col = 98 
Row_Bus_Util =  0.000514 
CoL_Bus_Util = 0.000630 
Either_Row_CoL_Bus_Util = 0.001118 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.022989 
queue_avg = 0.001960 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00196024
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=155593 n_nop=155421 n_act=43 n_pre=29 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002571
n_activity=2824 dram_eff=0.1416
bk0: 31a 155355i bk1: 30a 155413i bk2: 2a 155525i bk3: 2a 155562i bk4: 0a 155588i bk5: 0a 155595i bk6: 4a 155425i bk7: 4a 155446i bk8: 1a 155574i bk9: 5a 155488i bk10: 2a 155528i bk11: 4a 155419i bk12: 3a 155490i bk13: 9a 155266i bk14: 2a 155525i bk15: 1a 155573i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.570000
Row_Buffer_Locality_read = 0.570000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.183389
Bank_Level_Parallism_Col = 1.073840
Bank_Level_Parallism_Ready = 1.020000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.055907 

BW Util details:
bwutil = 0.002571 
total_CMD = 155593 
util_bw = 400 
Wasted_Col = 759 
Wasted_Row = 504 
Idle = 153930 

BW Util Bottlenecks: 
RCDc_limit = 810 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 155593 
n_nop = 155421 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 43 
n_pre = 29 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 72 
issued_total_col = 100 
Row_Bus_Util =  0.000463 
CoL_Bus_Util = 0.000643 
Either_Row_CoL_Bus_Util = 0.001105 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003021 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0030207
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=155593 n_nop=155444 n_act=37 n_pre=22 n_ref_event=0 n_req=90 n_rd=90 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002314
n_activity=2148 dram_eff=0.1676
bk0: 29a 155428i bk1: 31a 155333i bk2: 2a 155513i bk3: 3a 155485i bk4: 3a 155478i bk5: 2a 155529i bk6: 0a 155593i bk7: 6a 155411i bk8: 2a 155529i bk9: 2a 155529i bk10: 1a 155574i bk11: 2a 155519i bk12: 2a 155532i bk13: 2a 155533i bk14: 2a 155499i bk15: 1a 155576i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.588889
Row_Buffer_Locality_read = 0.588889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.299825
Bank_Level_Parallism_Col = 1.111794
Bank_Level_Parallism_Ready = 1.043478
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.111794 

BW Util details:
bwutil = 0.002314 
total_CMD = 155593 
util_bw = 360 
Wasted_Col = 614 
Wasted_Row = 285 
Idle = 154334 

BW Util Bottlenecks: 
RCDc_limit = 676 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 155593 
n_nop = 155444 
Read = 90 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 22 
n_ref = 0 
n_req = 90 
total_req = 90 

Dual Bus Interface Util: 
issued_total_row = 59 
issued_total_col = 90 
Row_Bus_Util =  0.000379 
CoL_Bus_Util = 0.000578 
Either_Row_CoL_Bus_Util = 0.000958 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001838 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00183813
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=155593 n_nop=155422 n_act=45 n_pre=30 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002468
n_activity=2514 dram_eff=0.1527
bk0: 30a 155397i bk1: 28a 155253i bk2: 2a 155522i bk3: 0a 155592i bk4: 2a 155572i bk5: 3a 155485i bk6: 5a 155451i bk7: 4a 155430i bk8: 2a 155518i bk9: 3a 155488i bk10: 3a 155525i bk11: 2a 155532i bk12: 3a 155482i bk13: 3a 155490i bk14: 2a 155525i bk15: 4a 155488i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.531250
Row_Buffer_Locality_read = 0.531250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.341300
Bank_Level_Parallism_Col = 1.176471
Bank_Level_Parallism_Ready = 1.092783
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.129630 

BW Util details:
bwutil = 0.002468 
total_CMD = 155593 
util_bw = 384 
Wasted_Col = 713 
Wasted_Row = 381 
Idle = 154115 

BW Util Bottlenecks: 
RCDc_limit = 825 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 155593 
n_nop = 155422 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 45 
n_pre = 30 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 75 
issued_total_col = 96 
Row_Bus_Util =  0.000482 
CoL_Bus_Util = 0.000617 
Either_Row_CoL_Bus_Util = 0.001099 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003593 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00359271
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=155593 n_nop=155463 n_act=33 n_pre=19 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002031
n_activity=1923 dram_eff=0.1643
bk0: 25a 155447i bk1: 27a 155320i bk2: 3a 155484i bk3: 2a 155524i bk4: 2a 155522i bk5: 2a 155526i bk6: 2a 155528i bk7: 2a 155514i bk8: 0a 155590i bk9: 3a 155490i bk10: 1a 155570i bk11: 3a 155489i bk12: 1a 155571i bk13: 0a 155596i bk14: 4a 155494i bk15: 2a 155575i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.582278
Row_Buffer_Locality_read = 0.582278
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.313765
Bank_Level_Parallism_Col = 1.201991
Bank_Level_Parallism_Ready = 1.150000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.180654 

BW Util details:
bwutil = 0.002031 
total_CMD = 155593 
util_bw = 316 
Wasted_Col = 523 
Wasted_Row = 262 
Idle = 154492 

BW Util Bottlenecks: 
RCDc_limit = 605 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 155593 
n_nop = 155463 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 19 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 79 
Row_Bus_Util =  0.000334 
CoL_Bus_Util = 0.000508 
Either_Row_CoL_Bus_Util = 0.000836 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.007692 
queue_avg = 0.004428 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00442822
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=155593 n_nop=155424 n_act=47 n_pre=31 n_ref_event=0 n_req=93 n_rd=93 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002391
n_activity=2681 dram_eff=0.1388
bk0: 25a 155448i bk1: 29a 155265i bk2: 4a 155480i bk3: 1a 155565i bk4: 1a 155570i bk5: 2a 155530i bk6: 1a 155572i bk7: 1a 155576i bk8: 5a 155409i bk9: 7a 155343i bk10: 3a 155432i bk11: 3a 155486i bk12: 3a 155494i bk13: 5a 155376i bk14: 2a 155520i bk15: 1a 155568i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.494624
Row_Buffer_Locality_read = 0.494624
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.292005
Bank_Level_Parallism_Col = 1.137357
Bank_Level_Parallism_Ready = 1.086022
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.126951 

BW Util details:
bwutil = 0.002391 
total_CMD = 155593 
util_bw = 372 
Wasted_Col = 779 
Wasted_Row = 459 
Idle = 153983 

BW Util Bottlenecks: 
RCDc_limit = 868 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 155593 
n_nop = 155424 
Read = 93 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 31 
n_ref = 0 
n_req = 93 
total_req = 93 

Dual Bus Interface Util: 
issued_total_row = 78 
issued_total_col = 93 
Row_Bus_Util =  0.000501 
CoL_Bus_Util = 0.000598 
Either_Row_CoL_Bus_Util = 0.001086 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.011834 
queue_avg = 0.003239 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00323922
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=155593 n_nop=155460 n_act=35 n_pre=22 n_ref_event=0 n_req=77 n_rd=77 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00198
n_activity=2094 dram_eff=0.1471
bk0: 27a 155287i bk1: 23a 155444i bk2: 3a 155483i bk3: 1a 155560i bk4: 2a 155564i bk5: 0a 155593i bk6: 2a 155532i bk7: 4a 155476i bk8: 3a 155493i bk9: 3a 155490i bk10: 2a 155525i bk11: 3a 155491i bk12: 0a 155591i bk13: 3a 155461i bk14: 0a 155590i bk15: 1a 155577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.545455
Row_Buffer_Locality_read = 0.545455
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.233184
Bank_Level_Parallism_Col = 1.095041
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.081267 

BW Util details:
bwutil = 0.001980 
total_CMD = 155593 
util_bw = 308 
Wasted_Col = 595 
Wasted_Row = 351 
Idle = 154339 

BW Util Bottlenecks: 
RCDc_limit = 660 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 155593 
n_nop = 155460 
Read = 77 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 22 
n_ref = 0 
n_req = 77 
total_req = 77 

Dual Bus Interface Util: 
issued_total_row = 57 
issued_total_col = 77 
Row_Bus_Util =  0.000366 
CoL_Bus_Util = 0.000495 
Either_Row_CoL_Bus_Util = 0.000855 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.007519 
queue_avg = 0.001285 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0012854
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=155593 n_nop=155421 n_act=49 n_pre=33 n_ref_event=0 n_req=94 n_rd=94 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002417
n_activity=2518 dram_eff=0.1493
bk0: 24a 155346i bk1: 27a 155382i bk2: 5a 155379i bk3: 2a 155526i bk4: 3a 155484i bk5: 1a 155556i bk6: 5a 155402i bk7: 3a 155490i bk8: 6a 155439i bk9: 3a 155472i bk10: 3a 155481i bk11: 3a 155476i bk12: 3a 155526i bk13: 1a 155570i bk14: 4a 155488i bk15: 1a 155571i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.478723
Row_Buffer_Locality_read = 0.478723
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.370084
Bank_Level_Parallism_Col = 1.189130
Bank_Level_Parallism_Ready = 1.020833
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.166304 

BW Util details:
bwutil = 0.002417 
total_CMD = 155593 
util_bw = 376 
Wasted_Col = 736 
Wasted_Row = 456 
Idle = 154025 

BW Util Bottlenecks: 
RCDc_limit = 874 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 155593 
n_nop = 155421 
Read = 94 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 49 
n_pre = 33 
n_ref = 0 
n_req = 94 
total_req = 94 

Dual Bus Interface Util: 
issued_total_row = 82 
issued_total_col = 94 
Row_Bus_Util =  0.000527 
CoL_Bus_Util = 0.000604 
Either_Row_CoL_Bus_Util = 0.001105 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.023256 
queue_avg = 0.001684 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00168388
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=155593 n_nop=155467 n_act=30 n_pre=17 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002031
n_activity=1954 dram_eff=0.1617
bk0: 29a 155431i bk1: 27a 155343i bk2: 1a 155566i bk3: 1a 155568i bk4: 0a 155591i bk5: 0a 155593i bk6: 2a 155536i bk7: 1a 155574i bk8: 5a 155444i bk9: 0a 155588i bk10: 4a 155412i bk11: 2a 155529i bk12: 2a 155531i bk13: 3a 155462i bk14: 1a 155569i bk15: 1a 155573i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.620253
Row_Buffer_Locality_read = 0.620253
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.193017
Bank_Level_Parallism_Col = 1.084371
Bank_Level_Parallism_Ready = 1.164557
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.084371 

BW Util details:
bwutil = 0.002031 
total_CMD = 155593 
util_bw = 316 
Wasted_Col = 562 
Wasted_Row = 262 
Idle = 154453 

BW Util Bottlenecks: 
RCDc_limit = 583 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 155593 
n_nop = 155467 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 30 
n_pre = 17 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 47 
issued_total_col = 79 
Row_Bus_Util =  0.000302 
CoL_Bus_Util = 0.000508 
Either_Row_CoL_Bus_Util = 0.000810 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001774 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00177386
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=155593 n_nop=155436 n_act=41 n_pre=25 n_ref_event=0 n_req=92 n_rd=92 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002365
n_activity=2391 dram_eff=0.1539
bk0: 28a 155439i bk1: 29a 155427i bk2: 5a 155384i bk3: 4a 155443i bk4: 1a 155571i bk5: 4a 155421i bk6: 1a 155568i bk7: 3a 155465i bk8: 3a 155490i bk9: 4a 155440i bk10: 2a 155521i bk11: 2a 155526i bk12: 1a 155567i bk13: 1a 155570i bk14: 3a 155531i bk15: 1a 155577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.554348
Row_Buffer_Locality_read = 0.554348
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.282297
Bank_Level_Parallism_Col = 1.100811
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.096176 

BW Util details:
bwutil = 0.002365 
total_CMD = 155593 
util_bw = 368 
Wasted_Col = 688 
Wasted_Row = 348 
Idle = 154189 

BW Util Bottlenecks: 
RCDc_limit = 766 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 155593 
n_nop = 155436 
Read = 92 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 41 
n_pre = 25 
n_ref = 0 
n_req = 92 
total_req = 92 

Dual Bus Interface Util: 
issued_total_row = 66 
issued_total_col = 92 
Row_Bus_Util =  0.000424 
CoL_Bus_Util = 0.000591 
Either_Row_CoL_Bus_Util = 0.001009 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.006369 
queue_avg = 0.002327 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00232658
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=155593 n_nop=155465 n_act=34 n_pre=19 n_ref_event=0 n_req=75 n_rd=75 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001928
n_activity=1917 dram_eff=0.1565
bk0: 22a 155493i bk1: 25a 155312i bk2: 2a 155522i bk3: 2a 155530i bk4: 0a 155587i bk5: 1a 155572i bk6: 1a 155571i bk7: 1a 155574i bk8: 5a 155443i bk9: 2a 155532i bk10: 3a 155532i bk11: 3a 155496i bk12: 1a 155573i bk13: 4a 155393i bk14: 1a 155568i bk15: 2a 155532i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.546667
Row_Buffer_Locality_read = 0.546667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.293942
Bank_Level_Parallism_Col = 1.102962
Bank_Level_Parallism_Ready = 1.026316
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.098731 

BW Util details:
bwutil = 0.001928 
total_CMD = 155593 
util_bw = 300 
Wasted_Col = 572 
Wasted_Row = 258 
Idle = 154463 

BW Util Bottlenecks: 
RCDc_limit = 629 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 155593 
n_nop = 155465 
Read = 75 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 19 
n_ref = 0 
n_req = 75 
total_req = 75 

Dual Bus Interface Util: 
issued_total_row = 53 
issued_total_col = 75 
Row_Bus_Util =  0.000341 
CoL_Bus_Util = 0.000482 
Either_Row_CoL_Bus_Util = 0.000823 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001755 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00175458
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=155593 n_nop=155456 n_act=38 n_pre=23 n_ref_event=0 n_req=80 n_rd=80 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002057
n_activity=2313 dram_eff=0.1383
bk0: 21a 155502i bk1: 23a 155428i bk2: 4a 155415i bk3: 1a 155570i bk4: 1a 155565i bk5: 3a 155483i bk6: 2a 155527i bk7: 2a 155523i bk8: 0a 155590i bk9: 3a 155533i bk10: 2a 155534i bk11: 2a 155534i bk12: 10a 155276i bk13: 1a 155566i bk14: 2a 155518i bk15: 3a 155529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.525000
Row_Buffer_Locality_read = 0.525000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.265557
Bank_Level_Parallism_Col = 1.136968
Bank_Level_Parallism_Ready = 1.025000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.136968 

BW Util details:
bwutil = 0.002057 
total_CMD = 155593 
util_bw = 320 
Wasted_Col = 614 
Wasted_Row = 358 
Idle = 154301 

BW Util Bottlenecks: 
RCDc_limit = 690 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 155593 
n_nop = 155456 
Read = 80 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 23 
n_ref = 0 
n_req = 80 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 61 
issued_total_col = 80 
Row_Bus_Util =  0.000392 
CoL_Bus_Util = 0.000514 
Either_Row_CoL_Bus_Util = 0.000881 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.029197 
queue_avg = 0.000810 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000809805
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=155593 n_nop=155452 n_act=38 n_pre=22 n_ref_event=0 n_req=81 n_rd=81 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002082
n_activity=2214 dram_eff=0.1463
bk0: 22a 155452i bk1: 24a 155513i bk2: 2a 155529i bk3: 1a 155573i bk4: 2a 155534i bk5: 1a 155572i bk6: 3a 155534i bk7: 4a 155455i bk8: 5a 155365i bk9: 4a 155438i bk10: 3a 155516i bk11: 3a 155469i bk12: 2a 155529i bk13: 2a 155528i bk14: 1a 155568i bk15: 2a 155531i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530864
Row_Buffer_Locality_read = 0.530864
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.264134
Bank_Level_Parallism_Col = 1.116429
Bank_Level_Parallism_Ready = 1.012048
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.094437 

BW Util details:
bwutil = 0.002082 
total_CMD = 155593 
util_bw = 324 
Wasted_Col = 627 
Wasted_Row = 324 
Idle = 154318 

BW Util Bottlenecks: 
RCDc_limit = 697 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 155593 
n_nop = 155452 
Read = 81 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 81 
total_req = 81 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 81 
Row_Bus_Util =  0.000386 
CoL_Bus_Util = 0.000521 
Either_Row_CoL_Bus_Util = 0.000906 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001305 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00130469
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=155593 n_nop=155466 n_act=32 n_pre=17 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002031
n_activity=1913 dram_eff=0.1652
bk0: 24a 155491i bk1: 25a 155451i bk2: 2a 155528i bk3: 2a 155530i bk4: 3a 155524i bk5: 1a 155571i bk6: 4a 155490i bk7: 2a 155532i bk8: 2a 155524i bk9: 4a 155420i bk10: 1a 155567i bk11: 2a 155571i bk12: 3a 155493i bk13: 2a 155522i bk14: 0a 155591i bk15: 2a 155534i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.594937
Row_Buffer_Locality_read = 0.594937
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.161822
Bank_Level_Parallism_Col = 1.104964
Bank_Level_Parallism_Ready = 1.063291
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.056738 

BW Util details:
bwutil = 0.002031 
total_CMD = 155593 
util_bw = 316 
Wasted_Col = 537 
Wasted_Row = 291 
Idle = 154449 

BW Util Bottlenecks: 
RCDc_limit = 595 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 155593 
n_nop = 155466 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 17 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 49 
issued_total_col = 79 
Row_Bus_Util =  0.000315 
CoL_Bus_Util = 0.000508 
Either_Row_CoL_Bus_Util = 0.000816 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.007874 
queue_avg = 0.001909 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00190883

========= L2 cache stats =========
L2_cache_bank[0]: Access = 853, Miss = 55, Miss_rate = 0.064, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 859, Miss = 57, Miss_rate = 0.066, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[2]: Access = 822, Miss = 60, Miss_rate = 0.073, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 821, Miss = 58, Miss_rate = 0.071, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 832, Miss = 64, Miss_rate = 0.077, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 867, Miss = 62, Miss_rate = 0.072, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[6]: Access = 864, Miss = 59, Miss_rate = 0.068, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 874, Miss = 68, Miss_rate = 0.078, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 828, Miss = 53, Miss_rate = 0.064, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[9]: Access = 848, Miss = 61, Miss_rate = 0.072, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 847, Miss = 61, Miss_rate = 0.072, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 812, Miss = 60, Miss_rate = 0.074, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 781, Miss = 51, Miss_rate = 0.065, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 789, Miss = 53, Miss_rate = 0.067, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 792, Miss = 56, Miss_rate = 0.071, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 804, Miss = 63, Miss_rate = 0.078, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[16]: Access = 803, Miss = 41, Miss_rate = 0.051, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 733, Miss = 39, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 760, Miss = 54, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 806, Miss = 41, Miss_rate = 0.051, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 825, Miss = 45, Miss_rate = 0.055, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[21]: Access = 763, Miss = 36, Miss_rate = 0.047, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[22]: Access = 829, Miss = 46, Miss_rate = 0.055, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[23]: Access = 828, Miss = 49, Miss_rate = 0.059, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[24]: Access = 722, Miss = 35, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 738, Miss = 41, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 734, Miss = 43, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 761, Miss = 39, Miss_rate = 0.051, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 734, Miss = 41, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 776, Miss = 41, Miss_rate = 0.053, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[30]: Access = 778, Miss = 40, Miss_rate = 0.051, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 784, Miss = 41, Miss_rate = 0.052, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 25667
L2_total_cache_misses = 1613
L2_total_cache_miss_rate = 0.0628
L2_total_cache_pending_hits = 144
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 20395
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 731
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 509
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2075
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1440
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 144
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 36
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 144
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 21635
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2304
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1872
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=25667
icnt_total_pkts_simt_to_mem=24371
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 24371
Req_Network_cycles = 84688
Req_Network_injected_packets_per_cycle =       0.2878 
Req_Network_conflicts_per_cycle =       0.0011
Req_Network_conflicts_per_cycle_util =       0.0062
Req_Bank_Level_Parallism =       1.6506
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0002
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0090

Reply_Network_injected_packets_num = 25667
Reply_Network_cycles = 84688
Reply_Network_injected_packets_per_cycle =        0.3031
Reply_Network_conflicts_per_cycle =        0.4797
Reply_Network_conflicts_per_cycle_util =       2.5338
Reply_Bank_Level_Parallism =       1.6008
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0197
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0089
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 28 sec (28 sec)
gpgpu_simulation_rate = 33170 (inst/sec)
gpgpu_simulation_rate = 3024 (cycle/sec)
gpgpu_silicon_slowdown = 629960x
launching memcpy command : MemcpyHtoD,0x00007febe3707000,4096
launching memcpy command : MemcpyHtoD,0x00007febe3708400,32768
Processing kernel ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-7.traceg
-kernel name = _Z12pgain_kerneliilP5PointiPfS1_PiPb
-kernel id = 7
-grid dim = (2,1,1)
-block dim = (512,1,1)
-shmem = 64
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fec18000000
-local mem base_addr = 0x00007fec1a000000
-nvbit version = 1.4
-accelsim tracer version = 3
launching kernel command : ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-7.traceg
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 1,0,0
Destroy streams for kernel 7: size 0
kernel_name = _Z12pgain_kerneliilP5PointiPfS1_PiPb 
kernel_launch_uid = 7 
gpu_sim_cycle = 13285
gpu_sim_insn = 154794
gpu_ipc =      11.6518
gpu_tot_sim_cycle = 97973
gpu_tot_stall_cycle = 47381
tot_cycles_exec_all_SM = 501300
cycles_passed = 97973
gpu_tot_sim_insn = 1083558
gpu_tot_ipc =      11.0598
gpu_tot_issued_cta = 14
gpu_occupancy = 49.7638% 
gpu_tot_occupancy = 49.7118% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2960
partiton_level_parallism_total  =       0.2889
partiton_level_parallism_util =       1.7744
partiton_level_parallism_util_total  =       1.6667
L2_BW  =      19.0337 GB/Sec
L2_BW_total  =      18.5513 GB/Sec
gpu_total_sim_rate=32835

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 18774
	L1I_total_cache_misses = 5227
	L1I_total_cache_miss_rate = 0.2784
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2954, Miss = 2429, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 2907
	L1D_cache_core[1]: Access = 2955, Miss = 2333, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 2951
	L1D_cache_core[2]: Access = 2513, Miss = 2188, Miss_rate = 0.871, Pending_hits = 0, Reservation_fails = 2230
	L1D_cache_core[3]: Access = 2485, Miss = 2221, Miss_rate = 0.894, Pending_hits = 0, Reservation_fails = 2251
	L1D_cache_core[4]: Access = 2524, Miss = 2263, Miss_rate = 0.897, Pending_hits = 0, Reservation_fails = 2171
	L1D_cache_core[5]: Access = 2529, Miss = 2170, Miss_rate = 0.858, Pending_hits = 0, Reservation_fails = 2262
	L1D_cache_core[6]: Access = 2537, Miss = 2182, Miss_rate = 0.860, Pending_hits = 0, Reservation_fails = 2305
	L1D_cache_core[7]: Access = 2524, Miss = 2248, Miss_rate = 0.891, Pending_hits = 0, Reservation_fails = 2182
	L1D_cache_core[8]: Access = 2519, Miss = 2135, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 2207
	L1D_cache_core[9]: Access = 2561, Miss = 2172, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 2223
	L1D_cache_core[10]: Access = 2524, Miss = 2263, Miss_rate = 0.897, Pending_hits = 0, Reservation_fails = 2179
	L1D_cache_core[11]: Access = 2529, Miss = 2170, Miss_rate = 0.858, Pending_hits = 0, Reservation_fails = 2303
	L1D_cache_core[12]: Access = 2537, Miss = 2168, Miss_rate = 0.855, Pending_hits = 0, Reservation_fails = 2360
	L1D_cache_core[13]: Access = 2524, Miss = 2167, Miss_rate = 0.859, Pending_hits = 0, Reservation_fails = 2256
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 36215
	L1D_total_cache_misses = 31109
	L1D_total_cache_miss_rate = 0.8590
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 32787
	L1D_cache_data_port_util = 0.041
	L1D_cache_fill_port_util = 0.201
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2940
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 24843
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 29955
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5812
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 5476
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2166
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 454
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2832
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 13547
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5227
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 4723
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 39071
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2620
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 23497

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 29955
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2832
ctas_completed 14, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
252, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 
gpgpu_n_tot_thrd_icount = 1083558
gpgpu_n_tot_w_icount = 37548
gpgpu_n_stall_shd_mem = 17670
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 25179
gpgpu_n_mem_write_global = 2620
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 146032
gpgpu_n_store_insn = 9528
gpgpu_n_shmem_insn = 114912
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 13766
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3904
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:63354	W0_Idle:749150	W0_Scoreboard:119211	W1:1242	W2:18	W3:60	W4:102	W5:72	W6:132	W7:90	W8:198	W9:180	W10:126	W11:72	W12:108	W13:42	W14:84	W15:36	W16:0	W17:36	W18:84	W19:42	W20:108	W21:72	W22:126	W23:180	W24:198	W25:90	W26:132	W27:72	W28:102	W29:60	W30:18	W31:52	W32:32452
single_issue_nums: WS0:10332	WS1:9072	WS2:9072	WS3:9072	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 201432 {8:25179,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 104800 {40:2620,}
traffic_breakdown_coretomem[INST_ACC_R] = 4032 {8:504,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1007160 {40:25179,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 20960 {8:2620,}
traffic_breakdown_memtocore[INST_ACC_R] = 80640 {40:2016,}
ENTERING ACCELSIM HERE
maxmflatency = 453 
max_icnt2mem_latency = 149 
maxmrqlatency = 45 
max_icnt2sh_latency = 96 
averagemflatency = 226 
avg_icnt2mem_latency = 55 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 4 
mrq_lat_table:1161 	15 	23 	124 	58 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	22795 	5004 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	504 	0 	0 	3559 	15165 	9055 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	17297 	6687 	3346 	360 	92 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	81 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        18        18         0         1         2         1         0         0         0         1         1         0         0         0         1         1 
dram[1]:        20        20         1         1         1         1         1         0         0         0         2         1         0         1         1         1 
dram[2]:        20        20         0         0         1         0         1         1         1         2         1         1         1         0         1         0 
dram[3]:        20        20         1         0         0         0         1         1         0         2         1         1         1         2         1         0 
dram[4]:        20        20         1         1         1         1         0         1         1         1         0         1         1         1         1         0 
dram[5]:        20        19         1         0         0         1         2         1         1         1         1         1         1         1         1         2 
dram[6]:        20        20         1         1         1         1         1         1         0         1         0         1         0         0         2         0 
dram[7]:        20        20         2         0         0         1         0         0         1         1         1         1         1         1         1         0 
dram[8]:        19        20         1         0         0         0         1         1         1         1         1         1         0         1         0         0 
dram[9]:        20        20         1         1         1         0         1         1         2         1         1         1         1         0         2         0 
dram[10]:         8        19         0         0         0         0         1         0         2         0         1         1         1         1         0         0 
dram[11]:        19        20         1         1         0         1         0         1         1         1         1         1         0         0         1         0 
dram[12]:        20        20         1         1         0         0         0         0         2         1         2         1         0         1         0         1 
dram[13]:        20        20         1         0         0         1         1         1         0         1         1         1         2         0         1         1 
dram[14]:        20         4         1         0         1         0         1         1         1         1         2         1         1         1         0         1 
dram[15]:         4        20         1         1         2         0         2         1         1         1         0         0         1         1         0         1 
maximum service time to same row:
dram[0]:     11602     11256     12693     12237     16504     16104         0     12220     16235     16152     12262         0     12649     12542     16096     12628 
dram[1]:     11711     12182     12195     16108     16536     16351     12624     12603         0         0     12215     16086     12460     12619     12587     12212 
dram[2]:     12577     10930         0     12241     16111         0     16458     16094     16159     16126     16145     16102     16087     16112     16103     16434 
dram[3]:      9879     10042     12458     12222         0         0     12324     16469     16294     16116     16098     16091     12263     16090     16435     12671 
dram[4]:     10003      8931     12234     16597     16099     12321         0     12247     12259     16093     12755     16120     16502     12460     16097     16115 
dram[5]:      8645      9043     12612         0     16200     12244     16088     12240     16296     16462     12197     16311     12200     12219     16092     16099 
dram[6]:      8728      8411     16145     12323     16160     12327     16104     16122         0     16308     12439     16118     16152         0     12225     12199 
dram[7]:      8717      9023     16225     12757     12743     12231     12362     12464     16458     16535     16112     16087     16110     16098     12222     12304 
dram[8]:     14775     16152     16352     12245     16157         0     12191     16456     12393     12218     12231     16121         0     12228         0     16102 
dram[9]:     16861     15078     12221     12243     16373     12218     16097     16372     16105     16461     16096     16091     12741     12216     16111     12214 
dram[10]:      9333     16068     12692     12221         0         0     12744     12461     16100         0     16092     12448     12508     16157     16105     12323 
dram[11]:     11041      9644     12311     16350     16155     16142     12311     16374     12321     16157     16372     16090     12759     12222     12602     12273 
dram[12]:     16944     16436     12229     16505         0     16495     12250     12532     12588     12229     12616     16393     16102     12585     12322     16538 
dram[13]:     16843     16123     12225     16225     16307     16109     16495     12231         0     16197     12251     16090     16227     16540     16228     16306 
dram[14]:     16841      9957     16295     12229     16157     12219     12246     16106     16115     16164     16094     16093     12540     12462     12631     16309 
dram[15]:     10297     10639     16161     16155     16114     12228     16596     16151     16163     16127     12464     12189     12459     16103         0     16201 
average row accesses per activate:
dram[0]:  7.000000  5.800000  1.000000  1.000000  1.500000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  2.000000  1.000000  1.000000 
dram[1]:  6.500000  6.500000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan      -nan  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[2]:  3.555556  7.500000      -nan  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.333333  1.333333  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[3]:  6.200000  7.500000  1.000000  2.000000      -nan      -nan  1.000000  1.000000  1.000000  1.666667  1.000000  1.000000  1.000000  1.285714  1.000000  1.000000 
dram[4]:  9.666667  6.200000  1.000000  1.000000  1.000000  1.000000      -nan  1.200000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[5]:  7.500000  4.000000  1.000000      -nan  2.000000  1.000000  1.250000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.333333 
dram[6]:  8.333333  5.400000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000      -nan  1.333333  2.000000 
dram[7]:  8.333333  4.142857  1.333333  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.166667  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[8]:  4.500000  5.750000  1.000000  1.000000  2.000000      -nan  1.000000  1.333333  1.000000  1.000000  1.000000  1.000000      -nan  1.000000      -nan  1.000000 
dram[9]:  4.800000  5.400000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.500000  1.000000  1.333333  1.000000 
dram[10]:  9.666667  5.400000  1.000000  1.000000      -nan      -nan  1.000000  1.000000  1.250000      -nan  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[11]:  9.333333  7.250000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000 
dram[12]: 11.000000  4.166667  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.250000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[13]: 10.500000  5.750000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.500000  1.000000  1.000000  1.250000  1.000000  1.000000  1.500000 
dram[14]:  7.333333 12.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[15]: 12.000000  8.333333  1.000000  1.000000  1.500000  1.000000  1.333333  1.000000  1.000000  1.000000  1.000000  2.000000  1.000000  1.000000      -nan  1.000000 
average row locality = 1384/625 = 2.214400
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        28        29         1         2         3         5         0         1         1         2         2         0         1         2         4         2 
dram[1]:        26        26         5         3         2         3         2         1         0         0         3         5         1         2         6         3 
dram[2]:        32        30         0         1         5         0         2         3         3         4         4         6         3         1         3         1 
dram[3]:        31        30         2         2         0         0         4         4         1         5         2         4         3         9         2         1 
dram[4]:        29        31         2         3         3         2         0         6         2         2         1         2         2         2         2         1 
dram[5]:        30        28         2         0         2         3         5         4         2         3         3         2         3         3         2         4 
dram[6]:        25        27         3         2         2         2         2         2         0         3         1         3         1         0         4         2 
dram[7]:        25        29         4         1         1         2         1         1         5         7         3         3         3         5         2         1 
dram[8]:        27        23         3         1         2         0         2         4         3         3         2         3         0         3         0         1 
dram[9]:        24        27         5         2         3         1         5         3         6         3         3         3         3         1         4         1 
dram[10]:        29        27         1         1         0         0         2         1         5         0         4         2         2         3         1         1 
dram[11]:        28        29         5         4         1         4         1         3         3         4         2         2         1         1         3         1 
dram[12]:        22        25         2         2         0         1         1         1         5         2         3         3         1         4         1         2 
dram[13]:        21        23         4         1         1         3         2         2         0         3         2         2        10         1         2         3 
dram[14]:        22        24         2         1         2         1         3         4         5         4         3         3         2         2         1         2 
dram[15]:        24        25         2         2         3         1         4         2         2         4         1         2         3         2         0         2 
total dram reads = 1384
min_bank_accesses = 0!
chip skew: 100/75 = 1.33
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       3036      2924    102213     51124      2452      1910    none         515       314       511       886    none         507       517       609       710
dram[1]:       3353      3285     20397     34212      3474      2982       420       693    none      none         721       596       315       418       714       645
dram[2]:       2711      2829    none       97711      1725    none         797       641       446       757       948       620       651      1291       394       693
dram[3]:       2779      2844     49290     50785    none      none         670       656       687       328       330       807       708       486       810       503
dram[4]:       3027      2851     51158     33070       579       318    none         708       508       514       313       716       516       320       911       327
dram[5]:       2913      3249     49405    none         714       387       361       421      1098       524       322      1002       637       446       320       611
dram[6]:       3469      3244     33198     50373       603       429       417       509    none         447       513       642       501    none         467       517
dram[7]:       3417      3056     25633    100673       314       327       506       893       514       544       603       394       586       566       607       499
dram[8]:       3212      3726     35781    101436       317    none         509       668       578       387       325       646    none         606    none        1081
dram[9]:       3554      3134     20649     53338       581       328       746       513       357       526       644       653       451       506       852       315
dram[10]:       2945      3150    102088    100774    none      none         319       500       483    none         875       413       702       519       520       313
dram[11]:       2937      2835     20547     25864       890       611       312       658       582       516       992       513       908       314       704       503
dram[12]:       3845      3479     51202     51327    none         688       883       882       632       435       380       321       322       678       510       506
dram[13]:       4049      3704     25549    106327       509       513       318       326    none         322       509       415       576       504       511       703
dram[14]:       3792      3392     49217    101038       512       531       455       470       604       419       912       827       710       612       504       805
dram[15]:       3382      3239     51278     51036       400       542       516       515       706       615       692       693       701      1009    none         606
maximum mf latency per bank:
dram[0]:        425       397       313       325       336       329         0       319       314       331       325         0       316       323       325       329
dram[1]:        413       395       327       330       335       325       329       315         0         0       341       340       315       332       370       329
dram[2]:        397       393       316       327       335       233       325       333       327       330       329       349       339       327       339       313
dram[3]:        446       400       329       330       225       241       366       326       313       332       340       356       328       365       323       314
dram[4]:        453       423       330       328       327       324         0       334       326       338       313       335       326       326       348       327
dram[5]:        392       410       336       271       316       330       327       337       345       337       327       325       327       325       324       330
dram[6]:        412       410       327       330       324       326       325       329         0       325       313       330       314         0       325       322
dram[7]:        393       383       327       315       314       330       316       319       331       361       361       337       334       347       326       312
dram[8]:        398       387       328       336       319         0       326       339       328       325       325       337         0       353         0       320
dram[9]:        387       406       346       330       326       328       332       325       329       342       329       337       330       316       329       315
dram[10]:        430       432       312       325         0         0       324       313       339         0       362       323       323       341       319       313
dram[11]:        434       384       358       334       316       359       312       344       334       333       330       336       315       314       330       315
dram[12]:        397       408       327       324         0       313       315       315       335       334       325       325       322       383       318       323
dram[13]:        401       403       345       313       317       330       323       327         0       329       323       325       341       315       323       326
dram[14]:        392       387       324       321       326       329       339       338       367       327       334       345       325       327       316       325
dram[15]:        443       423       325       331       343       334       330       341       332       345       316       317       326       342         0       329
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=180002 n_nop=179867 n_act=33 n_pre=19 n_ref_event=0 n_req=83 n_rd=83 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001844
n_activity=2348 dram_eff=0.1414
bk0: 28a 179816i bk1: 29a 179795i bk2: 1a 179977i bk3: 2a 179944i bk4: 3a 179943i bk5: 5a 179818i bk6: 0a 179993i bk7: 1a 179983i bk8: 1a 179980i bk9: 2a 179932i bk10: 2a 179935i bk11: 0a 179997i bk12: 1a 179983i bk13: 2a 179980i bk14: 4a 179861i bk15: 2a 179942i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.602410
Row_Buffer_Locality_read = 0.602410
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.131086
Bank_Level_Parallism_Col = 0.981000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001844 
total_CMD = 180002 
util_bw = 332 
Wasted_Col = 596 
Wasted_Row = 294 
Idle = 178780 

BW Util Bottlenecks: 
RCDc_limit = 625 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 180002 
n_nop = 179867 
Read = 83 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 19 
n_ref = 0 
n_req = 83 
total_req = 83 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 83 
Row_Bus_Util =  0.000289 
CoL_Bus_Util = 0.000461 
Either_Row_CoL_Bus_Util = 0.000750 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001228 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00122776
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=180002 n_nop=179843 n_act=43 n_pre=29 n_ref_event=0 n_req=88 n_rd=88 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001956
n_activity=2582 dram_eff=0.1363
bk0: 26a 179807i bk1: 26a 179804i bk2: 5a 179819i bk3: 3a 179888i bk4: 2a 179937i bk5: 3a 179900i bk6: 2a 179936i bk7: 1a 179979i bk8: 0a 180002i bk9: 0a 180004i bk10: 3a 179915i bk11: 5a 179814i bk12: 1a 179977i bk13: 2a 179932i bk14: 6a 179747i bk15: 3a 179890i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.511364
Row_Buffer_Locality_read = 0.511364
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.296933
Bank_Level_Parallism_Col = 1.156863
Bank_Level_Parallism_Ready = 1.067416
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.156863 

BW Util details:
bwutil = 0.001956 
total_CMD = 180002 
util_bw = 352 
Wasted_Col = 704 
Wasted_Row = 426 
Idle = 178520 

BW Util Bottlenecks: 
RCDc_limit = 796 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 180002 
n_nop = 179843 
Read = 88 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 43 
n_pre = 29 
n_ref = 0 
n_req = 88 
total_req = 88 

Dual Bus Interface Util: 
issued_total_row = 72 
issued_total_col = 88 
Row_Bus_Util =  0.000400 
CoL_Bus_Util = 0.000489 
Either_Row_CoL_Bus_Util = 0.000883 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.006289 
queue_avg = 0.001961 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00196109
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=180002 n_nop=179828 n_act=47 n_pre=33 n_ref_event=0 n_req=98 n_rd=98 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002178
n_activity=2479 dram_eff=0.1581
bk0: 32a 179545i bk1: 30a 179817i bk2: 0a 179990i bk3: 1a 179976i bk4: 5a 179805i bk5: 0a 179994i bk6: 2a 179942i bk7: 3a 179891i bk8: 3a 179902i bk9: 4a 179899i bk10: 4a 179900i bk11: 6a 179751i bk12: 3a 179881i bk13: 1a 179971i bk14: 3a 179888i bk15: 1a 179985i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.520408
Row_Buffer_Locality_read = 0.520408
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.489329
Bank_Level_Parallism_Col = 1.196868
Bank_Level_Parallism_Ready = 1.009901
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.176734 

BW Util details:
bwutil = 0.002178 
total_CMD = 180002 
util_bw = 392 
Wasted_Col = 689 
Wasted_Row = 385 
Idle = 178536 

BW Util Bottlenecks: 
RCDc_limit = 816 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 180002 
n_nop = 179828 
Read = 98 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 33 
n_ref = 0 
n_req = 98 
total_req = 98 

Dual Bus Interface Util: 
issued_total_row = 80 
issued_total_col = 98 
Row_Bus_Util =  0.000444 
CoL_Bus_Util = 0.000544 
Either_Row_CoL_Bus_Util = 0.000967 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.022989 
queue_avg = 0.001694 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00169443
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=180002 n_nop=179830 n_act=43 n_pre=29 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002222
n_activity=2824 dram_eff=0.1416
bk0: 31a 179764i bk1: 30a 179822i bk2: 2a 179934i bk3: 2a 179971i bk4: 0a 179997i bk5: 0a 180004i bk6: 4a 179834i bk7: 4a 179855i bk8: 1a 179983i bk9: 5a 179897i bk10: 2a 179937i bk11: 4a 179828i bk12: 3a 179899i bk13: 9a 179675i bk14: 2a 179934i bk15: 1a 179982i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.570000
Row_Buffer_Locality_read = 0.570000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.183389
Bank_Level_Parallism_Col = 1.073840
Bank_Level_Parallism_Ready = 1.020000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.055907 

BW Util details:
bwutil = 0.002222 
total_CMD = 180002 
util_bw = 400 
Wasted_Col = 759 
Wasted_Row = 504 
Idle = 178339 

BW Util Bottlenecks: 
RCDc_limit = 810 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 180002 
n_nop = 179830 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 43 
n_pre = 29 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 72 
issued_total_col = 100 
Row_Bus_Util =  0.000400 
CoL_Bus_Util = 0.000556 
Either_Row_CoL_Bus_Util = 0.000956 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002611 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00261108
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=180002 n_nop=179853 n_act=37 n_pre=22 n_ref_event=0 n_req=90 n_rd=90 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002
n_activity=2148 dram_eff=0.1676
bk0: 29a 179837i bk1: 31a 179742i bk2: 2a 179922i bk3: 3a 179894i bk4: 3a 179887i bk5: 2a 179938i bk6: 0a 180002i bk7: 6a 179820i bk8: 2a 179938i bk9: 2a 179938i bk10: 1a 179983i bk11: 2a 179928i bk12: 2a 179941i bk13: 2a 179942i bk14: 2a 179908i bk15: 1a 179985i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.588889
Row_Buffer_Locality_read = 0.588889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.299825
Bank_Level_Parallism_Col = 1.111794
Bank_Level_Parallism_Ready = 1.043478
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.111794 

BW Util details:
bwutil = 0.002000 
total_CMD = 180002 
util_bw = 360 
Wasted_Col = 614 
Wasted_Row = 285 
Idle = 178743 

BW Util Bottlenecks: 
RCDc_limit = 676 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 180002 
n_nop = 179853 
Read = 90 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 22 
n_ref = 0 
n_req = 90 
total_req = 90 

Dual Bus Interface Util: 
issued_total_row = 59 
issued_total_col = 90 
Row_Bus_Util =  0.000328 
CoL_Bus_Util = 0.000500 
Either_Row_CoL_Bus_Util = 0.000828 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001589 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00158887
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=180002 n_nop=179831 n_act=45 n_pre=30 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002133
n_activity=2514 dram_eff=0.1527
bk0: 30a 179806i bk1: 28a 179662i bk2: 2a 179931i bk3: 0a 180001i bk4: 2a 179981i bk5: 3a 179894i bk6: 5a 179860i bk7: 4a 179839i bk8: 2a 179927i bk9: 3a 179897i bk10: 3a 179934i bk11: 2a 179941i bk12: 3a 179891i bk13: 3a 179899i bk14: 2a 179934i bk15: 4a 179897i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.531250
Row_Buffer_Locality_read = 0.531250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.341300
Bank_Level_Parallism_Col = 1.176471
Bank_Level_Parallism_Ready = 1.092783
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.129630 

BW Util details:
bwutil = 0.002133 
total_CMD = 180002 
util_bw = 384 
Wasted_Col = 713 
Wasted_Row = 381 
Idle = 178524 

BW Util Bottlenecks: 
RCDc_limit = 825 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 180002 
n_nop = 179831 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 45 
n_pre = 30 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 75 
issued_total_col = 96 
Row_Bus_Util =  0.000417 
CoL_Bus_Util = 0.000533 
Either_Row_CoL_Bus_Util = 0.000950 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003106 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00310552
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=180002 n_nop=179872 n_act=33 n_pre=19 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001756
n_activity=1923 dram_eff=0.1643
bk0: 25a 179856i bk1: 27a 179729i bk2: 3a 179893i bk3: 2a 179933i bk4: 2a 179931i bk5: 2a 179935i bk6: 2a 179937i bk7: 2a 179923i bk8: 0a 179999i bk9: 3a 179899i bk10: 1a 179979i bk11: 3a 179898i bk12: 1a 179980i bk13: 0a 180005i bk14: 4a 179903i bk15: 2a 179984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.582278
Row_Buffer_Locality_read = 0.582278
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.313765
Bank_Level_Parallism_Col = 1.201991
Bank_Level_Parallism_Ready = 1.150000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.180654 

BW Util details:
bwutil = 0.001756 
total_CMD = 180002 
util_bw = 316 
Wasted_Col = 523 
Wasted_Row = 262 
Idle = 178901 

BW Util Bottlenecks: 
RCDc_limit = 605 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 180002 
n_nop = 179872 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 19 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 79 
Row_Bus_Util =  0.000289 
CoL_Bus_Util = 0.000439 
Either_Row_CoL_Bus_Util = 0.000722 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.007692 
queue_avg = 0.003828 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00382774
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=180002 n_nop=179833 n_act=47 n_pre=31 n_ref_event=0 n_req=93 n_rd=93 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002067
n_activity=2681 dram_eff=0.1388
bk0: 25a 179857i bk1: 29a 179674i bk2: 4a 179889i bk3: 1a 179974i bk4: 1a 179979i bk5: 2a 179939i bk6: 1a 179981i bk7: 1a 179985i bk8: 5a 179818i bk9: 7a 179752i bk10: 3a 179841i bk11: 3a 179895i bk12: 3a 179903i bk13: 5a 179785i bk14: 2a 179929i bk15: 1a 179977i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.494624
Row_Buffer_Locality_read = 0.494624
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.292005
Bank_Level_Parallism_Col = 1.137357
Bank_Level_Parallism_Ready = 1.086022
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.126951 

BW Util details:
bwutil = 0.002067 
total_CMD = 180002 
util_bw = 372 
Wasted_Col = 779 
Wasted_Row = 459 
Idle = 178392 

BW Util Bottlenecks: 
RCDc_limit = 868 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 180002 
n_nop = 179833 
Read = 93 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 31 
n_ref = 0 
n_req = 93 
total_req = 93 

Dual Bus Interface Util: 
issued_total_row = 78 
issued_total_col = 93 
Row_Bus_Util =  0.000433 
CoL_Bus_Util = 0.000517 
Either_Row_CoL_Bus_Util = 0.000939 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.011834 
queue_avg = 0.002800 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00279997
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=180002 n_nop=179869 n_act=35 n_pre=22 n_ref_event=0 n_req=77 n_rd=77 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001711
n_activity=2094 dram_eff=0.1471
bk0: 27a 179696i bk1: 23a 179853i bk2: 3a 179892i bk3: 1a 179969i bk4: 2a 179973i bk5: 0a 180002i bk6: 2a 179941i bk7: 4a 179885i bk8: 3a 179902i bk9: 3a 179899i bk10: 2a 179934i bk11: 3a 179900i bk12: 0a 180000i bk13: 3a 179870i bk14: 0a 179999i bk15: 1a 179986i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.545455
Row_Buffer_Locality_read = 0.545455
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.233184
Bank_Level_Parallism_Col = 1.095041
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.081267 

BW Util details:
bwutil = 0.001711 
total_CMD = 180002 
util_bw = 308 
Wasted_Col = 595 
Wasted_Row = 351 
Idle = 178748 

BW Util Bottlenecks: 
RCDc_limit = 660 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 180002 
n_nop = 179869 
Read = 77 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 22 
n_ref = 0 
n_req = 77 
total_req = 77 

Dual Bus Interface Util: 
issued_total_row = 57 
issued_total_col = 77 
Row_Bus_Util =  0.000317 
CoL_Bus_Util = 0.000428 
Either_Row_CoL_Bus_Util = 0.000739 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.007519 
queue_avg = 0.001111 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0011111
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=180002 n_nop=179830 n_act=49 n_pre=33 n_ref_event=0 n_req=94 n_rd=94 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002089
n_activity=2518 dram_eff=0.1493
bk0: 24a 179755i bk1: 27a 179791i bk2: 5a 179788i bk3: 2a 179935i bk4: 3a 179893i bk5: 1a 179965i bk6: 5a 179811i bk7: 3a 179899i bk8: 6a 179848i bk9: 3a 179881i bk10: 3a 179890i bk11: 3a 179885i bk12: 3a 179935i bk13: 1a 179979i bk14: 4a 179897i bk15: 1a 179980i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.478723
Row_Buffer_Locality_read = 0.478723
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.370084
Bank_Level_Parallism_Col = 1.189130
Bank_Level_Parallism_Ready = 1.020833
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.166304 

BW Util details:
bwutil = 0.002089 
total_CMD = 180002 
util_bw = 376 
Wasted_Col = 736 
Wasted_Row = 456 
Idle = 178434 

BW Util Bottlenecks: 
RCDc_limit = 874 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 180002 
n_nop = 179830 
Read = 94 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 49 
n_pre = 33 
n_ref = 0 
n_req = 94 
total_req = 94 

Dual Bus Interface Util: 
issued_total_row = 82 
issued_total_col = 94 
Row_Bus_Util =  0.000456 
CoL_Bus_Util = 0.000522 
Either_Row_CoL_Bus_Util = 0.000956 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.023256 
queue_avg = 0.001456 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00145554
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=180002 n_nop=179876 n_act=30 n_pre=17 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001756
n_activity=1954 dram_eff=0.1617
bk0: 29a 179840i bk1: 27a 179752i bk2: 1a 179975i bk3: 1a 179977i bk4: 0a 180000i bk5: 0a 180002i bk6: 2a 179945i bk7: 1a 179983i bk8: 5a 179853i bk9: 0a 179997i bk10: 4a 179821i bk11: 2a 179938i bk12: 2a 179940i bk13: 3a 179871i bk14: 1a 179978i bk15: 1a 179982i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.620253
Row_Buffer_Locality_read = 0.620253
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.193017
Bank_Level_Parallism_Col = 1.084371
Bank_Level_Parallism_Ready = 1.164557
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.084371 

BW Util details:
bwutil = 0.001756 
total_CMD = 180002 
util_bw = 316 
Wasted_Col = 562 
Wasted_Row = 262 
Idle = 178862 

BW Util Bottlenecks: 
RCDc_limit = 583 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 180002 
n_nop = 179876 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 30 
n_pre = 17 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 47 
issued_total_col = 79 
Row_Bus_Util =  0.000261 
CoL_Bus_Util = 0.000439 
Either_Row_CoL_Bus_Util = 0.000700 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001533 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00153332
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=180002 n_nop=179845 n_act=41 n_pre=25 n_ref_event=0 n_req=92 n_rd=92 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002044
n_activity=2391 dram_eff=0.1539
bk0: 28a 179848i bk1: 29a 179836i bk2: 5a 179793i bk3: 4a 179852i bk4: 1a 179980i bk5: 4a 179830i bk6: 1a 179977i bk7: 3a 179874i bk8: 3a 179899i bk9: 4a 179849i bk10: 2a 179930i bk11: 2a 179935i bk12: 1a 179976i bk13: 1a 179979i bk14: 3a 179940i bk15: 1a 179986i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.554348
Row_Buffer_Locality_read = 0.554348
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.282297
Bank_Level_Parallism_Col = 1.100811
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.096176 

BW Util details:
bwutil = 0.002044 
total_CMD = 180002 
util_bw = 368 
Wasted_Col = 688 
Wasted_Row = 348 
Idle = 178598 

BW Util Bottlenecks: 
RCDc_limit = 766 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 180002 
n_nop = 179845 
Read = 92 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 41 
n_pre = 25 
n_ref = 0 
n_req = 92 
total_req = 92 

Dual Bus Interface Util: 
issued_total_row = 66 
issued_total_col = 92 
Row_Bus_Util =  0.000367 
CoL_Bus_Util = 0.000511 
Either_Row_CoL_Bus_Util = 0.000872 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.006369 
queue_avg = 0.002011 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00201109
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=180002 n_nop=179874 n_act=34 n_pre=19 n_ref_event=0 n_req=75 n_rd=75 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001667
n_activity=1917 dram_eff=0.1565
bk0: 22a 179902i bk1: 25a 179721i bk2: 2a 179931i bk3: 2a 179939i bk4: 0a 179996i bk5: 1a 179981i bk6: 1a 179980i bk7: 1a 179983i bk8: 5a 179852i bk9: 2a 179941i bk10: 3a 179941i bk11: 3a 179905i bk12: 1a 179982i bk13: 4a 179802i bk14: 1a 179977i bk15: 2a 179941i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.546667
Row_Buffer_Locality_read = 0.546667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.293942
Bank_Level_Parallism_Col = 1.102962
Bank_Level_Parallism_Ready = 1.026316
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.098731 

BW Util details:
bwutil = 0.001667 
total_CMD = 180002 
util_bw = 300 
Wasted_Col = 572 
Wasted_Row = 258 
Idle = 178872 

BW Util Bottlenecks: 
RCDc_limit = 629 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 180002 
n_nop = 179874 
Read = 75 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 19 
n_ref = 0 
n_req = 75 
total_req = 75 

Dual Bus Interface Util: 
issued_total_row = 53 
issued_total_col = 75 
Row_Bus_Util =  0.000294 
CoL_Bus_Util = 0.000417 
Either_Row_CoL_Bus_Util = 0.000711 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001517 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00151665
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=180002 n_nop=179865 n_act=38 n_pre=23 n_ref_event=0 n_req=80 n_rd=80 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001778
n_activity=2313 dram_eff=0.1383
bk0: 21a 179911i bk1: 23a 179837i bk2: 4a 179824i bk3: 1a 179979i bk4: 1a 179974i bk5: 3a 179892i bk6: 2a 179936i bk7: 2a 179932i bk8: 0a 179999i bk9: 3a 179942i bk10: 2a 179943i bk11: 2a 179943i bk12: 10a 179685i bk13: 1a 179975i bk14: 2a 179927i bk15: 3a 179938i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.525000
Row_Buffer_Locality_read = 0.525000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.265557
Bank_Level_Parallism_Col = 1.136968
Bank_Level_Parallism_Ready = 1.025000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.136968 

BW Util details:
bwutil = 0.001778 
total_CMD = 180002 
util_bw = 320 
Wasted_Col = 614 
Wasted_Row = 358 
Idle = 178710 

BW Util Bottlenecks: 
RCDc_limit = 690 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 180002 
n_nop = 179865 
Read = 80 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 23 
n_ref = 0 
n_req = 80 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 61 
issued_total_col = 80 
Row_Bus_Util =  0.000339 
CoL_Bus_Util = 0.000444 
Either_Row_CoL_Bus_Util = 0.000761 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.029197 
queue_avg = 0.000700 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000699992
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=180002 n_nop=179861 n_act=38 n_pre=22 n_ref_event=0 n_req=81 n_rd=81 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0018
n_activity=2214 dram_eff=0.1463
bk0: 22a 179861i bk1: 24a 179922i bk2: 2a 179938i bk3: 1a 179982i bk4: 2a 179943i bk5: 1a 179981i bk6: 3a 179943i bk7: 4a 179864i bk8: 5a 179774i bk9: 4a 179847i bk10: 3a 179925i bk11: 3a 179878i bk12: 2a 179938i bk13: 2a 179937i bk14: 1a 179977i bk15: 2a 179940i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530864
Row_Buffer_Locality_read = 0.530864
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.264134
Bank_Level_Parallism_Col = 1.116429
Bank_Level_Parallism_Ready = 1.012048
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.094437 

BW Util details:
bwutil = 0.001800 
total_CMD = 180002 
util_bw = 324 
Wasted_Col = 627 
Wasted_Row = 324 
Idle = 178727 

BW Util Bottlenecks: 
RCDc_limit = 697 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 180002 
n_nop = 179861 
Read = 81 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 81 
total_req = 81 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 81 
Row_Bus_Util =  0.000333 
CoL_Bus_Util = 0.000450 
Either_Row_CoL_Bus_Util = 0.000783 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001128 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00112777
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=180002 n_nop=179875 n_act=32 n_pre=17 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001756
n_activity=1913 dram_eff=0.1652
bk0: 24a 179900i bk1: 25a 179860i bk2: 2a 179937i bk3: 2a 179939i bk4: 3a 179933i bk5: 1a 179980i bk6: 4a 179899i bk7: 2a 179941i bk8: 2a 179933i bk9: 4a 179829i bk10: 1a 179976i bk11: 2a 179980i bk12: 3a 179902i bk13: 2a 179931i bk14: 0a 180000i bk15: 2a 179943i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.594937
Row_Buffer_Locality_read = 0.594937
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.161822
Bank_Level_Parallism_Col = 1.104964
Bank_Level_Parallism_Ready = 1.063291
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.056738 

BW Util details:
bwutil = 0.001756 
total_CMD = 180002 
util_bw = 316 
Wasted_Col = 537 
Wasted_Row = 291 
Idle = 178858 

BW Util Bottlenecks: 
RCDc_limit = 595 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 180002 
n_nop = 179875 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 17 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 49 
issued_total_col = 79 
Row_Bus_Util =  0.000272 
CoL_Bus_Util = 0.000439 
Either_Row_CoL_Bus_Util = 0.000706 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.007874 
queue_avg = 0.001650 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00164998

========= L2 cache stats =========
L2_cache_bank[0]: Access = 994, Miss = 57, Miss_rate = 0.057, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 998, Miss = 59, Miss_rate = 0.059, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[2]: Access = 956, Miss = 62, Miss_rate = 0.065, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 951, Miss = 60, Miss_rate = 0.063, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 964, Miss = 66, Miss_rate = 0.068, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 1008, Miss = 64, Miss_rate = 0.063, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[6]: Access = 1002, Miss = 61, Miss_rate = 0.061, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 1019, Miss = 70, Miss_rate = 0.069, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 963, Miss = 55, Miss_rate = 0.057, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[9]: Access = 987, Miss = 63, Miss_rate = 0.064, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 982, Miss = 63, Miss_rate = 0.064, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 945, Miss = 62, Miss_rate = 0.066, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 908, Miss = 53, Miss_rate = 0.058, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 913, Miss = 55, Miss_rate = 0.060, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 920, Miss = 58, Miss_rate = 0.063, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 934, Miss = 65, Miss_rate = 0.070, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[16]: Access = 928, Miss = 41, Miss_rate = 0.044, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 853, Miss = 39, Miss_rate = 0.046, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 881, Miss = 54, Miss_rate = 0.061, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 931, Miss = 41, Miss_rate = 0.044, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 959, Miss = 45, Miss_rate = 0.047, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[21]: Access = 885, Miss = 36, Miss_rate = 0.041, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[22]: Access = 965, Miss = 46, Miss_rate = 0.048, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[23]: Access = 965, Miss = 49, Miss_rate = 0.051, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[24]: Access = 837, Miss = 35, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 855, Miss = 41, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 850, Miss = 43, Miss_rate = 0.051, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 894, Miss = 39, Miss_rate = 0.044, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 857, Miss = 41, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 902, Miss = 41, Miss_rate = 0.045, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[30]: Access = 902, Miss = 40, Miss_rate = 0.044, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 907, Miss = 41, Miss_rate = 0.045, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 29815
L2_total_cache_misses = 1645
L2_total_cache_miss_rate = 0.0552
L2_total_cache_pending_hits = 144
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 23939
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 731
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 509
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2359
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 224
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1728
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 144
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 36
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 144
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 25179
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2620
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2160
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=29815
icnt_total_pkts_simt_to_mem=28303
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 28303
Req_Network_cycles = 97973
Req_Network_injected_packets_per_cycle =       0.2889 
Req_Network_conflicts_per_cycle =       0.0012
Req_Network_conflicts_per_cycle_util =       0.0069
Req_Bank_Level_Parallism =       1.6667
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0002
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0090

Reply_Network_injected_packets_num = 29815
Reply_Network_cycles = 97973
Reply_Network_injected_packets_per_cycle =        0.3043
Reply_Network_conflicts_per_cycle =        0.4925
Reply_Network_conflicts_per_cycle_util =       2.6133
Reply_Bank_Level_Parallism =       1.6148
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0205
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0090
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 33 sec (33 sec)
gpgpu_simulation_rate = 32835 (inst/sec)
gpgpu_simulation_rate = 2968 (cycle/sec)
gpgpu_silicon_slowdown = 641846x
launching memcpy command : MemcpyHtoD,0x00007febe3707000,4096
launching memcpy command : MemcpyHtoD,0x00007febe3708400,32768
Processing kernel ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-8.traceg
-kernel name = _Z12pgain_kerneliilP5PointiPfS1_PiPb
-kernel id = 8
-grid dim = (2,1,1)
-block dim = (512,1,1)
-shmem = 64
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fec18000000
-local mem base_addr = 0x00007fec1a000000
-nvbit version = 1.4
-accelsim tracer version = 3
launching kernel command : ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-8.traceg
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 1,0,0
Destroy streams for kernel 8: size 0
kernel_name = _Z12pgain_kerneliilP5PointiPfS1_PiPb 
kernel_launch_uid = 8 
gpu_sim_cycle = 13319
gpu_sim_insn = 154794
gpu_ipc =      11.6220
gpu_tot_sim_cycle = 111292
gpu_tot_stall_cycle = 54204
tot_cycles_exec_all_SM = 567632
cycles_passed = 111292
gpu_tot_sim_insn = 1238352
gpu_tot_ipc =      11.1271
gpu_tot_issued_cta = 16
gpu_occupancy = 49.7644% 
gpu_tot_occupancy = 49.7180% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2897
partiton_level_parallism_total  =       0.2890
partiton_level_parallism_util =       1.7174
partiton_level_parallism_util_total  =       1.6727
L2_BW  =      18.6509 GB/Sec
L2_BW_total  =      18.5632 GB/Sec
gpu_total_sim_rate=33468

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 21456
	L1I_total_cache_misses = 5976
	L1I_total_cache_miss_rate = 0.2785
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2954, Miss = 2429, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 2907
	L1D_cache_core[1]: Access = 2955, Miss = 2333, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 2951
	L1D_cache_core[2]: Access = 2513, Miss = 2188, Miss_rate = 0.871, Pending_hits = 0, Reservation_fails = 2230
	L1D_cache_core[3]: Access = 2485, Miss = 2221, Miss_rate = 0.894, Pending_hits = 0, Reservation_fails = 2251
	L1D_cache_core[4]: Access = 2524, Miss = 2263, Miss_rate = 0.897, Pending_hits = 0, Reservation_fails = 2171
	L1D_cache_core[5]: Access = 2529, Miss = 2170, Miss_rate = 0.858, Pending_hits = 0, Reservation_fails = 2262
	L1D_cache_core[6]: Access = 2537, Miss = 2182, Miss_rate = 0.860, Pending_hits = 0, Reservation_fails = 2305
	L1D_cache_core[7]: Access = 2524, Miss = 2248, Miss_rate = 0.891, Pending_hits = 0, Reservation_fails = 2182
	L1D_cache_core[8]: Access = 2519, Miss = 2135, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 2207
	L1D_cache_core[9]: Access = 2561, Miss = 2172, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 2223
	L1D_cache_core[10]: Access = 2524, Miss = 2263, Miss_rate = 0.897, Pending_hits = 0, Reservation_fails = 2179
	L1D_cache_core[11]: Access = 2529, Miss = 2170, Miss_rate = 0.858, Pending_hits = 0, Reservation_fails = 2303
	L1D_cache_core[12]: Access = 2537, Miss = 2168, Miss_rate = 0.855, Pending_hits = 0, Reservation_fails = 2360
	L1D_cache_core[13]: Access = 2524, Miss = 2167, Miss_rate = 0.859, Pending_hits = 0, Reservation_fails = 2256
	L1D_cache_core[14]: Access = 2519, Miss = 2135, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 2237
	L1D_cache_core[15]: Access = 2561, Miss = 2172, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 2243
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 41295
	L1D_total_cache_misses = 35416
	L1D_total_cache_miss_rate = 0.8576
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 37267
	L1D_cache_data_port_util = 0.041
	L1D_cache_fill_port_util = 0.202
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3457
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 28276
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 34111
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6636
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 6252
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2422
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3156
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 15480
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5976
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 5400
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 44621
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2926
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 26856

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 34111
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3156
ctas_completed 16, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
252, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 
gpgpu_n_tot_thrd_icount = 1238352
gpgpu_n_tot_w_icount = 42912
gpgpu_n_stall_shd_mem = 20080
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 28660
gpgpu_n_mem_write_global = 2926
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 167262
gpgpu_n_store_insn = 10705
gpgpu_n_shmem_insn = 131328
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 15624
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4456
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:72642	W0_Idle:846524	W0_Scoreboard:135086	W1:1422	W2:30	W3:102	W4:138	W5:102	W6:156	W7:108	W8:216	W9:186	W10:126	W11:72	W12:108	W13:42	W14:84	W15:36	W16:0	W17:36	W18:84	W19:42	W20:108	W21:72	W22:126	W23:186	W24:216	W25:108	W26:156	W27:102	W28:138	W29:102	W30:30	W31:62	W32:37088
single_issue_nums: WS0:11808	WS1:10368	WS2:10368	WS3:10368	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 229280 {8:28660,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 117040 {40:2926,}
traffic_breakdown_coretomem[INST_ACC_R] = 4608 {8:576,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1146400 {40:28660,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 23408 {8:2926,}
traffic_breakdown_memtocore[INST_ACC_R] = 92160 {40:2304,}
ENTERING ACCELSIM HERE
maxmflatency = 453 
max_icnt2mem_latency = 149 
maxmrqlatency = 45 
max_icnt2sh_latency = 96 
averagemflatency = 226 
avg_icnt2mem_latency = 55 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 4 
mrq_lat_table:1161 	15 	23 	124 	58 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	26068 	5518 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	576 	0 	0 	4024 	17280 	10262 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	19452 	7789 	3862 	373 	93 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	93 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        18        18         0         1         2         1         0         0         0         1         1         0         0         0         1         1 
dram[1]:        20        20         1         1         1         1         1         0         0         0         2         1         0         1         1         1 
dram[2]:        20        20         0         0         1         0         1         1         1         2         1         1         1         0         1         0 
dram[3]:        20        20         1         0         0         0         1         1         0         2         1         1         1         2         1         0 
dram[4]:        20        20         1         1         1         1         0         1         1         1         0         1         1         1         1         0 
dram[5]:        20        19         1         0         0         1         2         1         1         1         1         1         1         1         1         2 
dram[6]:        20        20         1         1         1         1         1         1         0         1         0         1         0         0         2         0 
dram[7]:        20        20         2         0         0         1         0         0         1         1         1         1         1         1         1         0 
dram[8]:        19        20         1         0         0         0         1         1         1         1         1         1         0         1         0         0 
dram[9]:        20        20         1         1         1         0         1         1         2         1         1         1         1         0         2         0 
dram[10]:         8        19         0         0         0         0         1         0         2         0         1         1         1         1         0         0 
dram[11]:        19        20         1         1         0         1         0         1         1         1         1         1         0         0         1         0 
dram[12]:        20        20         1         1         0         0         0         0         2         1         2         1         0         1         0         1 
dram[13]:        20        20         1         0         0         1         1         1         0         1         1         1         2         0         1         1 
dram[14]:        20         4         1         0         1         0         1         1         1         1         2         1         1         1         0         1 
dram[15]:         4        20         1         1         2         0         2         1         1         1         0         0         1         1         0         1 
maximum service time to same row:
dram[0]:     11602     11256     12693     12237     16504     16104         0     12220     16235     16152     12262         0     12649     12542     16096     12628 
dram[1]:     11711     12182     12195     16108     16536     16351     12624     12603         0         0     12215     16086     12460     12619     12587     12212 
dram[2]:     12577     10930         0     12241     16111         0     16458     16094     16159     16126     16145     16102     16087     16112     16103     16434 
dram[3]:      9879     10042     12458     12222         0         0     12324     16469     16294     16116     16098     16091     12263     16090     16435     12671 
dram[4]:     10003      8931     12234     16597     16099     12321         0     12247     12259     16093     12755     16120     16502     12460     16097     16115 
dram[5]:      8645      9043     12612         0     16200     12244     16088     12240     16296     16462     12197     16311     12200     12219     16092     16099 
dram[6]:      8728      8411     16145     12323     16160     12327     16104     16122         0     16308     12439     16118     16152         0     12225     12199 
dram[7]:      8717      9023     16225     12757     12743     12231     12362     12464     16458     16535     16112     16087     16110     16098     12222     12304 
dram[8]:     14775     16152     16352     12245     16157         0     12191     16456     12393     12218     12231     16121         0     12228         0     16102 
dram[9]:     16861     15078     12221     12243     16373     12218     16097     16372     16105     16461     16096     16091     12741     12216     16111     12214 
dram[10]:      9333     16068     12692     12221         0         0     12744     12461     16100         0     16092     12448     12508     16157     16105     12323 
dram[11]:     11041      9644     12311     16350     16155     16142     12311     16374     12321     16157     16372     16090     12759     12222     12602     12273 
dram[12]:     16944     16436     12229     16505         0     16495     12250     12532     12588     12229     12616     16393     16102     12585     12322     16538 
dram[13]:     16843     16123     12225     16225     16307     16109     16495     12231         0     16197     12251     16090     16227     16540     16228     16306 
dram[14]:     16841      9957     16295     12229     16157     12219     12246     16106     16115     16164     16094     16093     12540     12462     12631     16309 
dram[15]:     10297     10639     16161     16155     16114     12228     16596     16151     16163     16127     12464     12189     12459     16103         0     16201 
average row accesses per activate:
dram[0]:  7.000000  5.800000  1.000000  1.000000  1.500000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  2.000000  1.000000  1.000000 
dram[1]:  6.500000  6.500000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan      -nan  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[2]:  3.555556  7.500000      -nan  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.333333  1.333333  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[3]:  6.200000  7.500000  1.000000  2.000000      -nan      -nan  1.000000  1.000000  1.000000  1.666667  1.000000  1.000000  1.000000  1.285714  1.000000  1.000000 
dram[4]:  9.666667  6.200000  1.000000  1.000000  1.000000  1.000000      -nan  1.200000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[5]:  7.500000  4.000000  1.000000      -nan  2.000000  1.000000  1.250000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.333333 
dram[6]:  8.333333  5.400000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000      -nan  1.333333  2.000000 
dram[7]:  8.333333  4.142857  1.333333  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.166667  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[8]:  4.500000  5.750000  1.000000  1.000000  2.000000      -nan  1.000000  1.333333  1.000000  1.000000  1.000000  1.000000      -nan  1.000000      -nan  1.000000 
dram[9]:  4.800000  5.400000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.500000  1.000000  1.333333  1.000000 
dram[10]:  9.666667  5.400000  1.000000  1.000000      -nan      -nan  1.000000  1.000000  1.250000      -nan  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[11]:  9.333333  7.250000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000 
dram[12]: 11.000000  4.166667  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.250000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[13]: 10.500000  5.750000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.500000  1.000000  1.000000  1.250000  1.000000  1.000000  1.500000 
dram[14]:  7.333333 12.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[15]: 12.000000  8.333333  1.000000  1.000000  1.500000  1.000000  1.333333  1.000000  1.000000  1.000000  1.000000  2.000000  1.000000  1.000000      -nan  1.000000 
average row locality = 1384/625 = 2.214400
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        28        29         1         2         3         5         0         1         1         2         2         0         1         2         4         2 
dram[1]:        26        26         5         3         2         3         2         1         0         0         3         5         1         2         6         3 
dram[2]:        32        30         0         1         5         0         2         3         3         4         4         6         3         1         3         1 
dram[3]:        31        30         2         2         0         0         4         4         1         5         2         4         3         9         2         1 
dram[4]:        29        31         2         3         3         2         0         6         2         2         1         2         2         2         2         1 
dram[5]:        30        28         2         0         2         3         5         4         2         3         3         2         3         3         2         4 
dram[6]:        25        27         3         2         2         2         2         2         0         3         1         3         1         0         4         2 
dram[7]:        25        29         4         1         1         2         1         1         5         7         3         3         3         5         2         1 
dram[8]:        27        23         3         1         2         0         2         4         3         3         2         3         0         3         0         1 
dram[9]:        24        27         5         2         3         1         5         3         6         3         3         3         3         1         4         1 
dram[10]:        29        27         1         1         0         0         2         1         5         0         4         2         2         3         1         1 
dram[11]:        28        29         5         4         1         4         1         3         3         4         2         2         1         1         3         1 
dram[12]:        22        25         2         2         0         1         1         1         5         2         3         3         1         4         1         2 
dram[13]:        21        23         4         1         1         3         2         2         0         3         2         2        10         1         2         3 
dram[14]:        22        24         2         1         2         1         3         4         5         4         3         3         2         2         1         2 
dram[15]:        24        25         2         2         3         1         4         2         2         4         1         2         3         2         0         2 
total dram reads = 1384
min_bank_accesses = 0!
chip skew: 100/75 = 1.33
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       3425      3302    116807     58379      2782      2147    none         515       314       511       886    none         507       517       750       710
dram[1]:       3779      3705     23283     39059      3886      3374       420       693    none      none         784       634       315       418       809       645
dram[2]:       3051      3179    none      111496      1924    none         986       766       446       804       948       620       716      1483       394       693
dram[3]:       3120      3207     56353     57996    none      none         716       751       687       328       330       901       773       486       907       503
dram[4]:       3413      3214     58320     37765       579       318    none         773       508       514       313       716       516       508       911       327
dram[5]:       3290      3659     56339    none         714       387       399       515      1291       524       448      1002       700       509       320       611
dram[6]:       3891      3640     37918     57575       697       429       417       602    none         510       513       704       501    none         514       517
dram[7]:       3860      3435     29256    115155       314       327       506      1084       514       598       603       457       651       642       702       686
dram[8]:       3615      4192     40637    115942       317    none         509       668       641       449       419       646    none         670    none        1081
dram[9]:       4001      3531     23621     61701       645       328       821       576       482       526       644       718       451       698       899       504
dram[10]:       3321      3556    116703    115018    none      none         413       687       521    none         969       507       702       582       520       313
dram[11]:       3315      3198     23456     29475      1079       658       499       658       582       610       992       513      1095       501       704       503
dram[12]:       4330      3938     58607     58487    none         688       883       882       670       531       380       384       322       726       510       506
dram[13]:       4574      4177     29255    120484       509       577       318       421    none         448       509       415       614       504       605       703
dram[14]:       4269      3832     56232    115542       512       531       455       517       604       419       912       827       710       612       692       902
dram[15]:       3814      3645     58632     58199       400       542       564       515       706       662       692       883       764      1009    none         700
maximum mf latency per bank:
dram[0]:        425       397       313       325       336       329         0       319       314       331       325         0       316       323       325       329
dram[1]:        413       395       327       330       335       325       329       315         0         0       341       340       315       332       370       329
dram[2]:        397       393       316       327       335       233       325       333       327       330       329       349       339       327       339       313
dram[3]:        446       400       329       330       225       241       366       326       313       332       340       356       328       365       323       314
dram[4]:        453       423       330       328       327       324         0       334       326       338       313       335       326       326       348       327
dram[5]:        392       410       336       271       316       330       327       337       345       337       327       325       327       325       324       330
dram[6]:        412       410       327       330       324       326       325       329         0       325       313       330       314         0       325       322
dram[7]:        393       383       327       315       314       330       316       319       331       361       361       337       334       347       326       312
dram[8]:        398       387       328       336       319         0       326       339       328       325       325       337         0       353         0       320
dram[9]:        387       406       346       330       326       328       332       325       329       342       329       337       330       316       329       315
dram[10]:        430       432       312       325         0         0       324       313       339         0       362       323       323       341       319       313
dram[11]:        434       384       358       334       316       359       312       344       334       333       330       336       315       314       330       315
dram[12]:        397       408       327       324         0       313       315       315       335       334       325       325       322       383       318       323
dram[13]:        401       403       345       313       317       330       323       327         0       329       323       325       341       315       323       326
dram[14]:        392       387       324       321       326       329       339       338       367       327       334       345       325       327       316       325
dram[15]:        443       423       325       331       343       334       330       341       332       345       316       317       326       342         0       329
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=204472 n_nop=204337 n_act=33 n_pre=19 n_ref_event=0 n_req=83 n_rd=83 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001624
n_activity=2348 dram_eff=0.1414
bk0: 28a 204286i bk1: 29a 204265i bk2: 1a 204447i bk3: 2a 204414i bk4: 3a 204413i bk5: 5a 204288i bk6: 0a 204463i bk7: 1a 204453i bk8: 1a 204450i bk9: 2a 204402i bk10: 2a 204405i bk11: 0a 204467i bk12: 1a 204453i bk13: 2a 204450i bk14: 4a 204331i bk15: 2a 204412i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.602410
Row_Buffer_Locality_read = 0.602410
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.131086
Bank_Level_Parallism_Col = 0.981000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001624 
total_CMD = 204472 
util_bw = 332 
Wasted_Col = 596 
Wasted_Row = 294 
Idle = 203250 

BW Util Bottlenecks: 
RCDc_limit = 625 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 204472 
n_nop = 204337 
Read = 83 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 19 
n_ref = 0 
n_req = 83 
total_req = 83 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 83 
Row_Bus_Util =  0.000254 
CoL_Bus_Util = 0.000406 
Either_Row_CoL_Bus_Util = 0.000660 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001081 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00108083
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=204472 n_nop=204313 n_act=43 n_pre=29 n_ref_event=0 n_req=88 n_rd=88 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001722
n_activity=2582 dram_eff=0.1363
bk0: 26a 204277i bk1: 26a 204274i bk2: 5a 204289i bk3: 3a 204358i bk4: 2a 204407i bk5: 3a 204370i bk6: 2a 204406i bk7: 1a 204449i bk8: 0a 204472i bk9: 0a 204474i bk10: 3a 204385i bk11: 5a 204284i bk12: 1a 204447i bk13: 2a 204402i bk14: 6a 204217i bk15: 3a 204360i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.511364
Row_Buffer_Locality_read = 0.511364
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.296933
Bank_Level_Parallism_Col = 1.156863
Bank_Level_Parallism_Ready = 1.067416
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.156863 

BW Util details:
bwutil = 0.001722 
total_CMD = 204472 
util_bw = 352 
Wasted_Col = 704 
Wasted_Row = 426 
Idle = 202990 

BW Util Bottlenecks: 
RCDc_limit = 796 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 204472 
n_nop = 204313 
Read = 88 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 43 
n_pre = 29 
n_ref = 0 
n_req = 88 
total_req = 88 

Dual Bus Interface Util: 
issued_total_row = 72 
issued_total_col = 88 
Row_Bus_Util =  0.000352 
CoL_Bus_Util = 0.000430 
Either_Row_CoL_Bus_Util = 0.000778 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.006289 
queue_avg = 0.001726 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0017264
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=204472 n_nop=204298 n_act=47 n_pre=33 n_ref_event=0 n_req=98 n_rd=98 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001917
n_activity=2479 dram_eff=0.1581
bk0: 32a 204015i bk1: 30a 204287i bk2: 0a 204460i bk3: 1a 204446i bk4: 5a 204275i bk5: 0a 204464i bk6: 2a 204412i bk7: 3a 204361i bk8: 3a 204372i bk9: 4a 204369i bk10: 4a 204370i bk11: 6a 204221i bk12: 3a 204351i bk13: 1a 204441i bk14: 3a 204358i bk15: 1a 204455i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.520408
Row_Buffer_Locality_read = 0.520408
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.489329
Bank_Level_Parallism_Col = 1.196868
Bank_Level_Parallism_Ready = 1.009901
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.176734 

BW Util details:
bwutil = 0.001917 
total_CMD = 204472 
util_bw = 392 
Wasted_Col = 689 
Wasted_Row = 385 
Idle = 203006 

BW Util Bottlenecks: 
RCDc_limit = 816 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 204472 
n_nop = 204298 
Read = 98 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 33 
n_ref = 0 
n_req = 98 
total_req = 98 

Dual Bus Interface Util: 
issued_total_row = 80 
issued_total_col = 98 
Row_Bus_Util =  0.000391 
CoL_Bus_Util = 0.000479 
Either_Row_CoL_Bus_Util = 0.000851 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.022989 
queue_avg = 0.001492 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00149165
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=204472 n_nop=204300 n_act=43 n_pre=29 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001956
n_activity=2824 dram_eff=0.1416
bk0: 31a 204234i bk1: 30a 204292i bk2: 2a 204404i bk3: 2a 204441i bk4: 0a 204467i bk5: 0a 204474i bk6: 4a 204304i bk7: 4a 204325i bk8: 1a 204453i bk9: 5a 204367i bk10: 2a 204407i bk11: 4a 204298i bk12: 3a 204369i bk13: 9a 204145i bk14: 2a 204404i bk15: 1a 204452i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.570000
Row_Buffer_Locality_read = 0.570000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.183389
Bank_Level_Parallism_Col = 1.073840
Bank_Level_Parallism_Ready = 1.020000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.055907 

BW Util details:
bwutil = 0.001956 
total_CMD = 204472 
util_bw = 400 
Wasted_Col = 759 
Wasted_Row = 504 
Idle = 202809 

BW Util Bottlenecks: 
RCDc_limit = 810 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 204472 
n_nop = 204300 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 43 
n_pre = 29 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 72 
issued_total_col = 100 
Row_Bus_Util =  0.000352 
CoL_Bus_Util = 0.000489 
Either_Row_CoL_Bus_Util = 0.000841 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002299 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0022986
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=204472 n_nop=204323 n_act=37 n_pre=22 n_ref_event=0 n_req=90 n_rd=90 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001761
n_activity=2148 dram_eff=0.1676
bk0: 29a 204307i bk1: 31a 204212i bk2: 2a 204392i bk3: 3a 204364i bk4: 3a 204357i bk5: 2a 204408i bk6: 0a 204472i bk7: 6a 204290i bk8: 2a 204408i bk9: 2a 204408i bk10: 1a 204453i bk11: 2a 204398i bk12: 2a 204411i bk13: 2a 204412i bk14: 2a 204378i bk15: 1a 204455i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.588889
Row_Buffer_Locality_read = 0.588889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.299825
Bank_Level_Parallism_Col = 1.111794
Bank_Level_Parallism_Ready = 1.043478
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.111794 

BW Util details:
bwutil = 0.001761 
total_CMD = 204472 
util_bw = 360 
Wasted_Col = 614 
Wasted_Row = 285 
Idle = 203213 

BW Util Bottlenecks: 
RCDc_limit = 676 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 204472 
n_nop = 204323 
Read = 90 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 22 
n_ref = 0 
n_req = 90 
total_req = 90 

Dual Bus Interface Util: 
issued_total_row = 59 
issued_total_col = 90 
Row_Bus_Util =  0.000289 
CoL_Bus_Util = 0.000440 
Either_Row_CoL_Bus_Util = 0.000729 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001399 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00139872
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=204472 n_nop=204301 n_act=45 n_pre=30 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001878
n_activity=2514 dram_eff=0.1527
bk0: 30a 204276i bk1: 28a 204132i bk2: 2a 204401i bk3: 0a 204471i bk4: 2a 204451i bk5: 3a 204364i bk6: 5a 204330i bk7: 4a 204309i bk8: 2a 204397i bk9: 3a 204367i bk10: 3a 204404i bk11: 2a 204411i bk12: 3a 204361i bk13: 3a 204369i bk14: 2a 204404i bk15: 4a 204367i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.531250
Row_Buffer_Locality_read = 0.531250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.341300
Bank_Level_Parallism_Col = 1.176471
Bank_Level_Parallism_Ready = 1.092783
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.129630 

BW Util details:
bwutil = 0.001878 
total_CMD = 204472 
util_bw = 384 
Wasted_Col = 713 
Wasted_Row = 381 
Idle = 202994 

BW Util Bottlenecks: 
RCDc_limit = 825 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 204472 
n_nop = 204301 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 45 
n_pre = 30 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 75 
issued_total_col = 96 
Row_Bus_Util =  0.000367 
CoL_Bus_Util = 0.000470 
Either_Row_CoL_Bus_Util = 0.000836 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002734 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00273387
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=204472 n_nop=204342 n_act=33 n_pre=19 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001545
n_activity=1923 dram_eff=0.1643
bk0: 25a 204326i bk1: 27a 204199i bk2: 3a 204363i bk3: 2a 204403i bk4: 2a 204401i bk5: 2a 204405i bk6: 2a 204407i bk7: 2a 204393i bk8: 0a 204469i bk9: 3a 204369i bk10: 1a 204449i bk11: 3a 204368i bk12: 1a 204450i bk13: 0a 204475i bk14: 4a 204373i bk15: 2a 204454i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.582278
Row_Buffer_Locality_read = 0.582278
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.313765
Bank_Level_Parallism_Col = 1.201991
Bank_Level_Parallism_Ready = 1.150000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.180654 

BW Util details:
bwutil = 0.001545 
total_CMD = 204472 
util_bw = 316 
Wasted_Col = 523 
Wasted_Row = 262 
Idle = 203371 

BW Util Bottlenecks: 
RCDc_limit = 605 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 204472 
n_nop = 204342 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 19 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 79 
Row_Bus_Util =  0.000254 
CoL_Bus_Util = 0.000386 
Either_Row_CoL_Bus_Util = 0.000636 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.007692 
queue_avg = 0.003370 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00336965
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=204472 n_nop=204303 n_act=47 n_pre=31 n_ref_event=0 n_req=93 n_rd=93 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001819
n_activity=2681 dram_eff=0.1388
bk0: 25a 204327i bk1: 29a 204144i bk2: 4a 204359i bk3: 1a 204444i bk4: 1a 204449i bk5: 2a 204409i bk6: 1a 204451i bk7: 1a 204455i bk8: 5a 204288i bk9: 7a 204222i bk10: 3a 204311i bk11: 3a 204365i bk12: 3a 204373i bk13: 5a 204255i bk14: 2a 204399i bk15: 1a 204447i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.494624
Row_Buffer_Locality_read = 0.494624
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.292005
Bank_Level_Parallism_Col = 1.137357
Bank_Level_Parallism_Ready = 1.086022
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.126951 

BW Util details:
bwutil = 0.001819 
total_CMD = 204472 
util_bw = 372 
Wasted_Col = 779 
Wasted_Row = 459 
Idle = 202862 

BW Util Bottlenecks: 
RCDc_limit = 868 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 204472 
n_nop = 204303 
Read = 93 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 31 
n_ref = 0 
n_req = 93 
total_req = 93 

Dual Bus Interface Util: 
issued_total_row = 78 
issued_total_col = 93 
Row_Bus_Util =  0.000381 
CoL_Bus_Util = 0.000455 
Either_Row_CoL_Bus_Util = 0.000827 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.011834 
queue_avg = 0.002465 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00246489
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=204472 n_nop=204339 n_act=35 n_pre=22 n_ref_event=0 n_req=77 n_rd=77 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001506
n_activity=2094 dram_eff=0.1471
bk0: 27a 204166i bk1: 23a 204323i bk2: 3a 204362i bk3: 1a 204439i bk4: 2a 204443i bk5: 0a 204472i bk6: 2a 204411i bk7: 4a 204355i bk8: 3a 204372i bk9: 3a 204369i bk10: 2a 204404i bk11: 3a 204370i bk12: 0a 204470i bk13: 3a 204340i bk14: 0a 204469i bk15: 1a 204456i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.545455
Row_Buffer_Locality_read = 0.545455
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.233184
Bank_Level_Parallism_Col = 1.095041
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.081267 

BW Util details:
bwutil = 0.001506 
total_CMD = 204472 
util_bw = 308 
Wasted_Col = 595 
Wasted_Row = 351 
Idle = 203218 

BW Util Bottlenecks: 
RCDc_limit = 660 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 204472 
n_nop = 204339 
Read = 77 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 22 
n_ref = 0 
n_req = 77 
total_req = 77 

Dual Bus Interface Util: 
issued_total_row = 57 
issued_total_col = 77 
Row_Bus_Util =  0.000279 
CoL_Bus_Util = 0.000377 
Either_Row_CoL_Bus_Util = 0.000650 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.007519 
queue_avg = 0.000978 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000978129
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=204472 n_nop=204300 n_act=49 n_pre=33 n_ref_event=0 n_req=94 n_rd=94 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001839
n_activity=2518 dram_eff=0.1493
bk0: 24a 204225i bk1: 27a 204261i bk2: 5a 204258i bk3: 2a 204405i bk4: 3a 204363i bk5: 1a 204435i bk6: 5a 204281i bk7: 3a 204369i bk8: 6a 204318i bk9: 3a 204351i bk10: 3a 204360i bk11: 3a 204355i bk12: 3a 204405i bk13: 1a 204449i bk14: 4a 204367i bk15: 1a 204450i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.478723
Row_Buffer_Locality_read = 0.478723
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.370084
Bank_Level_Parallism_Col = 1.189130
Bank_Level_Parallism_Ready = 1.020833
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.166304 

BW Util details:
bwutil = 0.001839 
total_CMD = 204472 
util_bw = 376 
Wasted_Col = 736 
Wasted_Row = 456 
Idle = 202904 

BW Util Bottlenecks: 
RCDc_limit = 874 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 204472 
n_nop = 204300 
Read = 94 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 49 
n_pre = 33 
n_ref = 0 
n_req = 94 
total_req = 94 

Dual Bus Interface Util: 
issued_total_row = 82 
issued_total_col = 94 
Row_Bus_Util =  0.000401 
CoL_Bus_Util = 0.000460 
Either_Row_CoL_Bus_Util = 0.000841 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.023256 
queue_avg = 0.001281 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00128135
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=204472 n_nop=204346 n_act=30 n_pre=17 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001545
n_activity=1954 dram_eff=0.1617
bk0: 29a 204310i bk1: 27a 204222i bk2: 1a 204445i bk3: 1a 204447i bk4: 0a 204470i bk5: 0a 204472i bk6: 2a 204415i bk7: 1a 204453i bk8: 5a 204323i bk9: 0a 204467i bk10: 4a 204291i bk11: 2a 204408i bk12: 2a 204410i bk13: 3a 204341i bk14: 1a 204448i bk15: 1a 204452i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.620253
Row_Buffer_Locality_read = 0.620253
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.193017
Bank_Level_Parallism_Col = 1.084371
Bank_Level_Parallism_Ready = 1.164557
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.084371 

BW Util details:
bwutil = 0.001545 
total_CMD = 204472 
util_bw = 316 
Wasted_Col = 562 
Wasted_Row = 262 
Idle = 203332 

BW Util Bottlenecks: 
RCDc_limit = 583 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 204472 
n_nop = 204346 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 30 
n_pre = 17 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 47 
issued_total_col = 79 
Row_Bus_Util =  0.000230 
CoL_Bus_Util = 0.000386 
Either_Row_CoL_Bus_Util = 0.000616 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001350 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00134982
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=204472 n_nop=204315 n_act=41 n_pre=25 n_ref_event=0 n_req=92 n_rd=92 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0018
n_activity=2391 dram_eff=0.1539
bk0: 28a 204318i bk1: 29a 204306i bk2: 5a 204263i bk3: 4a 204322i bk4: 1a 204450i bk5: 4a 204300i bk6: 1a 204447i bk7: 3a 204344i bk8: 3a 204369i bk9: 4a 204319i bk10: 2a 204400i bk11: 2a 204405i bk12: 1a 204446i bk13: 1a 204449i bk14: 3a 204410i bk15: 1a 204456i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.554348
Row_Buffer_Locality_read = 0.554348
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.282297
Bank_Level_Parallism_Col = 1.100811
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.096176 

BW Util details:
bwutil = 0.001800 
total_CMD = 204472 
util_bw = 368 
Wasted_Col = 688 
Wasted_Row = 348 
Idle = 203068 

BW Util Bottlenecks: 
RCDc_limit = 766 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 204472 
n_nop = 204315 
Read = 92 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 41 
n_pre = 25 
n_ref = 0 
n_req = 92 
total_req = 92 

Dual Bus Interface Util: 
issued_total_row = 66 
issued_total_col = 92 
Row_Bus_Util =  0.000323 
CoL_Bus_Util = 0.000450 
Either_Row_CoL_Bus_Util = 0.000768 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.006369 
queue_avg = 0.001770 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00177041
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=204472 n_nop=204344 n_act=34 n_pre=19 n_ref_event=0 n_req=75 n_rd=75 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001467
n_activity=1917 dram_eff=0.1565
bk0: 22a 204372i bk1: 25a 204191i bk2: 2a 204401i bk3: 2a 204409i bk4: 0a 204466i bk5: 1a 204451i bk6: 1a 204450i bk7: 1a 204453i bk8: 5a 204322i bk9: 2a 204411i bk10: 3a 204411i bk11: 3a 204375i bk12: 1a 204452i bk13: 4a 204272i bk14: 1a 204447i bk15: 2a 204411i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.546667
Row_Buffer_Locality_read = 0.546667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.293942
Bank_Level_Parallism_Col = 1.102962
Bank_Level_Parallism_Ready = 1.026316
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.098731 

BW Util details:
bwutil = 0.001467 
total_CMD = 204472 
util_bw = 300 
Wasted_Col = 572 
Wasted_Row = 258 
Idle = 203342 

BW Util Bottlenecks: 
RCDc_limit = 629 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 204472 
n_nop = 204344 
Read = 75 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 19 
n_ref = 0 
n_req = 75 
total_req = 75 

Dual Bus Interface Util: 
issued_total_row = 53 
issued_total_col = 75 
Row_Bus_Util =  0.000259 
CoL_Bus_Util = 0.000367 
Either_Row_CoL_Bus_Util = 0.000626 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001335 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00133515
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=204472 n_nop=204335 n_act=38 n_pre=23 n_ref_event=0 n_req=80 n_rd=80 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001565
n_activity=2313 dram_eff=0.1383
bk0: 21a 204381i bk1: 23a 204307i bk2: 4a 204294i bk3: 1a 204449i bk4: 1a 204444i bk5: 3a 204362i bk6: 2a 204406i bk7: 2a 204402i bk8: 0a 204469i bk9: 3a 204412i bk10: 2a 204413i bk11: 2a 204413i bk12: 10a 204155i bk13: 1a 204445i bk14: 2a 204397i bk15: 3a 204408i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.525000
Row_Buffer_Locality_read = 0.525000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.265557
Bank_Level_Parallism_Col = 1.136968
Bank_Level_Parallism_Ready = 1.025000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.136968 

BW Util details:
bwutil = 0.001565 
total_CMD = 204472 
util_bw = 320 
Wasted_Col = 614 
Wasted_Row = 358 
Idle = 203180 

BW Util Bottlenecks: 
RCDc_limit = 690 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 204472 
n_nop = 204335 
Read = 80 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 23 
n_ref = 0 
n_req = 80 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 61 
issued_total_col = 80 
Row_Bus_Util =  0.000298 
CoL_Bus_Util = 0.000391 
Either_Row_CoL_Bus_Util = 0.000670 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.029197 
queue_avg = 0.000616 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000616221
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=204472 n_nop=204331 n_act=38 n_pre=22 n_ref_event=0 n_req=81 n_rd=81 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001585
n_activity=2214 dram_eff=0.1463
bk0: 22a 204331i bk1: 24a 204392i bk2: 2a 204408i bk3: 1a 204452i bk4: 2a 204413i bk5: 1a 204451i bk6: 3a 204413i bk7: 4a 204334i bk8: 5a 204244i bk9: 4a 204317i bk10: 3a 204395i bk11: 3a 204348i bk12: 2a 204408i bk13: 2a 204407i bk14: 1a 204447i bk15: 2a 204410i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530864
Row_Buffer_Locality_read = 0.530864
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.264134
Bank_Level_Parallism_Col = 1.116429
Bank_Level_Parallism_Ready = 1.012048
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.094437 

BW Util details:
bwutil = 0.001585 
total_CMD = 204472 
util_bw = 324 
Wasted_Col = 627 
Wasted_Row = 324 
Idle = 203197 

BW Util Bottlenecks: 
RCDc_limit = 697 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 204472 
n_nop = 204331 
Read = 81 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 81 
total_req = 81 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 81 
Row_Bus_Util =  0.000293 
CoL_Bus_Util = 0.000396 
Either_Row_CoL_Bus_Util = 0.000690 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000993 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000992801
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=204472 n_nop=204345 n_act=32 n_pre=17 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001545
n_activity=1913 dram_eff=0.1652
bk0: 24a 204370i bk1: 25a 204330i bk2: 2a 204407i bk3: 2a 204409i bk4: 3a 204403i bk5: 1a 204450i bk6: 4a 204369i bk7: 2a 204411i bk8: 2a 204403i bk9: 4a 204299i bk10: 1a 204446i bk11: 2a 204450i bk12: 3a 204372i bk13: 2a 204401i bk14: 0a 204470i bk15: 2a 204413i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.594937
Row_Buffer_Locality_read = 0.594937
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.161822
Bank_Level_Parallism_Col = 1.104964
Bank_Level_Parallism_Ready = 1.063291
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.056738 

BW Util details:
bwutil = 0.001545 
total_CMD = 204472 
util_bw = 316 
Wasted_Col = 537 
Wasted_Row = 291 
Idle = 203328 

BW Util Bottlenecks: 
RCDc_limit = 595 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 204472 
n_nop = 204345 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 17 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 49 
issued_total_col = 79 
Row_Bus_Util =  0.000240 
CoL_Bus_Util = 0.000386 
Either_Row_CoL_Bus_Util = 0.000621 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.007874 
queue_avg = 0.001453 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00145252

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1131, Miss = 59, Miss_rate = 0.052, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 1133, Miss = 61, Miss_rate = 0.054, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[2]: Access = 1087, Miss = 64, Miss_rate = 0.059, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 1079, Miss = 62, Miss_rate = 0.057, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 1093, Miss = 68, Miss_rate = 0.062, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 1143, Miss = 66, Miss_rate = 0.058, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[6]: Access = 1138, Miss = 63, Miss_rate = 0.055, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 1156, Miss = 72, Miss_rate = 0.062, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 1093, Miss = 57, Miss_rate = 0.052, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[9]: Access = 1122, Miss = 65, Miss_rate = 0.058, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 1119, Miss = 65, Miss_rate = 0.058, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 1073, Miss = 64, Miss_rate = 0.060, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 1032, Miss = 55, Miss_rate = 0.053, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 1039, Miss = 57, Miss_rate = 0.055, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 1046, Miss = 60, Miss_rate = 0.057, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 1064, Miss = 67, Miss_rate = 0.063, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[16]: Access = 1051, Miss = 41, Miss_rate = 0.039, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 967, Miss = 39, Miss_rate = 0.040, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1004, Miss = 54, Miss_rate = 0.054, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1072, Miss = 41, Miss_rate = 0.038, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 1091, Miss = 45, Miss_rate = 0.041, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[21]: Access = 1009, Miss = 36, Miss_rate = 0.036, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[22]: Access = 1097, Miss = 46, Miss_rate = 0.042, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[23]: Access = 1097, Miss = 49, Miss_rate = 0.045, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[24]: Access = 951, Miss = 35, Miss_rate = 0.037, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 974, Miss = 41, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 968, Miss = 43, Miss_rate = 0.044, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 1011, Miss = 39, Miss_rate = 0.039, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 970, Miss = 41, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 1024, Miss = 41, Miss_rate = 0.040, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[30]: Access = 1025, Miss = 40, Miss_rate = 0.039, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 1031, Miss = 41, Miss_rate = 0.040, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 33890
L2_total_cache_misses = 1677
L2_total_cache_miss_rate = 0.0495
L2_total_cache_pending_hits = 144
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27420
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 731
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 509
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2633
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 256
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2016
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 144
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 36
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 144
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28660
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2926
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2448
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=33890
icnt_total_pkts_simt_to_mem=32162
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 32162
Req_Network_cycles = 111292
Req_Network_injected_packets_per_cycle =       0.2890 
Req_Network_conflicts_per_cycle =       0.0013
Req_Network_conflicts_per_cycle_util =       0.0073
Req_Bank_Level_Parallism =       1.6727
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0002
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0090

Reply_Network_injected_packets_num = 33890
Reply_Network_cycles = 111292
Reply_Network_injected_packets_per_cycle =        0.3045
Reply_Network_conflicts_per_cycle =        0.4973
Reply_Network_conflicts_per_cycle_util =       2.6460
Reply_Bank_Level_Parallism =       1.6201
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0204
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0090
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 37 sec (37 sec)
gpgpu_simulation_rate = 33468 (inst/sec)
gpgpu_simulation_rate = 3007 (cycle/sec)
gpgpu_silicon_slowdown = 633521x
launching memcpy command : MemcpyHtoD,0x00007febe3707000,4096
launching memcpy command : MemcpyHtoD,0x00007febe3708400,32768
Processing kernel ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-9.traceg
-kernel name = _Z12pgain_kerneliilP5PointiPfS1_PiPb
-kernel id = 9
-grid dim = (2,1,1)
-block dim = (512,1,1)
-shmem = 64
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fec18000000
-local mem base_addr = 0x00007fec1a000000
-nvbit version = 1.4
-accelsim tracer version = 3
launching kernel command : ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-9.traceg
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 1,0,0
Destroy streams for kernel 9: size 0
kernel_name = _Z12pgain_kerneliilP5PointiPfS1_PiPb 
kernel_launch_uid = 9 
gpu_sim_cycle = 13412
gpu_sim_insn = 154794
gpu_ipc =      11.5415
gpu_tot_sim_cycle = 124704
gpu_tot_stall_cycle = 60849
tot_cycles_exec_all_SM = 634076
cycles_passed = 124704
gpu_tot_sim_insn = 1393146
gpu_tot_ipc =      11.1716
gpu_tot_issued_cta = 18
gpu_occupancy = 49.7652% 
gpu_tot_occupancy = 49.7229% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2963
partiton_level_parallism_total  =       0.2898
partiton_level_parallism_util =       1.4388
partiton_level_parallism_util_total  =       1.6433
L2_BW  =      19.0443 GB/Sec
L2_BW_total  =      18.6149 GB/Sec
gpu_total_sim_rate=33170

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 24138
	L1I_total_cache_misses = 6723
	L1I_total_cache_miss_rate = 0.2785
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2954, Miss = 2429, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 2907
	L1D_cache_core[1]: Access = 2955, Miss = 2333, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 2951
	L1D_cache_core[2]: Access = 2513, Miss = 2188, Miss_rate = 0.871, Pending_hits = 0, Reservation_fails = 2230
	L1D_cache_core[3]: Access = 2485, Miss = 2221, Miss_rate = 0.894, Pending_hits = 0, Reservation_fails = 2251
	L1D_cache_core[4]: Access = 2524, Miss = 2263, Miss_rate = 0.897, Pending_hits = 0, Reservation_fails = 2171
	L1D_cache_core[5]: Access = 2529, Miss = 2170, Miss_rate = 0.858, Pending_hits = 0, Reservation_fails = 2262
	L1D_cache_core[6]: Access = 2537, Miss = 2182, Miss_rate = 0.860, Pending_hits = 0, Reservation_fails = 2305
	L1D_cache_core[7]: Access = 2524, Miss = 2248, Miss_rate = 0.891, Pending_hits = 0, Reservation_fails = 2182
	L1D_cache_core[8]: Access = 2519, Miss = 2135, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 2207
	L1D_cache_core[9]: Access = 2561, Miss = 2172, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 2223
	L1D_cache_core[10]: Access = 2524, Miss = 2263, Miss_rate = 0.897, Pending_hits = 0, Reservation_fails = 2179
	L1D_cache_core[11]: Access = 2529, Miss = 2170, Miss_rate = 0.858, Pending_hits = 0, Reservation_fails = 2303
	L1D_cache_core[12]: Access = 2537, Miss = 2168, Miss_rate = 0.855, Pending_hits = 0, Reservation_fails = 2360
	L1D_cache_core[13]: Access = 2524, Miss = 2167, Miss_rate = 0.859, Pending_hits = 0, Reservation_fails = 2256
	L1D_cache_core[14]: Access = 2519, Miss = 2135, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 2237
	L1D_cache_core[15]: Access = 2561, Miss = 2172, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 2243
	L1D_cache_core[16]: Access = 2524, Miss = 2263, Miss_rate = 0.897, Pending_hits = 0, Reservation_fails = 2179
	L1D_cache_core[17]: Access = 2529, Miss = 2170, Miss_rate = 0.858, Pending_hits = 0, Reservation_fails = 2303
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 46348
	L1D_total_cache_misses = 39849
	L1D_total_cache_miss_rate = 0.8598
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 41749
	L1D_cache_data_port_util = 0.041
	L1D_cache_fill_port_util = 0.203
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3821
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31809
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 38269
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7471
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 7039
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2678
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 569
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3480
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17415
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6723
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 6075
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 50140
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3247
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 30213

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 38269
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3480
ctas_completed 18, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
252, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 
gpgpu_n_tot_thrd_icount = 1393146
gpgpu_n_tot_w_icount = 48276
gpgpu_n_stall_shd_mem = 22484
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 32241
gpgpu_n_mem_write_global = 3247
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 188090
gpgpu_n_store_insn = 12083
gpgpu_n_shmem_insn = 147744
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17507
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4977
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:81315	W0_Idle:944540	W0_Scoreboard:151152	W1:1596	W2:30	W3:102	W4:138	W5:102	W6:162	W7:108	W8:252	W9:210	W10:144	W11:90	W12:144	W13:54	W14:108	W15:54	W16:0	W17:54	W18:108	W19:54	W20:144	W21:90	W22:144	W23:210	W24:252	W25:108	W26:162	W27:102	W28:138	W29:102	W30:30	W31:66	W32:41724
single_issue_nums: WS0:13284	WS1:11664	WS2:11664	WS3:11664	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 257928 {8:32241,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 129880 {40:3247,}
traffic_breakdown_coretomem[INST_ACC_R] = 5184 {8:648,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1289640 {40:32241,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 25976 {8:3247,}
traffic_breakdown_memtocore[INST_ACC_R] = 103680 {40:2592,}
ENTERING ACCELSIM HERE
maxmflatency = 453 
max_icnt2mem_latency = 149 
maxmrqlatency = 45 
max_icnt2sh_latency = 96 
averagemflatency = 225 
avg_icnt2mem_latency = 55 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 4 
mrq_lat_table:1161 	15 	23 	124 	58 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	29450 	6038 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	648 	0 	0 	4572 	19387 	11509 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	21843 	8765 	4359 	410 	94 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	105 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        18        18         0         1         2         1         0         0         0         1         1         0         0         0         1         1 
dram[1]:        20        20         1         1         1         1         1         0         0         0         2         1         0         1         1         1 
dram[2]:        20        20         0         0         1         0         1         1         1         2         1         1         1         0         1         0 
dram[3]:        20        20         1         0         0         0         1         1         0         2         1         1         1         2         1         0 
dram[4]:        20        20         1         1         1         1         0         1         1         1         0         1         1         1         1         0 
dram[5]:        20        19         1         0         0         1         2         1         1         1         1         1         1         1         1         2 
dram[6]:        20        20         1         1         1         1         1         1         0         1         0         1         0         0         2         0 
dram[7]:        20        20         2         0         0         1         0         0         1         1         1         1         1         1         1         0 
dram[8]:        19        20         1         0         0         0         1         1         1         1         1         1         0         1         0         0 
dram[9]:        20        20         1         1         1         0         1         1         2         1         1         1         1         0         2         0 
dram[10]:         8        19         0         0         0         0         1         0         2         0         1         1         1         1         0         0 
dram[11]:        19        20         1         1         0         1         0         1         1         1         1         1         0         0         1         0 
dram[12]:        20        20         1         1         0         0         0         0         2         1         2         1         0         1         0         1 
dram[13]:        20        20         1         0         0         1         1         1         0         1         1         1         2         0         1         1 
dram[14]:        20         4         1         0         1         0         1         1         1         1         2         1         1         1         0         1 
dram[15]:         4        20         1         1         2         0         2         1         1         1         0         0         1         1         0         1 
maximum service time to same row:
dram[0]:     11602     11256     12693     12237     16504     16104         0     12220     16235     16152     12262         0     12649     12542     16096     12628 
dram[1]:     11711     12182     12195     16108     16536     16351     12624     12603         0         0     12215     16086     12460     12619     12587     12212 
dram[2]:     12577     10930         0     12241     16111         0     16458     16094     16159     16126     16145     16102     16087     16112     16103     16434 
dram[3]:      9879     10042     12458     12222         0         0     12324     16469     16294     16116     16098     16091     12263     16090     16435     12671 
dram[4]:     10003      8931     12234     16597     16099     12321         0     12247     12259     16093     12755     16120     16502     12460     16097     16115 
dram[5]:      8645      9043     12612         0     16200     12244     16088     12240     16296     16462     12197     16311     12200     12219     16092     16099 
dram[6]:      8728      8411     16145     12323     16160     12327     16104     16122         0     16308     12439     16118     16152         0     12225     12199 
dram[7]:      8717      9023     16225     12757     12743     12231     12362     12464     16458     16535     16112     16087     16110     16098     12222     12304 
dram[8]:     14775     16152     16352     12245     16157         0     12191     16456     12393     12218     12231     16121         0     12228         0     16102 
dram[9]:     16861     15078     12221     12243     16373     12218     16097     16372     16105     16461     16096     16091     12741     12216     16111     12214 
dram[10]:      9333     16068     12692     12221         0         0     12744     12461     16100         0     16092     12448     12508     16157     16105     12323 
dram[11]:     11041      9644     12311     16350     16155     16142     12311     16374     12321     16157     16372     16090     12759     12222     12602     12273 
dram[12]:     16944     16436     12229     16505         0     16495     12250     12532     12588     12229     12616     16393     16102     12585     12322     16538 
dram[13]:     16843     16123     12225     16225     16307     16109     16495     12231         0     16197     12251     16090     16227     16540     16228     16306 
dram[14]:     16841      9957     16295     12229     16157     12219     12246     16106     16115     16164     16094     16093     12540     12462     12631     16309 
dram[15]:     10297     10639     16161     16155     16114     12228     16596     16151     16163     16127     12464     12189     12459     16103         0     16201 
average row accesses per activate:
dram[0]:  7.000000  5.800000  1.000000  1.000000  1.500000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  2.000000  1.000000  1.000000 
dram[1]:  6.500000  6.500000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan      -nan  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[2]:  3.555556  7.500000      -nan  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.333333  1.333333  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[3]:  6.200000  7.500000  1.000000  2.000000      -nan      -nan  1.000000  1.000000  1.000000  1.666667  1.000000  1.000000  1.000000  1.285714  1.000000  1.000000 
dram[4]:  9.666667  6.200000  1.000000  1.000000  1.000000  1.000000      -nan  1.200000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[5]:  7.500000  4.000000  1.000000      -nan  2.000000  1.000000  1.250000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.333333 
dram[6]:  8.333333  5.400000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000      -nan  1.333333  2.000000 
dram[7]:  8.333333  4.142857  1.333333  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.166667  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[8]:  4.500000  5.750000  1.000000  1.000000  2.000000      -nan  1.000000  1.333333  1.000000  1.000000  1.000000  1.000000      -nan  1.000000      -nan  1.000000 
dram[9]:  4.800000  5.400000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.500000  1.000000  1.333333  1.000000 
dram[10]:  9.666667  5.400000  1.000000  1.000000      -nan      -nan  1.000000  1.000000  1.250000      -nan  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[11]:  9.333333  7.250000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000 
dram[12]: 11.000000  4.166667  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.250000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[13]: 10.500000  5.750000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.500000  1.000000  1.000000  1.250000  1.000000  1.000000  1.500000 
dram[14]:  7.333333 12.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[15]: 12.000000  8.333333  1.000000  1.000000  1.500000  1.000000  1.333333  1.000000  1.000000  1.000000  1.000000  2.000000  1.000000  1.000000      -nan  1.000000 
average row locality = 1384/625 = 2.214400
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        28        29         1         2         3         5         0         1         1         2         2         0         1         2         4         2 
dram[1]:        26        26         5         3         2         3         2         1         0         0         3         5         1         2         6         3 
dram[2]:        32        30         0         1         5         0         2         3         3         4         4         6         3         1         3         1 
dram[3]:        31        30         2         2         0         0         4         4         1         5         2         4         3         9         2         1 
dram[4]:        29        31         2         3         3         2         0         6         2         2         1         2         2         2         2         1 
dram[5]:        30        28         2         0         2         3         5         4         2         3         3         2         3         3         2         4 
dram[6]:        25        27         3         2         2         2         2         2         0         3         1         3         1         0         4         2 
dram[7]:        25        29         4         1         1         2         1         1         5         7         3         3         3         5         2         1 
dram[8]:        27        23         3         1         2         0         2         4         3         3         2         3         0         3         0         1 
dram[9]:        24        27         5         2         3         1         5         3         6         3         3         3         3         1         4         1 
dram[10]:        29        27         1         1         0         0         2         1         5         0         4         2         2         3         1         1 
dram[11]:        28        29         5         4         1         4         1         3         3         4         2         2         1         1         3         1 
dram[12]:        22        25         2         2         0         1         1         1         5         2         3         3         1         4         1         2 
dram[13]:        21        23         4         1         1         3         2         2         0         3         2         2        10         1         2         3 
dram[14]:        22        24         2         1         2         1         3         4         5         4         3         3         2         2         1         2 
dram[15]:        24        25         2         2         3         1         4         2         2         4         1         2         3         2         0         2 
total dram reads = 1384
min_bank_accesses = 0!
chip skew: 100/75 = 1.33
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       3808      3687    131487     65713      3043      2457    none         515       314       511      1074    none         698       713       796       900
dram[1]:       4210      4133     26142     43921      4390      3772       420       882    none      none         915       752       315       512       966       771
dram[2]:       3401      3557    none      125290      2197    none        1080       829       509       899      1089       717       782      1680       457       693
dram[3]:       3471      3565     63354     65169    none      none         862       846       687       328       330       948       965       529      1004       503
dram[4]:       3802      3573     65606     42504       642       318    none         901       602       514       313       810       614       508      1009       327
dram[5]:       3673      4102     63496    none         714       450       399       562      1483       588       448      1192       825       571       320       658
dram[6]:       4329      4052     42591     64760       697       429       511       602    none         572       513       766       501    none         560       712
dram[7]:       4301      3829     32892    129499       314       327       696      1274       590       679       668       523       718       642       796       686
dram[8]:       4046      4667     46277    130216       317    none         604       811       768       512       419       774    none         739    none        1269
dram[9]:       4473      3934     26583     68927       645       328       936       576       482       657       770       785       578       698       993       504
dram[10]:       3692      3957    131240    129191    none      none         413       687       561    none        1121       601       889       710       520       313
dram[11]:       3691      3567     26353     33188      1079       705       499       658       711       657      1183       513      1298       501       831       691
dram[12]:       4826      4382     65858     65823    none         688      1073      1071       824       635       443       384       322       868       510       506
dram[13]:       5095      4658     32899    134687       509       639       318       421    none         448       604       509       711       504       699       767
dram[14]:       4756      4268     63244    130019       512       733       455       564       683       514      1047       952       901       707       692       998
dram[15]:       4244      4064     65997     65585       468       750       659       515       803       805       880      1073       889      1204    none         796
maximum mf latency per bank:
dram[0]:        425       397       313       325       336       329         0       319       314       331       325         0       316       323       325       329
dram[1]:        413       395       327       330       335       325       329       315         0         0       341       340       315       332       370       329
dram[2]:        397       393       316       327       335       233       325       333       327       330       329       349       339       327       339       313
dram[3]:        446       400       329       330       225       241       366       326       313       332       340       356       328       365       323       314
dram[4]:        453       423       330       328       327       324         0       334       326       338       313       335       326       326       348       327
dram[5]:        392       410       336       271       316       330       327       337       345       337       327       325       327       325       324       330
dram[6]:        412       410       327       330       324       326       325       329         0       325       313       330       314         0       325       322
dram[7]:        393       383       327       315       314       330       316       319       331       361       361       337       334       347       326       312
dram[8]:        398       387       328       336       319         0       326       339       328       325       325       337         0       353         0       320
dram[9]:        387       406       346       330       326       328       332       325       329       342       329       337       330       316       329       315
dram[10]:        430       432       312       325         0         0       324       313       339         0       362       323       323       341       319       313
dram[11]:        434       384       358       334       316       359       312       344       334       333       330       336       315       314       330       315
dram[12]:        397       408       327       324         0       313       315       315       335       334       325       325       322       383       318       323
dram[13]:        401       403       345       313       317       330       323       327         0       329       323       325       341       315       323       326
dram[14]:        392       387       324       321       326       329       339       338       367       327       334       345       325       327       316       325
dram[15]:        443       423       325       331       343       334       330       341       332       345       316       317       326       342         0       329
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=229114 n_nop=228979 n_act=33 n_pre=19 n_ref_event=0 n_req=83 n_rd=83 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001449
n_activity=2348 dram_eff=0.1414
bk0: 28a 228928i bk1: 29a 228907i bk2: 1a 229089i bk3: 2a 229056i bk4: 3a 229055i bk5: 5a 228930i bk6: 0a 229105i bk7: 1a 229095i bk8: 1a 229092i bk9: 2a 229044i bk10: 2a 229047i bk11: 0a 229109i bk12: 1a 229095i bk13: 2a 229092i bk14: 4a 228973i bk15: 2a 229054i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.602410
Row_Buffer_Locality_read = 0.602410
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.131086
Bank_Level_Parallism_Col = 0.981000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001449 
total_CMD = 229114 
util_bw = 332 
Wasted_Col = 596 
Wasted_Row = 294 
Idle = 227892 

BW Util Bottlenecks: 
RCDc_limit = 625 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 229114 
n_nop = 228979 
Read = 83 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 19 
n_ref = 0 
n_req = 83 
total_req = 83 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 83 
Row_Bus_Util =  0.000227 
CoL_Bus_Util = 0.000362 
Either_Row_CoL_Bus_Util = 0.000589 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000965 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000964585
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=229114 n_nop=228955 n_act=43 n_pre=29 n_ref_event=0 n_req=88 n_rd=88 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001536
n_activity=2582 dram_eff=0.1363
bk0: 26a 228919i bk1: 26a 228916i bk2: 5a 228931i bk3: 3a 229000i bk4: 2a 229049i bk5: 3a 229012i bk6: 2a 229048i bk7: 1a 229091i bk8: 0a 229114i bk9: 0a 229116i bk10: 3a 229027i bk11: 5a 228926i bk12: 1a 229089i bk13: 2a 229044i bk14: 6a 228859i bk15: 3a 229002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.511364
Row_Buffer_Locality_read = 0.511364
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.296933
Bank_Level_Parallism_Col = 1.156863
Bank_Level_Parallism_Ready = 1.067416
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.156863 

BW Util details:
bwutil = 0.001536 
total_CMD = 229114 
util_bw = 352 
Wasted_Col = 704 
Wasted_Row = 426 
Idle = 227632 

BW Util Bottlenecks: 
RCDc_limit = 796 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 229114 
n_nop = 228955 
Read = 88 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 43 
n_pre = 29 
n_ref = 0 
n_req = 88 
total_req = 88 

Dual Bus Interface Util: 
issued_total_row = 72 
issued_total_col = 88 
Row_Bus_Util =  0.000314 
CoL_Bus_Util = 0.000384 
Either_Row_CoL_Bus_Util = 0.000694 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.006289 
queue_avg = 0.001541 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00154072
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=229114 n_nop=228940 n_act=47 n_pre=33 n_ref_event=0 n_req=98 n_rd=98 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001711
n_activity=2479 dram_eff=0.1581
bk0: 32a 228657i bk1: 30a 228929i bk2: 0a 229102i bk3: 1a 229088i bk4: 5a 228917i bk5: 0a 229106i bk6: 2a 229054i bk7: 3a 229003i bk8: 3a 229014i bk9: 4a 229011i bk10: 4a 229012i bk11: 6a 228863i bk12: 3a 228993i bk13: 1a 229083i bk14: 3a 229000i bk15: 1a 229097i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.520408
Row_Buffer_Locality_read = 0.520408
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.489329
Bank_Level_Parallism_Col = 1.196868
Bank_Level_Parallism_Ready = 1.009901
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.176734 

BW Util details:
bwutil = 0.001711 
total_CMD = 229114 
util_bw = 392 
Wasted_Col = 689 
Wasted_Row = 385 
Idle = 227648 

BW Util Bottlenecks: 
RCDc_limit = 816 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 229114 
n_nop = 228940 
Read = 98 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 33 
n_ref = 0 
n_req = 98 
total_req = 98 

Dual Bus Interface Util: 
issued_total_row = 80 
issued_total_col = 98 
Row_Bus_Util =  0.000349 
CoL_Bus_Util = 0.000428 
Either_Row_CoL_Bus_Util = 0.000759 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.022989 
queue_avg = 0.001331 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00133122
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=229114 n_nop=228942 n_act=43 n_pre=29 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001746
n_activity=2824 dram_eff=0.1416
bk0: 31a 228876i bk1: 30a 228934i bk2: 2a 229046i bk3: 2a 229083i bk4: 0a 229109i bk5: 0a 229116i bk6: 4a 228946i bk7: 4a 228967i bk8: 1a 229095i bk9: 5a 229009i bk10: 2a 229049i bk11: 4a 228940i bk12: 3a 229011i bk13: 9a 228787i bk14: 2a 229046i bk15: 1a 229094i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.570000
Row_Buffer_Locality_read = 0.570000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.183389
Bank_Level_Parallism_Col = 1.073840
Bank_Level_Parallism_Ready = 1.020000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.055907 

BW Util details:
bwutil = 0.001746 
total_CMD = 229114 
util_bw = 400 
Wasted_Col = 759 
Wasted_Row = 504 
Idle = 227451 

BW Util Bottlenecks: 
RCDc_limit = 810 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 229114 
n_nop = 228942 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 43 
n_pre = 29 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 72 
issued_total_col = 100 
Row_Bus_Util =  0.000314 
CoL_Bus_Util = 0.000436 
Either_Row_CoL_Bus_Util = 0.000751 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002051 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00205138
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=229114 n_nop=228965 n_act=37 n_pre=22 n_ref_event=0 n_req=90 n_rd=90 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001571
n_activity=2148 dram_eff=0.1676
bk0: 29a 228949i bk1: 31a 228854i bk2: 2a 229034i bk3: 3a 229006i bk4: 3a 228999i bk5: 2a 229050i bk6: 0a 229114i bk7: 6a 228932i bk8: 2a 229050i bk9: 2a 229050i bk10: 1a 229095i bk11: 2a 229040i bk12: 2a 229053i bk13: 2a 229054i bk14: 2a 229020i bk15: 1a 229097i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.588889
Row_Buffer_Locality_read = 0.588889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.299825
Bank_Level_Parallism_Col = 1.111794
Bank_Level_Parallism_Ready = 1.043478
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.111794 

BW Util details:
bwutil = 0.001571 
total_CMD = 229114 
util_bw = 360 
Wasted_Col = 614 
Wasted_Row = 285 
Idle = 227855 

BW Util Bottlenecks: 
RCDc_limit = 676 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 229114 
n_nop = 228965 
Read = 90 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 22 
n_ref = 0 
n_req = 90 
total_req = 90 

Dual Bus Interface Util: 
issued_total_row = 59 
issued_total_col = 90 
Row_Bus_Util =  0.000258 
CoL_Bus_Util = 0.000393 
Either_Row_CoL_Bus_Util = 0.000650 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001248 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00124829
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=229114 n_nop=228943 n_act=45 n_pre=30 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001676
n_activity=2514 dram_eff=0.1527
bk0: 30a 228918i bk1: 28a 228774i bk2: 2a 229043i bk3: 0a 229113i bk4: 2a 229093i bk5: 3a 229006i bk6: 5a 228972i bk7: 4a 228951i bk8: 2a 229039i bk9: 3a 229009i bk10: 3a 229046i bk11: 2a 229053i bk12: 3a 229003i bk13: 3a 229011i bk14: 2a 229046i bk15: 4a 229009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.531250
Row_Buffer_Locality_read = 0.531250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.341300
Bank_Level_Parallism_Col = 1.176471
Bank_Level_Parallism_Ready = 1.092783
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.129630 

BW Util details:
bwutil = 0.001676 
total_CMD = 229114 
util_bw = 384 
Wasted_Col = 713 
Wasted_Row = 381 
Idle = 227636 

BW Util Bottlenecks: 
RCDc_limit = 825 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 229114 
n_nop = 228943 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 45 
n_pre = 30 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 75 
issued_total_col = 96 
Row_Bus_Util =  0.000327 
CoL_Bus_Util = 0.000419 
Either_Row_CoL_Bus_Util = 0.000746 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002440 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00243983
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=229114 n_nop=228984 n_act=33 n_pre=19 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001379
n_activity=1923 dram_eff=0.1643
bk0: 25a 228968i bk1: 27a 228841i bk2: 3a 229005i bk3: 2a 229045i bk4: 2a 229043i bk5: 2a 229047i bk6: 2a 229049i bk7: 2a 229035i bk8: 0a 229111i bk9: 3a 229011i bk10: 1a 229091i bk11: 3a 229010i bk12: 1a 229092i bk13: 0a 229117i bk14: 4a 229015i bk15: 2a 229096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.582278
Row_Buffer_Locality_read = 0.582278
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.313765
Bank_Level_Parallism_Col = 1.201991
Bank_Level_Parallism_Ready = 1.150000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.180654 

BW Util details:
bwutil = 0.001379 
total_CMD = 229114 
util_bw = 316 
Wasted_Col = 523 
Wasted_Row = 262 
Idle = 228013 

BW Util Bottlenecks: 
RCDc_limit = 605 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 229114 
n_nop = 228984 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 19 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 79 
Row_Bus_Util =  0.000227 
CoL_Bus_Util = 0.000345 
Either_Row_CoL_Bus_Util = 0.000567 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.007692 
queue_avg = 0.003007 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00300724
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=229114 n_nop=228945 n_act=47 n_pre=31 n_ref_event=0 n_req=93 n_rd=93 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001624
n_activity=2681 dram_eff=0.1388
bk0: 25a 228969i bk1: 29a 228786i bk2: 4a 229001i bk3: 1a 229086i bk4: 1a 229091i bk5: 2a 229051i bk6: 1a 229093i bk7: 1a 229097i bk8: 5a 228930i bk9: 7a 228864i bk10: 3a 228953i bk11: 3a 229007i bk12: 3a 229015i bk13: 5a 228897i bk14: 2a 229041i bk15: 1a 229089i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.494624
Row_Buffer_Locality_read = 0.494624
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.292005
Bank_Level_Parallism_Col = 1.137357
Bank_Level_Parallism_Ready = 1.086022
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.126951 

BW Util details:
bwutil = 0.001624 
total_CMD = 229114 
util_bw = 372 
Wasted_Col = 779 
Wasted_Row = 459 
Idle = 227504 

BW Util Bottlenecks: 
RCDc_limit = 868 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 229114 
n_nop = 228945 
Read = 93 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 31 
n_ref = 0 
n_req = 93 
total_req = 93 

Dual Bus Interface Util: 
issued_total_row = 78 
issued_total_col = 93 
Row_Bus_Util =  0.000340 
CoL_Bus_Util = 0.000406 
Either_Row_CoL_Bus_Util = 0.000738 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.011834 
queue_avg = 0.002200 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00219978
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=229114 n_nop=228981 n_act=35 n_pre=22 n_ref_event=0 n_req=77 n_rd=77 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001344
n_activity=2094 dram_eff=0.1471
bk0: 27a 228808i bk1: 23a 228965i bk2: 3a 229004i bk3: 1a 229081i bk4: 2a 229085i bk5: 0a 229114i bk6: 2a 229053i bk7: 4a 228997i bk8: 3a 229014i bk9: 3a 229011i bk10: 2a 229046i bk11: 3a 229012i bk12: 0a 229112i bk13: 3a 228982i bk14: 0a 229111i bk15: 1a 229098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.545455
Row_Buffer_Locality_read = 0.545455
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.233184
Bank_Level_Parallism_Col = 1.095041
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.081267 

BW Util details:
bwutil = 0.001344 
total_CMD = 229114 
util_bw = 308 
Wasted_Col = 595 
Wasted_Row = 351 
Idle = 227860 

BW Util Bottlenecks: 
RCDc_limit = 660 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 229114 
n_nop = 228981 
Read = 77 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 22 
n_ref = 0 
n_req = 77 
total_req = 77 

Dual Bus Interface Util: 
issued_total_row = 57 
issued_total_col = 77 
Row_Bus_Util =  0.000249 
CoL_Bus_Util = 0.000336 
Either_Row_CoL_Bus_Util = 0.000580 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.007519 
queue_avg = 0.000873 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000872928
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=229114 n_nop=228942 n_act=49 n_pre=33 n_ref_event=0 n_req=94 n_rd=94 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001641
n_activity=2518 dram_eff=0.1493
bk0: 24a 228867i bk1: 27a 228903i bk2: 5a 228900i bk3: 2a 229047i bk4: 3a 229005i bk5: 1a 229077i bk6: 5a 228923i bk7: 3a 229011i bk8: 6a 228960i bk9: 3a 228993i bk10: 3a 229002i bk11: 3a 228997i bk12: 3a 229047i bk13: 1a 229091i bk14: 4a 229009i bk15: 1a 229092i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.478723
Row_Buffer_Locality_read = 0.478723
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.370084
Bank_Level_Parallism_Col = 1.189130
Bank_Level_Parallism_Ready = 1.020833
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.166304 

BW Util details:
bwutil = 0.001641 
total_CMD = 229114 
util_bw = 376 
Wasted_Col = 736 
Wasted_Row = 456 
Idle = 227546 

BW Util Bottlenecks: 
RCDc_limit = 874 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 229114 
n_nop = 228942 
Read = 94 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 49 
n_pre = 33 
n_ref = 0 
n_req = 94 
total_req = 94 

Dual Bus Interface Util: 
issued_total_row = 82 
issued_total_col = 94 
Row_Bus_Util =  0.000358 
CoL_Bus_Util = 0.000410 
Either_Row_CoL_Bus_Util = 0.000751 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.023256 
queue_avg = 0.001144 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00114354
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=229114 n_nop=228988 n_act=30 n_pre=17 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001379
n_activity=1954 dram_eff=0.1617
bk0: 29a 228952i bk1: 27a 228864i bk2: 1a 229087i bk3: 1a 229089i bk4: 0a 229112i bk5: 0a 229114i bk6: 2a 229057i bk7: 1a 229095i bk8: 5a 228965i bk9: 0a 229109i bk10: 4a 228933i bk11: 2a 229050i bk12: 2a 229052i bk13: 3a 228983i bk14: 1a 229090i bk15: 1a 229094i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.620253
Row_Buffer_Locality_read = 0.620253
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.193017
Bank_Level_Parallism_Col = 1.084371
Bank_Level_Parallism_Ready = 1.164557
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.084371 

BW Util details:
bwutil = 0.001379 
total_CMD = 229114 
util_bw = 316 
Wasted_Col = 562 
Wasted_Row = 262 
Idle = 227974 

BW Util Bottlenecks: 
RCDc_limit = 583 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 229114 
n_nop = 228988 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 30 
n_pre = 17 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 47 
issued_total_col = 79 
Row_Bus_Util =  0.000205 
CoL_Bus_Util = 0.000345 
Either_Row_CoL_Bus_Util = 0.000550 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001205 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00120464
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=229114 n_nop=228957 n_act=41 n_pre=25 n_ref_event=0 n_req=92 n_rd=92 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001606
n_activity=2391 dram_eff=0.1539
bk0: 28a 228960i bk1: 29a 228948i bk2: 5a 228905i bk3: 4a 228964i bk4: 1a 229092i bk5: 4a 228942i bk6: 1a 229089i bk7: 3a 228986i bk8: 3a 229011i bk9: 4a 228961i bk10: 2a 229042i bk11: 2a 229047i bk12: 1a 229088i bk13: 1a 229091i bk14: 3a 229052i bk15: 1a 229098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.554348
Row_Buffer_Locality_read = 0.554348
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.282297
Bank_Level_Parallism_Col = 1.100811
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.096176 

BW Util details:
bwutil = 0.001606 
total_CMD = 229114 
util_bw = 368 
Wasted_Col = 688 
Wasted_Row = 348 
Idle = 227710 

BW Util Bottlenecks: 
RCDc_limit = 766 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 229114 
n_nop = 228957 
Read = 92 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 41 
n_pre = 25 
n_ref = 0 
n_req = 92 
total_req = 92 

Dual Bus Interface Util: 
issued_total_row = 66 
issued_total_col = 92 
Row_Bus_Util =  0.000288 
CoL_Bus_Util = 0.000402 
Either_Row_CoL_Bus_Util = 0.000685 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.006369 
queue_avg = 0.001580 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00158
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=229114 n_nop=228986 n_act=34 n_pre=19 n_ref_event=0 n_req=75 n_rd=75 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001309
n_activity=1917 dram_eff=0.1565
bk0: 22a 229014i bk1: 25a 228833i bk2: 2a 229043i bk3: 2a 229051i bk4: 0a 229108i bk5: 1a 229093i bk6: 1a 229092i bk7: 1a 229095i bk8: 5a 228964i bk9: 2a 229053i bk10: 3a 229053i bk11: 3a 229017i bk12: 1a 229094i bk13: 4a 228914i bk14: 1a 229089i bk15: 2a 229053i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.546667
Row_Buffer_Locality_read = 0.546667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.293942
Bank_Level_Parallism_Col = 1.102962
Bank_Level_Parallism_Ready = 1.026316
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.098731 

BW Util details:
bwutil = 0.001309 
total_CMD = 229114 
util_bw = 300 
Wasted_Col = 572 
Wasted_Row = 258 
Idle = 227984 

BW Util Bottlenecks: 
RCDc_limit = 629 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 229114 
n_nop = 228986 
Read = 75 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 19 
n_ref = 0 
n_req = 75 
total_req = 75 

Dual Bus Interface Util: 
issued_total_row = 53 
issued_total_col = 75 
Row_Bus_Util =  0.000231 
CoL_Bus_Util = 0.000327 
Either_Row_CoL_Bus_Util = 0.000559 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001192 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00119155
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=229114 n_nop=228977 n_act=38 n_pre=23 n_ref_event=0 n_req=80 n_rd=80 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001397
n_activity=2313 dram_eff=0.1383
bk0: 21a 229023i bk1: 23a 228949i bk2: 4a 228936i bk3: 1a 229091i bk4: 1a 229086i bk5: 3a 229004i bk6: 2a 229048i bk7: 2a 229044i bk8: 0a 229111i bk9: 3a 229054i bk10: 2a 229055i bk11: 2a 229055i bk12: 10a 228797i bk13: 1a 229087i bk14: 2a 229039i bk15: 3a 229050i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.525000
Row_Buffer_Locality_read = 0.525000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.265557
Bank_Level_Parallism_Col = 1.136968
Bank_Level_Parallism_Ready = 1.025000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.136968 

BW Util details:
bwutil = 0.001397 
total_CMD = 229114 
util_bw = 320 
Wasted_Col = 614 
Wasted_Row = 358 
Idle = 227822 

BW Util Bottlenecks: 
RCDc_limit = 690 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 229114 
n_nop = 228977 
Read = 80 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 23 
n_ref = 0 
n_req = 80 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 61 
issued_total_col = 80 
Row_Bus_Util =  0.000266 
CoL_Bus_Util = 0.000349 
Either_Row_CoL_Bus_Util = 0.000598 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.029197 
queue_avg = 0.000550 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000549945
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=229114 n_nop=228973 n_act=38 n_pre=22 n_ref_event=0 n_req=81 n_rd=81 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001414
n_activity=2214 dram_eff=0.1463
bk0: 22a 228973i bk1: 24a 229034i bk2: 2a 229050i bk3: 1a 229094i bk4: 2a 229055i bk5: 1a 229093i bk6: 3a 229055i bk7: 4a 228976i bk8: 5a 228886i bk9: 4a 228959i bk10: 3a 229037i bk11: 3a 228990i bk12: 2a 229050i bk13: 2a 229049i bk14: 1a 229089i bk15: 2a 229052i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530864
Row_Buffer_Locality_read = 0.530864
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.264134
Bank_Level_Parallism_Col = 1.116429
Bank_Level_Parallism_Ready = 1.012048
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.094437 

BW Util details:
bwutil = 0.001414 
total_CMD = 229114 
util_bw = 324 
Wasted_Col = 627 
Wasted_Row = 324 
Idle = 227839 

BW Util Bottlenecks: 
RCDc_limit = 697 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 229114 
n_nop = 228973 
Read = 81 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 81 
total_req = 81 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 81 
Row_Bus_Util =  0.000262 
CoL_Bus_Util = 0.000354 
Either_Row_CoL_Bus_Util = 0.000615 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000886 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000886022
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=229114 n_nop=228987 n_act=32 n_pre=17 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001379
n_activity=1913 dram_eff=0.1652
bk0: 24a 229012i bk1: 25a 228972i bk2: 2a 229049i bk3: 2a 229051i bk4: 3a 229045i bk5: 1a 229092i bk6: 4a 229011i bk7: 2a 229053i bk8: 2a 229045i bk9: 4a 228941i bk10: 1a 229088i bk11: 2a 229092i bk12: 3a 229014i bk13: 2a 229043i bk14: 0a 229112i bk15: 2a 229055i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.594937
Row_Buffer_Locality_read = 0.594937
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.161822
Bank_Level_Parallism_Col = 1.104964
Bank_Level_Parallism_Ready = 1.063291
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.056738 

BW Util details:
bwutil = 0.001379 
total_CMD = 229114 
util_bw = 316 
Wasted_Col = 537 
Wasted_Row = 291 
Idle = 227970 

BW Util Bottlenecks: 
RCDc_limit = 595 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 229114 
n_nop = 228987 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 17 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 49 
issued_total_col = 79 
Row_Bus_Util =  0.000214 
CoL_Bus_Util = 0.000345 
Either_Row_CoL_Bus_Util = 0.000554 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.007874 
queue_avg = 0.001296 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0012963

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1270, Miss = 61, Miss_rate = 0.048, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 1277, Miss = 63, Miss_rate = 0.049, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[2]: Access = 1222, Miss = 66, Miss_rate = 0.054, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 1214, Miss = 64, Miss_rate = 0.053, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 1230, Miss = 70, Miss_rate = 0.057, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 1285, Miss = 69, Miss_rate = 0.054, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[6]: Access = 1280, Miss = 65, Miss_rate = 0.051, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 1295, Miss = 74, Miss_rate = 0.057, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 1228, Miss = 59, Miss_rate = 0.048, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[9]: Access = 1260, Miss = 67, Miss_rate = 0.053, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 1256, Miss = 67, Miss_rate = 0.053, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 1209, Miss = 66, Miss_rate = 0.055, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 1158, Miss = 57, Miss_rate = 0.049, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 1167, Miss = 59, Miss_rate = 0.051, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 1174, Miss = 62, Miss_rate = 0.053, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 1193, Miss = 69, Miss_rate = 0.058, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[16]: Access = 1193, Miss = 41, Miss_rate = 0.034, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 1087, Miss = 39, Miss_rate = 0.036, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1129, Miss = 54, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1195, Miss = 41, Miss_rate = 0.034, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 1225, Miss = 45, Miss_rate = 0.037, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[21]: Access = 1133, Miss = 36, Miss_rate = 0.032, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[22]: Access = 1234, Miss = 46, Miss_rate = 0.037, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[23]: Access = 1231, Miss = 49, Miss_rate = 0.040, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[24]: Access = 1069, Miss = 35, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 1094, Miss = 41, Miss_rate = 0.037, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 1087, Miss = 43, Miss_rate = 0.040, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 1128, Miss = 39, Miss_rate = 0.035, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 1089, Miss = 41, Miss_rate = 0.038, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 1152, Miss = 41, Miss_rate = 0.036, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[30]: Access = 1153, Miss = 40, Miss_rate = 0.035, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 1163, Miss = 41, Miss_rate = 0.035, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 38080
L2_total_cache_misses = 1710
L2_total_cache_miss_rate = 0.0449
L2_total_cache_pending_hits = 144
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31001
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 731
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 509
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2921
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 289
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2304
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 144
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 36
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 144
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 32241
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3247
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2736
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=38080
icnt_total_pkts_simt_to_mem=36136
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 36136
Req_Network_cycles = 124704
Req_Network_injected_packets_per_cycle =       0.2898 
Req_Network_conflicts_per_cycle =       0.0012
Req_Network_conflicts_per_cycle_util =       0.0069
Req_Bank_Level_Parallism =       1.6433
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0002
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0091

Reply_Network_injected_packets_num = 38080
Reply_Network_cycles = 124704
Reply_Network_injected_packets_per_cycle =        0.3054
Reply_Network_conflicts_per_cycle =        0.4985
Reply_Network_conflicts_per_cycle_util =       2.6034
Reply_Bank_Level_Parallism =       1.5948
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0203
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0090
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 42 sec (42 sec)
gpgpu_simulation_rate = 33170 (inst/sec)
gpgpu_simulation_rate = 2969 (cycle/sec)
gpgpu_silicon_slowdown = 641630x
launching memcpy command : MemcpyHtoD,0x00007febe3707000,4096
launching memcpy command : MemcpyHtoD,0x00007febe3708400,32768
Processing kernel ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-10.traceg
-kernel name = _Z12pgain_kerneliilP5PointiPfS1_PiPb
-kernel id = 10
-grid dim = (2,1,1)
-block dim = (512,1,1)
-shmem = 64
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fec18000000
-local mem base_addr = 0x00007fec1a000000
-nvbit version = 1.4
-accelsim tracer version = 3
launching kernel command : ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-10.traceg
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 1,0,0
Destroy streams for kernel 10: size 0
kernel_name = _Z12pgain_kerneliilP5PointiPfS1_PiPb 
kernel_launch_uid = 10 
gpu_sim_cycle = 13356
gpu_sim_insn = 154794
gpu_ipc =      11.5898
gpu_tot_sim_cycle = 138060
gpu_tot_stall_cycle = 67782
tot_cycles_exec_all_SM = 700864
cycles_passed = 138060
gpu_tot_sim_insn = 1547940
gpu_tot_ipc =      11.2121
gpu_tot_issued_cta = 20
gpu_occupancy = 49.7664% 
gpu_tot_occupancy = 49.7271% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2944
partiton_level_parallism_total  =       0.2902
partiton_level_parallism_util =       1.7468
partiton_level_parallism_util_total  =       1.6529
L2_BW  =      18.9325 GB/Sec
L2_BW_total  =      18.6457 GB/Sec
gpu_total_sim_rate=33650

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 26820
	L1I_total_cache_misses = 7474
	L1I_total_cache_miss_rate = 0.2787
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2954, Miss = 2429, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 2907
	L1D_cache_core[1]: Access = 2955, Miss = 2333, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 2951
	L1D_cache_core[2]: Access = 2513, Miss = 2188, Miss_rate = 0.871, Pending_hits = 0, Reservation_fails = 2230
	L1D_cache_core[3]: Access = 2485, Miss = 2221, Miss_rate = 0.894, Pending_hits = 0, Reservation_fails = 2251
	L1D_cache_core[4]: Access = 2524, Miss = 2263, Miss_rate = 0.897, Pending_hits = 0, Reservation_fails = 2171
	L1D_cache_core[5]: Access = 2529, Miss = 2170, Miss_rate = 0.858, Pending_hits = 0, Reservation_fails = 2262
	L1D_cache_core[6]: Access = 2537, Miss = 2182, Miss_rate = 0.860, Pending_hits = 0, Reservation_fails = 2305
	L1D_cache_core[7]: Access = 2524, Miss = 2248, Miss_rate = 0.891, Pending_hits = 0, Reservation_fails = 2182
	L1D_cache_core[8]: Access = 2519, Miss = 2135, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 2207
	L1D_cache_core[9]: Access = 2561, Miss = 2172, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 2223
	L1D_cache_core[10]: Access = 2524, Miss = 2263, Miss_rate = 0.897, Pending_hits = 0, Reservation_fails = 2179
	L1D_cache_core[11]: Access = 2529, Miss = 2170, Miss_rate = 0.858, Pending_hits = 0, Reservation_fails = 2303
	L1D_cache_core[12]: Access = 2537, Miss = 2168, Miss_rate = 0.855, Pending_hits = 0, Reservation_fails = 2360
	L1D_cache_core[13]: Access = 2524, Miss = 2167, Miss_rate = 0.859, Pending_hits = 0, Reservation_fails = 2256
	L1D_cache_core[14]: Access = 2519, Miss = 2135, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 2237
	L1D_cache_core[15]: Access = 2561, Miss = 2172, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 2243
	L1D_cache_core[16]: Access = 2524, Miss = 2263, Miss_rate = 0.897, Pending_hits = 0, Reservation_fails = 2179
	L1D_cache_core[17]: Access = 2529, Miss = 2170, Miss_rate = 0.858, Pending_hits = 0, Reservation_fails = 2303
	L1D_cache_core[18]: Access = 2537, Miss = 2182, Miss_rate = 0.860, Pending_hits = 0, Reservation_fails = 2319
	L1D_cache_core[19]: Access = 2524, Miss = 2248, Miss_rate = 0.891, Pending_hits = 0, Reservation_fails = 2210
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 51409
	L1D_total_cache_misses = 44279
	L1D_total_cache_miss_rate = 0.8613
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 46278
	L1D_cache_data_port_util = 0.041
	L1D_cache_fill_port_util = 0.204
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4196
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 35305
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 42474
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8345
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 7865
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2934
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 629
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3804
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19346
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 7474
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 6754
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 55711
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3563
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 33574

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 42474
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3804
ctas_completed 20, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
252, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 
gpgpu_n_tot_thrd_icount = 1547940
gpgpu_n_tot_w_icount = 53640
gpgpu_n_stall_shd_mem = 24919
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 35785
gpgpu_n_mem_write_global = 3563
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 209084
gpgpu_n_store_insn = 13378
gpgpu_n_shmem_insn = 164160
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 19406
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5513
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:90637	W0_Idle:1042600	W0_Scoreboard:167218	W1:1776	W2:30	W3:102	W4:156	W5:108	W6:186	W7:120	W8:270	W9:246	W10:174	W11:102	W12:156	W13:60	W14:120	W15:54	W16:0	W17:54	W18:120	W19:60	W20:156	W21:102	W22:174	W23:246	W24:270	W25:120	W26:186	W27:108	W28:156	W29:102	W30:30	W31:76	W32:46360
single_issue_nums: WS0:14760	WS1:12960	WS2:12960	WS3:12960	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 286280 {8:35785,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 142520 {40:3563,}
traffic_breakdown_coretomem[INST_ACC_R] = 5760 {8:720,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1431400 {40:35785,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 28504 {8:3563,}
traffic_breakdown_memtocore[INST_ACC_R] = 115200 {40:2880,}
ENTERING ACCELSIM HERE
maxmflatency = 453 
max_icnt2mem_latency = 149 
maxmrqlatency = 45 
max_icnt2sh_latency = 96 
averagemflatency = 224 
avg_icnt2mem_latency = 55 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 4 
mrq_lat_table:1161 	15 	23 	124 	58 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	32777 	6571 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	720 	0 	0 	5052 	21583 	12686 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	24330 	9680 	4795 	431 	95 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	117 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        18        18         0         1         2         1         0         0         0         1         1         0         0         0         1         1 
dram[1]:        20        20         1         1         1         1         1         0         0         0         2         1         0         1         1         1 
dram[2]:        20        20         0         0         1         0         1         1         1         2         1         1         1         0         1         0 
dram[3]:        20        20         1         0         0         0         1         1         0         2         1         1         1         2         1         0 
dram[4]:        20        20         1         1         1         1         0         1         1         1         0         1         1         1         1         0 
dram[5]:        20        19         1         0         0         1         2         1         1         1         1         1         1         1         1         2 
dram[6]:        20        20         1         1         1         1         1         1         0         1         0         1         0         0         2         0 
dram[7]:        20        20         2         0         0         1         0         0         1         1         1         1         1         1         1         0 
dram[8]:        19        20         1         0         0         0         1         1         1         1         1         1         0         1         0         0 
dram[9]:        20        20         1         1         1         0         1         1         2         1         1         1         1         0         2         0 
dram[10]:         8        19         0         0         0         0         1         0         2         0         1         1         1         1         0         0 
dram[11]:        19        20         1         1         0         1         0         1         1         1         1         1         0         0         1         0 
dram[12]:        20        20         1         1         0         0         0         0         2         1         2         1         0         1         0         1 
dram[13]:        20        20         1         0         0         1         1         1         0         1         1         1         2         0         1         1 
dram[14]:        20         4         1         0         1         0         1         1         1         1         2         1         1         1         0         1 
dram[15]:         4        20         1         1         2         0         2         1         1         1         0         0         1         1         0         1 
maximum service time to same row:
dram[0]:     11602     11256     12693     12237     16504     16104         0     12220     16235     16152     12262         0     12649     12542     16096     12628 
dram[1]:     11711     12182     12195     16108     16536     16351     12624     12603         0         0     12215     16086     12460     12619     12587     12212 
dram[2]:     12577     10930         0     12241     16111         0     16458     16094     16159     16126     16145     16102     16087     16112     16103     16434 
dram[3]:      9879     10042     12458     12222         0         0     12324     16469     16294     16116     16098     16091     12263     16090     16435     12671 
dram[4]:     10003      8931     12234     16597     16099     12321         0     12247     12259     16093     12755     16120     16502     12460     16097     16115 
dram[5]:      8645      9043     12612         0     16200     12244     16088     12240     16296     16462     12197     16311     12200     12219     16092     16099 
dram[6]:      8728      8411     16145     12323     16160     12327     16104     16122         0     16308     12439     16118     16152         0     12225     12199 
dram[7]:      8717      9023     16225     12757     12743     12231     12362     12464     16458     16535     16112     16087     16110     16098     12222     12304 
dram[8]:     14775     16152     16352     12245     16157         0     12191     16456     12393     12218     12231     16121         0     12228         0     16102 
dram[9]:     16861     15078     12221     12243     16373     12218     16097     16372     16105     16461     16096     16091     12741     12216     16111     12214 
dram[10]:      9333     16068     12692     12221         0         0     12744     12461     16100         0     16092     12448     12508     16157     16105     12323 
dram[11]:     11041      9644     12311     16350     16155     16142     12311     16374     12321     16157     16372     16090     12759     12222     12602     12273 
dram[12]:     16944     16436     12229     16505         0     16495     12250     12532     12588     12229     12616     16393     16102     12585     12322     16538 
dram[13]:     16843     16123     12225     16225     16307     16109     16495     12231         0     16197     12251     16090     16227     16540     16228     16306 
dram[14]:     16841      9957     16295     12229     16157     12219     12246     16106     16115     16164     16094     16093     12540     12462     12631     16309 
dram[15]:     10297     10639     16161     16155     16114     12228     16596     16151     16163     16127     12464     12189     12459     16103         0     16201 
average row accesses per activate:
dram[0]:  7.000000  5.800000  1.000000  1.000000  1.500000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  2.000000  1.000000  1.000000 
dram[1]:  6.500000  6.500000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan      -nan  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[2]:  3.555556  7.500000      -nan  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.333333  1.333333  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[3]:  6.200000  7.500000  1.000000  2.000000      -nan      -nan  1.000000  1.000000  1.000000  1.666667  1.000000  1.000000  1.000000  1.285714  1.000000  1.000000 
dram[4]:  9.666667  6.200000  1.000000  1.000000  1.000000  1.000000      -nan  1.200000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[5]:  7.500000  4.000000  1.000000      -nan  2.000000  1.000000  1.250000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.333333 
dram[6]:  8.333333  5.400000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000      -nan  1.333333  2.000000 
dram[7]:  8.333333  4.142857  1.333333  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.166667  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[8]:  4.500000  5.750000  1.000000  1.000000  2.000000      -nan  1.000000  1.333333  1.000000  1.000000  1.000000  1.000000      -nan  1.000000      -nan  1.000000 
dram[9]:  4.800000  5.400000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.500000  1.000000  1.333333  1.000000 
dram[10]:  9.666667  5.400000  1.000000  1.000000      -nan      -nan  1.000000  1.000000  1.250000      -nan  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[11]:  9.333333  7.250000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000 
dram[12]: 11.000000  4.166667  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.250000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[13]: 10.500000  5.750000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.500000  1.000000  1.000000  1.250000  1.000000  1.000000  1.500000 
dram[14]:  7.333333 12.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[15]: 12.000000  8.333333  1.000000  1.000000  1.500000  1.000000  1.333333  1.000000  1.000000  1.000000  1.000000  2.000000  1.000000  1.000000      -nan  1.000000 
average row locality = 1384/625 = 2.214400
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        28        29         1         2         3         5         0         1         1         2         2         0         1         2         4         2 
dram[1]:        26        26         5         3         2         3         2         1         0         0         3         5         1         2         6         3 
dram[2]:        32        30         0         1         5         0         2         3         3         4         4         6         3         1         3         1 
dram[3]:        31        30         2         2         0         0         4         4         1         5         2         4         3         9         2         1 
dram[4]:        29        31         2         3         3         2         0         6         2         2         1         2         2         2         2         1 
dram[5]:        30        28         2         0         2         3         5         4         2         3         3         2         3         3         2         4 
dram[6]:        25        27         3         2         2         2         2         2         0         3         1         3         1         0         4         2 
dram[7]:        25        29         4         1         1         2         1         1         5         7         3         3         3         5         2         1 
dram[8]:        27        23         3         1         2         0         2         4         3         3         2         3         0         3         0         1 
dram[9]:        24        27         5         2         3         1         5         3         6         3         3         3         3         1         4         1 
dram[10]:        29        27         1         1         0         0         2         1         5         0         4         2         2         3         1         1 
dram[11]:        28        29         5         4         1         4         1         3         3         4         2         2         1         1         3         1 
dram[12]:        22        25         2         2         0         1         1         1         5         2         3         3         1         4         1         2 
dram[13]:        21        23         4         1         1         3         2         2         0         3         2         2        10         1         2         3 
dram[14]:        22        24         2         1         2         1         3         4         5         4         3         3         2         2         1         2 
dram[15]:        24        25         2         2         3         1         4         2         2         4         1         2         3         2         0         2 
total dram reads = 1384
min_bank_accesses = 0!
chip skew: 100/75 = 1.33
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       4207      4061    146052     72906      3444      2694    none         708       314       606      1263    none         698       713       890      1002
dram[1]:       4643      4546     29040     48847      4887      4229       517       882    none      none         977       789       315       512      1029       837
dram[2]:       3738      3909    none      139301      2397    none        1175       891       509      1000      1231       780       846      1870       457       883
dram[3]:       3822      3935     70294     72569    none      none         909       940       874       328       330      1089      1028       572      1098       691
dram[4]:       4183      3944     73029     47225       705       318    none         997       697       607       313       911       614       508      1198       327
dram[5]:       4050      4533     70510    none         902       450       399       562      1578       657       448      1388       825       571       320       801
dram[6]:       4769      4456     47289     71830       791       524       511       602    none         572       700       830       501    none         610       712
dram[7]:       4735      4216     36605    143940       314       327       696      1274       628       733       731       523       781       761       796       686
dram[8]:       4454      5143     51179    144854       317    none         604       906       830       512       419       841    none         802    none        1458
dram[9]:       4918      4336     29493     76265       771       328      1049       702       482       657       833       847       578       698      1138       504
dram[10]:       4059      4352    145926    143857    none      none         413       687       598    none        1265       601       989       710       520       313
dram[11]:       4067      3920     29316     36852      1273       848       499       854       774       707      1371       606      1298       501       958       691
dram[12]:       5320      4825     73088     73241    none         875      1262      1261       862       635       443       384       322       868       702       600
dram[13]:       5609      5135     36483    151141       509       703       318       421    none         448       698       509       769       504       699       899
dram[14]:       5239      4703     70255    144568       606       733       589       614       796       514      1238      1077       996       804       692      1092
dram[15]:       4697      4499     73234     72790       468       750       707       609       898       805       880      1073       952      1393    none         796
maximum mf latency per bank:
dram[0]:        425       397       313       325       336       329         0       319       314       331       325         0       316       323       325       329
dram[1]:        413       395       327       330       335       325       329       315         0         0       341       340       315       332       370       329
dram[2]:        397       393       316       327       335       233       325       333       327       330       329       349       339       327       339       313
dram[3]:        446       400       329       330       225       241       366       326       313       332       340       356       328       365       323       314
dram[4]:        453       423       330       328       327       324         0       334       326       338       313       335       326       326       348       327
dram[5]:        392       410       336       271       316       330       327       337       345       337       327       325       327       325       324       330
dram[6]:        412       410       327       330       324       326       325       329         0       325       313       330       314         0       325       322
dram[7]:        393       383       327       315       314       330       316       319       331       361       361       337       334       347       326       312
dram[8]:        398       387       328       336       319         0       326       339       328       325       325       337         0       353         0       320
dram[9]:        387       406       346       330       326       328       332       325       329       342       329       337       330       316       329       315
dram[10]:        430       432       312       325         0         0       324       313       339         0       362       323       323       341       319       313
dram[11]:        434       384       358       334       316       359       312       344       334       333       330       336       315       314       330       315
dram[12]:        397       408       327       324         0       313       315       315       335       334       325       325       322       383       318       323
dram[13]:        401       403       345       313       317       330       323       327         0       329       323       325       341       315       323       326
dram[14]:        392       387       324       321       326       329       339       338       367       327       334       345       325       327       316       325
dram[15]:        443       423       325       331       343       334       330       341       332       345       316       317       326       342         0       329
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=253652 n_nop=253517 n_act=33 n_pre=19 n_ref_event=0 n_req=83 n_rd=83 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001309
n_activity=2348 dram_eff=0.1414
bk0: 28a 253466i bk1: 29a 253445i bk2: 1a 253627i bk3: 2a 253594i bk4: 3a 253593i bk5: 5a 253468i bk6: 0a 253643i bk7: 1a 253633i bk8: 1a 253630i bk9: 2a 253582i bk10: 2a 253585i bk11: 0a 253647i bk12: 1a 253633i bk13: 2a 253630i bk14: 4a 253511i bk15: 2a 253592i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.602410
Row_Buffer_Locality_read = 0.602410
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.131086
Bank_Level_Parallism_Col = 0.981000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001309 
total_CMD = 253652 
util_bw = 332 
Wasted_Col = 596 
Wasted_Row = 294 
Idle = 252430 

BW Util Bottlenecks: 
RCDc_limit = 625 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 253652 
n_nop = 253517 
Read = 83 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 19 
n_ref = 0 
n_req = 83 
total_req = 83 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 83 
Row_Bus_Util =  0.000205 
CoL_Bus_Util = 0.000327 
Either_Row_CoL_Bus_Util = 0.000532 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000871 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000871272
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=253652 n_nop=253493 n_act=43 n_pre=29 n_ref_event=0 n_req=88 n_rd=88 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001388
n_activity=2582 dram_eff=0.1363
bk0: 26a 253457i bk1: 26a 253454i bk2: 5a 253469i bk3: 3a 253538i bk4: 2a 253587i bk5: 3a 253550i bk6: 2a 253586i bk7: 1a 253629i bk8: 0a 253652i bk9: 0a 253654i bk10: 3a 253565i bk11: 5a 253464i bk12: 1a 253627i bk13: 2a 253582i bk14: 6a 253397i bk15: 3a 253540i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.511364
Row_Buffer_Locality_read = 0.511364
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.296933
Bank_Level_Parallism_Col = 1.156863
Bank_Level_Parallism_Ready = 1.067416
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.156863 

BW Util details:
bwutil = 0.001388 
total_CMD = 253652 
util_bw = 352 
Wasted_Col = 704 
Wasted_Row = 426 
Idle = 252170 

BW Util Bottlenecks: 
RCDc_limit = 796 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 253652 
n_nop = 253493 
Read = 88 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 43 
n_pre = 29 
n_ref = 0 
n_req = 88 
total_req = 88 

Dual Bus Interface Util: 
issued_total_row = 72 
issued_total_col = 88 
Row_Bus_Util =  0.000284 
CoL_Bus_Util = 0.000347 
Either_Row_CoL_Bus_Util = 0.000627 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.006289 
queue_avg = 0.001392 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00139167
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=253652 n_nop=253478 n_act=47 n_pre=33 n_ref_event=0 n_req=98 n_rd=98 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001545
n_activity=2479 dram_eff=0.1581
bk0: 32a 253195i bk1: 30a 253467i bk2: 0a 253640i bk3: 1a 253626i bk4: 5a 253455i bk5: 0a 253644i bk6: 2a 253592i bk7: 3a 253541i bk8: 3a 253552i bk9: 4a 253549i bk10: 4a 253550i bk11: 6a 253401i bk12: 3a 253531i bk13: 1a 253621i bk14: 3a 253538i bk15: 1a 253635i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.520408
Row_Buffer_Locality_read = 0.520408
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.489329
Bank_Level_Parallism_Col = 1.196868
Bank_Level_Parallism_Ready = 1.009901
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.176734 

BW Util details:
bwutil = 0.001545 
total_CMD = 253652 
util_bw = 392 
Wasted_Col = 689 
Wasted_Row = 385 
Idle = 252186 

BW Util Bottlenecks: 
RCDc_limit = 816 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 253652 
n_nop = 253478 
Read = 98 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 33 
n_ref = 0 
n_req = 98 
total_req = 98 

Dual Bus Interface Util: 
issued_total_row = 80 
issued_total_col = 98 
Row_Bus_Util =  0.000315 
CoL_Bus_Util = 0.000386 
Either_Row_CoL_Bus_Util = 0.000686 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.022989 
queue_avg = 0.001202 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00120243
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=253652 n_nop=253480 n_act=43 n_pre=29 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001577
n_activity=2824 dram_eff=0.1416
bk0: 31a 253414i bk1: 30a 253472i bk2: 2a 253584i bk3: 2a 253621i bk4: 0a 253647i bk5: 0a 253654i bk6: 4a 253484i bk7: 4a 253505i bk8: 1a 253633i bk9: 5a 253547i bk10: 2a 253587i bk11: 4a 253478i bk12: 3a 253549i bk13: 9a 253325i bk14: 2a 253584i bk15: 1a 253632i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.570000
Row_Buffer_Locality_read = 0.570000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.183389
Bank_Level_Parallism_Col = 1.073840
Bank_Level_Parallism_Ready = 1.020000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.055907 

BW Util details:
bwutil = 0.001577 
total_CMD = 253652 
util_bw = 400 
Wasted_Col = 759 
Wasted_Row = 504 
Idle = 251989 

BW Util Bottlenecks: 
RCDc_limit = 810 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 253652 
n_nop = 253480 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 43 
n_pre = 29 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 72 
issued_total_col = 100 
Row_Bus_Util =  0.000284 
CoL_Bus_Util = 0.000394 
Either_Row_CoL_Bus_Util = 0.000678 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001853 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00185293
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=253652 n_nop=253503 n_act=37 n_pre=22 n_ref_event=0 n_req=90 n_rd=90 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001419
n_activity=2148 dram_eff=0.1676
bk0: 29a 253487i bk1: 31a 253392i bk2: 2a 253572i bk3: 3a 253544i bk4: 3a 253537i bk5: 2a 253588i bk6: 0a 253652i bk7: 6a 253470i bk8: 2a 253588i bk9: 2a 253588i bk10: 1a 253633i bk11: 2a 253578i bk12: 2a 253591i bk13: 2a 253592i bk14: 2a 253558i bk15: 1a 253635i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.588889
Row_Buffer_Locality_read = 0.588889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.299825
Bank_Level_Parallism_Col = 1.111794
Bank_Level_Parallism_Ready = 1.043478
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.111794 

BW Util details:
bwutil = 0.001419 
total_CMD = 253652 
util_bw = 360 
Wasted_Col = 614 
Wasted_Row = 285 
Idle = 252393 

BW Util Bottlenecks: 
RCDc_limit = 676 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 253652 
n_nop = 253503 
Read = 90 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 22 
n_ref = 0 
n_req = 90 
total_req = 90 

Dual Bus Interface Util: 
issued_total_row = 59 
issued_total_col = 90 
Row_Bus_Util =  0.000233 
CoL_Bus_Util = 0.000355 
Either_Row_CoL_Bus_Util = 0.000587 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001128 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00112753
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=253652 n_nop=253481 n_act=45 n_pre=30 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001514
n_activity=2514 dram_eff=0.1527
bk0: 30a 253456i bk1: 28a 253312i bk2: 2a 253581i bk3: 0a 253651i bk4: 2a 253631i bk5: 3a 253544i bk6: 5a 253510i bk7: 4a 253489i bk8: 2a 253577i bk9: 3a 253547i bk10: 3a 253584i bk11: 2a 253591i bk12: 3a 253541i bk13: 3a 253549i bk14: 2a 253584i bk15: 4a 253547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.531250
Row_Buffer_Locality_read = 0.531250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.341300
Bank_Level_Parallism_Col = 1.176471
Bank_Level_Parallism_Ready = 1.092783
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.129630 

BW Util details:
bwutil = 0.001514 
total_CMD = 253652 
util_bw = 384 
Wasted_Col = 713 
Wasted_Row = 381 
Idle = 252174 

BW Util Bottlenecks: 
RCDc_limit = 825 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 253652 
n_nop = 253481 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 45 
n_pre = 30 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 75 
issued_total_col = 96 
Row_Bus_Util =  0.000296 
CoL_Bus_Util = 0.000378 
Either_Row_CoL_Bus_Util = 0.000674 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002204 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00220381
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=253652 n_nop=253522 n_act=33 n_pre=19 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001246
n_activity=1923 dram_eff=0.1643
bk0: 25a 253506i bk1: 27a 253379i bk2: 3a 253543i bk3: 2a 253583i bk4: 2a 253581i bk5: 2a 253585i bk6: 2a 253587i bk7: 2a 253573i bk8: 0a 253649i bk9: 3a 253549i bk10: 1a 253629i bk11: 3a 253548i bk12: 1a 253630i bk13: 0a 253655i bk14: 4a 253553i bk15: 2a 253634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.582278
Row_Buffer_Locality_read = 0.582278
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.313765
Bank_Level_Parallism_Col = 1.201991
Bank_Level_Parallism_Ready = 1.150000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.180654 

BW Util details:
bwutil = 0.001246 
total_CMD = 253652 
util_bw = 316 
Wasted_Col = 523 
Wasted_Row = 262 
Idle = 252551 

BW Util Bottlenecks: 
RCDc_limit = 605 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 253652 
n_nop = 253522 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 19 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 79 
Row_Bus_Util =  0.000205 
CoL_Bus_Util = 0.000311 
Either_Row_CoL_Bus_Util = 0.000513 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.007692 
queue_avg = 0.002716 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00271632
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=253652 n_nop=253483 n_act=47 n_pre=31 n_ref_event=0 n_req=93 n_rd=93 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001467
n_activity=2681 dram_eff=0.1388
bk0: 25a 253507i bk1: 29a 253324i bk2: 4a 253539i bk3: 1a 253624i bk4: 1a 253629i bk5: 2a 253589i bk6: 1a 253631i bk7: 1a 253635i bk8: 5a 253468i bk9: 7a 253402i bk10: 3a 253491i bk11: 3a 253545i bk12: 3a 253553i bk13: 5a 253435i bk14: 2a 253579i bk15: 1a 253627i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.494624
Row_Buffer_Locality_read = 0.494624
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.292005
Bank_Level_Parallism_Col = 1.137357
Bank_Level_Parallism_Ready = 1.086022
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.126951 

BW Util details:
bwutil = 0.001467 
total_CMD = 253652 
util_bw = 372 
Wasted_Col = 779 
Wasted_Row = 459 
Idle = 252042 

BW Util Bottlenecks: 
RCDc_limit = 868 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 253652 
n_nop = 253483 
Read = 93 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 31 
n_ref = 0 
n_req = 93 
total_req = 93 

Dual Bus Interface Util: 
issued_total_row = 78 
issued_total_col = 93 
Row_Bus_Util =  0.000308 
CoL_Bus_Util = 0.000367 
Either_Row_CoL_Bus_Util = 0.000666 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.011834 
queue_avg = 0.001987 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00198697
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=253652 n_nop=253519 n_act=35 n_pre=22 n_ref_event=0 n_req=77 n_rd=77 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001214
n_activity=2094 dram_eff=0.1471
bk0: 27a 253346i bk1: 23a 253503i bk2: 3a 253542i bk3: 1a 253619i bk4: 2a 253623i bk5: 0a 253652i bk6: 2a 253591i bk7: 4a 253535i bk8: 3a 253552i bk9: 3a 253549i bk10: 2a 253584i bk11: 3a 253550i bk12: 0a 253650i bk13: 3a 253520i bk14: 0a 253649i bk15: 1a 253636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.545455
Row_Buffer_Locality_read = 0.545455
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.233184
Bank_Level_Parallism_Col = 1.095041
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.081267 

BW Util details:
bwutil = 0.001214 
total_CMD = 253652 
util_bw = 308 
Wasted_Col = 595 
Wasted_Row = 351 
Idle = 252398 

BW Util Bottlenecks: 
RCDc_limit = 660 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 253652 
n_nop = 253519 
Read = 77 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 22 
n_ref = 0 
n_req = 77 
total_req = 77 

Dual Bus Interface Util: 
issued_total_row = 57 
issued_total_col = 77 
Row_Bus_Util =  0.000225 
CoL_Bus_Util = 0.000304 
Either_Row_CoL_Bus_Util = 0.000524 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.007519 
queue_avg = 0.000788 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000788482
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=253652 n_nop=253480 n_act=49 n_pre=33 n_ref_event=0 n_req=94 n_rd=94 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001482
n_activity=2518 dram_eff=0.1493
bk0: 24a 253405i bk1: 27a 253441i bk2: 5a 253438i bk3: 2a 253585i bk4: 3a 253543i bk5: 1a 253615i bk6: 5a 253461i bk7: 3a 253549i bk8: 6a 253498i bk9: 3a 253531i bk10: 3a 253540i bk11: 3a 253535i bk12: 3a 253585i bk13: 1a 253629i bk14: 4a 253547i bk15: 1a 253630i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.478723
Row_Buffer_Locality_read = 0.478723
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.370084
Bank_Level_Parallism_Col = 1.189130
Bank_Level_Parallism_Ready = 1.020833
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.166304 

BW Util details:
bwutil = 0.001482 
total_CMD = 253652 
util_bw = 376 
Wasted_Col = 736 
Wasted_Row = 456 
Idle = 252084 

BW Util Bottlenecks: 
RCDc_limit = 874 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 253652 
n_nop = 253480 
Read = 94 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 49 
n_pre = 33 
n_ref = 0 
n_req = 94 
total_req = 94 

Dual Bus Interface Util: 
issued_total_row = 82 
issued_total_col = 94 
Row_Bus_Util =  0.000323 
CoL_Bus_Util = 0.000371 
Either_Row_CoL_Bus_Util = 0.000678 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.023256 
queue_avg = 0.001033 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00103291
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=253652 n_nop=253526 n_act=30 n_pre=17 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001246
n_activity=1954 dram_eff=0.1617
bk0: 29a 253490i bk1: 27a 253402i bk2: 1a 253625i bk3: 1a 253627i bk4: 0a 253650i bk5: 0a 253652i bk6: 2a 253595i bk7: 1a 253633i bk8: 5a 253503i bk9: 0a 253647i bk10: 4a 253471i bk11: 2a 253588i bk12: 2a 253590i bk13: 3a 253521i bk14: 1a 253628i bk15: 1a 253632i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.620253
Row_Buffer_Locality_read = 0.620253
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.193017
Bank_Level_Parallism_Col = 1.084371
Bank_Level_Parallism_Ready = 1.164557
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.084371 

BW Util details:
bwutil = 0.001246 
total_CMD = 253652 
util_bw = 316 
Wasted_Col = 562 
Wasted_Row = 262 
Idle = 252512 

BW Util Bottlenecks: 
RCDc_limit = 583 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 253652 
n_nop = 253526 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 30 
n_pre = 17 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 47 
issued_total_col = 79 
Row_Bus_Util =  0.000185 
CoL_Bus_Util = 0.000311 
Either_Row_CoL_Bus_Util = 0.000497 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001088 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0010881
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=253652 n_nop=253495 n_act=41 n_pre=25 n_ref_event=0 n_req=92 n_rd=92 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001451
n_activity=2391 dram_eff=0.1539
bk0: 28a 253498i bk1: 29a 253486i bk2: 5a 253443i bk3: 4a 253502i bk4: 1a 253630i bk5: 4a 253480i bk6: 1a 253627i bk7: 3a 253524i bk8: 3a 253549i bk9: 4a 253499i bk10: 2a 253580i bk11: 2a 253585i bk12: 1a 253626i bk13: 1a 253629i bk14: 3a 253590i bk15: 1a 253636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.554348
Row_Buffer_Locality_read = 0.554348
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.282297
Bank_Level_Parallism_Col = 1.100811
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.096176 

BW Util details:
bwutil = 0.001451 
total_CMD = 253652 
util_bw = 368 
Wasted_Col = 688 
Wasted_Row = 348 
Idle = 252248 

BW Util Bottlenecks: 
RCDc_limit = 766 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 253652 
n_nop = 253495 
Read = 92 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 41 
n_pre = 25 
n_ref = 0 
n_req = 92 
total_req = 92 

Dual Bus Interface Util: 
issued_total_row = 66 
issued_total_col = 92 
Row_Bus_Util =  0.000260 
CoL_Bus_Util = 0.000363 
Either_Row_CoL_Bus_Util = 0.000619 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.006369 
queue_avg = 0.001427 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00142715
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=253652 n_nop=253524 n_act=34 n_pre=19 n_ref_event=0 n_req=75 n_rd=75 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001183
n_activity=1917 dram_eff=0.1565
bk0: 22a 253552i bk1: 25a 253371i bk2: 2a 253581i bk3: 2a 253589i bk4: 0a 253646i bk5: 1a 253631i bk6: 1a 253630i bk7: 1a 253633i bk8: 5a 253502i bk9: 2a 253591i bk10: 3a 253591i bk11: 3a 253555i bk12: 1a 253632i bk13: 4a 253452i bk14: 1a 253627i bk15: 2a 253591i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.546667
Row_Buffer_Locality_read = 0.546667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.293942
Bank_Level_Parallism_Col = 1.102962
Bank_Level_Parallism_Ready = 1.026316
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.098731 

BW Util details:
bwutil = 0.001183 
total_CMD = 253652 
util_bw = 300 
Wasted_Col = 572 
Wasted_Row = 258 
Idle = 252522 

BW Util Bottlenecks: 
RCDc_limit = 629 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 253652 
n_nop = 253524 
Read = 75 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 19 
n_ref = 0 
n_req = 75 
total_req = 75 

Dual Bus Interface Util: 
issued_total_row = 53 
issued_total_col = 75 
Row_Bus_Util =  0.000209 
CoL_Bus_Util = 0.000296 
Either_Row_CoL_Bus_Util = 0.000505 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001076 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00107628
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=253652 n_nop=253515 n_act=38 n_pre=23 n_ref_event=0 n_req=80 n_rd=80 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001262
n_activity=2313 dram_eff=0.1383
bk0: 21a 253561i bk1: 23a 253487i bk2: 4a 253474i bk3: 1a 253629i bk4: 1a 253624i bk5: 3a 253542i bk6: 2a 253586i bk7: 2a 253582i bk8: 0a 253649i bk9: 3a 253592i bk10: 2a 253593i bk11: 2a 253593i bk12: 10a 253335i bk13: 1a 253625i bk14: 2a 253577i bk15: 3a 253588i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.525000
Row_Buffer_Locality_read = 0.525000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.265557
Bank_Level_Parallism_Col = 1.136968
Bank_Level_Parallism_Ready = 1.025000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.136968 

BW Util details:
bwutil = 0.001262 
total_CMD = 253652 
util_bw = 320 
Wasted_Col = 614 
Wasted_Row = 358 
Idle = 252360 

BW Util Bottlenecks: 
RCDc_limit = 690 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 253652 
n_nop = 253515 
Read = 80 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 23 
n_ref = 0 
n_req = 80 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 61 
issued_total_col = 80 
Row_Bus_Util =  0.000240 
CoL_Bus_Util = 0.000315 
Either_Row_CoL_Bus_Util = 0.000540 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.029197 
queue_avg = 0.000497 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000496744
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=253652 n_nop=253511 n_act=38 n_pre=22 n_ref_event=0 n_req=81 n_rd=81 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001277
n_activity=2214 dram_eff=0.1463
bk0: 22a 253511i bk1: 24a 253572i bk2: 2a 253588i bk3: 1a 253632i bk4: 2a 253593i bk5: 1a 253631i bk6: 3a 253593i bk7: 4a 253514i bk8: 5a 253424i bk9: 4a 253497i bk10: 3a 253575i bk11: 3a 253528i bk12: 2a 253588i bk13: 2a 253587i bk14: 1a 253627i bk15: 2a 253590i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530864
Row_Buffer_Locality_read = 0.530864
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.264134
Bank_Level_Parallism_Col = 1.116429
Bank_Level_Parallism_Ready = 1.012048
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.094437 

BW Util details:
bwutil = 0.001277 
total_CMD = 253652 
util_bw = 324 
Wasted_Col = 627 
Wasted_Row = 324 
Idle = 252377 

BW Util Bottlenecks: 
RCDc_limit = 697 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 253652 
n_nop = 253511 
Read = 81 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 81 
total_req = 81 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 81 
Row_Bus_Util =  0.000237 
CoL_Bus_Util = 0.000319 
Either_Row_CoL_Bus_Util = 0.000556 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000800 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000800309
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=253652 n_nop=253525 n_act=32 n_pre=17 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001246
n_activity=1913 dram_eff=0.1652
bk0: 24a 253550i bk1: 25a 253510i bk2: 2a 253587i bk3: 2a 253589i bk4: 3a 253583i bk5: 1a 253630i bk6: 4a 253549i bk7: 2a 253591i bk8: 2a 253583i bk9: 4a 253479i bk10: 1a 253626i bk11: 2a 253630i bk12: 3a 253552i bk13: 2a 253581i bk14: 0a 253650i bk15: 2a 253593i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.594937
Row_Buffer_Locality_read = 0.594937
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.161822
Bank_Level_Parallism_Col = 1.104964
Bank_Level_Parallism_Ready = 1.063291
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.056738 

BW Util details:
bwutil = 0.001246 
total_CMD = 253652 
util_bw = 316 
Wasted_Col = 537 
Wasted_Row = 291 
Idle = 252508 

BW Util Bottlenecks: 
RCDc_limit = 595 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 253652 
n_nop = 253525 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 17 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 49 
issued_total_col = 79 
Row_Bus_Util =  0.000193 
CoL_Bus_Util = 0.000311 
Either_Row_CoL_Bus_Util = 0.000501 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.007874 
queue_avg = 0.001171 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0011709

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1411, Miss = 63, Miss_rate = 0.045, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 1416, Miss = 65, Miss_rate = 0.046, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[2]: Access = 1356, Miss = 68, Miss_rate = 0.050, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 1344, Miss = 66, Miss_rate = 0.049, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 1362, Miss = 72, Miss_rate = 0.053, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 1426, Miss = 71, Miss_rate = 0.050, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[6]: Access = 1418, Miss = 67, Miss_rate = 0.047, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 1440, Miss = 76, Miss_rate = 0.053, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 1363, Miss = 61, Miss_rate = 0.045, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[9]: Access = 1399, Miss = 69, Miss_rate = 0.049, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 1391, Miss = 69, Miss_rate = 0.050, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 1342, Miss = 68, Miss_rate = 0.051, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 1285, Miss = 59, Miss_rate = 0.046, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 1291, Miss = 61, Miss_rate = 0.047, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 1302, Miss = 64, Miss_rate = 0.049, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 1323, Miss = 71, Miss_rate = 0.054, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[16]: Access = 1318, Miss = 41, Miss_rate = 0.031, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 1207, Miss = 39, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1250, Miss = 54, Miss_rate = 0.043, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1320, Miss = 41, Miss_rate = 0.031, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 1359, Miss = 45, Miss_rate = 0.033, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[21]: Access = 1255, Miss = 36, Miss_rate = 0.029, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[22]: Access = 1370, Miss = 46, Miss_rate = 0.034, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[23]: Access = 1368, Miss = 49, Miss_rate = 0.036, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[24]: Access = 1184, Miss = 35, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 1211, Miss = 41, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 1203, Miss = 43, Miss_rate = 0.036, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 1261, Miss = 39, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 1212, Miss = 41, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 1278, Miss = 41, Miss_rate = 0.032, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[30]: Access = 1277, Miss = 40, Miss_rate = 0.031, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 1286, Miss = 41, Miss_rate = 0.032, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 42228
L2_total_cache_misses = 1742
L2_total_cache_miss_rate = 0.0413
L2_total_cache_pending_hits = 144
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 34545
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 731
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 509
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3205
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 321
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2592
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 144
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 36
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 144
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 35785
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3563
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3024
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=42228
icnt_total_pkts_simt_to_mem=40068
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 40068
Req_Network_cycles = 138060
Req_Network_injected_packets_per_cycle =       0.2902 
Req_Network_conflicts_per_cycle =       0.0012
Req_Network_conflicts_per_cycle_util =       0.0069
Req_Bank_Level_Parallism =       1.6529
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0002
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0091

Reply_Network_injected_packets_num = 42228
Reply_Network_cycles = 138060
Reply_Network_injected_packets_per_cycle =        0.3059
Reply_Network_conflicts_per_cycle =        0.4942
Reply_Network_conflicts_per_cycle_util =       2.5912
Reply_Bank_Level_Parallism =       1.6037
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0200
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0090
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 46 sec (46 sec)
gpgpu_simulation_rate = 33650 (inst/sec)
gpgpu_simulation_rate = 3001 (cycle/sec)
gpgpu_silicon_slowdown = 634788x
launching memcpy command : MemcpyHtoD,0x00007febe3707000,4096
launching memcpy command : MemcpyHtoD,0x00007febe3708400,32768
Processing kernel ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-11.traceg
-kernel name = _Z12pgain_kerneliilP5PointiPfS1_PiPb
-kernel id = 11
-grid dim = (2,1,1)
-block dim = (512,1,1)
-shmem = 64
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fec18000000
-local mem base_addr = 0x00007fec1a000000
-nvbit version = 1.4
-accelsim tracer version = 3
launching kernel command : ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-11.traceg
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 1,0,0
Destroy streams for kernel 11: size 0
kernel_name = _Z12pgain_kerneliilP5PointiPfS1_PiPb 
kernel_launch_uid = 11 
gpu_sim_cycle = 13412
gpu_sim_insn = 154794
gpu_ipc =      11.5415
gpu_tot_sim_cycle = 151472
gpu_tot_stall_cycle = 74427
tot_cycles_exec_all_SM = 767308
cycles_passed = 151472
gpu_tot_sim_insn = 1702734
gpu_tot_ipc =      11.2412
gpu_tot_issued_cta = 22
gpu_occupancy = 49.7652% 
gpu_tot_occupancy = 49.7304% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2963
partiton_level_parallism_total  =       0.2908
partiton_level_parallism_util =       1.4388
partiton_level_parallism_util_total  =       1.6310
L2_BW  =      19.0443 GB/Sec
L2_BW_total  =      18.6810 GB/Sec
gpu_total_sim_rate=33386

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 29502
	L1I_total_cache_misses = 8221
	L1I_total_cache_miss_rate = 0.2787
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2954, Miss = 2429, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 2907
	L1D_cache_core[1]: Access = 2955, Miss = 2333, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 2951
	L1D_cache_core[2]: Access = 2513, Miss = 2188, Miss_rate = 0.871, Pending_hits = 0, Reservation_fails = 2230
	L1D_cache_core[3]: Access = 2485, Miss = 2221, Miss_rate = 0.894, Pending_hits = 0, Reservation_fails = 2251
	L1D_cache_core[4]: Access = 2524, Miss = 2263, Miss_rate = 0.897, Pending_hits = 0, Reservation_fails = 2171
	L1D_cache_core[5]: Access = 2529, Miss = 2170, Miss_rate = 0.858, Pending_hits = 0, Reservation_fails = 2262
	L1D_cache_core[6]: Access = 2537, Miss = 2182, Miss_rate = 0.860, Pending_hits = 0, Reservation_fails = 2305
	L1D_cache_core[7]: Access = 2524, Miss = 2248, Miss_rate = 0.891, Pending_hits = 0, Reservation_fails = 2182
	L1D_cache_core[8]: Access = 2519, Miss = 2135, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 2207
	L1D_cache_core[9]: Access = 2561, Miss = 2172, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 2223
	L1D_cache_core[10]: Access = 2524, Miss = 2263, Miss_rate = 0.897, Pending_hits = 0, Reservation_fails = 2179
	L1D_cache_core[11]: Access = 2529, Miss = 2170, Miss_rate = 0.858, Pending_hits = 0, Reservation_fails = 2303
	L1D_cache_core[12]: Access = 2537, Miss = 2168, Miss_rate = 0.855, Pending_hits = 0, Reservation_fails = 2360
	L1D_cache_core[13]: Access = 2524, Miss = 2167, Miss_rate = 0.859, Pending_hits = 0, Reservation_fails = 2256
	L1D_cache_core[14]: Access = 2519, Miss = 2135, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 2237
	L1D_cache_core[15]: Access = 2561, Miss = 2172, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 2243
	L1D_cache_core[16]: Access = 2524, Miss = 2263, Miss_rate = 0.897, Pending_hits = 0, Reservation_fails = 2179
	L1D_cache_core[17]: Access = 2529, Miss = 2170, Miss_rate = 0.858, Pending_hits = 0, Reservation_fails = 2303
	L1D_cache_core[18]: Access = 2537, Miss = 2182, Miss_rate = 0.860, Pending_hits = 0, Reservation_fails = 2319
	L1D_cache_core[19]: Access = 2524, Miss = 2248, Miss_rate = 0.891, Pending_hits = 0, Reservation_fails = 2210
	L1D_cache_core[20]: Access = 2524, Miss = 2263, Miss_rate = 0.897, Pending_hits = 0, Reservation_fails = 2179
	L1D_cache_core[21]: Access = 2529, Miss = 2170, Miss_rate = 0.858, Pending_hits = 0, Reservation_fails = 2303
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 56462
	L1D_total_cache_misses = 48712
	L1D_total_cache_miss_rate = 0.8627
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 50760
	L1D_cache_data_port_util = 0.040
	L1D_cache_fill_port_util = 0.205
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4560
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 38838
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 46632
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9180
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8652
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3190
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 694
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 21281
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8221
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 7429
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 61230
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3884
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 36931

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 46632
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 4128
ctas_completed 22, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
252, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 
gpgpu_n_tot_thrd_icount = 1702734
gpgpu_n_tot_w_icount = 59004
gpgpu_n_stall_shd_mem = 27323
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 39366
gpgpu_n_mem_write_global = 3884
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 229912
gpgpu_n_store_insn = 14756
gpgpu_n_shmem_insn = 180576
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 21289
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6034
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:99310	W0_Idle:1140616	W0_Scoreboard:183284	W1:1950	W2:30	W3:102	W4:156	W5:108	W6:192	W7:120	W8:306	W9:270	W10:192	W11:120	W12:192	W13:72	W14:144	W15:72	W16:0	W17:72	W18:144	W19:72	W20:192	W21:120	W22:192	W23:270	W24:306	W25:120	W26:192	W27:108	W28:156	W29:102	W30:30	W31:80	W32:50996
single_issue_nums: WS0:16236	WS1:14256	WS2:14256	WS3:14256	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 314928 {8:39366,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 155360 {40:3884,}
traffic_breakdown_coretomem[INST_ACC_R] = 6336 {8:792,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1574640 {40:39366,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 31072 {8:3884,}
traffic_breakdown_memtocore[INST_ACC_R] = 126720 {40:3168,}
ENTERING ACCELSIM HERE
maxmflatency = 453 
max_icnt2mem_latency = 149 
maxmrqlatency = 45 
max_icnt2sh_latency = 96 
averagemflatency = 224 
avg_icnt2mem_latency = 55 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 4 
mrq_lat_table:1161 	15 	23 	124 	58 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	36159 	7091 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	792 	0 	0 	5600 	23690 	13933 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	26721 	10656 	5292 	468 	96 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	129 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        18        18         0         1         2         1         0         0         0         1         1         0         0         0         1         1 
dram[1]:        20        20         1         1         1         1         1         0         0         0         2         1         0         1         1         1 
dram[2]:        20        20         0         0         1         0         1         1         1         2         1         1         1         0         1         0 
dram[3]:        20        20         1         0         0         0         1         1         0         2         1         1         1         2         1         0 
dram[4]:        20        20         1         1         1         1         0         1         1         1         0         1         1         1         1         0 
dram[5]:        20        19         1         0         0         1         2         1         1         1         1         1         1         1         1         2 
dram[6]:        20        20         1         1         1         1         1         1         0         1         0         1         0         0         2         0 
dram[7]:        20        20         2         0         0         1         0         0         1         1         1         1         1         1         1         0 
dram[8]:        19        20         1         0         0         0         1         1         1         1         1         1         0         1         0         0 
dram[9]:        20        20         1         1         1         0         1         1         2         1         1         1         1         0         2         0 
dram[10]:         8        19         0         0         0         0         1         0         2         0         1         1         1         1         0         0 
dram[11]:        19        20         1         1         0         1         0         1         1         1         1         1         0         0         1         0 
dram[12]:        20        20         1         1         0         0         0         0         2         1         2         1         0         1         0         1 
dram[13]:        20        20         1         0         0         1         1         1         0         1         1         1         2         0         1         1 
dram[14]:        20         4         1         0         1         0         1         1         1         1         2         1         1         1         0         1 
dram[15]:         4        20         1         1         2         0         2         1         1         1         0         0         1         1         0         1 
maximum service time to same row:
dram[0]:     11602     11256     12693     12237     16504     16104         0     12220     16235     16152     12262         0     12649     12542     16096     12628 
dram[1]:     11711     12182     12195     16108     16536     16351     12624     12603         0         0     12215     16086     12460     12619     12587     12212 
dram[2]:     12577     10930         0     12241     16111         0     16458     16094     16159     16126     16145     16102     16087     16112     16103     16434 
dram[3]:      9879     10042     12458     12222         0         0     12324     16469     16294     16116     16098     16091     12263     16090     16435     12671 
dram[4]:     10003      8931     12234     16597     16099     12321         0     12247     12259     16093     12755     16120     16502     12460     16097     16115 
dram[5]:      8645      9043     12612         0     16200     12244     16088     12240     16296     16462     12197     16311     12200     12219     16092     16099 
dram[6]:      8728      8411     16145     12323     16160     12327     16104     16122         0     16308     12439     16118     16152         0     12225     12199 
dram[7]:      8717      9023     16225     12757     12743     12231     12362     12464     16458     16535     16112     16087     16110     16098     12222     12304 
dram[8]:     14775     16152     16352     12245     16157         0     12191     16456     12393     12218     12231     16121         0     12228         0     16102 
dram[9]:     16861     15078     12221     12243     16373     12218     16097     16372     16105     16461     16096     16091     12741     12216     16111     12214 
dram[10]:      9333     16068     12692     12221         0         0     12744     12461     16100         0     16092     12448     12508     16157     16105     12323 
dram[11]:     11041      9644     12311     16350     16155     16142     12311     16374     12321     16157     16372     16090     12759     12222     12602     12273 
dram[12]:     16944     16436     12229     16505         0     16495     12250     12532     12588     12229     12616     16393     16102     12585     12322     16538 
dram[13]:     16843     16123     12225     16225     16307     16109     16495     12231         0     16197     12251     16090     16227     16540     16228     16306 
dram[14]:     16841      9957     16295     12229     16157     12219     12246     16106     16115     16164     16094     16093     12540     12462     12631     16309 
dram[15]:     10297     10639     16161     16155     16114     12228     16596     16151     16163     16127     12464     12189     12459     16103         0     16201 
average row accesses per activate:
dram[0]:  7.000000  5.800000  1.000000  1.000000  1.500000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  2.000000  1.000000  1.000000 
dram[1]:  6.500000  6.500000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan      -nan  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[2]:  3.555556  7.500000      -nan  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.333333  1.333333  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[3]:  6.200000  7.500000  1.000000  2.000000      -nan      -nan  1.000000  1.000000  1.000000  1.666667  1.000000  1.000000  1.000000  1.285714  1.000000  1.000000 
dram[4]:  9.666667  6.200000  1.000000  1.000000  1.000000  1.000000      -nan  1.200000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[5]:  7.500000  4.000000  1.000000      -nan  2.000000  1.000000  1.250000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.333333 
dram[6]:  8.333333  5.400000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000      -nan  1.333333  2.000000 
dram[7]:  8.333333  4.142857  1.333333  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.166667  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[8]:  4.500000  5.750000  1.000000  1.000000  2.000000      -nan  1.000000  1.333333  1.000000  1.000000  1.000000  1.000000      -nan  1.000000      -nan  1.000000 
dram[9]:  4.800000  5.400000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.500000  1.000000  1.333333  1.000000 
dram[10]:  9.666667  5.400000  1.000000  1.000000      -nan      -nan  1.000000  1.000000  1.250000      -nan  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[11]:  9.333333  7.250000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000 
dram[12]: 11.000000  4.166667  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.250000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[13]: 10.500000  5.750000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.500000  1.000000  1.000000  1.250000  1.000000  1.000000  1.500000 
dram[14]:  7.333333 12.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[15]: 12.000000  8.333333  1.000000  1.000000  1.500000  1.000000  1.333333  1.000000  1.000000  1.000000  1.000000  2.000000  1.000000  1.000000      -nan  1.000000 
average row locality = 1384/625 = 2.214400
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        28        29         1         2         3         5         0         1         1         2         2         0         1         2         4         2 
dram[1]:        26        26         5         3         2         3         2         1         0         0         3         5         1         2         6         3 
dram[2]:        32        30         0         1         5         0         2         3         3         4         4         6         3         1         3         1 
dram[3]:        31        30         2         2         0         0         4         4         1         5         2         4         3         9         2         1 
dram[4]:        29        31         2         3         3         2         0         6         2         2         1         2         2         2         2         1 
dram[5]:        30        28         2         0         2         3         5         4         2         3         3         2         3         3         2         4 
dram[6]:        25        27         3         2         2         2         2         2         0         3         1         3         1         0         4         2 
dram[7]:        25        29         4         1         1         2         1         1         5         7         3         3         3         5         2         1 
dram[8]:        27        23         3         1         2         0         2         4         3         3         2         3         0         3         0         1 
dram[9]:        24        27         5         2         3         1         5         3         6         3         3         3         3         1         4         1 
dram[10]:        29        27         1         1         0         0         2         1         5         0         4         2         2         3         1         1 
dram[11]:        28        29         5         4         1         4         1         3         3         4         2         2         1         1         3         1 
dram[12]:        22        25         2         2         0         1         1         1         5         2         3         3         1         4         1         2 
dram[13]:        21        23         4         1         1         3         2         2         0         3         2         2        10         1         2         3 
dram[14]:        22        24         2         1         2         1         3         4         5         4         3         3         2         2         1         2 
dram[15]:        24        25         2         2         3         1         4         2         2         4         1         2         3         2         0         2 
total dram reads = 1384
min_bank_accesses = 0!
chip skew: 100/75 = 1.33
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       4590      4446    160732     80240      3705      3004    none         708       314       606      1451    none         889       908       937      1193
dram[1]:       5075      4974     31899     53709      5390      4627       517      1071    none      none        1108       907       315       607      1187       963
dram[2]:       4089      4287    none      153095      2670    none        1269       954       571      1095      1372       877       912      2067       521       883
dram[3]:       4173      4293     77295     79742    none      none        1054      1035       874       328       330      1137      1220       615      1195       691
dram[4]:       4572      4303     80315     51964       767       318    none        1125       791       607       313      1004       713       508      1296       327
dram[5]:       4433      4976     77667    none         902       514       399       609      1770       720       448      1578       950       634       320       847
dram[6]:       5207      4868     51961     79015       791       524       604       602    none         635       700       892       501    none         657       908
dram[7]:       5176      4609     40241    158284       314       327       886      1464       704       814       797       589       847       761       891       686
dram[8]:       4884      5618     56820    159128       317    none         699      1048       957       575       419       970    none         872    none        1646
dram[9]:       5390      4739     32455     83491       771       328      1164       702       482       788       959       913       706       698      1233       504
dram[10]:       4430      4753    160463    158030    none      none         413       687       639    none        1417       696      1176       837       520       313
dram[11]:       4444      4288     32213     40566      1273       895       499       854       903       754      1562       606      1501       501      1085       879
dram[12]:       5815      5268     80340     80577    none         875      1452      1450      1015       739       506       384       322      1010       702       600
dram[13]:       6131      5616     40127    165344       509       765       318       421    none         448       793       603       866       504       792       963
dram[14]:       5726      5139     77267    159045       606       935       589       662       875       609      1373      1201      1187       899       692      1188
dram[15]:       5128      4917     80599     80176       536       958       802       609       995       947      1068      1262      1077      1588    none         892
maximum mf latency per bank:
dram[0]:        425       397       313       325       336       329         0       319       314       331       325         0       316       323       325       329
dram[1]:        413       395       327       330       335       325       329       315         0         0       341       340       315       332       370       329
dram[2]:        397       393       316       327       335       233       325       333       327       330       329       349       339       327       339       313
dram[3]:        446       400       329       330       225       241       366       326       313       332       340       356       328       365       323       314
dram[4]:        453       423       330       328       327       324         0       334       326       338       313       335       326       326       348       327
dram[5]:        392       410       336       271       316       330       327       337       345       337       327       325       327       325       324       330
dram[6]:        412       410       327       330       324       326       325       329         0       325       313       330       314         0       325       322
dram[7]:        393       383       327       315       314       330       316       319       331       361       361       337       334       347       326       312
dram[8]:        398       387       328       336       319         0       326       339       328       325       325       337         0       353         0       320
dram[9]:        387       406       346       330       326       328       332       325       329       342       329       337       330       316       329       315
dram[10]:        430       432       312       325         0         0       324       313       339         0       362       323       323       341       319       313
dram[11]:        434       384       358       334       316       359       312       344       334       333       330       336       315       314       330       315
dram[12]:        397       408       327       324         0       313       315       315       335       334       325       325       322       383       318       323
dram[13]:        401       403       345       313       317       330       323       327         0       329       323       325       341       315       323       326
dram[14]:        392       387       324       321       326       329       339       338       367       327       334       345       325       327       316       325
dram[15]:        443       423       325       331       343       334       330       341       332       345       316       317       326       342         0       329
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=278294 n_nop=278159 n_act=33 n_pre=19 n_ref_event=0 n_req=83 n_rd=83 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001193
n_activity=2348 dram_eff=0.1414
bk0: 28a 278108i bk1: 29a 278087i bk2: 1a 278269i bk3: 2a 278236i bk4: 3a 278235i bk5: 5a 278110i bk6: 0a 278285i bk7: 1a 278275i bk8: 1a 278272i bk9: 2a 278224i bk10: 2a 278227i bk11: 0a 278289i bk12: 1a 278275i bk13: 2a 278272i bk14: 4a 278153i bk15: 2a 278234i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.602410
Row_Buffer_Locality_read = 0.602410
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.131086
Bank_Level_Parallism_Col = 0.981000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001193 
total_CMD = 278294 
util_bw = 332 
Wasted_Col = 596 
Wasted_Row = 294 
Idle = 277072 

BW Util Bottlenecks: 
RCDc_limit = 625 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 278294 
n_nop = 278159 
Read = 83 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 19 
n_ref = 0 
n_req = 83 
total_req = 83 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 83 
Row_Bus_Util =  0.000187 
CoL_Bus_Util = 0.000298 
Either_Row_CoL_Bus_Util = 0.000485 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000794 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000794124
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=278294 n_nop=278135 n_act=43 n_pre=29 n_ref_event=0 n_req=88 n_rd=88 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001265
n_activity=2582 dram_eff=0.1363
bk0: 26a 278099i bk1: 26a 278096i bk2: 5a 278111i bk3: 3a 278180i bk4: 2a 278229i bk5: 3a 278192i bk6: 2a 278228i bk7: 1a 278271i bk8: 0a 278294i bk9: 0a 278296i bk10: 3a 278207i bk11: 5a 278106i bk12: 1a 278269i bk13: 2a 278224i bk14: 6a 278039i bk15: 3a 278182i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.511364
Row_Buffer_Locality_read = 0.511364
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.296933
Bank_Level_Parallism_Col = 1.156863
Bank_Level_Parallism_Ready = 1.067416
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.156863 

BW Util details:
bwutil = 0.001265 
total_CMD = 278294 
util_bw = 352 
Wasted_Col = 704 
Wasted_Row = 426 
Idle = 276812 

BW Util Bottlenecks: 
RCDc_limit = 796 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 278294 
n_nop = 278135 
Read = 88 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 43 
n_pre = 29 
n_ref = 0 
n_req = 88 
total_req = 88 

Dual Bus Interface Util: 
issued_total_row = 72 
issued_total_col = 88 
Row_Bus_Util =  0.000259 
CoL_Bus_Util = 0.000316 
Either_Row_CoL_Bus_Util = 0.000571 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.006289 
queue_avg = 0.001268 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00126844
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=278294 n_nop=278120 n_act=47 n_pre=33 n_ref_event=0 n_req=98 n_rd=98 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001409
n_activity=2479 dram_eff=0.1581
bk0: 32a 277837i bk1: 30a 278109i bk2: 0a 278282i bk3: 1a 278268i bk4: 5a 278097i bk5: 0a 278286i bk6: 2a 278234i bk7: 3a 278183i bk8: 3a 278194i bk9: 4a 278191i bk10: 4a 278192i bk11: 6a 278043i bk12: 3a 278173i bk13: 1a 278263i bk14: 3a 278180i bk15: 1a 278277i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.520408
Row_Buffer_Locality_read = 0.520408
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.489329
Bank_Level_Parallism_Col = 1.196868
Bank_Level_Parallism_Ready = 1.009901
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.176734 

BW Util details:
bwutil = 0.001409 
total_CMD = 278294 
util_bw = 392 
Wasted_Col = 689 
Wasted_Row = 385 
Idle = 276828 

BW Util Bottlenecks: 
RCDc_limit = 816 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 278294 
n_nop = 278120 
Read = 98 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 33 
n_ref = 0 
n_req = 98 
total_req = 98 

Dual Bus Interface Util: 
issued_total_row = 80 
issued_total_col = 98 
Row_Bus_Util =  0.000287 
CoL_Bus_Util = 0.000352 
Either_Row_CoL_Bus_Util = 0.000625 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.022989 
queue_avg = 0.001096 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00109596
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=278294 n_nop=278122 n_act=43 n_pre=29 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001437
n_activity=2824 dram_eff=0.1416
bk0: 31a 278056i bk1: 30a 278114i bk2: 2a 278226i bk3: 2a 278263i bk4: 0a 278289i bk5: 0a 278296i bk6: 4a 278126i bk7: 4a 278147i bk8: 1a 278275i bk9: 5a 278189i bk10: 2a 278229i bk11: 4a 278120i bk12: 3a 278191i bk13: 9a 277967i bk14: 2a 278226i bk15: 1a 278274i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.570000
Row_Buffer_Locality_read = 0.570000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.183389
Bank_Level_Parallism_Col = 1.073840
Bank_Level_Parallism_Ready = 1.020000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.055907 

BW Util details:
bwutil = 0.001437 
total_CMD = 278294 
util_bw = 400 
Wasted_Col = 759 
Wasted_Row = 504 
Idle = 276631 

BW Util Bottlenecks: 
RCDc_limit = 810 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 278294 
n_nop = 278122 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 43 
n_pre = 29 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 72 
issued_total_col = 100 
Row_Bus_Util =  0.000259 
CoL_Bus_Util = 0.000359 
Either_Row_CoL_Bus_Util = 0.000618 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001689 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00168886
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=278294 n_nop=278145 n_act=37 n_pre=22 n_ref_event=0 n_req=90 n_rd=90 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001294
n_activity=2148 dram_eff=0.1676
bk0: 29a 278129i bk1: 31a 278034i bk2: 2a 278214i bk3: 3a 278186i bk4: 3a 278179i bk5: 2a 278230i bk6: 0a 278294i bk7: 6a 278112i bk8: 2a 278230i bk9: 2a 278230i bk10: 1a 278275i bk11: 2a 278220i bk12: 2a 278233i bk13: 2a 278234i bk14: 2a 278200i bk15: 1a 278277i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.588889
Row_Buffer_Locality_read = 0.588889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.299825
Bank_Level_Parallism_Col = 1.111794
Bank_Level_Parallism_Ready = 1.043478
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.111794 

BW Util details:
bwutil = 0.001294 
total_CMD = 278294 
util_bw = 360 
Wasted_Col = 614 
Wasted_Row = 285 
Idle = 277035 

BW Util Bottlenecks: 
RCDc_limit = 676 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 278294 
n_nop = 278145 
Read = 90 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 22 
n_ref = 0 
n_req = 90 
total_req = 90 

Dual Bus Interface Util: 
issued_total_row = 59 
issued_total_col = 90 
Row_Bus_Util =  0.000212 
CoL_Bus_Util = 0.000323 
Either_Row_CoL_Bus_Util = 0.000535 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001028 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00102769
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=278294 n_nop=278123 n_act=45 n_pre=30 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00138
n_activity=2514 dram_eff=0.1527
bk0: 30a 278098i bk1: 28a 277954i bk2: 2a 278223i bk3: 0a 278293i bk4: 2a 278273i bk5: 3a 278186i bk6: 5a 278152i bk7: 4a 278131i bk8: 2a 278219i bk9: 3a 278189i bk10: 3a 278226i bk11: 2a 278233i bk12: 3a 278183i bk13: 3a 278191i bk14: 2a 278226i bk15: 4a 278189i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.531250
Row_Buffer_Locality_read = 0.531250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.341300
Bank_Level_Parallism_Col = 1.176471
Bank_Level_Parallism_Ready = 1.092783
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.129630 

BW Util details:
bwutil = 0.001380 
total_CMD = 278294 
util_bw = 384 
Wasted_Col = 713 
Wasted_Row = 381 
Idle = 276816 

BW Util Bottlenecks: 
RCDc_limit = 825 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 278294 
n_nop = 278123 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 45 
n_pre = 30 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 75 
issued_total_col = 96 
Row_Bus_Util =  0.000269 
CoL_Bus_Util = 0.000345 
Either_Row_CoL_Bus_Util = 0.000614 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002009 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00200867
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=278294 n_nop=278164 n_act=33 n_pre=19 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001135
n_activity=1923 dram_eff=0.1643
bk0: 25a 278148i bk1: 27a 278021i bk2: 3a 278185i bk3: 2a 278225i bk4: 2a 278223i bk5: 2a 278227i bk6: 2a 278229i bk7: 2a 278215i bk8: 0a 278291i bk9: 3a 278191i bk10: 1a 278271i bk11: 3a 278190i bk12: 1a 278272i bk13: 0a 278297i bk14: 4a 278195i bk15: 2a 278276i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.582278
Row_Buffer_Locality_read = 0.582278
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.313765
Bank_Level_Parallism_Col = 1.201991
Bank_Level_Parallism_Ready = 1.150000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.180654 

BW Util details:
bwutil = 0.001135 
total_CMD = 278294 
util_bw = 316 
Wasted_Col = 523 
Wasted_Row = 262 
Idle = 277193 

BW Util Bottlenecks: 
RCDc_limit = 605 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 278294 
n_nop = 278164 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 19 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 79 
Row_Bus_Util =  0.000187 
CoL_Bus_Util = 0.000284 
Either_Row_CoL_Bus_Util = 0.000467 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.007692 
queue_avg = 0.002476 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0024758
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=278294 n_nop=278125 n_act=47 n_pre=31 n_ref_event=0 n_req=93 n_rd=93 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001337
n_activity=2681 dram_eff=0.1388
bk0: 25a 278149i bk1: 29a 277966i bk2: 4a 278181i bk3: 1a 278266i bk4: 1a 278271i bk5: 2a 278231i bk6: 1a 278273i bk7: 1a 278277i bk8: 5a 278110i bk9: 7a 278044i bk10: 3a 278133i bk11: 3a 278187i bk12: 3a 278195i bk13: 5a 278077i bk14: 2a 278221i bk15: 1a 278269i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.494624
Row_Buffer_Locality_read = 0.494624
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.292005
Bank_Level_Parallism_Col = 1.137357
Bank_Level_Parallism_Ready = 1.086022
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.126951 

BW Util details:
bwutil = 0.001337 
total_CMD = 278294 
util_bw = 372 
Wasted_Col = 779 
Wasted_Row = 459 
Idle = 276684 

BW Util Bottlenecks: 
RCDc_limit = 868 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 278294 
n_nop = 278125 
Read = 93 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 31 
n_ref = 0 
n_req = 93 
total_req = 93 

Dual Bus Interface Util: 
issued_total_row = 78 
issued_total_col = 93 
Row_Bus_Util =  0.000280 
CoL_Bus_Util = 0.000334 
Either_Row_CoL_Bus_Util = 0.000607 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.011834 
queue_avg = 0.001811 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00181103
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=278294 n_nop=278161 n_act=35 n_pre=22 n_ref_event=0 n_req=77 n_rd=77 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001107
n_activity=2094 dram_eff=0.1471
bk0: 27a 277988i bk1: 23a 278145i bk2: 3a 278184i bk3: 1a 278261i bk4: 2a 278265i bk5: 0a 278294i bk6: 2a 278233i bk7: 4a 278177i bk8: 3a 278194i bk9: 3a 278191i bk10: 2a 278226i bk11: 3a 278192i bk12: 0a 278292i bk13: 3a 278162i bk14: 0a 278291i bk15: 1a 278278i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.545455
Row_Buffer_Locality_read = 0.545455
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.233184
Bank_Level_Parallism_Col = 1.095041
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.081267 

BW Util details:
bwutil = 0.001107 
total_CMD = 278294 
util_bw = 308 
Wasted_Col = 595 
Wasted_Row = 351 
Idle = 277040 

BW Util Bottlenecks: 
RCDc_limit = 660 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 278294 
n_nop = 278161 
Read = 77 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 22 
n_ref = 0 
n_req = 77 
total_req = 77 

Dual Bus Interface Util: 
issued_total_row = 57 
issued_total_col = 77 
Row_Bus_Util =  0.000205 
CoL_Bus_Util = 0.000277 
Either_Row_CoL_Bus_Util = 0.000478 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.007519 
queue_avg = 0.000719 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000718664
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=278294 n_nop=278122 n_act=49 n_pre=33 n_ref_event=0 n_req=94 n_rd=94 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001351
n_activity=2518 dram_eff=0.1493
bk0: 24a 278047i bk1: 27a 278083i bk2: 5a 278080i bk3: 2a 278227i bk4: 3a 278185i bk5: 1a 278257i bk6: 5a 278103i bk7: 3a 278191i bk8: 6a 278140i bk9: 3a 278173i bk10: 3a 278182i bk11: 3a 278177i bk12: 3a 278227i bk13: 1a 278271i bk14: 4a 278189i bk15: 1a 278272i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.478723
Row_Buffer_Locality_read = 0.478723
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.370084
Bank_Level_Parallism_Col = 1.189130
Bank_Level_Parallism_Ready = 1.020833
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.166304 

BW Util details:
bwutil = 0.001351 
total_CMD = 278294 
util_bw = 376 
Wasted_Col = 736 
Wasted_Row = 456 
Idle = 276726 

BW Util Bottlenecks: 
RCDc_limit = 874 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 278294 
n_nop = 278122 
Read = 94 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 49 
n_pre = 33 
n_ref = 0 
n_req = 94 
total_req = 94 

Dual Bus Interface Util: 
issued_total_row = 82 
issued_total_col = 94 
Row_Bus_Util =  0.000295 
CoL_Bus_Util = 0.000338 
Either_Row_CoL_Bus_Util = 0.000618 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.023256 
queue_avg = 0.000941 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00094145
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=278294 n_nop=278168 n_act=30 n_pre=17 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001135
n_activity=1954 dram_eff=0.1617
bk0: 29a 278132i bk1: 27a 278044i bk2: 1a 278267i bk3: 1a 278269i bk4: 0a 278292i bk5: 0a 278294i bk6: 2a 278237i bk7: 1a 278275i bk8: 5a 278145i bk9: 0a 278289i bk10: 4a 278113i bk11: 2a 278230i bk12: 2a 278232i bk13: 3a 278163i bk14: 1a 278270i bk15: 1a 278274i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.620253
Row_Buffer_Locality_read = 0.620253
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.193017
Bank_Level_Parallism_Col = 1.084371
Bank_Level_Parallism_Ready = 1.164557
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.084371 

BW Util details:
bwutil = 0.001135 
total_CMD = 278294 
util_bw = 316 
Wasted_Col = 562 
Wasted_Row = 262 
Idle = 277154 

BW Util Bottlenecks: 
RCDc_limit = 583 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 278294 
n_nop = 278168 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 30 
n_pre = 17 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 47 
issued_total_col = 79 
Row_Bus_Util =  0.000169 
CoL_Bus_Util = 0.000284 
Either_Row_CoL_Bus_Util = 0.000453 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000992 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000991757
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=278294 n_nop=278137 n_act=41 n_pre=25 n_ref_event=0 n_req=92 n_rd=92 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001322
n_activity=2391 dram_eff=0.1539
bk0: 28a 278140i bk1: 29a 278128i bk2: 5a 278085i bk3: 4a 278144i bk4: 1a 278272i bk5: 4a 278122i bk6: 1a 278269i bk7: 3a 278166i bk8: 3a 278191i bk9: 4a 278141i bk10: 2a 278222i bk11: 2a 278227i bk12: 1a 278268i bk13: 1a 278271i bk14: 3a 278232i bk15: 1a 278278i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.554348
Row_Buffer_Locality_read = 0.554348
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.282297
Bank_Level_Parallism_Col = 1.100811
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.096176 

BW Util details:
bwutil = 0.001322 
total_CMD = 278294 
util_bw = 368 
Wasted_Col = 688 
Wasted_Row = 348 
Idle = 276890 

BW Util Bottlenecks: 
RCDc_limit = 766 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 278294 
n_nop = 278137 
Read = 92 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 41 
n_pre = 25 
n_ref = 0 
n_req = 92 
total_req = 92 

Dual Bus Interface Util: 
issued_total_row = 66 
issued_total_col = 92 
Row_Bus_Util =  0.000237 
CoL_Bus_Util = 0.000331 
Either_Row_CoL_Bus_Util = 0.000564 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.006369 
queue_avg = 0.001301 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00130078
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=278294 n_nop=278166 n_act=34 n_pre=19 n_ref_event=0 n_req=75 n_rd=75 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001078
n_activity=1917 dram_eff=0.1565
bk0: 22a 278194i bk1: 25a 278013i bk2: 2a 278223i bk3: 2a 278231i bk4: 0a 278288i bk5: 1a 278273i bk6: 1a 278272i bk7: 1a 278275i bk8: 5a 278144i bk9: 2a 278233i bk10: 3a 278233i bk11: 3a 278197i bk12: 1a 278274i bk13: 4a 278094i bk14: 1a 278269i bk15: 2a 278233i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.546667
Row_Buffer_Locality_read = 0.546667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.293942
Bank_Level_Parallism_Col = 1.102962
Bank_Level_Parallism_Ready = 1.026316
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.098731 

BW Util details:
bwutil = 0.001078 
total_CMD = 278294 
util_bw = 300 
Wasted_Col = 572 
Wasted_Row = 258 
Idle = 277164 

BW Util Bottlenecks: 
RCDc_limit = 629 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 278294 
n_nop = 278166 
Read = 75 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 19 
n_ref = 0 
n_req = 75 
total_req = 75 

Dual Bus Interface Util: 
issued_total_row = 53 
issued_total_col = 75 
Row_Bus_Util =  0.000190 
CoL_Bus_Util = 0.000269 
Either_Row_CoL_Bus_Util = 0.000460 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000981 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000980977
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=278294 n_nop=278157 n_act=38 n_pre=23 n_ref_event=0 n_req=80 n_rd=80 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00115
n_activity=2313 dram_eff=0.1383
bk0: 21a 278203i bk1: 23a 278129i bk2: 4a 278116i bk3: 1a 278271i bk4: 1a 278266i bk5: 3a 278184i bk6: 2a 278228i bk7: 2a 278224i bk8: 0a 278291i bk9: 3a 278234i bk10: 2a 278235i bk11: 2a 278235i bk12: 10a 277977i bk13: 1a 278267i bk14: 2a 278219i bk15: 3a 278230i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.525000
Row_Buffer_Locality_read = 0.525000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.265557
Bank_Level_Parallism_Col = 1.136968
Bank_Level_Parallism_Ready = 1.025000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.136968 

BW Util details:
bwutil = 0.001150 
total_CMD = 278294 
util_bw = 320 
Wasted_Col = 614 
Wasted_Row = 358 
Idle = 277002 

BW Util Bottlenecks: 
RCDc_limit = 690 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 278294 
n_nop = 278157 
Read = 80 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 23 
n_ref = 0 
n_req = 80 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 61 
issued_total_col = 80 
Row_Bus_Util =  0.000219 
CoL_Bus_Util = 0.000287 
Either_Row_CoL_Bus_Util = 0.000492 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.029197 
queue_avg = 0.000453 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000452759
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=278294 n_nop=278153 n_act=38 n_pre=22 n_ref_event=0 n_req=81 n_rd=81 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001164
n_activity=2214 dram_eff=0.1463
bk0: 22a 278153i bk1: 24a 278214i bk2: 2a 278230i bk3: 1a 278274i bk4: 2a 278235i bk5: 1a 278273i bk6: 3a 278235i bk7: 4a 278156i bk8: 5a 278066i bk9: 4a 278139i bk10: 3a 278217i bk11: 3a 278170i bk12: 2a 278230i bk13: 2a 278229i bk14: 1a 278269i bk15: 2a 278232i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530864
Row_Buffer_Locality_read = 0.530864
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.264134
Bank_Level_Parallism_Col = 1.116429
Bank_Level_Parallism_Ready = 1.012048
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.094437 

BW Util details:
bwutil = 0.001164 
total_CMD = 278294 
util_bw = 324 
Wasted_Col = 627 
Wasted_Row = 324 
Idle = 277019 

BW Util Bottlenecks: 
RCDc_limit = 697 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 278294 
n_nop = 278153 
Read = 81 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 81 
total_req = 81 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 81 
Row_Bus_Util =  0.000216 
CoL_Bus_Util = 0.000291 
Either_Row_CoL_Bus_Util = 0.000507 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000729 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000729444
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=278294 n_nop=278167 n_act=32 n_pre=17 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001135
n_activity=1913 dram_eff=0.1652
bk0: 24a 278192i bk1: 25a 278152i bk2: 2a 278229i bk3: 2a 278231i bk4: 3a 278225i bk5: 1a 278272i bk6: 4a 278191i bk7: 2a 278233i bk8: 2a 278225i bk9: 4a 278121i bk10: 1a 278268i bk11: 2a 278272i bk12: 3a 278194i bk13: 2a 278223i bk14: 0a 278292i bk15: 2a 278235i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.594937
Row_Buffer_Locality_read = 0.594937
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.161822
Bank_Level_Parallism_Col = 1.104964
Bank_Level_Parallism_Ready = 1.063291
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.056738 

BW Util details:
bwutil = 0.001135 
total_CMD = 278294 
util_bw = 316 
Wasted_Col = 537 
Wasted_Row = 291 
Idle = 277150 

BW Util Bottlenecks: 
RCDc_limit = 595 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 278294 
n_nop = 278167 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 17 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 49 
issued_total_col = 79 
Row_Bus_Util =  0.000176 
CoL_Bus_Util = 0.000284 
Either_Row_CoL_Bus_Util = 0.000456 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.007874 
queue_avg = 0.001067 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00106722

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1550, Miss = 65, Miss_rate = 0.042, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 1560, Miss = 67, Miss_rate = 0.043, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[2]: Access = 1491, Miss = 70, Miss_rate = 0.047, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 1479, Miss = 68, Miss_rate = 0.046, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 1499, Miss = 74, Miss_rate = 0.049, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 1568, Miss = 74, Miss_rate = 0.047, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[6]: Access = 1560, Miss = 69, Miss_rate = 0.044, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 1579, Miss = 78, Miss_rate = 0.049, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 1498, Miss = 63, Miss_rate = 0.042, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[9]: Access = 1537, Miss = 71, Miss_rate = 0.046, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 1528, Miss = 71, Miss_rate = 0.046, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 1478, Miss = 70, Miss_rate = 0.047, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 1411, Miss = 61, Miss_rate = 0.043, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 1419, Miss = 63, Miss_rate = 0.044, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 1430, Miss = 66, Miss_rate = 0.046, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 1452, Miss = 73, Miss_rate = 0.050, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[16]: Access = 1460, Miss = 41, Miss_rate = 0.028, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 1327, Miss = 39, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1375, Miss = 54, Miss_rate = 0.039, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1443, Miss = 41, Miss_rate = 0.028, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 1493, Miss = 45, Miss_rate = 0.030, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[21]: Access = 1379, Miss = 36, Miss_rate = 0.026, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[22]: Access = 1507, Miss = 46, Miss_rate = 0.031, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[23]: Access = 1502, Miss = 49, Miss_rate = 0.033, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[24]: Access = 1302, Miss = 35, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 1331, Miss = 41, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 1322, Miss = 43, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 1378, Miss = 39, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 1331, Miss = 41, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 1406, Miss = 41, Miss_rate = 0.029, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[30]: Access = 1405, Miss = 40, Miss_rate = 0.028, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 1418, Miss = 41, Miss_rate = 0.029, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 46418
L2_total_cache_misses = 1775
L2_total_cache_miss_rate = 0.0382
L2_total_cache_pending_hits = 144
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38126
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 731
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 509
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3493
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 354
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2880
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 144
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 36
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 144
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 39366
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3884
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3312
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=46418
icnt_total_pkts_simt_to_mem=44042
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 44042
Req_Network_cycles = 151472
Req_Network_injected_packets_per_cycle =       0.2908 
Req_Network_conflicts_per_cycle =       0.0012
Req_Network_conflicts_per_cycle_util =       0.0067
Req_Bank_Level_Parallism =       1.6310
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0002
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0091

Reply_Network_injected_packets_num = 46418
Reply_Network_cycles = 151472
Reply_Network_injected_packets_per_cycle =        0.3064
Reply_Network_conflicts_per_cycle =        0.4954
Reply_Network_conflicts_per_cycle_util =       2.5621
Reply_Bank_Level_Parallism =       1.5847
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0199
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0090
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 51 sec (51 sec)
gpgpu_simulation_rate = 33386 (inst/sec)
gpgpu_simulation_rate = 2970 (cycle/sec)
gpgpu_silicon_slowdown = 641414x
launching memcpy command : MemcpyHtoD,0x00007febe3707000,4096
launching memcpy command : MemcpyHtoD,0x00007febe3708400,32768
Processing kernel ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-12.traceg
-kernel name = _Z12pgain_kerneliilP5PointiPfS1_PiPb
-kernel id = 12
-grid dim = (2,1,1)
-block dim = (512,1,1)
-shmem = 64
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fec18000000
-local mem base_addr = 0x00007fec1a000000
-nvbit version = 1.4
-accelsim tracer version = 3
launching kernel command : ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-12.traceg
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 1,0,0
Destroy streams for kernel 12: size 0
kernel_name = _Z12pgain_kerneliilP5PointiPfS1_PiPb 
kernel_launch_uid = 12 
gpu_sim_cycle = 13356
gpu_sim_insn = 154794
gpu_ipc =      11.5898
gpu_tot_sim_cycle = 164828
gpu_tot_stall_cycle = 81360
tot_cycles_exec_all_SM = 834096
cycles_passed = 164828
gpu_tot_sim_insn = 1857528
gpu_tot_ipc =      11.2695
gpu_tot_issued_cta = 24
gpu_occupancy = 49.7664% 
gpu_tot_occupancy = 49.7332% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2944
partiton_level_parallism_total  =       0.2911
partiton_level_parallism_util =       1.7468
partiton_level_parallism_util_total  =       1.6399
L2_BW  =      18.9325 GB/Sec
L2_BW_total  =      18.7013 GB/Sec
gpu_total_sim_rate=33773

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 32184
	L1I_total_cache_misses = 8972
	L1I_total_cache_miss_rate = 0.2788
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2954, Miss = 2429, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 2907
	L1D_cache_core[1]: Access = 2955, Miss = 2333, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 2951
	L1D_cache_core[2]: Access = 2513, Miss = 2188, Miss_rate = 0.871, Pending_hits = 0, Reservation_fails = 2230
	L1D_cache_core[3]: Access = 2485, Miss = 2221, Miss_rate = 0.894, Pending_hits = 0, Reservation_fails = 2251
	L1D_cache_core[4]: Access = 2524, Miss = 2263, Miss_rate = 0.897, Pending_hits = 0, Reservation_fails = 2171
	L1D_cache_core[5]: Access = 2529, Miss = 2170, Miss_rate = 0.858, Pending_hits = 0, Reservation_fails = 2262
	L1D_cache_core[6]: Access = 2537, Miss = 2182, Miss_rate = 0.860, Pending_hits = 0, Reservation_fails = 2305
	L1D_cache_core[7]: Access = 2524, Miss = 2248, Miss_rate = 0.891, Pending_hits = 0, Reservation_fails = 2182
	L1D_cache_core[8]: Access = 2519, Miss = 2135, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 2207
	L1D_cache_core[9]: Access = 2561, Miss = 2172, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 2223
	L1D_cache_core[10]: Access = 2524, Miss = 2263, Miss_rate = 0.897, Pending_hits = 0, Reservation_fails = 2179
	L1D_cache_core[11]: Access = 2529, Miss = 2170, Miss_rate = 0.858, Pending_hits = 0, Reservation_fails = 2303
	L1D_cache_core[12]: Access = 2537, Miss = 2168, Miss_rate = 0.855, Pending_hits = 0, Reservation_fails = 2360
	L1D_cache_core[13]: Access = 2524, Miss = 2167, Miss_rate = 0.859, Pending_hits = 0, Reservation_fails = 2256
	L1D_cache_core[14]: Access = 2519, Miss = 2135, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 2237
	L1D_cache_core[15]: Access = 2561, Miss = 2172, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 2243
	L1D_cache_core[16]: Access = 2524, Miss = 2263, Miss_rate = 0.897, Pending_hits = 0, Reservation_fails = 2179
	L1D_cache_core[17]: Access = 2529, Miss = 2170, Miss_rate = 0.858, Pending_hits = 0, Reservation_fails = 2303
	L1D_cache_core[18]: Access = 2537, Miss = 2182, Miss_rate = 0.860, Pending_hits = 0, Reservation_fails = 2319
	L1D_cache_core[19]: Access = 2524, Miss = 2248, Miss_rate = 0.891, Pending_hits = 0, Reservation_fails = 2210
	L1D_cache_core[20]: Access = 2524, Miss = 2263, Miss_rate = 0.897, Pending_hits = 0, Reservation_fails = 2179
	L1D_cache_core[21]: Access = 2529, Miss = 2170, Miss_rate = 0.858, Pending_hits = 0, Reservation_fails = 2303
	L1D_cache_core[22]: Access = 2537, Miss = 2182, Miss_rate = 0.860, Pending_hits = 0, Reservation_fails = 2319
	L1D_cache_core[23]: Access = 2524, Miss = 2248, Miss_rate = 0.891, Pending_hits = 0, Reservation_fails = 2210
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 61523
	L1D_total_cache_misses = 53142
	L1D_total_cache_miss_rate = 0.8638
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 55289
	L1D_cache_data_port_util = 0.040
	L1D_cache_fill_port_util = 0.206
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4935
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 42334
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 50837
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 10054
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 9478
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3446
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 754
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4452
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 23212
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8972
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 8108
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 66801
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4200
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 40292

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 50837
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 4452
ctas_completed 24, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
252, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 
gpgpu_n_tot_thrd_icount = 1857528
gpgpu_n_tot_w_icount = 64368
gpgpu_n_stall_shd_mem = 29758
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 42910
gpgpu_n_mem_write_global = 4200
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 250906
gpgpu_n_store_insn = 16051
gpgpu_n_shmem_insn = 196992
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 23188
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6570
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:108632	W0_Idle:1238676	W0_Scoreboard:199350	W1:2130	W2:30	W3:102	W4:174	W5:114	W6:216	W7:132	W8:324	W9:306	W10:222	W11:132	W12:204	W13:78	W14:156	W15:72	W16:0	W17:72	W18:156	W19:78	W20:204	W21:132	W22:222	W23:306	W24:324	W25:132	W26:216	W27:114	W28:174	W29:102	W30:30	W31:90	W32:55632
single_issue_nums: WS0:17712	WS1:15552	WS2:15552	WS3:15552	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 343280 {8:42910,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 168000 {40:4200,}
traffic_breakdown_coretomem[INST_ACC_R] = 6912 {8:864,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1716400 {40:42910,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 33600 {8:4200,}
traffic_breakdown_memtocore[INST_ACC_R] = 138240 {40:3456,}
ENTERING ACCELSIM HERE
maxmflatency = 453 
max_icnt2mem_latency = 149 
maxmrqlatency = 45 
max_icnt2sh_latency = 96 
averagemflatency = 224 
avg_icnt2mem_latency = 55 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 4 
mrq_lat_table:1161 	15 	23 	124 	58 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	39486 	7624 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	864 	0 	0 	6080 	25886 	15110 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	29208 	11571 	5728 	489 	97 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	141 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        18        18         0         1         2         1         0         0         0         1         1         0         0         0         1         1 
dram[1]:        20        20         1         1         1         1         1         0         0         0         2         1         0         1         1         1 
dram[2]:        20        20         0         0         1         0         1         1         1         2         1         1         1         0         1         0 
dram[3]:        20        20         1         0         0         0         1         1         0         2         1         1         1         2         1         0 
dram[4]:        20        20         1         1         1         1         0         1         1         1         0         1         1         1         1         0 
dram[5]:        20        19         1         0         0         1         2         1         1         1         1         1         1         1         1         2 
dram[6]:        20        20         1         1         1         1         1         1         0         1         0         1         0         0         2         0 
dram[7]:        20        20         2         0         0         1         0         0         1         1         1         1         1         1         1         0 
dram[8]:        19        20         1         0         0         0         1         1         1         1         1         1         0         1         0         0 
dram[9]:        20        20         1         1         1         0         1         1         2         1         1         1         1         0         2         0 
dram[10]:         8        19         0         0         0         0         1         0         2         0         1         1         1         1         0         0 
dram[11]:        19        20         1         1         0         1         0         1         1         1         1         1         0         0         1         0 
dram[12]:        20        20         1         1         0         0         0         0         2         1         2         1         0         1         0         1 
dram[13]:        20        20         1         0         0         1         1         1         0         1         1         1         2         0         1         1 
dram[14]:        20         4         1         0         1         0         1         1         1         1         2         1         1         1         0         1 
dram[15]:         4        20         1         1         2         0         2         1         1         1         0         0         1         1         0         1 
maximum service time to same row:
dram[0]:     11602     11256     12693     12237     16504     16104         0     12220     16235     16152     12262         0     12649     12542     16096     12628 
dram[1]:     11711     12182     12195     16108     16536     16351     12624     12603         0         0     12215     16086     12460     12619     12587     12212 
dram[2]:     12577     10930         0     12241     16111         0     16458     16094     16159     16126     16145     16102     16087     16112     16103     16434 
dram[3]:      9879     10042     12458     12222         0         0     12324     16469     16294     16116     16098     16091     12263     16090     16435     12671 
dram[4]:     10003      8931     12234     16597     16099     12321         0     12247     12259     16093     12755     16120     16502     12460     16097     16115 
dram[5]:      8645      9043     12612         0     16200     12244     16088     12240     16296     16462     12197     16311     12200     12219     16092     16099 
dram[6]:      8728      8411     16145     12323     16160     12327     16104     16122         0     16308     12439     16118     16152         0     12225     12199 
dram[7]:      8717      9023     16225     12757     12743     12231     12362     12464     16458     16535     16112     16087     16110     16098     12222     12304 
dram[8]:     14775     16152     16352     12245     16157         0     12191     16456     12393     12218     12231     16121         0     12228         0     16102 
dram[9]:     16861     15078     12221     12243     16373     12218     16097     16372     16105     16461     16096     16091     12741     12216     16111     12214 
dram[10]:      9333     16068     12692     12221         0         0     12744     12461     16100         0     16092     12448     12508     16157     16105     12323 
dram[11]:     11041      9644     12311     16350     16155     16142     12311     16374     12321     16157     16372     16090     12759     12222     12602     12273 
dram[12]:     16944     16436     12229     16505         0     16495     12250     12532     12588     12229     12616     16393     16102     12585     12322     16538 
dram[13]:     16843     16123     12225     16225     16307     16109     16495     12231         0     16197     12251     16090     16227     16540     16228     16306 
dram[14]:     16841      9957     16295     12229     16157     12219     12246     16106     16115     16164     16094     16093     12540     12462     12631     16309 
dram[15]:     10297     10639     16161     16155     16114     12228     16596     16151     16163     16127     12464     12189     12459     16103         0     16201 
average row accesses per activate:
dram[0]:  7.000000  5.800000  1.000000  1.000000  1.500000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  2.000000  1.000000  1.000000 
dram[1]:  6.500000  6.500000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan      -nan  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[2]:  3.555556  7.500000      -nan  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.333333  1.333333  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[3]:  6.200000  7.500000  1.000000  2.000000      -nan      -nan  1.000000  1.000000  1.000000  1.666667  1.000000  1.000000  1.000000  1.285714  1.000000  1.000000 
dram[4]:  9.666667  6.200000  1.000000  1.000000  1.000000  1.000000      -nan  1.200000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[5]:  7.500000  4.000000  1.000000      -nan  2.000000  1.000000  1.250000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.333333 
dram[6]:  8.333333  5.400000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000      -nan  1.333333  2.000000 
dram[7]:  8.333333  4.142857  1.333333  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.166667  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[8]:  4.500000  5.750000  1.000000  1.000000  2.000000      -nan  1.000000  1.333333  1.000000  1.000000  1.000000  1.000000      -nan  1.000000      -nan  1.000000 
dram[9]:  4.800000  5.400000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.500000  1.000000  1.333333  1.000000 
dram[10]:  9.666667  5.400000  1.000000  1.000000      -nan      -nan  1.000000  1.000000  1.250000      -nan  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[11]:  9.333333  7.250000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000 
dram[12]: 11.000000  4.166667  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.250000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[13]: 10.500000  5.750000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.500000  1.000000  1.000000  1.250000  1.000000  1.000000  1.500000 
dram[14]:  7.333333 12.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[15]: 12.000000  8.333333  1.000000  1.000000  1.500000  1.000000  1.333333  1.000000  1.000000  1.000000  1.000000  2.000000  1.000000  1.000000      -nan  1.000000 
average row locality = 1384/625 = 2.214400
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        28        29         1         2         3         5         0         1         1         2         2         0         1         2         4         2 
dram[1]:        26        26         5         3         2         3         2         1         0         0         3         5         1         2         6         3 
dram[2]:        32        30         0         1         5         0         2         3         3         4         4         6         3         1         3         1 
dram[3]:        31        30         2         2         0         0         4         4         1         5         2         4         3         9         2         1 
dram[4]:        29        31         2         3         3         2         0         6         2         2         1         2         2         2         2         1 
dram[5]:        30        28         2         0         2         3         5         4         2         3         3         2         3         3         2         4 
dram[6]:        25        27         3         2         2         2         2         2         0         3         1         3         1         0         4         2 
dram[7]:        25        29         4         1         1         2         1         1         5         7         3         3         3         5         2         1 
dram[8]:        27        23         3         1         2         0         2         4         3         3         2         3         0         3         0         1 
dram[9]:        24        27         5         2         3         1         5         3         6         3         3         3         3         1         4         1 
dram[10]:        29        27         1         1         0         0         2         1         5         0         4         2         2         3         1         1 
dram[11]:        28        29         5         4         1         4         1         3         3         4         2         2         1         1         3         1 
dram[12]:        22        25         2         2         0         1         1         1         5         2         3         3         1         4         1         2 
dram[13]:        21        23         4         1         1         3         2         2         0         3         2         2        10         1         2         3 
dram[14]:        22        24         2         1         2         1         3         4         5         4         3         3         2         2         1         2 
dram[15]:        24        25         2         2         3         1         4         2         2         4         1         2         3         2         0         2 
total dram reads = 1384
min_bank_accesses = 0!
chip skew: 100/75 = 1.33
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       4989      4820    175297     87434      4106      3240    none         901       314       701      1640    none         889       908      1030      1295
dram[1]:       5508      5386     34797     58635      5887      5084       613      1071    none      none        1170       944       315       607      1250      1029
dram[2]:       4426      4640    none      167106      2871    none        1363      1016       571      1196      1513       939       976      2257       521      1073
dram[3]:       4524      4662     84235     87141    none      none        1101      1129      1061       328       330      1278      1283       658      1288       879
dram[4]:       4954      4674     87738     56685       831       318    none        1221       885       701       313      1105       713       508      1484       327
dram[5]:       4810      5407     84681    none        1091       514       399       609      1866       789       448      1774       950       634       320       990
dram[6]:       5647      5272     56659     86085       885       619       604       602    none         635       887       955       501    none         706       908
dram[7]:       5610      4996     43954    172725       314       327       886      1464       742       868       860       589       910       881       891       686
dram[8]:       5292      6093     61722    173766       317    none         699      1144      1019       575       419      1036    none         935    none        1835
dram[9]:       5836      5141     35365     90830       898       328      1277       827       482       788      1022       976       706       698      1378       504
dram[10]:       4798      5148    175149    172696    none      none         413       687       676    none        1561       696      1276       837       520       313
dram[11]:       4819      4641     35177     44229      1467      1038       499      1049       966       803      1750       700      1501       501      1212       879
dram[12]:       6309      5711     87570     87995    none        1062      1641      1640      1053       739       506       384       322      1010       894       694
dram[13]:       6645      6093     43711    181798       509       829       318       421    none         448       887       603       924       504       792      1096
dram[14]:       6209      5574     84278    173594       699       935       724       712       989       609      1565      1326      1282       997       692      1283
dram[15]:       5581      5352     87836     87382       536       958       851       704      1090       947      1068      1262      1140      1777    none         892
maximum mf latency per bank:
dram[0]:        425       397       313       325       336       329         0       319       314       331       325         0       316       323       325       329
dram[1]:        413       395       327       330       335       325       329       315         0         0       341       340       315       332       370       329
dram[2]:        397       393       316       327       335       233       325       333       327       330       329       349       339       327       339       313
dram[3]:        446       400       329       330       225       241       366       326       313       332       340       356       328       365       323       314
dram[4]:        453       423       330       328       327       324         0       334       326       338       313       335       326       326       348       327
dram[5]:        392       410       336       271       316       330       327       337       345       337       327       325       327       325       324       330
dram[6]:        412       410       327       330       324       326       325       329         0       325       313       330       314         0       325       322
dram[7]:        393       383       327       315       314       330       316       319       331       361       361       337       334       347       326       312
dram[8]:        398       387       328       336       319         0       326       339       328       325       325       337         0       353         0       320
dram[9]:        387       406       346       330       326       328       332       325       329       342       329       337       330       316       329       315
dram[10]:        430       432       312       325         0         0       324       313       339         0       362       323       323       341       319       313
dram[11]:        434       384       358       334       316       359       312       344       334       333       330       336       315       314       330       315
dram[12]:        397       408       327       324         0       313       315       315       335       334       325       325       322       383       318       323
dram[13]:        401       403       345       313       317       330       323       327         0       329       323       325       341       315       323       326
dram[14]:        392       387       324       321       326       329       339       338       367       327       334       345       325       327       316       325
dram[15]:        443       423       325       331       343       334       330       341       332       345       316       317       326       342         0       329
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=302832 n_nop=302697 n_act=33 n_pre=19 n_ref_event=0 n_req=83 n_rd=83 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001096
n_activity=2348 dram_eff=0.1414
bk0: 28a 302646i bk1: 29a 302625i bk2: 1a 302807i bk3: 2a 302774i bk4: 3a 302773i bk5: 5a 302648i bk6: 0a 302823i bk7: 1a 302813i bk8: 1a 302810i bk9: 2a 302762i bk10: 2a 302765i bk11: 0a 302827i bk12: 1a 302813i bk13: 2a 302810i bk14: 4a 302691i bk15: 2a 302772i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.602410
Row_Buffer_Locality_read = 0.602410
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.131086
Bank_Level_Parallism_Col = 0.981000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001096 
total_CMD = 302832 
util_bw = 332 
Wasted_Col = 596 
Wasted_Row = 294 
Idle = 301610 

BW Util Bottlenecks: 
RCDc_limit = 625 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 302832 
n_nop = 302697 
Read = 83 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 19 
n_ref = 0 
n_req = 83 
total_req = 83 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 83 
Row_Bus_Util =  0.000172 
CoL_Bus_Util = 0.000274 
Either_Row_CoL_Bus_Util = 0.000446 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000730 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000729778
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=302832 n_nop=302673 n_act=43 n_pre=29 n_ref_event=0 n_req=88 n_rd=88 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001162
n_activity=2582 dram_eff=0.1363
bk0: 26a 302637i bk1: 26a 302634i bk2: 5a 302649i bk3: 3a 302718i bk4: 2a 302767i bk5: 3a 302730i bk6: 2a 302766i bk7: 1a 302809i bk8: 0a 302832i bk9: 0a 302834i bk10: 3a 302745i bk11: 5a 302644i bk12: 1a 302807i bk13: 2a 302762i bk14: 6a 302577i bk15: 3a 302720i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.511364
Row_Buffer_Locality_read = 0.511364
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.296933
Bank_Level_Parallism_Col = 1.156863
Bank_Level_Parallism_Ready = 1.067416
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.156863 

BW Util details:
bwutil = 0.001162 
total_CMD = 302832 
util_bw = 352 
Wasted_Col = 704 
Wasted_Row = 426 
Idle = 301350 

BW Util Bottlenecks: 
RCDc_limit = 796 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 302832 
n_nop = 302673 
Read = 88 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 43 
n_pre = 29 
n_ref = 0 
n_req = 88 
total_req = 88 

Dual Bus Interface Util: 
issued_total_row = 72 
issued_total_col = 88 
Row_Bus_Util =  0.000238 
CoL_Bus_Util = 0.000291 
Either_Row_CoL_Bus_Util = 0.000525 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.006289 
queue_avg = 0.001166 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00116566
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=302832 n_nop=302658 n_act=47 n_pre=33 n_ref_event=0 n_req=98 n_rd=98 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001294
n_activity=2479 dram_eff=0.1581
bk0: 32a 302375i bk1: 30a 302647i bk2: 0a 302820i bk3: 1a 302806i bk4: 5a 302635i bk5: 0a 302824i bk6: 2a 302772i bk7: 3a 302721i bk8: 3a 302732i bk9: 4a 302729i bk10: 4a 302730i bk11: 6a 302581i bk12: 3a 302711i bk13: 1a 302801i bk14: 3a 302718i bk15: 1a 302815i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.520408
Row_Buffer_Locality_read = 0.520408
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.489329
Bank_Level_Parallism_Col = 1.196868
Bank_Level_Parallism_Ready = 1.009901
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.176734 

BW Util details:
bwutil = 0.001294 
total_CMD = 302832 
util_bw = 392 
Wasted_Col = 689 
Wasted_Row = 385 
Idle = 301366 

BW Util Bottlenecks: 
RCDc_limit = 816 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 302832 
n_nop = 302658 
Read = 98 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 33 
n_ref = 0 
n_req = 98 
total_req = 98 

Dual Bus Interface Util: 
issued_total_row = 80 
issued_total_col = 98 
Row_Bus_Util =  0.000264 
CoL_Bus_Util = 0.000324 
Either_Row_CoL_Bus_Util = 0.000575 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.022989 
queue_avg = 0.001007 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00100716
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=302832 n_nop=302660 n_act=43 n_pre=29 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001321
n_activity=2824 dram_eff=0.1416
bk0: 31a 302594i bk1: 30a 302652i bk2: 2a 302764i bk3: 2a 302801i bk4: 0a 302827i bk5: 0a 302834i bk6: 4a 302664i bk7: 4a 302685i bk8: 1a 302813i bk9: 5a 302727i bk10: 2a 302767i bk11: 4a 302658i bk12: 3a 302729i bk13: 9a 302505i bk14: 2a 302764i bk15: 1a 302812i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.570000
Row_Buffer_Locality_read = 0.570000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.183389
Bank_Level_Parallism_Col = 1.073840
Bank_Level_Parallism_Ready = 1.020000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.055907 

BW Util details:
bwutil = 0.001321 
total_CMD = 302832 
util_bw = 400 
Wasted_Col = 759 
Wasted_Row = 504 
Idle = 301169 

BW Util Bottlenecks: 
RCDc_limit = 810 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 302832 
n_nop = 302660 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 43 
n_pre = 29 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 72 
issued_total_col = 100 
Row_Bus_Util =  0.000238 
CoL_Bus_Util = 0.000330 
Either_Row_CoL_Bus_Util = 0.000568 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001552 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00155202
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=302832 n_nop=302683 n_act=37 n_pre=22 n_ref_event=0 n_req=90 n_rd=90 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001189
n_activity=2148 dram_eff=0.1676
bk0: 29a 302667i bk1: 31a 302572i bk2: 2a 302752i bk3: 3a 302724i bk4: 3a 302717i bk5: 2a 302768i bk6: 0a 302832i bk7: 6a 302650i bk8: 2a 302768i bk9: 2a 302768i bk10: 1a 302813i bk11: 2a 302758i bk12: 2a 302771i bk13: 2a 302772i bk14: 2a 302738i bk15: 1a 302815i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.588889
Row_Buffer_Locality_read = 0.588889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.299825
Bank_Level_Parallism_Col = 1.111794
Bank_Level_Parallism_Ready = 1.043478
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.111794 

BW Util details:
bwutil = 0.001189 
total_CMD = 302832 
util_bw = 360 
Wasted_Col = 614 
Wasted_Row = 285 
Idle = 301573 

BW Util Bottlenecks: 
RCDc_limit = 676 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 302832 
n_nop = 302683 
Read = 90 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 22 
n_ref = 0 
n_req = 90 
total_req = 90 

Dual Bus Interface Util: 
issued_total_row = 59 
issued_total_col = 90 
Row_Bus_Util =  0.000195 
CoL_Bus_Util = 0.000297 
Either_Row_CoL_Bus_Util = 0.000492 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000944 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000944418
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=302832 n_nop=302661 n_act=45 n_pre=30 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001268
n_activity=2514 dram_eff=0.1527
bk0: 30a 302636i bk1: 28a 302492i bk2: 2a 302761i bk3: 0a 302831i bk4: 2a 302811i bk5: 3a 302724i bk6: 5a 302690i bk7: 4a 302669i bk8: 2a 302757i bk9: 3a 302727i bk10: 3a 302764i bk11: 2a 302771i bk12: 3a 302721i bk13: 3a 302729i bk14: 2a 302764i bk15: 4a 302727i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.531250
Row_Buffer_Locality_read = 0.531250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.341300
Bank_Level_Parallism_Col = 1.176471
Bank_Level_Parallism_Ready = 1.092783
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.129630 

BW Util details:
bwutil = 0.001268 
total_CMD = 302832 
util_bw = 384 
Wasted_Col = 713 
Wasted_Row = 381 
Idle = 301354 

BW Util Bottlenecks: 
RCDc_limit = 825 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 302832 
n_nop = 302661 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 45 
n_pre = 30 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 75 
issued_total_col = 96 
Row_Bus_Util =  0.000248 
CoL_Bus_Util = 0.000317 
Either_Row_CoL_Bus_Util = 0.000565 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001846 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00184591
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=302832 n_nop=302702 n_act=33 n_pre=19 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001043
n_activity=1923 dram_eff=0.1643
bk0: 25a 302686i bk1: 27a 302559i bk2: 3a 302723i bk3: 2a 302763i bk4: 2a 302761i bk5: 2a 302765i bk6: 2a 302767i bk7: 2a 302753i bk8: 0a 302829i bk9: 3a 302729i bk10: 1a 302809i bk11: 3a 302728i bk12: 1a 302810i bk13: 0a 302835i bk14: 4a 302733i bk15: 2a 302814i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.582278
Row_Buffer_Locality_read = 0.582278
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.313765
Bank_Level_Parallism_Col = 1.201991
Bank_Level_Parallism_Ready = 1.150000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.180654 

BW Util details:
bwutil = 0.001043 
total_CMD = 302832 
util_bw = 316 
Wasted_Col = 523 
Wasted_Row = 262 
Idle = 301731 

BW Util Bottlenecks: 
RCDc_limit = 605 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 302832 
n_nop = 302702 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 19 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 79 
Row_Bus_Util =  0.000172 
CoL_Bus_Util = 0.000261 
Either_Row_CoL_Bus_Util = 0.000429 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.007692 
queue_avg = 0.002275 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00227519
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=302832 n_nop=302663 n_act=47 n_pre=31 n_ref_event=0 n_req=93 n_rd=93 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001228
n_activity=2681 dram_eff=0.1388
bk0: 25a 302687i bk1: 29a 302504i bk2: 4a 302719i bk3: 1a 302804i bk4: 1a 302809i bk5: 2a 302769i bk6: 1a 302811i bk7: 1a 302815i bk8: 5a 302648i bk9: 7a 302582i bk10: 3a 302671i bk11: 3a 302725i bk12: 3a 302733i bk13: 5a 302615i bk14: 2a 302759i bk15: 1a 302807i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.494624
Row_Buffer_Locality_read = 0.494624
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.292005
Bank_Level_Parallism_Col = 1.137357
Bank_Level_Parallism_Ready = 1.086022
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.126951 

BW Util details:
bwutil = 0.001228 
total_CMD = 302832 
util_bw = 372 
Wasted_Col = 779 
Wasted_Row = 459 
Idle = 301222 

BW Util Bottlenecks: 
RCDc_limit = 868 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 302832 
n_nop = 302663 
Read = 93 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 31 
n_ref = 0 
n_req = 93 
total_req = 93 

Dual Bus Interface Util: 
issued_total_row = 78 
issued_total_col = 93 
Row_Bus_Util =  0.000258 
CoL_Bus_Util = 0.000307 
Either_Row_CoL_Bus_Util = 0.000558 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.011834 
queue_avg = 0.001664 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00166429
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=302832 n_nop=302699 n_act=35 n_pre=22 n_ref_event=0 n_req=77 n_rd=77 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001017
n_activity=2094 dram_eff=0.1471
bk0: 27a 302526i bk1: 23a 302683i bk2: 3a 302722i bk3: 1a 302799i bk4: 2a 302803i bk5: 0a 302832i bk6: 2a 302771i bk7: 4a 302715i bk8: 3a 302732i bk9: 3a 302729i bk10: 2a 302764i bk11: 3a 302730i bk12: 0a 302830i bk13: 3a 302700i bk14: 0a 302829i bk15: 1a 302816i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.545455
Row_Buffer_Locality_read = 0.545455
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.233184
Bank_Level_Parallism_Col = 1.095041
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.081267 

BW Util details:
bwutil = 0.001017 
total_CMD = 302832 
util_bw = 308 
Wasted_Col = 595 
Wasted_Row = 351 
Idle = 301578 

BW Util Bottlenecks: 
RCDc_limit = 660 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 302832 
n_nop = 302699 
Read = 77 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 22 
n_ref = 0 
n_req = 77 
total_req = 77 

Dual Bus Interface Util: 
issued_total_row = 57 
issued_total_col = 77 
Row_Bus_Util =  0.000188 
CoL_Bus_Util = 0.000254 
Either_Row_CoL_Bus_Util = 0.000439 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.007519 
queue_avg = 0.000660 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000660432
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=302832 n_nop=302660 n_act=49 n_pre=33 n_ref_event=0 n_req=94 n_rd=94 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001242
n_activity=2518 dram_eff=0.1493
bk0: 24a 302585i bk1: 27a 302621i bk2: 5a 302618i bk3: 2a 302765i bk4: 3a 302723i bk5: 1a 302795i bk6: 5a 302641i bk7: 3a 302729i bk8: 6a 302678i bk9: 3a 302711i bk10: 3a 302720i bk11: 3a 302715i bk12: 3a 302765i bk13: 1a 302809i bk14: 4a 302727i bk15: 1a 302810i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.478723
Row_Buffer_Locality_read = 0.478723
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.370084
Bank_Level_Parallism_Col = 1.189130
Bank_Level_Parallism_Ready = 1.020833
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.166304 

BW Util details:
bwutil = 0.001242 
total_CMD = 302832 
util_bw = 376 
Wasted_Col = 736 
Wasted_Row = 456 
Idle = 301264 

BW Util Bottlenecks: 
RCDc_limit = 874 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 302832 
n_nop = 302660 
Read = 94 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 49 
n_pre = 33 
n_ref = 0 
n_req = 94 
total_req = 94 

Dual Bus Interface Util: 
issued_total_row = 82 
issued_total_col = 94 
Row_Bus_Util =  0.000271 
CoL_Bus_Util = 0.000310 
Either_Row_CoL_Bus_Util = 0.000568 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.023256 
queue_avg = 0.000865 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000865166
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=302832 n_nop=302706 n_act=30 n_pre=17 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001043
n_activity=1954 dram_eff=0.1617
bk0: 29a 302670i bk1: 27a 302582i bk2: 1a 302805i bk3: 1a 302807i bk4: 0a 302830i bk5: 0a 302832i bk6: 2a 302775i bk7: 1a 302813i bk8: 5a 302683i bk9: 0a 302827i bk10: 4a 302651i bk11: 2a 302768i bk12: 2a 302770i bk13: 3a 302701i bk14: 1a 302808i bk15: 1a 302812i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.620253
Row_Buffer_Locality_read = 0.620253
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.193017
Bank_Level_Parallism_Col = 1.084371
Bank_Level_Parallism_Ready = 1.164557
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.084371 

BW Util details:
bwutil = 0.001043 
total_CMD = 302832 
util_bw = 316 
Wasted_Col = 562 
Wasted_Row = 262 
Idle = 301692 

BW Util Bottlenecks: 
RCDc_limit = 583 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 302832 
n_nop = 302706 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 30 
n_pre = 17 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 47 
issued_total_col = 79 
Row_Bus_Util =  0.000155 
CoL_Bus_Util = 0.000261 
Either_Row_CoL_Bus_Util = 0.000416 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000911 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000911396
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=302832 n_nop=302675 n_act=41 n_pre=25 n_ref_event=0 n_req=92 n_rd=92 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001215
n_activity=2391 dram_eff=0.1539
bk0: 28a 302678i bk1: 29a 302666i bk2: 5a 302623i bk3: 4a 302682i bk4: 1a 302810i bk5: 4a 302660i bk6: 1a 302807i bk7: 3a 302704i bk8: 3a 302729i bk9: 4a 302679i bk10: 2a 302760i bk11: 2a 302765i bk12: 1a 302806i bk13: 1a 302809i bk14: 3a 302770i bk15: 1a 302816i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.554348
Row_Buffer_Locality_read = 0.554348
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.282297
Bank_Level_Parallism_Col = 1.100811
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.096176 

BW Util details:
bwutil = 0.001215 
total_CMD = 302832 
util_bw = 368 
Wasted_Col = 688 
Wasted_Row = 348 
Idle = 301428 

BW Util Bottlenecks: 
RCDc_limit = 766 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 302832 
n_nop = 302675 
Read = 92 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 41 
n_pre = 25 
n_ref = 0 
n_req = 92 
total_req = 92 

Dual Bus Interface Util: 
issued_total_row = 66 
issued_total_col = 92 
Row_Bus_Util =  0.000218 
CoL_Bus_Util = 0.000304 
Either_Row_CoL_Bus_Util = 0.000518 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.006369 
queue_avg = 0.001195 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00119538
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=302832 n_nop=302704 n_act=34 n_pre=19 n_ref_event=0 n_req=75 n_rd=75 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009906
n_activity=1917 dram_eff=0.1565
bk0: 22a 302732i bk1: 25a 302551i bk2: 2a 302761i bk3: 2a 302769i bk4: 0a 302826i bk5: 1a 302811i bk6: 1a 302810i bk7: 1a 302813i bk8: 5a 302682i bk9: 2a 302771i bk10: 3a 302771i bk11: 3a 302735i bk12: 1a 302812i bk13: 4a 302632i bk14: 1a 302807i bk15: 2a 302771i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.546667
Row_Buffer_Locality_read = 0.546667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.293942
Bank_Level_Parallism_Col = 1.102962
Bank_Level_Parallism_Ready = 1.026316
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.098731 

BW Util details:
bwutil = 0.000991 
total_CMD = 302832 
util_bw = 300 
Wasted_Col = 572 
Wasted_Row = 258 
Idle = 301702 

BW Util Bottlenecks: 
RCDc_limit = 629 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 302832 
n_nop = 302704 
Read = 75 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 19 
n_ref = 0 
n_req = 75 
total_req = 75 

Dual Bus Interface Util: 
issued_total_row = 53 
issued_total_col = 75 
Row_Bus_Util =  0.000175 
CoL_Bus_Util = 0.000248 
Either_Row_CoL_Bus_Util = 0.000423 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000901 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00090149
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=302832 n_nop=302695 n_act=38 n_pre=23 n_ref_event=0 n_req=80 n_rd=80 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001057
n_activity=2313 dram_eff=0.1383
bk0: 21a 302741i bk1: 23a 302667i bk2: 4a 302654i bk3: 1a 302809i bk4: 1a 302804i bk5: 3a 302722i bk6: 2a 302766i bk7: 2a 302762i bk8: 0a 302829i bk9: 3a 302772i bk10: 2a 302773i bk11: 2a 302773i bk12: 10a 302515i bk13: 1a 302805i bk14: 2a 302757i bk15: 3a 302768i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.525000
Row_Buffer_Locality_read = 0.525000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.265557
Bank_Level_Parallism_Col = 1.136968
Bank_Level_Parallism_Ready = 1.025000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.136968 

BW Util details:
bwutil = 0.001057 
total_CMD = 302832 
util_bw = 320 
Wasted_Col = 614 
Wasted_Row = 358 
Idle = 301540 

BW Util Bottlenecks: 
RCDc_limit = 690 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 302832 
n_nop = 302695 
Read = 80 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 23 
n_ref = 0 
n_req = 80 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 61 
issued_total_col = 80 
Row_Bus_Util =  0.000201 
CoL_Bus_Util = 0.000264 
Either_Row_CoL_Bus_Util = 0.000452 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.029197 
queue_avg = 0.000416 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000416072
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=302832 n_nop=302691 n_act=38 n_pre=22 n_ref_event=0 n_req=81 n_rd=81 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00107
n_activity=2214 dram_eff=0.1463
bk0: 22a 302691i bk1: 24a 302752i bk2: 2a 302768i bk3: 1a 302812i bk4: 2a 302773i bk5: 1a 302811i bk6: 3a 302773i bk7: 4a 302694i bk8: 5a 302604i bk9: 4a 302677i bk10: 3a 302755i bk11: 3a 302708i bk12: 2a 302768i bk13: 2a 302767i bk14: 1a 302807i bk15: 2a 302770i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530864
Row_Buffer_Locality_read = 0.530864
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.264134
Bank_Level_Parallism_Col = 1.116429
Bank_Level_Parallism_Ready = 1.012048
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.094437 

BW Util details:
bwutil = 0.001070 
total_CMD = 302832 
util_bw = 324 
Wasted_Col = 627 
Wasted_Row = 324 
Idle = 301557 

BW Util Bottlenecks: 
RCDc_limit = 697 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 302832 
n_nop = 302691 
Read = 81 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 81 
total_req = 81 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 81 
Row_Bus_Util =  0.000198 
CoL_Bus_Util = 0.000267 
Either_Row_CoL_Bus_Util = 0.000466 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000670 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000670339
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=302832 n_nop=302705 n_act=32 n_pre=17 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001043
n_activity=1913 dram_eff=0.1652
bk0: 24a 302730i bk1: 25a 302690i bk2: 2a 302767i bk3: 2a 302769i bk4: 3a 302763i bk5: 1a 302810i bk6: 4a 302729i bk7: 2a 302771i bk8: 2a 302763i bk9: 4a 302659i bk10: 1a 302806i bk11: 2a 302810i bk12: 3a 302732i bk13: 2a 302761i bk14: 0a 302830i bk15: 2a 302773i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.594937
Row_Buffer_Locality_read = 0.594937
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.161822
Bank_Level_Parallism_Col = 1.104964
Bank_Level_Parallism_Ready = 1.063291
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.056738 

BW Util details:
bwutil = 0.001043 
total_CMD = 302832 
util_bw = 316 
Wasted_Col = 537 
Wasted_Row = 291 
Idle = 301688 

BW Util Bottlenecks: 
RCDc_limit = 595 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 302832 
n_nop = 302705 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 17 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 49 
issued_total_col = 79 
Row_Bus_Util =  0.000162 
CoL_Bus_Util = 0.000261 
Either_Row_CoL_Bus_Util = 0.000419 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.007874 
queue_avg = 0.000981 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000980742

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1691, Miss = 67, Miss_rate = 0.040, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 1699, Miss = 69, Miss_rate = 0.041, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[2]: Access = 1625, Miss = 72, Miss_rate = 0.044, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 1609, Miss = 70, Miss_rate = 0.044, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 1631, Miss = 76, Miss_rate = 0.047, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 1709, Miss = 76, Miss_rate = 0.044, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[6]: Access = 1698, Miss = 71, Miss_rate = 0.042, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 1724, Miss = 80, Miss_rate = 0.046, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 1633, Miss = 65, Miss_rate = 0.040, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[9]: Access = 1676, Miss = 73, Miss_rate = 0.044, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 1663, Miss = 73, Miss_rate = 0.044, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 1611, Miss = 72, Miss_rate = 0.045, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 1538, Miss = 63, Miss_rate = 0.041, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 1543, Miss = 65, Miss_rate = 0.042, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 1558, Miss = 68, Miss_rate = 0.044, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 1582, Miss = 75, Miss_rate = 0.047, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[16]: Access = 1585, Miss = 41, Miss_rate = 0.026, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 1447, Miss = 39, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1496, Miss = 54, Miss_rate = 0.036, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1568, Miss = 41, Miss_rate = 0.026, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 1627, Miss = 45, Miss_rate = 0.028, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[21]: Access = 1501, Miss = 36, Miss_rate = 0.024, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[22]: Access = 1643, Miss = 46, Miss_rate = 0.028, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[23]: Access = 1639, Miss = 49, Miss_rate = 0.030, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[24]: Access = 1417, Miss = 35, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 1448, Miss = 41, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 1438, Miss = 43, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 1511, Miss = 39, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 1454, Miss = 41, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 1532, Miss = 41, Miss_rate = 0.027, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[30]: Access = 1529, Miss = 40, Miss_rate = 0.026, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 1541, Miss = 41, Miss_rate = 0.027, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 50566
L2_total_cache_misses = 1807
L2_total_cache_miss_rate = 0.0357
L2_total_cache_pending_hits = 144
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 41670
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 731
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 509
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3777
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 386
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3168
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 144
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 36
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 144
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 42910
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4200
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3600
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=50566
icnt_total_pkts_simt_to_mem=47974
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 47974
Req_Network_cycles = 164828
Req_Network_injected_packets_per_cycle =       0.2911 
Req_Network_conflicts_per_cycle =       0.0012
Req_Network_conflicts_per_cycle_util =       0.0067
Req_Bank_Level_Parallism =       1.6399
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0002
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0091

Reply_Network_injected_packets_num = 50566
Reply_Network_cycles = 164828
Reply_Network_injected_packets_per_cycle =        0.3068
Reply_Network_conflicts_per_cycle =        0.4921
Reply_Network_conflicts_per_cycle_util =       2.5552
Reply_Bank_Level_Parallism =       1.5929
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0197
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0090
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 55 sec (55 sec)
gpgpu_simulation_rate = 33773 (inst/sec)
gpgpu_simulation_rate = 2996 (cycle/sec)
gpgpu_silicon_slowdown = 635847x
launching memcpy command : MemcpyHtoD,0x00007febe3707000,4096
launching memcpy command : MemcpyHtoD,0x00007febe3708400,32768
Processing kernel ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-13.traceg
-kernel name = _Z12pgain_kerneliilP5PointiPfS1_PiPb
-kernel id = 13
-grid dim = (2,1,1)
-block dim = (512,1,1)
-shmem = 64
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fec18000000
-local mem base_addr = 0x00007fec1a000000
-nvbit version = 1.4
-accelsim tracer version = 3
launching kernel command : ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-13.traceg
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 1,0,0
Destroy streams for kernel 13: size 0
kernel_name = _Z12pgain_kerneliilP5PointiPfS1_PiPb 
kernel_launch_uid = 13 
gpu_sim_cycle = 13319
gpu_sim_insn = 154794
gpu_ipc =      11.6220
gpu_tot_sim_cycle = 178147
gpu_tot_stall_cycle = 88183
tot_cycles_exec_all_SM = 900428
cycles_passed = 178147
gpu_tot_sim_insn = 2012322
gpu_tot_ipc =      11.2959
gpu_tot_issued_cta = 26
gpu_occupancy = 49.7644% 
gpu_tot_occupancy = 49.7355% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2897
partiton_level_parallism_total  =       0.2910
partiton_level_parallism_util =       1.7174
partiton_level_parallism_util_total  =       1.6454
L2_BW  =      18.6509 GB/Sec
L2_BW_total  =      18.6976 GB/Sec
gpu_total_sim_rate=33538

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 34866
	L1I_total_cache_misses = 9721
	L1I_total_cache_miss_rate = 0.2788
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2954, Miss = 2429, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 2907
	L1D_cache_core[1]: Access = 2955, Miss = 2333, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 2951
	L1D_cache_core[2]: Access = 2513, Miss = 2188, Miss_rate = 0.871, Pending_hits = 0, Reservation_fails = 2230
	L1D_cache_core[3]: Access = 2485, Miss = 2221, Miss_rate = 0.894, Pending_hits = 0, Reservation_fails = 2251
	L1D_cache_core[4]: Access = 2524, Miss = 2263, Miss_rate = 0.897, Pending_hits = 0, Reservation_fails = 2171
	L1D_cache_core[5]: Access = 2529, Miss = 2170, Miss_rate = 0.858, Pending_hits = 0, Reservation_fails = 2262
	L1D_cache_core[6]: Access = 2537, Miss = 2182, Miss_rate = 0.860, Pending_hits = 0, Reservation_fails = 2305
	L1D_cache_core[7]: Access = 2524, Miss = 2248, Miss_rate = 0.891, Pending_hits = 0, Reservation_fails = 2182
	L1D_cache_core[8]: Access = 2519, Miss = 2135, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 2207
	L1D_cache_core[9]: Access = 2561, Miss = 2172, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 2223
	L1D_cache_core[10]: Access = 2524, Miss = 2263, Miss_rate = 0.897, Pending_hits = 0, Reservation_fails = 2179
	L1D_cache_core[11]: Access = 2529, Miss = 2170, Miss_rate = 0.858, Pending_hits = 0, Reservation_fails = 2303
	L1D_cache_core[12]: Access = 2537, Miss = 2168, Miss_rate = 0.855, Pending_hits = 0, Reservation_fails = 2360
	L1D_cache_core[13]: Access = 2524, Miss = 2167, Miss_rate = 0.859, Pending_hits = 0, Reservation_fails = 2256
	L1D_cache_core[14]: Access = 2519, Miss = 2135, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 2237
	L1D_cache_core[15]: Access = 2561, Miss = 2172, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 2243
	L1D_cache_core[16]: Access = 2524, Miss = 2263, Miss_rate = 0.897, Pending_hits = 0, Reservation_fails = 2179
	L1D_cache_core[17]: Access = 2529, Miss = 2170, Miss_rate = 0.858, Pending_hits = 0, Reservation_fails = 2303
	L1D_cache_core[18]: Access = 2537, Miss = 2182, Miss_rate = 0.860, Pending_hits = 0, Reservation_fails = 2319
	L1D_cache_core[19]: Access = 2524, Miss = 2248, Miss_rate = 0.891, Pending_hits = 0, Reservation_fails = 2210
	L1D_cache_core[20]: Access = 2524, Miss = 2263, Miss_rate = 0.897, Pending_hits = 0, Reservation_fails = 2179
	L1D_cache_core[21]: Access = 2529, Miss = 2170, Miss_rate = 0.858, Pending_hits = 0, Reservation_fails = 2303
	L1D_cache_core[22]: Access = 2537, Miss = 2182, Miss_rate = 0.860, Pending_hits = 0, Reservation_fails = 2319
	L1D_cache_core[23]: Access = 2524, Miss = 2248, Miss_rate = 0.891, Pending_hits = 0, Reservation_fails = 2210
	L1D_cache_core[24]: Access = 2519, Miss = 2135, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 2237
	L1D_cache_core[25]: Access = 2561, Miss = 2172, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 2243
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 66603
	L1D_total_cache_misses = 57449
	L1D_total_cache_miss_rate = 0.8626
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 59769
	L1D_cache_data_port_util = 0.041
	L1D_cache_fill_port_util = 0.206
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5452
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45767
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 54993
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 10878
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 10254
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3702
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 804
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4776
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 25145
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 9721
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 8785
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 72351
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4506
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 43651

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 54993
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 4776
ctas_completed 26, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
252, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 
gpgpu_n_tot_thrd_icount = 2012322
gpgpu_n_tot_w_icount = 69732
gpgpu_n_stall_shd_mem = 32168
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 46391
gpgpu_n_mem_write_global = 4506
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 272136
gpgpu_n_store_insn = 17228
gpgpu_n_shmem_insn = 213408
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 25046
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7122
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:117920	W0_Idle:1336050	W0_Scoreboard:215225	W1:2310	W2:42	W3:144	W4:210	W5:144	W6:240	W7:150	W8:342	W9:312	W10:222	W11:132	W12:204	W13:78	W14:156	W15:72	W16:0	W17:72	W18:156	W19:78	W20:204	W21:132	W22:222	W23:312	W24:342	W25:150	W26:240	W27:144	W28:210	W29:144	W30:42	W31:100	W32:60268
single_issue_nums: WS0:19188	WS1:16848	WS2:16848	WS3:16848	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 371128 {8:46391,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 180240 {40:4506,}
traffic_breakdown_coretomem[INST_ACC_R] = 7488 {8:936,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1855640 {40:46391,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 36048 {8:4506,}
traffic_breakdown_memtocore[INST_ACC_R] = 149760 {40:3744,}
ENTERING ACCELSIM HERE
maxmflatency = 453 
max_icnt2mem_latency = 149 
maxmrqlatency = 45 
max_icnt2sh_latency = 96 
averagemflatency = 223 
avg_icnt2mem_latency = 55 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 4 
mrq_lat_table:1161 	15 	23 	124 	58 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	42759 	8138 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	936 	0 	0 	6545 	28001 	16317 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	31363 	12673 	6244 	502 	98 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	153 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        18        18         0         1         2         1         0         0         0         1         1         0         0         0         1         1 
dram[1]:        20        20         1         1         1         1         1         0         0         0         2         1         0         1         1         1 
dram[2]:        20        20         0         0         1         0         1         1         1         2         1         1         1         0         1         0 
dram[3]:        20        20         1         0         0         0         1         1         0         2         1         1         1         2         1         0 
dram[4]:        20        20         1         1         1         1         0         1         1         1         0         1         1         1         1         0 
dram[5]:        20        19         1         0         0         1         2         1         1         1         1         1         1         1         1         2 
dram[6]:        20        20         1         1         1         1         1         1         0         1         0         1         0         0         2         0 
dram[7]:        20        20         2         0         0         1         0         0         1         1         1         1         1         1         1         0 
dram[8]:        19        20         1         0         0         0         1         1         1         1         1         1         0         1         0         0 
dram[9]:        20        20         1         1         1         0         1         1         2         1         1         1         1         0         2         0 
dram[10]:         8        19         0         0         0         0         1         0         2         0         1         1         1         1         0         0 
dram[11]:        19        20         1         1         0         1         0         1         1         1         1         1         0         0         1         0 
dram[12]:        20        20         1         1         0         0         0         0         2         1         2         1         0         1         0         1 
dram[13]:        20        20         1         0         0         1         1         1         0         1         1         1         2         0         1         1 
dram[14]:        20         4         1         0         1         0         1         1         1         1         2         1         1         1         0         1 
dram[15]:         4        20         1         1         2         0         2         1         1         1         0         0         1         1         0         1 
maximum service time to same row:
dram[0]:     11602     11256     12693     12237     16504     16104         0     12220     16235     16152     12262         0     12649     12542     16096     12628 
dram[1]:     11711     12182     12195     16108     16536     16351     12624     12603         0         0     12215     16086     12460     12619     12587     12212 
dram[2]:     12577     10930         0     12241     16111         0     16458     16094     16159     16126     16145     16102     16087     16112     16103     16434 
dram[3]:      9879     10042     12458     12222         0         0     12324     16469     16294     16116     16098     16091     12263     16090     16435     12671 
dram[4]:     10003      8931     12234     16597     16099     12321         0     12247     12259     16093     12755     16120     16502     12460     16097     16115 
dram[5]:      8645      9043     12612         0     16200     12244     16088     12240     16296     16462     12197     16311     12200     12219     16092     16099 
dram[6]:      8728      8411     16145     12323     16160     12327     16104     16122         0     16308     12439     16118     16152         0     12225     12199 
dram[7]:      8717      9023     16225     12757     12743     12231     12362     12464     16458     16535     16112     16087     16110     16098     12222     12304 
dram[8]:     14775     16152     16352     12245     16157         0     12191     16456     12393     12218     12231     16121         0     12228         0     16102 
dram[9]:     16861     15078     12221     12243     16373     12218     16097     16372     16105     16461     16096     16091     12741     12216     16111     12214 
dram[10]:      9333     16068     12692     12221         0         0     12744     12461     16100         0     16092     12448     12508     16157     16105     12323 
dram[11]:     11041      9644     12311     16350     16155     16142     12311     16374     12321     16157     16372     16090     12759     12222     12602     12273 
dram[12]:     16944     16436     12229     16505         0     16495     12250     12532     12588     12229     12616     16393     16102     12585     12322     16538 
dram[13]:     16843     16123     12225     16225     16307     16109     16495     12231         0     16197     12251     16090     16227     16540     16228     16306 
dram[14]:     16841      9957     16295     12229     16157     12219     12246     16106     16115     16164     16094     16093     12540     12462     12631     16309 
dram[15]:     10297     10639     16161     16155     16114     12228     16596     16151     16163     16127     12464     12189     12459     16103         0     16201 
average row accesses per activate:
dram[0]:  7.000000  5.800000  1.000000  1.000000  1.500000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  2.000000  1.000000  1.000000 
dram[1]:  6.500000  6.500000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan      -nan  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[2]:  3.555556  7.500000      -nan  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.333333  1.333333  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[3]:  6.200000  7.500000  1.000000  2.000000      -nan      -nan  1.000000  1.000000  1.000000  1.666667  1.000000  1.000000  1.000000  1.285714  1.000000  1.000000 
dram[4]:  9.666667  6.200000  1.000000  1.000000  1.000000  1.000000      -nan  1.200000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[5]:  7.500000  4.000000  1.000000      -nan  2.000000  1.000000  1.250000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.333333 
dram[6]:  8.333333  5.400000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000      -nan  1.333333  2.000000 
dram[7]:  8.333333  4.142857  1.333333  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.166667  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[8]:  4.500000  5.750000  1.000000  1.000000  2.000000      -nan  1.000000  1.333333  1.000000  1.000000  1.000000  1.000000      -nan  1.000000      -nan  1.000000 
dram[9]:  4.800000  5.400000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.500000  1.000000  1.333333  1.000000 
dram[10]:  9.666667  5.400000  1.000000  1.000000      -nan      -nan  1.000000  1.000000  1.250000      -nan  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[11]:  9.333333  7.250000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000 
dram[12]: 11.000000  4.166667  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.250000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[13]: 10.500000  5.750000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.500000  1.000000  1.000000  1.250000  1.000000  1.000000  1.500000 
dram[14]:  7.333333 12.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[15]: 12.000000  8.333333  1.000000  1.000000  1.500000  1.000000  1.333333  1.000000  1.000000  1.000000  1.000000  2.000000  1.000000  1.000000      -nan  1.000000 
average row locality = 1384/625 = 2.214400
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        28        29         1         2         3         5         0         1         1         2         2         0         1         2         4         2 
dram[1]:        26        26         5         3         2         3         2         1         0         0         3         5         1         2         6         3 
dram[2]:        32        30         0         1         5         0         2         3         3         4         4         6         3         1         3         1 
dram[3]:        31        30         2         2         0         0         4         4         1         5         2         4         3         9         2         1 
dram[4]:        29        31         2         3         3         2         0         6         2         2         1         2         2         2         2         1 
dram[5]:        30        28         2         0         2         3         5         4         2         3         3         2         3         3         2         4 
dram[6]:        25        27         3         2         2         2         2         2         0         3         1         3         1         0         4         2 
dram[7]:        25        29         4         1         1         2         1         1         5         7         3         3         3         5         2         1 
dram[8]:        27        23         3         1         2         0         2         4         3         3         2         3         0         3         0         1 
dram[9]:        24        27         5         2         3         1         5         3         6         3         3         3         3         1         4         1 
dram[10]:        29        27         1         1         0         0         2         1         5         0         4         2         2         3         1         1 
dram[11]:        28        29         5         4         1         4         1         3         3         4         2         2         1         1         3         1 
dram[12]:        22        25         2         2         0         1         1         1         5         2         3         3         1         4         1         2 
dram[13]:        21        23         4         1         1         3         2         2         0         3         2         2        10         1         2         3 
dram[14]:        22        24         2         1         2         1         3         4         5         4         3         3         2         2         1         2 
dram[15]:        24        25         2         2         3         1         4         2         2         4         1         2         3         2         0         2 
total dram reads = 1384
min_bank_accesses = 0!
chip skew: 100/75 = 1.33
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       5378      5197    189891     94688      4436      3477    none         901       314       701      1640    none         889       908      1171      1295
dram[1]:       5934      5806     37682     63482      6299      5477       613      1071    none      none        1233       982       315       607      1344      1029
dram[2]:       4765      4989    none      180891      3069    none        1552      1141       571      1243      1513       939      1041      2449       521      1073
dram[3]:       4866      5026     91299     94352    none      none        1148      1225      1061       328       330      1372      1348       658      1385       879
dram[4]:       5340      5037     94900     61381       831       318    none        1285       885       701       313      1105       713       697      1484       327
dram[5]:       5187      5817     91614    none        1091       514       437       703      2059       789       573      1774      1013       696       320       990
dram[6]:       6069      5669     61379     93286       978       619       604       696    none         697       887      1018       501    none         753       908
dram[7]:       6053      5375     47577    187207       314       327       886      1655       742       922       860       652       975       956       985       873
dram[8]:       5695      6559     66578    188272       317    none         699      1144      1083       638       514      1036    none         999    none        1835
dram[9]:       6283      5538     38337     99192       962       328      1352       890       608       788      1022      1041       706       890      1425       693
dram[10]:       5173      5555    189764    186940    none      none         507       874       714    none        1655       789      1276       900       520       313
dram[11]:       5197      5004     38086     47840      1656      1085       686      1049       966       897      1750       700      1688       688      1212       879
dram[12]:       6794      6170     94975     95155    none        1062      1641      1640      1091       835       506       446       322      1058       894       694
dram[13]:       7169      6566     47418    195955       509       892       318       515    none         573       887       603       962       504       887      1096
dram[14]:       6686      6013     91293    188098       699       935       724       759       989       609      1565      1326      1282       997       880      1379
dram[15]:       6013      5759     95190     94544       536       958       899       704      1090       994      1068      1452      1203      1777    none         987
maximum mf latency per bank:
dram[0]:        425       397       313       325       336       329         0       319       314       331       325         0       316       323       325       329
dram[1]:        413       395       327       330       335       325       329       315         0         0       341       340       315       332       370       329
dram[2]:        397       393       316       327       335       233       325       333       327       330       329       349       339       327       339       313
dram[3]:        446       400       329       330       225       241       366       326       313       332       340       356       328       365       323       314
dram[4]:        453       423       330       328       327       324         0       334       326       338       313       335       326       326       348       327
dram[5]:        392       410       336       271       316       330       327       337       345       337       327       325       327       325       324       330
dram[6]:        412       410       327       330       324       326       325       329         0       325       313       330       314         0       325       322
dram[7]:        393       383       327       315       314       330       316       319       331       361       361       337       334       347       326       312
dram[8]:        398       387       328       336       319         0       326       339       328       325       325       337         0       353         0       320
dram[9]:        387       406       346       330       326       328       332       325       329       342       329       337       330       316       329       315
dram[10]:        430       432       312       325         0         0       324       313       339         0       362       323       323       341       319       313
dram[11]:        434       384       358       334       316       359       312       344       334       333       330       336       315       314       330       315
dram[12]:        397       408       327       324         0       313       315       315       335       334       325       325       322       383       318       323
dram[13]:        401       403       345       313       317       330       323       327         0       329       323       325       341       315       323       326
dram[14]:        392       387       324       321       326       329       339       338       367       327       334       345       325       327       316       325
dram[15]:        443       423       325       331       343       334       330       341       332       345       316       317       326       342         0       329
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=327303 n_nop=327168 n_act=33 n_pre=19 n_ref_event=0 n_req=83 n_rd=83 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001014
n_activity=2348 dram_eff=0.1414
bk0: 28a 327117i bk1: 29a 327096i bk2: 1a 327278i bk3: 2a 327245i bk4: 3a 327244i bk5: 5a 327119i bk6: 0a 327294i bk7: 1a 327284i bk8: 1a 327281i bk9: 2a 327233i bk10: 2a 327236i bk11: 0a 327298i bk12: 1a 327284i bk13: 2a 327281i bk14: 4a 327162i bk15: 2a 327243i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.602410
Row_Buffer_Locality_read = 0.602410
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.131086
Bank_Level_Parallism_Col = 0.981000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001014 
total_CMD = 327303 
util_bw = 332 
Wasted_Col = 596 
Wasted_Row = 294 
Idle = 326081 

BW Util Bottlenecks: 
RCDc_limit = 625 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 327303 
n_nop = 327168 
Read = 83 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 19 
n_ref = 0 
n_req = 83 
total_req = 83 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 83 
Row_Bus_Util =  0.000159 
CoL_Bus_Util = 0.000254 
Either_Row_CoL_Bus_Util = 0.000412 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000675 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000675215
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=327303 n_nop=327144 n_act=43 n_pre=29 n_ref_event=0 n_req=88 n_rd=88 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001075
n_activity=2582 dram_eff=0.1363
bk0: 26a 327108i bk1: 26a 327105i bk2: 5a 327120i bk3: 3a 327189i bk4: 2a 327238i bk5: 3a 327201i bk6: 2a 327237i bk7: 1a 327280i bk8: 0a 327303i bk9: 0a 327305i bk10: 3a 327216i bk11: 5a 327115i bk12: 1a 327278i bk13: 2a 327233i bk14: 6a 327048i bk15: 3a 327191i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.511364
Row_Buffer_Locality_read = 0.511364
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.296933
Bank_Level_Parallism_Col = 1.156863
Bank_Level_Parallism_Ready = 1.067416
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.156863 

BW Util details:
bwutil = 0.001075 
total_CMD = 327303 
util_bw = 352 
Wasted_Col = 704 
Wasted_Row = 426 
Idle = 325821 

BW Util Bottlenecks: 
RCDc_limit = 796 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 327303 
n_nop = 327144 
Read = 88 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 43 
n_pre = 29 
n_ref = 0 
n_req = 88 
total_req = 88 

Dual Bus Interface Util: 
issued_total_row = 72 
issued_total_col = 88 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.000269 
Either_Row_CoL_Bus_Util = 0.000486 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.006289 
queue_avg = 0.001079 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00107851
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=327303 n_nop=327129 n_act=47 n_pre=33 n_ref_event=0 n_req=98 n_rd=98 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001198
n_activity=2479 dram_eff=0.1581
bk0: 32a 326846i bk1: 30a 327118i bk2: 0a 327291i bk3: 1a 327277i bk4: 5a 327106i bk5: 0a 327295i bk6: 2a 327243i bk7: 3a 327192i bk8: 3a 327203i bk9: 4a 327200i bk10: 4a 327201i bk11: 6a 327052i bk12: 3a 327182i bk13: 1a 327272i bk14: 3a 327189i bk15: 1a 327286i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.520408
Row_Buffer_Locality_read = 0.520408
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.489329
Bank_Level_Parallism_Col = 1.196868
Bank_Level_Parallism_Ready = 1.009901
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.176734 

BW Util details:
bwutil = 0.001198 
total_CMD = 327303 
util_bw = 392 
Wasted_Col = 689 
Wasted_Row = 385 
Idle = 325837 

BW Util Bottlenecks: 
RCDc_limit = 816 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 327303 
n_nop = 327129 
Read = 98 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 33 
n_ref = 0 
n_req = 98 
total_req = 98 

Dual Bus Interface Util: 
issued_total_row = 80 
issued_total_col = 98 
Row_Bus_Util =  0.000244 
CoL_Bus_Util = 0.000299 
Either_Row_CoL_Bus_Util = 0.000532 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.022989 
queue_avg = 0.000932 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000931858
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=327303 n_nop=327131 n_act=43 n_pre=29 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001222
n_activity=2824 dram_eff=0.1416
bk0: 31a 327065i bk1: 30a 327123i bk2: 2a 327235i bk3: 2a 327272i bk4: 0a 327298i bk5: 0a 327305i bk6: 4a 327135i bk7: 4a 327156i bk8: 1a 327284i bk9: 5a 327198i bk10: 2a 327238i bk11: 4a 327129i bk12: 3a 327200i bk13: 9a 326976i bk14: 2a 327235i bk15: 1a 327283i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.570000
Row_Buffer_Locality_read = 0.570000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.183389
Bank_Level_Parallism_Col = 1.073840
Bank_Level_Parallism_Ready = 1.020000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.055907 

BW Util details:
bwutil = 0.001222 
total_CMD = 327303 
util_bw = 400 
Wasted_Col = 759 
Wasted_Row = 504 
Idle = 325640 

BW Util Bottlenecks: 
RCDc_limit = 810 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 327303 
n_nop = 327131 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 43 
n_pre = 29 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 72 
issued_total_col = 100 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.000306 
Either_Row_CoL_Bus_Util = 0.000526 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001436 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00143598
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=327303 n_nop=327154 n_act=37 n_pre=22 n_ref_event=0 n_req=90 n_rd=90 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0011
n_activity=2148 dram_eff=0.1676
bk0: 29a 327138i bk1: 31a 327043i bk2: 2a 327223i bk3: 3a 327195i bk4: 3a 327188i bk5: 2a 327239i bk6: 0a 327303i bk7: 6a 327121i bk8: 2a 327239i bk9: 2a 327239i bk10: 1a 327284i bk11: 2a 327229i bk12: 2a 327242i bk13: 2a 327243i bk14: 2a 327209i bk15: 1a 327286i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.588889
Row_Buffer_Locality_read = 0.588889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.299825
Bank_Level_Parallism_Col = 1.111794
Bank_Level_Parallism_Ready = 1.043478
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.111794 

BW Util details:
bwutil = 0.001100 
total_CMD = 327303 
util_bw = 360 
Wasted_Col = 614 
Wasted_Row = 285 
Idle = 326044 

BW Util Bottlenecks: 
RCDc_limit = 676 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 327303 
n_nop = 327154 
Read = 90 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 22 
n_ref = 0 
n_req = 90 
total_req = 90 

Dual Bus Interface Util: 
issued_total_row = 59 
issued_total_col = 90 
Row_Bus_Util =  0.000180 
CoL_Bus_Util = 0.000275 
Either_Row_CoL_Bus_Util = 0.000455 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000874 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000873808
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=327303 n_nop=327132 n_act=45 n_pre=30 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001173
n_activity=2514 dram_eff=0.1527
bk0: 30a 327107i bk1: 28a 326963i bk2: 2a 327232i bk3: 0a 327302i bk4: 2a 327282i bk5: 3a 327195i bk6: 5a 327161i bk7: 4a 327140i bk8: 2a 327228i bk9: 3a 327198i bk10: 3a 327235i bk11: 2a 327242i bk12: 3a 327192i bk13: 3a 327200i bk14: 2a 327235i bk15: 4a 327198i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.531250
Row_Buffer_Locality_read = 0.531250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.341300
Bank_Level_Parallism_Col = 1.176471
Bank_Level_Parallism_Ready = 1.092783
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.129630 

BW Util details:
bwutil = 0.001173 
total_CMD = 327303 
util_bw = 384 
Wasted_Col = 713 
Wasted_Row = 381 
Idle = 325825 

BW Util Bottlenecks: 
RCDc_limit = 825 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 327303 
n_nop = 327132 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 45 
n_pre = 30 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 75 
issued_total_col = 96 
Row_Bus_Util =  0.000229 
CoL_Bus_Util = 0.000293 
Either_Row_CoL_Bus_Util = 0.000522 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001708 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0017079
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=327303 n_nop=327173 n_act=33 n_pre=19 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009655
n_activity=1923 dram_eff=0.1643
bk0: 25a 327157i bk1: 27a 327030i bk2: 3a 327194i bk3: 2a 327234i bk4: 2a 327232i bk5: 2a 327236i bk6: 2a 327238i bk7: 2a 327224i bk8: 0a 327300i bk9: 3a 327200i bk10: 1a 327280i bk11: 3a 327199i bk12: 1a 327281i bk13: 0a 327306i bk14: 4a 327204i bk15: 2a 327285i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.582278
Row_Buffer_Locality_read = 0.582278
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.313765
Bank_Level_Parallism_Col = 1.201991
Bank_Level_Parallism_Ready = 1.150000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.180654 

BW Util details:
bwutil = 0.000965 
total_CMD = 327303 
util_bw = 316 
Wasted_Col = 523 
Wasted_Row = 262 
Idle = 326202 

BW Util Bottlenecks: 
RCDc_limit = 605 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 327303 
n_nop = 327173 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 19 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 79 
Row_Bus_Util =  0.000159 
CoL_Bus_Util = 0.000241 
Either_Row_CoL_Bus_Util = 0.000397 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.007692 
queue_avg = 0.002105 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00210508
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=327303 n_nop=327134 n_act=47 n_pre=31 n_ref_event=0 n_req=93 n_rd=93 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001137
n_activity=2681 dram_eff=0.1388
bk0: 25a 327158i bk1: 29a 326975i bk2: 4a 327190i bk3: 1a 327275i bk4: 1a 327280i bk5: 2a 327240i bk6: 1a 327282i bk7: 1a 327286i bk8: 5a 327119i bk9: 7a 327053i bk10: 3a 327142i bk11: 3a 327196i bk12: 3a 327204i bk13: 5a 327086i bk14: 2a 327230i bk15: 1a 327278i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.494624
Row_Buffer_Locality_read = 0.494624
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.292005
Bank_Level_Parallism_Col = 1.137357
Bank_Level_Parallism_Ready = 1.086022
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.126951 

BW Util details:
bwutil = 0.001137 
total_CMD = 327303 
util_bw = 372 
Wasted_Col = 779 
Wasted_Row = 459 
Idle = 325693 

BW Util Bottlenecks: 
RCDc_limit = 868 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 327303 
n_nop = 327134 
Read = 93 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 31 
n_ref = 0 
n_req = 93 
total_req = 93 

Dual Bus Interface Util: 
issued_total_row = 78 
issued_total_col = 93 
Row_Bus_Util =  0.000238 
CoL_Bus_Util = 0.000284 
Either_Row_CoL_Bus_Util = 0.000516 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.011834 
queue_avg = 0.001540 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00153986
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=327303 n_nop=327170 n_act=35 n_pre=22 n_ref_event=0 n_req=77 n_rd=77 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000941
n_activity=2094 dram_eff=0.1471
bk0: 27a 326997i bk1: 23a 327154i bk2: 3a 327193i bk3: 1a 327270i bk4: 2a 327274i bk5: 0a 327303i bk6: 2a 327242i bk7: 4a 327186i bk8: 3a 327203i bk9: 3a 327200i bk10: 2a 327235i bk11: 3a 327201i bk12: 0a 327301i bk13: 3a 327171i bk14: 0a 327300i bk15: 1a 327287i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.545455
Row_Buffer_Locality_read = 0.545455
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.233184
Bank_Level_Parallism_Col = 1.095041
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.081267 

BW Util details:
bwutil = 0.000941 
total_CMD = 327303 
util_bw = 308 
Wasted_Col = 595 
Wasted_Row = 351 
Idle = 326049 

BW Util Bottlenecks: 
RCDc_limit = 660 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 327303 
n_nop = 327170 
Read = 77 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 22 
n_ref = 0 
n_req = 77 
total_req = 77 

Dual Bus Interface Util: 
issued_total_row = 57 
issued_total_col = 77 
Row_Bus_Util =  0.000174 
CoL_Bus_Util = 0.000235 
Either_Row_CoL_Bus_Util = 0.000406 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.007519 
queue_avg = 0.000611 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000611055
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=327303 n_nop=327131 n_act=49 n_pre=33 n_ref_event=0 n_req=94 n_rd=94 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001149
n_activity=2518 dram_eff=0.1493
bk0: 24a 327056i bk1: 27a 327092i bk2: 5a 327089i bk3: 2a 327236i bk4: 3a 327194i bk5: 1a 327266i bk6: 5a 327112i bk7: 3a 327200i bk8: 6a 327149i bk9: 3a 327182i bk10: 3a 327191i bk11: 3a 327186i bk12: 3a 327236i bk13: 1a 327280i bk14: 4a 327198i bk15: 1a 327281i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.478723
Row_Buffer_Locality_read = 0.478723
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.370084
Bank_Level_Parallism_Col = 1.189130
Bank_Level_Parallism_Ready = 1.020833
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.166304 

BW Util details:
bwutil = 0.001149 
total_CMD = 327303 
util_bw = 376 
Wasted_Col = 736 
Wasted_Row = 456 
Idle = 325735 

BW Util Bottlenecks: 
RCDc_limit = 874 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 327303 
n_nop = 327131 
Read = 94 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 49 
n_pre = 33 
n_ref = 0 
n_req = 94 
total_req = 94 

Dual Bus Interface Util: 
issued_total_row = 82 
issued_total_col = 94 
Row_Bus_Util =  0.000251 
CoL_Bus_Util = 0.000287 
Either_Row_CoL_Bus_Util = 0.000526 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.023256 
queue_avg = 0.000800 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000800482
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=327303 n_nop=327177 n_act=30 n_pre=17 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009655
n_activity=1954 dram_eff=0.1617
bk0: 29a 327141i bk1: 27a 327053i bk2: 1a 327276i bk3: 1a 327278i bk4: 0a 327301i bk5: 0a 327303i bk6: 2a 327246i bk7: 1a 327284i bk8: 5a 327154i bk9: 0a 327298i bk10: 4a 327122i bk11: 2a 327239i bk12: 2a 327241i bk13: 3a 327172i bk14: 1a 327279i bk15: 1a 327283i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.620253
Row_Buffer_Locality_read = 0.620253
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.193017
Bank_Level_Parallism_Col = 1.084371
Bank_Level_Parallism_Ready = 1.164557
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.084371 

BW Util details:
bwutil = 0.000965 
total_CMD = 327303 
util_bw = 316 
Wasted_Col = 562 
Wasted_Row = 262 
Idle = 326163 

BW Util Bottlenecks: 
RCDc_limit = 583 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 327303 
n_nop = 327177 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 30 
n_pre = 17 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 47 
issued_total_col = 79 
Row_Bus_Util =  0.000144 
CoL_Bus_Util = 0.000241 
Either_Row_CoL_Bus_Util = 0.000385 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000843 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000843255
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=327303 n_nop=327146 n_act=41 n_pre=25 n_ref_event=0 n_req=92 n_rd=92 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001124
n_activity=2391 dram_eff=0.1539
bk0: 28a 327149i bk1: 29a 327137i bk2: 5a 327094i bk3: 4a 327153i bk4: 1a 327281i bk5: 4a 327131i bk6: 1a 327278i bk7: 3a 327175i bk8: 3a 327200i bk9: 4a 327150i bk10: 2a 327231i bk11: 2a 327236i bk12: 1a 327277i bk13: 1a 327280i bk14: 3a 327241i bk15: 1a 327287i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.554348
Row_Buffer_Locality_read = 0.554348
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.282297
Bank_Level_Parallism_Col = 1.100811
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.096176 

BW Util details:
bwutil = 0.001124 
total_CMD = 327303 
util_bw = 368 
Wasted_Col = 688 
Wasted_Row = 348 
Idle = 325899 

BW Util Bottlenecks: 
RCDc_limit = 766 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 327303 
n_nop = 327146 
Read = 92 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 41 
n_pre = 25 
n_ref = 0 
n_req = 92 
total_req = 92 

Dual Bus Interface Util: 
issued_total_row = 66 
issued_total_col = 92 
Row_Bus_Util =  0.000202 
CoL_Bus_Util = 0.000281 
Either_Row_CoL_Bus_Util = 0.000480 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.006369 
queue_avg = 0.001106 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00110601
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=327303 n_nop=327175 n_act=34 n_pre=19 n_ref_event=0 n_req=75 n_rd=75 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009166
n_activity=1917 dram_eff=0.1565
bk0: 22a 327203i bk1: 25a 327022i bk2: 2a 327232i bk3: 2a 327240i bk4: 0a 327297i bk5: 1a 327282i bk6: 1a 327281i bk7: 1a 327284i bk8: 5a 327153i bk9: 2a 327242i bk10: 3a 327242i bk11: 3a 327206i bk12: 1a 327283i bk13: 4a 327103i bk14: 1a 327278i bk15: 2a 327242i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.546667
Row_Buffer_Locality_read = 0.546667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.293942
Bank_Level_Parallism_Col = 1.102962
Bank_Level_Parallism_Ready = 1.026316
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.098731 

BW Util details:
bwutil = 0.000917 
total_CMD = 327303 
util_bw = 300 
Wasted_Col = 572 
Wasted_Row = 258 
Idle = 326173 

BW Util Bottlenecks: 
RCDc_limit = 629 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 327303 
n_nop = 327175 
Read = 75 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 19 
n_ref = 0 
n_req = 75 
total_req = 75 

Dual Bus Interface Util: 
issued_total_row = 53 
issued_total_col = 75 
Row_Bus_Util =  0.000162 
CoL_Bus_Util = 0.000229 
Either_Row_CoL_Bus_Util = 0.000391 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000834 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00083409
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=327303 n_nop=327166 n_act=38 n_pre=23 n_ref_event=0 n_req=80 n_rd=80 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009777
n_activity=2313 dram_eff=0.1383
bk0: 21a 327212i bk1: 23a 327138i bk2: 4a 327125i bk3: 1a 327280i bk4: 1a 327275i bk5: 3a 327193i bk6: 2a 327237i bk7: 2a 327233i bk8: 0a 327300i bk9: 3a 327243i bk10: 2a 327244i bk11: 2a 327244i bk12: 10a 326986i bk13: 1a 327276i bk14: 2a 327228i bk15: 3a 327239i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.525000
Row_Buffer_Locality_read = 0.525000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.265557
Bank_Level_Parallism_Col = 1.136968
Bank_Level_Parallism_Ready = 1.025000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.136968 

BW Util details:
bwutil = 0.000978 
total_CMD = 327303 
util_bw = 320 
Wasted_Col = 614 
Wasted_Row = 358 
Idle = 326011 

BW Util Bottlenecks: 
RCDc_limit = 690 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 327303 
n_nop = 327166 
Read = 80 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 23 
n_ref = 0 
n_req = 80 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 61 
issued_total_col = 80 
Row_Bus_Util =  0.000186 
CoL_Bus_Util = 0.000244 
Either_Row_CoL_Bus_Util = 0.000419 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.029197 
queue_avg = 0.000385 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000384964
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=327303 n_nop=327162 n_act=38 n_pre=22 n_ref_event=0 n_req=81 n_rd=81 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009899
n_activity=2214 dram_eff=0.1463
bk0: 22a 327162i bk1: 24a 327223i bk2: 2a 327239i bk3: 1a 327283i bk4: 2a 327244i bk5: 1a 327282i bk6: 3a 327244i bk7: 4a 327165i bk8: 5a 327075i bk9: 4a 327148i bk10: 3a 327226i bk11: 3a 327179i bk12: 2a 327239i bk13: 2a 327238i bk14: 1a 327278i bk15: 2a 327241i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530864
Row_Buffer_Locality_read = 0.530864
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.264134
Bank_Level_Parallism_Col = 1.116429
Bank_Level_Parallism_Ready = 1.012048
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.094437 

BW Util details:
bwutil = 0.000990 
total_CMD = 327303 
util_bw = 324 
Wasted_Col = 627 
Wasted_Row = 324 
Idle = 326028 

BW Util Bottlenecks: 
RCDc_limit = 697 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 327303 
n_nop = 327162 
Read = 81 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 81 
total_req = 81 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 81 
Row_Bus_Util =  0.000183 
CoL_Bus_Util = 0.000247 
Either_Row_CoL_Bus_Util = 0.000431 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000620 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00062022
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=327303 n_nop=327176 n_act=32 n_pre=17 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009655
n_activity=1913 dram_eff=0.1652
bk0: 24a 327201i bk1: 25a 327161i bk2: 2a 327238i bk3: 2a 327240i bk4: 3a 327234i bk5: 1a 327281i bk6: 4a 327200i bk7: 2a 327242i bk8: 2a 327234i bk9: 4a 327130i bk10: 1a 327277i bk11: 2a 327281i bk12: 3a 327203i bk13: 2a 327232i bk14: 0a 327301i bk15: 2a 327244i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.594937
Row_Buffer_Locality_read = 0.594937
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.161822
Bank_Level_Parallism_Col = 1.104964
Bank_Level_Parallism_Ready = 1.063291
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.056738 

BW Util details:
bwutil = 0.000965 
total_CMD = 327303 
util_bw = 316 
Wasted_Col = 537 
Wasted_Row = 291 
Idle = 326159 

BW Util Bottlenecks: 
RCDc_limit = 595 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 327303 
n_nop = 327176 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 17 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 49 
issued_total_col = 79 
Row_Bus_Util =  0.000150 
CoL_Bus_Util = 0.000241 
Either_Row_CoL_Bus_Util = 0.000388 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.007874 
queue_avg = 0.000907 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000907416

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1828, Miss = 69, Miss_rate = 0.038, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 1834, Miss = 71, Miss_rate = 0.039, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[2]: Access = 1756, Miss = 74, Miss_rate = 0.042, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 1737, Miss = 72, Miss_rate = 0.041, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 1760, Miss = 78, Miss_rate = 0.044, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 1844, Miss = 78, Miss_rate = 0.042, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[6]: Access = 1834, Miss = 73, Miss_rate = 0.040, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 1861, Miss = 82, Miss_rate = 0.044, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 1763, Miss = 67, Miss_rate = 0.038, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[9]: Access = 1811, Miss = 75, Miss_rate = 0.041, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 1800, Miss = 75, Miss_rate = 0.042, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 1739, Miss = 74, Miss_rate = 0.043, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 1662, Miss = 65, Miss_rate = 0.039, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 1669, Miss = 67, Miss_rate = 0.040, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 1684, Miss = 70, Miss_rate = 0.042, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 1712, Miss = 77, Miss_rate = 0.045, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[16]: Access = 1708, Miss = 41, Miss_rate = 0.024, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 1561, Miss = 39, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1619, Miss = 54, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1709, Miss = 41, Miss_rate = 0.024, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 1759, Miss = 45, Miss_rate = 0.026, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[21]: Access = 1625, Miss = 36, Miss_rate = 0.022, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[22]: Access = 1775, Miss = 46, Miss_rate = 0.026, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[23]: Access = 1771, Miss = 49, Miss_rate = 0.028, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[24]: Access = 1531, Miss = 35, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 1567, Miss = 41, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 1556, Miss = 43, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 1628, Miss = 39, Miss_rate = 0.024, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 1567, Miss = 41, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 1654, Miss = 41, Miss_rate = 0.025, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[30]: Access = 1652, Miss = 40, Miss_rate = 0.024, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 1665, Miss = 41, Miss_rate = 0.025, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 54641
L2_total_cache_misses = 1839
L2_total_cache_miss_rate = 0.0337
L2_total_cache_pending_hits = 144
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 45151
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 731
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 509
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 418
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3456
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 144
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 36
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 144
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 46391
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4506
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3888
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=54641
icnt_total_pkts_simt_to_mem=51833
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 51833
Req_Network_cycles = 178147
Req_Network_injected_packets_per_cycle =       0.2910 
Req_Network_conflicts_per_cycle =       0.0012
Req_Network_conflicts_per_cycle_util =       0.0069
Req_Bank_Level_Parallism =       1.6454
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0002
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0091

Reply_Network_injected_packets_num = 54641
Reply_Network_cycles = 178147
Reply_Network_injected_packets_per_cycle =        0.3067
Reply_Network_conflicts_per_cycle =        0.4951
Reply_Network_conflicts_per_cycle_util =       2.5793
Reply_Bank_Level_Parallism =       1.5978
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0197
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0090
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 0 sec (60 sec)
gpgpu_simulation_rate = 33538 (inst/sec)
gpgpu_simulation_rate = 2969 (cycle/sec)
gpgpu_silicon_slowdown = 641630x
launching memcpy command : MemcpyHtoD,0x00007febe3707000,4096
launching memcpy command : MemcpyHtoD,0x00007febe3708400,32768
Processing kernel ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-14.traceg
-kernel name = _Z12pgain_kerneliilP5PointiPfS1_PiPb
-kernel id = 14
-grid dim = (2,1,1)
-block dim = (512,1,1)
-shmem = 64
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fec18000000
-local mem base_addr = 0x00007fec1a000000
-nvbit version = 1.4
-accelsim tracer version = 3
launching kernel command : ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-14.traceg
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 1,0,0
