#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Mar 21 10:54:11 2025
# Process ID         : 12248
# Current directory  : C:/Users/Elias/OneDrive/UCA/9_Semestre/Micro_2/Vivado/upDownCounter/upDownCounter.runs/synth_1
# Command line       : vivado.exe -log ButtonCounter.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ButtonCounter.tcl
# Log file           : C:/Users/Elias/OneDrive/UCA/9_Semestre/Micro_2/Vivado/upDownCounter/upDownCounter.runs/synth_1/ButtonCounter.vds
# Journal file       : C:/Users/Elias/OneDrive/UCA/9_Semestre/Micro_2/Vivado/upDownCounter/upDownCounter.runs/synth_1\vivado.jou
# Running On         : Elias
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 7 5800H with Radeon Graphics         
# CPU Frequency      : 3194 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 33663 MB
# Swap memory        : 2147 MB
# Total Virtual      : 35811 MB
# Available Virtual  : 20323 MB
#-----------------------------------------------------------
source ButtonCounter.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 403.535 ; gain = 103.039
Command: synth_design -top ButtonCounter -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13124
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1081.320 ; gain = 467.812
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ButtonCounter' [C:/Users/Elias/OneDrive/UCA/9_Semestre/Micro_2/Vivado/upDownCounter/upDownCounter.srcs/sources_1/new/ButtonCounter.vhd:14]
INFO: [Synth 8-638] synthesizing module 'frecDivisor' [C:/Users/Elias/OneDrive/UCA/9_Semestre/Micro_2/Vivado/upDownCounter/upDownCounter.srcs/sources_1/new/frecDivisor.vhd:13]
	Parameter n bound to: 1500000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'frecDivisor' (0#1) [C:/Users/Elias/OneDrive/UCA/9_Semestre/Micro_2/Vivado/upDownCounter/upDownCounter.srcs/sources_1/new/frecDivisor.vhd:13]
INFO: [Synth 8-638] synthesizing module 'edgeDetector' [C:/Users/Elias/OneDrive/UCA/9_Semestre/Micro_2/Vivado/upDownCounter/upDownCounter.srcs/sources_1/new/edgeDetector.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'edgeDetector' (0#1) [C:/Users/Elias/OneDrive/UCA/9_Semestre/Micro_2/Vivado/upDownCounter/upDownCounter.srcs/sources_1/new/edgeDetector.vhd:14]
INFO: [Synth 8-638] synthesizing module 'upDownCounter' [C:/Users/Elias/OneDrive/UCA/9_Semestre/Micro_2/Vivado/upDownCounter/upDownCounter.srcs/sources_1/new/upDownCounter.vhd:16]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upDownCounter' (0#1) [C:/Users/Elias/OneDrive/UCA/9_Semestre/Micro_2/Vivado/upDownCounter/upDownCounter.srcs/sources_1/new/upDownCounter.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'ButtonCounter' (0#1) [C:/Users/Elias/OneDrive/UCA/9_Semestre/Micro_2/Vivado/upDownCounter/upDownCounter.srcs/sources_1/new/ButtonCounter.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1187.055 ; gain = 573.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1187.055 ; gain = 573.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1187.055 ; gain = 573.547
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1187.055 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Elias/OneDrive/UCA/9_Semestre/Micro_2/Vivado/upDownCounter/upDownCounter.srcs/constrs_1/imports/Vivado/ZYBO_Master.xdc]
Finished Parsing XDC File [C:/Users/Elias/OneDrive/UCA/9_Semestre/Micro_2/Vivado/upDownCounter/upDownCounter.srcs/constrs_1/imports/Vivado/ZYBO_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Elias/OneDrive/UCA/9_Semestre/Micro_2/Vivado/upDownCounter/upDownCounter.srcs/constrs_1/imports/Vivado/ZYBO_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ButtonCounter_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ButtonCounter_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1262.484 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1262.484 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1262.484 ; gain = 648.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1262.484 ; gain = 648.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1262.484 ; gain = 648.977
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'std_reg' in module 'edgeDetector'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00001 |                              000
              maybe_edge |                            00010 |                              001
                 is_edge |                            00100 |                              010
               wait_zero |                            01000 |                              011
              maybe_zero |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'std_reg' using encoding 'one-hot' in module 'edgeDetector'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 1262.484 ; gain = 648.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input    5 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 12    
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 1262.484 ; gain = 648.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 1381.234 ; gain = 767.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 1402.090 ; gain = 788.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 1402.090 ; gain = 788.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 1609.043 ; gain = 995.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 1609.043 ; gain = 995.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 1609.043 ; gain = 995.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 1609.043 ; gain = 995.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 1609.043 ; gain = 995.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 1609.043 ; gain = 995.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     6|
|3     |LUT1   |     2|
|4     |LUT2   |     2|
|5     |LUT3   |     2|
|6     |LUT4   |     7|
|7     |LUT5   |     6|
|8     |LUT6   |     3|
|9     |FDRE   |    33|
|10    |FDSE   |     2|
|11    |IBUF   |     4|
|12    |OBUF   |     4|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 1609.043 ; gain = 995.535
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:37 . Memory (MB): peak = 1609.043 ; gain = 920.105
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 1609.043 ; gain = 995.535
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1609.043 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1609.043 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 3dac1553
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:01:11 . Memory (MB): peak = 1609.043 ; gain = 1205.508
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1609.043 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Elias/OneDrive/UCA/9_Semestre/Micro_2/Vivado/upDownCounter/upDownCounter.runs/synth_1/ButtonCounter.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file ButtonCounter_utilization_synth.rpt -pb ButtonCounter_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar 21 10:55:49 2025...
