# Draw Engine â€” 2D Graphics Accelerator

Demo and evaluation package for the "Draw Engine" hardware 2D graphics accelerator.  
With just a Docker environment, you can immediately experience **HW-accelerated rendering on RISC-V Linux**.

---

## System Overview

Draw Engine is a 2D graphics accelerator IP that executes rectangle fill, texture transfer (BitBlt), alpha blending, and stencil transparency processing in a hardware pipeline.

By simply submitting a **display list (command sequence)** from the CPU,
it performs high-speed 2D rendering operations on the framebuffer in VRAM.

### Key Features

| Feature | Description |
|---------|-------------|
| **Rectangle Fill** | Fill rectangular area with specified color |
| **Texture Transfer** | Copy texture image from VRAM to arbitrary position |
| **Alpha Blending** | Alpha compositing between source and destination |
| **Stencil (Transparency)** | Color key processing treating specified color as transparent |
| **Supported Resolutions** | VGA (640Ã—480) / SVGA (800Ã—600) / XGA (1024Ã—768) / SXGA (1280Ã—1024) |
| **Pixel Format** | ARGB8888 / RGB888 |

---

## Architecture

### Bus Interface

Draw Engine has two bus interfaces:

- **APB3** â€” Register control from CPU (command submission, status readout)
- **AXI4 Master** â€” Direct DMA access to VRAM (pixel read/write)

```
              â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    APB3      â”‚              â”‚  AXI4 Master
  â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¶  â”‚  Draw Engine â”‚ â—€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¶  VRAM (Main Memory)
Register Ctrl â”‚              â”‚  Pixel DMA
              â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                     â”‚
                 DRW_IRQ (Rendering Complete Interrupt)
```

### 5-Stage Pipeline

Rendering commands are processed through the following 5-stage pipeline.
Stages are connected by FIFOs, absorbing AXI latency variations.

```
  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
  â”‚ â‘  Command   â”‚    â”‚ â‘¡ Address   â”‚    â”‚ â‘¢ VRAM    â”‚    â”‚ â‘£ Pixel    â”‚    â”‚ â‘¤ VRAM    â”‚
  â”‚    Parse    â”‚â”€â”€â–¶â”‚  Generation  â”‚â”€â”€â–¶â”‚    Read    â”‚â”€â”€â–¶â”‚ Generation  â”‚â”€â”€â–¶â”‚    Write   â”‚
  â”‚             â”‚    â”‚             â”‚    â”‚ (AXI Read)â”‚    â”‚ Î± Blend     â”‚    â”‚(AXI Write)â”‚
  â”‚             â”‚    â”‚             â”‚    â”‚           â”‚    â”‚ Stencil     â”‚    â”‚           â”‚
  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Command Architecture

The CPU writes command words to the command FIFO.
The rendering engine reads commands from the FIFO and processes them sequentially in the pipeline.

Commands are broadly classified into three types:

- **State Setting Commands** â€” Set rendering parameters such as framebuffer address, drawing area, texture, fill color, stencil, alpha blending, etc.
- **Drawing Execution Commands** â€” Execute rectangle fill, texture transfer (BitBlt)
- **Control Commands** â€” NOP, display list termination, etc.

---

## VirtIO-GPU Integration

In this package, the Draw Engine can be used from the Linux kernel standard `virtio-gpu.ko` driver
via a **VirtIO-GPU frontend**.

### VirtIO-GPU Architecture

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                     SoC (Renode Co-Simulation)                        â”‚
â”‚                                                                       â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚  â”‚  VexRiscv    â”‚    APB3          â”‚       VirtIO-GPU Engine         â”‚ â”‚
â”‚  â”‚  rv32ima     â”‚ â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¶ â”‚                                 â”‚ â”‚
â”‚  â”‚  Linux       â”‚  Register Ctrl   â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚ â”‚
â”‚  â”‚              â”‚                  â”‚  â”‚  VirtIO MMIO Transport    â”‚ â”‚ â”‚
â”‚  â”‚ virtio-gpu   â”‚                  â”‚  â”‚  Device Detection/        â”‚ â”‚ â”‚
â”‚  â”‚ .ko driver   â”‚                  â”‚  â”‚  Feature Negotiation      â”‚ â”‚ â”‚
â”‚  â”‚              â”‚                  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚ â”‚
â”‚  â”‚              â”‚                  â”‚            â”‚                    â”‚ â”‚
â”‚  â”‚              â”‚                  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚ â”‚
â”‚  â”‚              â”‚     AXI4         â”‚  â”‚  Virtqueue Processing     â”‚ â”‚ â”‚
â”‚  â”‚              â”‚ â—€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ â”‚  â”‚  Engine                   â”‚ â”‚ â”‚
â”‚  â”‚              â”‚ Desc/Ring DMA    â”‚  â”‚  DMA Ring Processing      â”‚ â”‚ â”‚
â”‚  â”‚              â”‚                  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚ â”‚
â”‚  â”‚              â”‚                  â”‚            â”‚                    â”‚ â”‚
â”‚  â”‚              â”‚                  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚ â”‚
â”‚  â”‚              â”‚                  â”‚  â”‚  GPU Command Translation  â”‚ â”‚ â”‚
â”‚  â”‚              â”‚                  â”‚  â”‚  VirtIO GPU â†’ Draw Engine â”‚ â”‚ â”‚
â”‚  â”‚              â”‚                  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚ â”‚
â”‚  â”‚              â”‚     AXI4         â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚ â”‚
â”‚  â”‚              â”‚ â—€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ â”‚  â”‚  Draw Engine              â”‚ â”‚ â”‚
â”‚  â”‚              â”‚  Pixel DMA       â”‚  â”‚  5-Stage Pipeline         â”‚ â”‚ â”‚
â”‚  â”‚              â”‚                  â”‚  â”‚  Rendering Process        â”‚ â”‚ â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜                  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚ â”‚
â”‚         â”‚                          â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                                      â”‚
â”‚  â”‚        Main RAM             â”‚                                      â”‚
â”‚  â”‚  Kernel + Root FS           â”‚                                      â”‚
â”‚  â”‚  Framebuffer                â”‚                                      â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Operation Flow

1. **Linux kernel recognizes device** â€” Detects `virtio,mmio` node in Device Tree and loads `virtio-gpu.ko`
2. **GPU command issuance** â€” User space rendering requests reach HW via VirtIO queue
3. **Command translation** â€” VirtIO GPU commands are converted to Draw Engine native command sequences
4. **HW rendering execution** â€” Draw Engine executes pixel DMA in pipeline and updates framebuffer
5. **Interrupt notification** â€” After completion, updates VirtIO Used Ring and notifies Linux via IRQ

### Dual Access Path

VirtIO-GPU Engine provides two access paths:

- **VirtIO MMIO Path** â€” Access from Linux `virtio-gpu.ko` driver via standard VirtIO protocol
- **Legacy Register Path** â€” Direct access to Draw Engine registers from bare-metal environment or UIO driver

---

## Simulation Environment

The demos in this package run on **Renode + Verilator Co-Simulation**.

| Component | Description |
|-----------|-------------|
| **CPU** | VexRiscv rv32ima (with MMU) |
| **OS** | Linux (OpenSBI + Linux Kernel + BusyBox rootfs) |
| **Graphics IP** | Draw Engine RTL compiled to shared library with Verilator |
| **Simulator** | Renode (multi-peripheral SoC emulator) |
| **Display** | VNC / HTTP framebuffer viewer (Python) |

The RTL is compiled to C++ with Verilator, and the entire SoC is simulated with cycle accuracy
using Renode's Co-Simulation framework.
Rendering is performed by accessing actual HW registers from the Linux kernel running on the CPU.

### SoC Configuration

| Component | Description |
|-----------|-------------|
| ROM | OpenSBI firmware |
| SRAM | High-speed work memory |
| Main RAM (64 MiB) | Linux kernel + root FS + framebuffer |
| VirtIO-GPU Engine | Draw Engine + VirtIO frontend |
| UART | Serial console |
| CLINT / PLIC | Timer / interrupt controller |

---

## How to Run Demos

### Requirements

- **Docker** only
- **Git LFS** (if cloning from repository)

### Clone Repository (with Git LFS)

This repository uses **Git LFS** to store large files (Docker image: 922 MB).

```bash
# Install Git LFS (if not already installed)
# Ubuntu/Debian:
sudo apt-get install git-lfs

# macOS:
brew install git-lfs

# Initialize Git LFS
git lfs install

# Clone repository (automatically downloads LFS files)
git clone https://github.com/WhatACotton/vertio-GPU-draw-engine.git
cd vertio-GPU-draw-engine
```

**Note:** If you cloned without Git LFS, the Docker tar will be just a pointer file.
To download the actual file:

```bash
git lfs pull
```

### 1. Extract (from tar.gz package)

If you downloaded the tar.gz archive instead of cloning:

```bash
tar xzf draw_engine.tar.gz
cd draw_engine
```

### 2. Load Docker Image

```bash
docker load < formal-hdl-env.tar
```

### 3. Linux Boot Demo ğŸ§

Boot Linux on a RISC-V SoC equipped with Draw Engine and perform
HW-accelerated rendering to the framebuffer via VirtIO-GPU.

```bash
./exec.sh linux
```

After startup, you can connect to the following endpoints:

| Endpoint | Connection Method |
|----------|-------------------|
| **Framebuffer** | Open http://localhost:5800 in browser |
| **UART Console** | `telnet localhost 4321` |
| **VNC Connection** | `vncviewer localhost:5900` |
| **Renode Monitor** | `telnet localhost 1234` |

To boot in headless mode (UART only):

```bash
./exec.sh linux-headless
```

#### fb_tux â€” Framebuffer Drawing Tool ğŸ§

After Linux boots, you can draw directly to the framebuffer from the UART console (`telnet localhost 4321`)
using the `fb_tux` command. Drawing results can be viewed in real-time via VNC / HTTP viewer.

```bash
fb_tux tux              # Draw Tux (Linux penguin)
fb_tux logo             # Draw kernel boot logo style
fb_tux color red        # Fill entire screen with color
fb_tux gradient         # RGB gradient
fb_tux fill 00FF00FF    # Fill with specified color (AARRGGBB)
fb_tux clear            # Clear screen
fb_tux text             # Return to fbcon text mode
```

`fb_tux` is a binary included in the rootfs that directly mmaps `/dev/fb0` for rendering.
Since Draw Engine writes pixel data to VRAM via VirtIO-GPU,
it can be used to verify HW acceleration operation even though it's software rendering.

### 4. Image Processing Demo ğŸ°

Bare-metal firmware uses Draw Engine to perform image processing (texture transfer + alpha blending).
The included rabbit image is used by default.

```bash
# Run with default image
./exec.sh imgproc

# Specify your own image
./exec.sh imgproc photo.png
```

### 5. Interactive Shell

You can freely operate inside the Docker container.

```bash
./exec.sh

# Inside container:
make help           # List available targets
make demo-info      # Package details
make check-results  # Check test results
```

---

## Package Structure

```
draw_engine/
â”œâ”€â”€ formal-hdl-env.tar          # Docker execution environment (all tools included)
â”œâ”€â”€ hdl/                        # Encrypted RTL (IEEE P1735)
â”œâ”€â”€ boot/                       # Pre-built Linux boot images
â”‚   â”œâ”€â”€ fw_jump.bin            #   OpenSBI firmware
â”‚   â”œâ”€â”€ Image                  #   Linux kernel (rv32)
â”‚   â”œâ”€â”€ rootfs.cpio            #   Root filesystem
â”‚   â””â”€â”€ *.dtb                  #   Device tree blob
â”œâ”€â”€ lib/                        # Verilator shared libraries (pre-built binaries)
â”‚   â”œâ”€â”€ libVtop.so             #   Draw Engine (for bare-metal)
â”‚   â””â”€â”€ libVtop_virtio.so     #   VirtIO-GPU Engine (for Linux)
â”œâ”€â”€ fw/                         # Pre-built firmware (binaries only)
â”‚   â”œâ”€â”€ draw_imgproc.bin       #   Image processing demo
â”‚   â””â”€â”€ draw_fb.bin            #   Framebuffer demo
â”œâ”€â”€ renode/                     # Renode platform definitions and scripts
â”œâ”€â”€ sample/                     # Sample images
â”‚   â””â”€â”€ rabbit.png             #   Default demo image ğŸ°
â”œâ”€â”€ results/                    # Pre-executed test results
â”‚   â”œâ”€â”€ results.xml            #   cocotb test results (JUnit XML)
â”‚   â””â”€â”€ gallery/               #   Gallery of rendering output images
â”œâ”€â”€ exec.sh                     # Demo launch script
â”œâ”€â”€ test.sh                     # Package verification script
â””â”€â”€ README.md                   # This file
```

> **Note**: All components included in this package (RTL, firmware, shared libraries,
> Linux boot images) consist only of pre-built binaries.
> No source code or driver sources are included.

## Package Verification

```bash
# Full check (structural integrity + binaries + test results)
./test.sh

# Check test results only
./test.sh verify
```

## About RTL

HDL sources are encrypted in **IEEE P1735** format.
They can be decrypted and synthesized with FPGA vendor tools (Vivado, Quartus, etc.), but plaintext sources are not included.

This is because the project is designed as an assignment for the COJT Hardware Course.
To prevent future students from referencing this implementation,
the RTL source is distributed in encrypted form.

## License

See the included LICENSE file for usage terms.

### Open Source Components

This package includes GPL-licensed components (Linux kernel, BusyBox, Verilator libraries).
Source code is included in `source/` directory. See [THIRD_PARTY_LICENSES.md](THIRD_PARTY_LICENSES.md) for details.

