// Seed: 1801331447
module module_0;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input uwire id_1,
    inout wor id_2,
    input tri0 id_3,
    output uwire id_4,
    inout tri1 id_5,
    input tri id_6,
    input wor id_7,
    input wor id_8,
    output wand id_9,
    input supply1 id_10,
    output logic id_11
);
  assign id_5 = 1;
  module_0 modCall_1 ();
  always_comb id_11 <= 1;
  wire id_13;
  parameter id_14 = 1;
  assign id_4 = id_5;
  wire id_15;
endmodule
