#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat Dec  6 17:12:18 2025
# Process ID: 22404
# Current directory: C:/Users/kkj48/Desktop/Projects/Vivado/TermProject/TermProject.runs/synth_1
# Command line: vivado.exe -log sys_base.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source sys_base.tcl
# Log file: C:/Users/kkj48/Desktop/Projects/Vivado/TermProject/TermProject.runs/synth_1/sys_base.vds
# Journal file: C:/Users/kkj48/Desktop/Projects/Vivado/TermProject/TermProject.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source sys_base.tcl -notrace
Command: synth_design -top sys_base -part xc7s75fgga484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s75'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s75'
INFO: [Device 21-403] Loading part xc7s75fgga484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 31456
WARNING: [Synth 8-6901] identifier 'scroll_en' is used before its declaration [C:/Users/kkj48/Desktop/Projects/Vivado/TermProject/src/controller/lcd_ctrl.v:56]
WARNING: [Synth 8-6901] identifier 'scroll_en' is used before its declaration [C:/Users/kkj48/Desktop/Projects/Vivado/TermProject/src/controller/lcd_ctrl.v:61]
CRITICAL WARNING: [Synth 8-976] note_time has already been declared [C:/Users/kkj48/Desktop/Projects/Vivado/TermProject/src/fsm/note_gen.v:37]
CRITICAL WARNING: [Synth 8-2654] second declaration of note_time ignored [C:/Users/kkj48/Desktop/Projects/Vivado/TermProject/src/fsm/note_gen.v:37]
INFO: [Synth 8-994] note_time is declared here [C:/Users/kkj48/Desktop/Projects/Vivado/TermProject/src/fsm/note_gen.v:19]
CRITICAL WARNING: [Synth 8-976] note_track has already been declared [C:/Users/kkj48/Desktop/Projects/Vivado/TermProject/src/fsm/note_gen.v:38]
CRITICAL WARNING: [Synth 8-2654] second declaration of note_track ignored [C:/Users/kkj48/Desktop/Projects/Vivado/TermProject/src/fsm/note_gen.v:38]
INFO: [Synth 8-994] note_track is declared here [C:/Users/kkj48/Desktop/Projects/Vivado/TermProject/src/fsm/note_gen.v:20]
CRITICAL WARNING: [Synth 8-976] note_pitch has already been declared [C:/Users/kkj48/Desktop/Projects/Vivado/TermProject/src/fsm/note_gen.v:39]
CRITICAL WARNING: [Synth 8-2654] second declaration of note_pitch ignored [C:/Users/kkj48/Desktop/Projects/Vivado/TermProject/src/fsm/note_gen.v:39]
INFO: [Synth 8-994] note_pitch is declared here [C:/Users/kkj48/Desktop/Projects/Vivado/TermProject/src/fsm/note_gen.v:21]
WARNING: [Synth 8-6901] identifier 'NOTE_COUNT' is used before its declaration [C:/Users/kkj48/Desktop/Projects/Vivado/TermProject/src/fsm/note_gen.v:19]
WARNING: [Synth 8-6901] identifier 'NOTE_COUNT' is used before its declaration [C:/Users/kkj48/Desktop/Projects/Vivado/TermProject/src/fsm/note_gen.v:20]
WARNING: [Synth 8-6901] identifier 'NOTE_COUNT' is used before its declaration [C:/Users/kkj48/Desktop/Projects/Vivado/TermProject/src/fsm/note_gen.v:21]
CRITICAL WARNING: [Synth 8-976] w_judge has already been declared [C:/Users/kkj48/Desktop/Projects/Vivado/TermProject/src/base/sys_base.v:61]
CRITICAL WARNING: [Synth 8-2654] second declaration of w_judge ignored [C:/Users/kkj48/Desktop/Projects/Vivado/TermProject/src/base/sys_base.v:61]
INFO: [Synth 8-994] w_judge is declared here [C:/Users/kkj48/Desktop/Projects/Vivado/TermProject/src/base/sys_base.v:51]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1028.223 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sys_base' [C:/Users/kkj48/Desktop/Projects/Vivado/TermProject/src/base/sys_base.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [C:/Users/kkj48/Desktop/Projects/Vivado/TermProject/src/base/clk_div.v:4]
	Parameter CNT_MAX bound to: 49999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (1#1) [C:/Users/kkj48/Desktop/Projects/Vivado/TermProject/src/base/clk_div.v:4]
INFO: [Synth 8-6157] synthesizing module 'game_timer' [C:/Users/kkj48/Desktop/Projects/Vivado/TermProject/src/base/game_timer.v:4]
INFO: [Synth 8-6155] done synthesizing module 'game_timer' (2#1) [C:/Users/kkj48/Desktop/Projects/Vivado/TermProject/src/base/game_timer.v:4]
INFO: [Synth 8-6157] synthesizing module 'button_ctrl' [C:/Users/kkj48/Desktop/Projects/Vivado/TermProject/src/controller/button_ctrl.v:1]
	Parameter IDX_START bound to: 0 - type: integer 
	Parameter IDX_RESTART bound to: 1 - type: integer 
	Parameter IDX_PLAY_U bound to: 2 - type: integer 
	Parameter IDX_PLAY_D bound to: 3 - type: integer 
	Parameter DEBOUNCE_TIME bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'button_ctrl' (3#1) [C:/Users/kkj48/Desktop/Projects/Vivado/TermProject/src/controller/button_ctrl.v:1]
INFO: [Synth 8-6157] synthesizing module 'note_gen' [C:/Users/kkj48/Desktop/Projects/Vivado/TermProject/src/fsm/note_gen.v:4]
	Parameter G3 bound to: 127551 - type: integer 
	Parameter Bb3 bound to: 107296 - type: integer 
	Parameter C4 bound to: 95556 - type: integer 
	Parameter Db4 bound to: 90197 - type: integer 
	Parameter NOTE_COUNT bound to: 12 - type: integer 
	Parameter END_DELAY bound to: 5000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'note_gen' (4#1) [C:/Users/kkj48/Desktop/Projects/Vivado/TermProject/src/fsm/note_gen.v:4]
INFO: [Synth 8-6157] synthesizing module 'lcd_ctrl' [C:/Users/kkj48/Desktop/Projects/Vivado/TermProject/src/controller/lcd_ctrl.v:1]
	Parameter SCROLL_SPEED bound to: 300 - type: integer 
	Parameter S_INIT bound to: 0 - type: integer 
	Parameter S_CMD_PRE bound to: 1 - type: integer 
	Parameter S_CMD_SEND bound to: 2 - type: integer 
	Parameter S_CMD_HOLD bound to: 3 - type: integer 
	Parameter S_DATA_PRE bound to: 4 - type: integer 
	Parameter S_DATA_SEND bound to: 5 - type: integer 
	Parameter S_DATA_HOLD bound to: 6 - type: integer 
	Parameter DLY_2MS bound to: 100000 - type: integer 
	Parameter DLY_50US bound to: 2500 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/kkj48/Desktop/Projects/Vivado/TermProject/src/controller/lcd_ctrl.v:160]
INFO: [Synth 8-6155] done synthesizing module 'lcd_ctrl' (5#1) [C:/Users/kkj48/Desktop/Projects/Vivado/TermProject/src/controller/lcd_ctrl.v:1]
INFO: [Synth 8-6157] synthesizing module 'judgement_ctrl' [C:/Users/kkj48/Desktop/Projects/Vivado/TermProject/src/controller/judgement_ctrl.v:1]
	Parameter SOUND_DURATION bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'judgement_ctrl' (6#1) [C:/Users/kkj48/Desktop/Projects/Vivado/TermProject/src/controller/judgement_ctrl.v:1]
INFO: [Synth 8-6157] synthesizing module 'score_ctrl' [C:/Users/kkj48/Desktop/Projects/Vivado/TermProject/src/controller/score_ctrl.v:1]
INFO: [Synth 8-6155] done synthesizing module 'score_ctrl' (7#1) [C:/Users/kkj48/Desktop/Projects/Vivado/TermProject/src/controller/score_ctrl.v:1]
INFO: [Synth 8-6157] synthesizing module 'full_color_led_ctrl' [C:/Users/kkj48/Desktop/Projects/Vivado/TermProject/src/controller/full_color_led_ctrl.v:1]
	Parameter COLOR_OFF bound to: 12'b000000000000 
	Parameter COLOR_RED bound to: 12'b111100000000 
	Parameter COLOR_YEL bound to: 12'b111111110000 
	Parameter COLOR_GRN bound to: 12'b000011110000 
	Parameter ANIM_SPEED bound to: 500 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'full_color_led_ctrl' (8#1) [C:/Users/kkj48/Desktop/Projects/Vivado/TermProject/src/controller/full_color_led_ctrl.v:1]
INFO: [Synth 8-6157] synthesizing module 'seven_segment_ctrl' [C:/Users/kkj48/Desktop/Projects/Vivado/TermProject/src/controller/seven_segment_ctrl.v:1]
	Parameter SEG_0 bound to: 8'b01111111 
	Parameter SEG_1 bound to: 8'b00000110 
	Parameter SEG_2 bound to: 8'b01011011 
	Parameter SEG_BLK bound to: 8'b00000000 
INFO: [Synth 8-6155] done synthesizing module 'seven_segment_ctrl' (9#1) [C:/Users/kkj48/Desktop/Projects/Vivado/TermProject/src/controller/seven_segment_ctrl.v:1]
INFO: [Synth 8-6157] synthesizing module 'eight_array_seven_segment_ctrl' [C:/Users/kkj48/Desktop/Projects/Vivado/TermProject/src/controller/eight_array_seven_segment_ctrl.v:1]
	Parameter SEG_0 bound to: 8'b00111111 
	Parameter SEG_1 bound to: 8'b00000110 
	Parameter SEG_2 bound to: 8'b01011011 
	Parameter SEG_3 bound to: 8'b01001111 
	Parameter SEG_4 bound to: 8'b01100110 
	Parameter SEG_5 bound to: 8'b01101101 
	Parameter SEG_6 bound to: 8'b01111101 
	Parameter SEG_7 bound to: 8'b00100111 
	Parameter SEG_8 bound to: 8'b01111111 
	Parameter SEG_9 bound to: 8'b01101111 
	Parameter CH_P bound to: 8'b01110011 
	Parameter CH_F bound to: 8'b01110001 
	Parameter CH_C bound to: 8'b00111001 
	Parameter CH_t bound to: 8'b01111000 
	Parameter CH_n bound to: 8'b01010100 
	Parameter CH_r bound to: 8'b01010000 
	Parameter CH_m bound to: 8'b00110111 
	Parameter CH_L bound to: 8'b00111000 
	Parameter CH_M bound to: 8'b00110111 
	Parameter CH_I bound to: 8'b00000110 
	Parameter CH_S bound to: 8'b01101101 
	Parameter CH_BLK bound to: 8'b00000000 
INFO: [Synth 8-6155] done synthesizing module 'eight_array_seven_segment_ctrl' (10#1) [C:/Users/kkj48/Desktop/Projects/Vivado/TermProject/src/controller/eight_array_seven_segment_ctrl.v:1]
INFO: [Synth 8-6157] synthesizing module 'piezo_ctrl' [C:/Users/kkj48/Desktop/Projects/Vivado/TermProject/src/controller/piezo_ctrl.v:1]
INFO: [Synth 8-6155] done synthesizing module 'piezo_ctrl' (11#1) [C:/Users/kkj48/Desktop/Projects/Vivado/TermProject/src/controller/piezo_ctrl.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sys_base' (12#1) [C:/Users/kkj48/Desktop/Projects/Vivado/TermProject/src/base/sys_base.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1028.223 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1028.223 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1028.223 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1028.223 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/kkj48/Desktop/Projects/Vivado/TermProject/TermProject.srcs/constrs_1/new/TermProject.xdc]
Finished Parsing XDC File [C:/Users/kkj48/Desktop/Projects/Vivado/TermProject/TermProject.srcs/constrs_1/new/TermProject.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/kkj48/Desktop/Projects/Vivado/TermProject/TermProject.srcs/constrs_1/new/TermProject.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sys_base_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sys_base_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1041.414 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1041.414 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1041.414 ; gain = 13.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s75fgga484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1041.414 ; gain = 13.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1041.414 ; gain = 13.191
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'lcd_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_INIT |                              000 |                             0000
               S_CMD_PRE |                              001 |                             0001
              S_CMD_SEND |                              010 |                             0010
              S_CMD_HOLD |                              011 |                             0011
              S_DATA_PRE |                              100 |                             0100
             S_DATA_SEND |                              101 |                             0101
             S_DATA_HOLD |                              110 |                             0110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'lcd_ctrl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1041.414 ; gain = 13.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   2 Input   16 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 5     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 39    
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 33    
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 11    
+---Muxes : 
	  13 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 11    
	   7 Input   32 Bit        Muxes := 1     
	   4 Input   16 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   7 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 4     
	   4 Input    7 Bit        Muxes := 3     
	   8 Input    7 Bit        Muxes := 1     
	  12 Input    7 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 9     
	   7 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 2     
	   9 Input    4 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   7 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	  13 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 20    
	   3 Input    1 Bit        Muxes := 2     
	   7 Input    1 Bit        Muxes := 8     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 140 (col length:80)
BRAMs: 180 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1078.637 ; gain = 50.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1078.637 ; gain = 50.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1078.637 ; gain = 50.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1108.012 ; gain = 79.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1113.598 ; gain = 85.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1113.598 ; gain = 85.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1113.598 ; gain = 85.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1113.598 ; gain = 85.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1113.598 ; gain = 85.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1113.598 ; gain = 85.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|sys_base    | u_lcd_ctrl/pitch_buf_t1_reg[0][16] | 16     | 9     | YES          | NO                 | YES               | 9      | 0       | 
|sys_base    | u_lcd_ctrl/pitch_buf_t2_reg[0][16] | 16     | 9     | YES          | NO                 | YES               | 9      | 0       | 
+------------+------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   106|
|3     |LUT1   |    43|
|4     |LUT2   |   264|
|5     |LUT3   |   115|
|6     |LUT4   |   100|
|7     |LUT5   |    75|
|8     |LUT6   |   258|
|9     |SRL16E |    18|
|10    |FDCE   |   406|
|11    |FDPE   |    32|
|12    |FDRE   |    18|
|13    |IBUF   |     4|
|14    |OBUF   |    48|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1113.598 ; gain = 85.375
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1113.598 ; gain = 72.184
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1113.598 ; gain = 85.375
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1118.344 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 106 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1120.148 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 5 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1120.148 ; gain = 91.926
INFO: [Common 17-1381] The checkpoint 'C:/Users/kkj48/Desktop/Projects/Vivado/TermProject/TermProject.runs/synth_1/sys_base.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sys_base_utilization_synth.rpt -pb sys_base_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec  6 17:12:50 2025...
