Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Jan 13 01:47:01 2024
| Host         : Gorve-Kumar running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CEP_CS125_control_sets_placed.rpt
| Design       : CEP_CS125
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    14 |
| Unused register locations in slices containing registers |    60 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            3 |
|      4 |            2 |
|      6 |            1 |
|     10 |            1 |
|    16+ |            7 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             126 |           28 |
| No           | No                    | Yes                    |             106 |           17 |
| No           | Yes                   | No                     |              16 |            7 |
| Yes          | No                    | No                     |              26 |            8 |
| Yes          | No                    | Yes                    |              10 |            2 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+------------------------------------------------+----------------------------------------------+------------------+----------------+
|                  Clock Signal                 |                  Enable Signal                 |               Set/Reset Signal               | Slice Load Count | Bel Load Count |
+-----------------------------------------------+------------------------------------------------+----------------------------------------------+------------------+----------------+
|  CLK100MHZ_IBUF_BUFG                          |                                                | CLK_Generator_200kHz/clk_reg_reg_LDC_i_1_n_0 |                1 |              2 |
|  CLK100MHZ_IBUF_BUFG                          |                                                | CLK_Generator_200kHz/clk_reg_reg_LDC_i_2_n_0 |                1 |              2 |
|  CLK_Generator_200kHz/clk_reg_reg_LDC_i_1_n_0 |                                                | CLK_Generator_200kHz/clk_reg_reg_LDC_i_2_n_0 |                1 |              2 |
|  CLK100MHZ_IBUF_BUFG                          |                                                | Display/p_0_in__0[0]                         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                          |                                                | Display/p_0_in__0[2]                         |                2 |              4 |
|  CLK100MHZ_IBUF_BUFG                          |                                                | Display/SEG_AN[2]_i_1_n_0                    |                3 |              6 |
|  clock_200kHz_BUFG                            | Master_I2C/FSM_sequential_state_reg[4]_i_1_n_0 | Reset_LED_OBUF                               |                2 |             10 |
|  CLK100MHZ_IBUF_BUFG                          |                                                | CLK_Generator_200kHz/counter[7]_i_2_n_0      |                3 |             16 |
|  CLK100MHZ_IBUF_BUFG                          |                                                | Display/pwm_counter[7]_i_2_n_0               |                3 |             16 |
|  clock_200kHz_BUFG                            | Master_I2C/temp_data_reg                       |                                              |                8 |             26 |
|  clock_200kHz_BUFG                            |                                                |                                              |                9 |             28 |
|  clock_200kHz_BUFG                            |                                                | Reset_LED_OBUF                               |                4 |             34 |
|  CLK100MHZ_IBUF_BUFG                          |                                                | Reset_LED_OBUF                               |                5 |             36 |
|  CLK100MHZ_IBUF_BUFG                          |                                                |                                              |               19 |             98 |
+-----------------------------------------------+------------------------------------------------+----------------------------------------------+------------------+----------------+


