##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_DS18
		4.3::Critical Path Report for DS18x8_clock_delay
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.2::Critical Path Report for (DS18x8_clock_delay:R vs. DS18x8_clock_delay:R)
		5.3::Critical Path Report for (Clock_DS18:R vs. Clock_DS18:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 12
Clock: ADC_PH_theACLK                  | N/A                    | Target: 1.60 MHz   | 
Clock: ADC_PH_theACLK(fixed-function)  | N/A                    | Target: 1.60 MHz   | 
Clock: Clock_1                         | Frequency: 89.10 MHz   | Target: 0.01 MHz   | 
Clock: Clock_DS18                      | Frequency: 120.99 MHz  | Target: 0.00 MHz   | 
Clock: CyBUS_CLK                       | N/A                    | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)       | N/A                    | Target: 24.00 MHz  | 
Clock: CyILO                           | N/A                    | Target: 0.00 MHz   | 
Clock: CyIMO                           | N/A                    | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                    | N/A                    | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                       | N/A                    | Target: 24.00 MHz  | 
Clock: CyXTAL_32kHz                    | N/A                    | Target: 0.03 MHz   | 
Clock: DS18x8_clock_delay              | Frequency: 45.12 MHz   | Target: 0.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock        Capture Clock       Constraint(R-R)  Slack(R-R)   Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------  ------------------  ---------------  -----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1             Clock_1             7.8125e+007      78113777     N/A              N/A         N/A              N/A         N/A              N/A         
Clock_DS18          Clock_DS18          1e+012           -2147483648  N/A              N/A         N/A              N/A         N/A              N/A         
DS18x8_clock_delay  DS18x8_clock_delay  1e+009           999977837    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name                  Clock to Out  Clock Name:Phase             
-------------------------  ------------  ---------------------------  
Pin_00(0)_PAD:out          23783         CyBUS_CLK:R                  
Pin_PERIPUMP_OUT_1(0)_PAD  24355         Clock_1:R                    
Pin_PERIPUMP_OUT_2(0)_PAD  24287         Clock_1:R                    
Pin_PERIPUMP_OUT_3(0)_PAD  23170         Clock_1:R                    
SCL_1(0)_PAD:out           25456         CyBUS_CLK(fixed-function):R  
SDA_1(0)_PAD:out           25449         CyBUS_CLK(fixed-function):R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 89.10 MHz | Target: 0.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_PERISTALTISK_1:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_PERISTALTISK_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 78113777p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 78124500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10723
-------------------------------------   ----- 
End-of-path arrival time (ps)           10723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell1   2290   2290  78113777  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:status_2\/main_1          macrocell1      2765   5055  78113777  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:status_2\/q               macrocell1      3350   8405  78113777  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2318  10723  78113777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:genblk8:stsreg\/clock           statusicell1        0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_DS18
****************************************
Clock: Clock_DS18
Frequency: 120.99 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_226/q
Path End       : Net_226/main_1
Capture Clock  : Net_226/clock_0
Path slack     : 999999991735p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_DS18:R#1 vs. Clock_DS18:R#2)   1000000000000
- Setup time                                                 -3510
--------------------------------------------------   ------------- 
End-of-path required time (ps)                        999999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4755
-------------------------------------   ---- 
End-of-path arrival time (ps)           4755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_226/clock_0                                            macrocell25         0      0  RISE       1

Data path
pin name        model name   delay     AT         slack  edge  Fanout
--------------  -----------  -----  -----  ------------  ----  ------
Net_226/q       macrocell25   1250   1250  999999991735  RISE       1
Net_226/main_1  macrocell25   3505   4755  999999991735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_226/clock_0                                            macrocell25         0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for DS18x8_clock_delay
************************************************
Clock: DS18x8_clock_delay
Frequency: 45.12 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999977837p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -4230
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17933
-------------------------------------   ----- 
End-of-path arrival time (ps)           17933
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell4        0      0  RISE       1

Data path
pin name                                                         model name     delay     AT      slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell4    1210   1210  999977837  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_reg\/main_0                     macrocell4      4610   5820  999977837  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_reg\/q                          macrocell4      3350   9170  999977837  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell3   3633  12803  999977837  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/co_msb              datapathcell3   5130  17933  999977837  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/ci                  datapathcell4      0  17933  999977837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/clock         datapathcell4       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_PERISTALTISK_1:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_PERISTALTISK_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 78113777p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 78124500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10723
-------------------------------------   ----- 
End-of-path arrival time (ps)           10723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell1   2290   2290  78113777  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:status_2\/main_1          macrocell1      2765   5055  78113777  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:status_2\/q               macrocell1      3350   8405  78113777  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2318  10723  78113777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:genblk8:stsreg\/clock           statusicell1        0      0  RISE       1


5.2::Critical Path Report for (DS18x8_clock_delay:R vs. DS18x8_clock_delay:R)
*****************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999977837p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -4230
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17933
-------------------------------------   ----- 
End-of-path arrival time (ps)           17933
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell4        0      0  RISE       1

Data path
pin name                                                         model name     delay     AT      slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell4    1210   1210  999977837  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_reg\/main_0                     macrocell4      4610   5820  999977837  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_reg\/q                          macrocell4      3350   9170  999977837  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell3   3633  12803  999977837  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/co_msb              datapathcell3   5130  17933  999977837  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/ci                  datapathcell4      0  17933  999977837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/clock         datapathcell4       0      0  RISE       1


5.3::Critical Path Report for (Clock_DS18:R vs. Clock_DS18:R)
*************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_226/q
Path End       : Net_226/main_1
Capture Clock  : Net_226/clock_0
Path slack     : 999999991735p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_DS18:R#1 vs. Clock_DS18:R#2)   1000000000000
- Setup time                                                 -3510
--------------------------------------------------   ------------- 
End-of-path required time (ps)                        999999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4755
-------------------------------------   ---- 
End-of-path arrival time (ps)           4755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_226/clock_0                                            macrocell25         0      0  RISE       1

Data path
pin name        model name   delay     AT         slack  edge  Fanout
--------------  -----------  -----  -----  ------------  ----  ------
Net_226/q       macrocell25   1250   1250  999999991735  RISE       1
Net_226/main_1  macrocell25   3505   4755  999999991735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_226/clock_0                                            macrocell25         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_PERISTALTISK_1:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_PERISTALTISK_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 78113777p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 78124500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10723
-------------------------------------   ----- 
End-of-path arrival time (ps)           10723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell1   2290   2290  78113777  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:status_2\/main_1          macrocell1      2765   5055  78113777  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:status_2\/q               macrocell1      3350   8405  78113777  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2318  10723  78113777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:genblk8:stsreg\/clock           statusicell1        0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 78113869p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 78118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5071
-------------------------------------   ---- 
End-of-path arrival time (ps)           5071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   2290   2290  78113777  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2781   5071  78113869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell1       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_PERISTALTISK_2:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_PERISTALTISK_2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 78114242p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 78124500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10258
-------------------------------------   ----- 
End-of-path arrival time (ps)           10258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell2   2290   2290  78114242  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:status_2\/main_1          macrocell2      2303   4593  78114242  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:status_2\/q               macrocell2      3350   7943  78114242  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:genblk8:stsreg\/status_2  statusicell2    2315  10258  78114242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:genblk8:stsreg\/clock           statusicell2        0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 78114355p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 78118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4585
-------------------------------------   ---- 
End-of-path arrival time (ps)           4585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell2   2290   2290  78114242  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell2   2295   4585  78114355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell2       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_1:PWMUDB:runmode_enable\/q
Path End       : \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 78114794p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 78118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4146
-------------------------------------   ---- 
End-of-path arrival time (ps)           4146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:runmode_enable\/clock_0         macrocell6          0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_1:PWMUDB:runmode_enable\/q        macrocell6      1250   1250  78114691  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   2896   4146  78114794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell1       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_2:PWMUDB:runmode_enable\/q
Path End       : \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 78114813p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 78118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4127
-------------------------------------   ---- 
End-of-path arrival time (ps)           4127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:runmode_enable\/clock_0         macrocell13         0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_2:PWMUDB:runmode_enable\/q        macrocell13     1250   1250  78114715  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell2   2877   4127  78114813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell2       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_158/main_1
Capture Clock  : Net_158/clock_0
Path slack     : 78116181p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 78121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5309
-------------------------------------   ---- 
End-of-path arrival time (ps)           5309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   2510   2510  78116181  RISE       1
Net_158/main_1                                     macrocell16     2799   5309  78116181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_158/clock_0                                            macrocell16         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_PERISTALTISK_2:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_PERISTALTISK_2:PWMUDB:prevCompare1\/clock_0
Path slack     : 78116189p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 78121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5301
-------------------------------------   ---- 
End-of-path arrival time (ps)           5301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   2510   2510  78116181  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:prevCompare1\/main_0    macrocell14     2791   5301  78116189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:prevCompare1\/clock_0           macrocell14         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_PERISTALTISK_2:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_PERISTALTISK_2:PWMUDB:status_0\/clock_0
Path slack     : 78116189p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 78121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5301
-------------------------------------   ---- 
End-of-path arrival time (ps)           5301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   2510   2510  78116181  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:status_0\/main_1        macrocell15     2791   5301  78116189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:status_0\/clock_0               macrocell15         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_PERISTALTISK_1:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_PERISTALTISK_1:PWMUDB:prevCompare1\/clock_0
Path slack     : 78116678p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 78121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4812
-------------------------------------   ---- 
End-of-path arrival time (ps)           4812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  78116678  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:prevCompare1\/main_0    macrocell7      2302   4812  78116678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:prevCompare1\/clock_0           macrocell7          0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_PERISTALTISK_1:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_PERISTALTISK_1:PWMUDB:status_0\/clock_0
Path slack     : 78116678p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 78121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4812
-------------------------------------   ---- 
End-of-path arrival time (ps)           4812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  78116678  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:status_0\/main_1        macrocell9      2302   4812  78116678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:status_0\/clock_0               macrocell9          0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_51/main_1
Capture Clock  : Net_51/clock_0
Path slack     : 78116678p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 78121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4812
-------------------------------------   ---- 
End-of-path arrival time (ps)           4812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  78116678  RISE       1
Net_51/main_1                                      macrocell11     2302   4812  78116678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_51/clock_0                                             macrocell11         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_1:PWMUDB:runmode_enable\/q
Path End       : Net_66/main_0
Capture Clock  : Net_66/clock_0
Path slack     : 78117349p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 78121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4141
-------------------------------------   ---- 
End-of-path arrival time (ps)           4141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:runmode_enable\/clock_0         macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_1:PWMUDB:runmode_enable\/q  macrocell6    1250   1250  78114691  RISE       1
Net_66/main_0                                 macrocell12   2891   4141  78117349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_66/clock_0                                             macrocell12         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_1:PWMUDB:runmode_enable\/q
Path End       : Net_51/main_0
Capture Clock  : Net_51/clock_0
Path slack     : 78117363p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 78121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4127
-------------------------------------   ---- 
End-of-path arrival time (ps)           4127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:runmode_enable\/clock_0         macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_1:PWMUDB:runmode_enable\/q  macrocell6    1250   1250  78114691  RISE       1
Net_51/main_0                                 macrocell11   2877   4127  78117363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_51/clock_0                                             macrocell11         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_2:PWMUDB:runmode_enable\/q
Path End       : Net_158/main_0
Capture Clock  : Net_158/clock_0
Path slack     : 78117369p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 78121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4121
-------------------------------------   ---- 
End-of-path arrival time (ps)           4121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:runmode_enable\/clock_0         macrocell13         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_2:PWMUDB:runmode_enable\/q  macrocell13   1250   1250  78114715  RISE       1
Net_158/main_0                                macrocell16   2871   4121  78117369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_158/clock_0                                            macrocell16         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_1:PWMUDB:prevCompare1\/q
Path End       : \PWM_PERISTALTISK_1:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_PERISTALTISK_1:PWMUDB:status_0\/clock_0
Path slack     : 78117936p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 78121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:prevCompare1\/clock_0           macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_1:PWMUDB:prevCompare1\/q   macrocell7    1250   1250  78117936  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:status_0\/main_0  macrocell9    2304   3554  78117936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:status_0\/clock_0               macrocell9          0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_1:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_PERISTALTISK_1:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_PERISTALTISK_1:PWMUDB:runmode_enable\/clock_0
Path slack     : 78117940p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 78121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:genblk1:ctrlreg\/clock          controlcell1        0      0  RISE       1

Data path
pin name                                               model name    delay     AT     slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_1:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  78117940  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:runmode_enable\/main_0      macrocell6     2340   3550  78117940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:runmode_enable\/clock_0         macrocell6          0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_2:PWMUDB:prevCompare1\/q
Path End       : \PWM_PERISTALTISK_2:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_PERISTALTISK_2:PWMUDB:status_0\/clock_0
Path slack     : 78117941p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 78121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:prevCompare1\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_2:PWMUDB:prevCompare1\/q   macrocell14   1250   1250  78117941  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:status_0\/main_0  macrocell15   2299   3549  78117941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:status_0\/clock_0               macrocell15         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_2:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_PERISTALTISK_2:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_PERISTALTISK_2:PWMUDB:runmode_enable\/clock_0
Path slack     : 78117944p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 78121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:genblk1:ctrlreg\/clock          controlcell2        0      0  RISE       1

Data path
pin name                                               model name    delay     AT     slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_2:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  78117944  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:runmode_enable\/main_0      macrocell13    2336   3546  78117944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:runmode_enable\/clock_0         macrocell13         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_1:PWMUDB:prevCompare2\/q
Path End       : \PWM_PERISTALTISK_1:PWMUDB:status_1\/main_0
Capture Clock  : \PWM_PERISTALTISK_1:PWMUDB:status_1\/clock_0
Path slack     : 78117945p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 78121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:prevCompare2\/clock_0           macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_1:PWMUDB:prevCompare2\/q   macrocell8    1250   1250  78117945  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:status_1\/main_0  macrocell10   2295   3545  78117945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:status_1\/clock_0               macrocell10         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_2:PWMUDB:status_0\/q
Path End       : \PWM_PERISTALTISK_2:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_PERISTALTISK_2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 78120925p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 78124500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3575
-------------------------------------   ---- 
End-of-path arrival time (ps)           3575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:status_0\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                             model name    delay     AT     slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_2:PWMUDB:status_0\/q               macrocell15    1250   1250  78120925  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:genblk8:stsreg\/status_0  statusicell2   2325   3575  78120925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:genblk8:stsreg\/clock           statusicell2        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_1:PWMUDB:status_1\/q
Path End       : \PWM_PERISTALTISK_1:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \PWM_PERISTALTISK_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 78120929p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 78124500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:status_1\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                             model name    delay     AT     slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_1:PWMUDB:status_1\/q               macrocell10    1250   1250  78120929  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:genblk8:stsreg\/status_1  statusicell1   2321   3571  78120929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:genblk8:stsreg\/clock           statusicell1        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_1:PWMUDB:status_0\/q
Path End       : \PWM_PERISTALTISK_1:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_PERISTALTISK_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 78120936p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 78124500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:status_0\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                             model name    delay     AT     slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_1:PWMUDB:status_0\/q               macrocell9     1250   1250  78120936  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2314   3564  78120936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:genblk8:stsreg\/clock           statusicell1        0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999977837p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -4230
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17933
-------------------------------------   ----- 
End-of-path arrival time (ps)           17933
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell4        0      0  RISE       1

Data path
pin name                                                         model name     delay     AT      slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell4    1210   1210  999977837  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_reg\/main_0                     macrocell4      4610   5820  999977837  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_reg\/q                          macrocell4      3350   9170  999977837  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell3   3633  12803  999977837  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/co_msb              datapathcell3   5130  17933  999977837  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/ci                  datapathcell4      0  17933  999977837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/clock         datapathcell4       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999980589p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -6060
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13351
-------------------------------------   ----- 
End-of-path arrival time (ps)           13351
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell4        0      0  RISE       1

Data path
pin name                                                         model name     delay     AT      slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell4    1210   1210  999977837  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_reg\/main_0                     macrocell4      4610   5820  999977837  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_reg\/q                          macrocell4      3350   9170  999977837  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell4   4181  13351  999980589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/clock         datapathcell4       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999981137p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -6060
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12803
-------------------------------------   ----- 
End-of-path arrival time (ps)           12803
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell4        0      0  RISE       1

Data path
pin name                                                         model name     delay     AT      slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell4    1210   1210  999977837  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_reg\/main_0                     macrocell4      4610   5820  999977837  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_reg\/q                          macrocell4      3350   9170  999977837  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell3   3633  12803  999981137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/clock         datapathcell3       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_218/q
Path End       : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999982989p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -6060
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10951
-------------------------------------   ----- 
End-of-path arrival time (ps)           10951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_218/clock_0                                            macrocell18         0      0  RISE       1

Data path
pin name                                                model name     delay     AT      slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
Net_218/q                                               macrocell18     1250   1250  999981507  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell4   9701  10951  999982989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/clock         datapathcell4       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_218/q
Path End       : \DS18x8:TimerDelay:TimerUDB:trig_disable\/main_0
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:trig_disable\/clock_0
Path slack     : 999983782p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12708
-------------------------------------   ----- 
End-of-path arrival time (ps)           12708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_218/clock_0                                            macrocell18         0      0  RISE       1

Data path
pin name                                          model name   delay     AT      slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ---------  ----  ------
Net_218/q                                         macrocell18   1250   1250  999981507  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_disable\/main_0  macrocell20  11458  12708  999983782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_disable\/clock_0          macrocell20         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_218/q
Path End       : \DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/main_0
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 999983782p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12708
-------------------------------------   ----- 
End-of-path arrival time (ps)           12708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_218/clock_0                                            macrocell18         0      0  RISE       1

Data path
pin name                                                model name   delay     AT      slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
Net_218/q                                               macrocell18   1250   1250  999981507  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/main_0  macrocell23  11458  12708  999983782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/clock_0    macrocell23         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_218/q
Path End       : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999984807p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -6060
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9133
-------------------------------------   ---- 
End-of-path arrival time (ps)           9133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_218/clock_0                                            macrocell18         0      0  RISE       1

Data path
pin name                                                model name     delay     AT      slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
Net_218/q                                               macrocell18     1250   1250  999981507  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell3   7883   9133  999984807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/clock         datapathcell3       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_218/q
Path End       : \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/main_0
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 999985522p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10968
-------------------------------------   ----- 
End-of-path arrival time (ps)           10968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_218/clock_0                                            macrocell18         0      0  RISE       1

Data path
pin name                                                model name   delay     AT      slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
Net_218/q                                               macrocell18   1250   1250  999981507  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/main_0  macrocell22   9718  10968  999985522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/clock_0    macrocell22         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \DS18x8:TimerDelay:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:rstSts:stsreg\/clock
Path slack     : 999986978p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                               -500
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12522
-------------------------------------   ----- 
End-of-path arrival time (ps)           12522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/clock         datapathcell3       0      0  RISE       1

Data path
pin name                                              model name     delay     AT      slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/z0       datapathcell3    760    760  999984059  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell4      0    760  999984059  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell4   2740   3500  999984059  RISE       1
\DS18x8:TimerDelay:TimerUDB:status_tc\/main_2         macrocell3      3376   6876  999986978  RISE       1
\DS18x8:TimerDelay:TimerUDB:status_tc\/q              macrocell3      3350  10226  999986978  RISE       1
\DS18x8:TimerDelay:TimerUDB:rstSts:stsreg\/status_0   statusicell3    2296  12522  999986978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:rstSts:stsreg\/clock           statusicell3        0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999987078p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -6060
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6862
-------------------------------------   ---- 
End-of-path arrival time (ps)           6862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/clock         datapathcell3       0      0  RISE       1

Data path
pin name                                                model name     delay     AT      slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/z0         datapathcell3    760    760  999984059  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell4      0    760  999984059  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell4   2740   3500  999984059  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell4   3362   6862  999987078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/clock         datapathcell4       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_218/q
Path End       : \DS18x8:TimerDelay:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:rstSts:stsreg\/clock
Path slack     : 999987326p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Recovery time                                                               0
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                       1000000000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12674
-------------------------------------   ----- 
End-of-path arrival time (ps)           12674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_218/clock_0                                            macrocell18         0      0  RISE       1

Data path
pin name                                          model name    delay     AT      slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ---------  ----  ------
Net_218/q                                         macrocell18    1250   1250  999981507  RISE       1
\DS18x8:TimerDelay:TimerUDB:rstSts:stsreg\/reset  statusicell3  11424  12674  999987326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:rstSts:stsreg\/clock           statusicell3        0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999987359p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -6060
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6581
-------------------------------------   ---- 
End-of-path arrival time (ps)           6581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/clock         datapathcell3       0      0  RISE       1

Data path
pin name                                                model name     delay     AT      slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/z0         datapathcell3    760    760  999984059  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell4      0    760  999984059  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell4   2740   3500  999984059  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell3   3081   6581  999987359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/clock         datapathcell3       0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/z0
Path End       : Net_218/main_2
Capture Clock  : Net_218/clock_0
Path slack     : 999988739p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7751
-------------------------------------   ---- 
End-of-path arrival time (ps)           7751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/clock         datapathcell3       0      0  RISE       1

Data path
pin name                                              model name     delay     AT      slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/z0       datapathcell3    760    760  999984059  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell4      0    760  999984059  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell4   2740   3500  999984059  RISE       1
Net_218/main_2                                        macrocell18     4251   7751  999988739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_218/clock_0                                            macrocell18         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \DS18x8:TimerDelay:TimerUDB:timer_enable\/main_5
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:timer_enable\/clock_0
Path slack     : 999989026p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7464
-------------------------------------   ---- 
End-of-path arrival time (ps)           7464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/clock         datapathcell3       0      0  RISE       1

Data path
pin name                                              model name     delay     AT      slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/z0       datapathcell3    760    760  999984059  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell4      0    760  999984059  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell4   2740   3500  999984059  RISE       1
\DS18x8:TimerDelay:TimerUDB:timer_enable\/main_5      macrocell19     3964   7464  999989026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:timer_enable\/clock_0          macrocell19         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \DS18x8:TimerDelay:TimerUDB:trig_disable\/main_4
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:trig_disable\/clock_0
Path slack     : 999989611p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6879
-------------------------------------   ---- 
End-of-path arrival time (ps)           6879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/clock         datapathcell3       0      0  RISE       1

Data path
pin name                                              model name     delay     AT      slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/z0       datapathcell3    760    760  999984059  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell4      0    760  999984059  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell4   2740   3500  999984059  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_disable\/main_4      macrocell20     3379   6879  999989611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_disable\/clock_0          macrocell20         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/main_2
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 999989707p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6783
-------------------------------------   ---- 
End-of-path arrival time (ps)           6783
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell4        0      0  RISE       1

Data path
pin name                                                         model name    delay     AT      slack  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell4   1210   1210  999977837  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/main_2           macrocell22    5573   6783  999989707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/clock_0    macrocell22         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/main_1
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 999990381p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6109
-------------------------------------   ---- 
End-of-path arrival time (ps)           6109
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell4        0      0  RISE       1

Data path
pin name                                                         model name    delay     AT      slack  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4   1210   1210  999990381  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/main_1           macrocell22    4899   6109  999990381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/clock_0    macrocell22         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:timer_enable\/q
Path End       : \DS18x8:TimerDelay:TimerUDB:trig_disable\/main_2
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:trig_disable\/clock_0
Path slack     : 999990490p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6000
-------------------------------------   ---- 
End-of-path arrival time (ps)           6000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:timer_enable\/clock_0          macrocell19         0      0  RISE       1

Data path
pin name                                          model name   delay     AT      slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:timer_enable\/q       macrocell19   1250   1250  999978227  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_disable\/main_2  macrocell20   4750   6000  999990490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_disable\/clock_0          macrocell20         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \DS18x8:TimerDelay:TimerUDB:trig_disable\/main_1
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:trig_disable\/clock_0
Path slack     : 999990691p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5799
-------------------------------------   ---- 
End-of-path arrival time (ps)           5799
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell4        0      0  RISE       1

Data path
pin name                                                         model name    delay     AT      slack  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell4   1210   1210  999977837  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_disable\/main_1                 macrocell20    4589   5799  999990691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_disable\/clock_0          macrocell20         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/main_2
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 999990691p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5799
-------------------------------------   ---- 
End-of-path arrival time (ps)           5799
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell4        0      0  RISE       1

Data path
pin name                                                         model name    delay     AT      slack  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell4   1210   1210  999977837  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/main_2           macrocell23    4589   5799  999990691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/clock_0    macrocell23         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/main_1
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 999990945p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5545
-------------------------------------   ---- 
End-of-path arrival time (ps)           5545
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell4        0      0  RISE       1

Data path
pin name                                                         model name    delay     AT      slack  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4   1210   1210  999990381  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/main_1           macrocell23    4335   5545  999990945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/clock_0    macrocell23         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/q
Path End       : Net_218/main_3
Capture Clock  : Net_218/clock_0
Path slack     : 999990992p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5498
-------------------------------------   ---- 
End-of-path arrival time (ps)           5498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/clock_0    macrocell22         0      0  RISE       1

Data path
pin name                                           model name   delay     AT      slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/q  macrocell22   1250   1250  999979219  RISE       1
Net_218/main_3                                     macrocell18   4248   5498  999990992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_218/clock_0                                            macrocell18         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/q
Path End       : \DS18x8:TimerDelay:TimerUDB:timer_enable\/main_7
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:timer_enable\/clock_0
Path slack     : 999990994p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5496
-------------------------------------   ---- 
End-of-path arrival time (ps)           5496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/clock_0    macrocell22         0      0  RISE       1

Data path
pin name                                           model name   delay     AT      slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/q  macrocell22   1250   1250  999979219  RISE       1
\DS18x8:TimerDelay:TimerUDB:timer_enable\/main_7   macrocell19   4246   5496  999990994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:timer_enable\/clock_0          macrocell19         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_218/q
Path End       : \DS18x8:TimerDelay:TimerUDB:timer_enable\/main_0
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:timer_enable\/clock_0
Path slack     : 999991126p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5364
-------------------------------------   ---- 
End-of-path arrival time (ps)           5364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_218/clock_0                                            macrocell18         0      0  RISE       1

Data path
pin name                                          model name   delay     AT      slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ---------  ----  ------
Net_218/q                                         macrocell18   1250   1250  999981507  RISE       1
\DS18x8:TimerDelay:TimerUDB:timer_enable\/main_0  macrocell19   4114   5364  999991126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:timer_enable\/clock_0          macrocell19         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:run_mode\/q
Path End       : \DS18x8:TimerDelay:TimerUDB:trig_disable\/main_3
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:trig_disable\/clock_0
Path slack     : 999991375p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5115
-------------------------------------   ---- 
End-of-path arrival time (ps)           5115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:run_mode\/clock_0              macrocell17         0      0  RISE       1

Data path
pin name                                          model name   delay     AT      slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:run_mode\/q           macrocell17   1250   1250  999988741  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_disable\/main_3  macrocell20   3865   5115  999991375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_disable\/clock_0          macrocell20         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:trig_disable\/q
Path End       : \DS18x8:TimerDelay:TimerUDB:timer_enable\/main_6
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:timer_enable\/clock_0
Path slack     : 999992031p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4459
-------------------------------------   ---- 
End-of-path arrival time (ps)           4459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_disable\/clock_0          macrocell20         0      0  RISE       1

Data path
pin name                                          model name   delay     AT      slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:trig_disable\/q       macrocell20   1250   1250  999992031  RISE       1
\DS18x8:TimerDelay:TimerUDB:timer_enable\/main_6  macrocell19   3209   4459  999992031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:timer_enable\/clock_0          macrocell19         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/q
Path End       : \DS18x8:TimerDelay:TimerUDB:trig_disable\/main_6
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:trig_disable\/clock_0
Path slack     : 999992052p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4438
-------------------------------------   ---- 
End-of-path arrival time (ps)           4438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/clock_0    macrocell22         0      0  RISE       1

Data path
pin name                                           model name   delay     AT      slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/q  macrocell22   1250   1250  999979219  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_disable\/main_6   macrocell20   3188   4438  999992052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_disable\/clock_0          macrocell20         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/q
Path End       : \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/main_5
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 999992053p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4437
-------------------------------------   ---- 
End-of-path arrival time (ps)           4437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/clock_0    macrocell22         0      0  RISE       1

Data path
pin name                                                model name   delay     AT      slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/q       macrocell22   1250   1250  999979219  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/main_5  macrocell22   3187   4437  999992053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/clock_0    macrocell22         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:trig_last\/q
Path End       : \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/main_3
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 999992455p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_last\/clock_0             macrocell21         0      0  RISE       1

Data path
pin name                                                model name   delay     AT      slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:trig_last\/q                macrocell21   1250   1250  999992455  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/main_3  macrocell22   2785   4035  999992455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/clock_0    macrocell22         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:run_mode\/q
Path End       : Net_218/main_1
Capture Clock  : Net_218/clock_0
Path slack     : 999992463p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:run_mode\/clock_0              macrocell17         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:run_mode\/q  macrocell17   1250   1250  999988741  RISE       1
Net_218/main_1                           macrocell18   2777   4027  999992463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_218/clock_0                                            macrocell18         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : Net_218/main_0
Capture Clock  : Net_218/clock_0
Path slack     : 999992465p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell4        0      0  RISE       1

Data path
pin name                                                         model name    delay     AT      slack  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell4   1210   1210  999977837  RISE       1
Net_218/main_0                                                   macrocell18    2815   4025  999992465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_218/clock_0                                            macrocell18         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:run_mode\/q
Path End       : \DS18x8:TimerDelay:TimerUDB:timer_enable\/main_4
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:timer_enable\/clock_0
Path slack     : 999992469p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:run_mode\/clock_0              macrocell17         0      0  RISE       1

Data path
pin name                                          model name   delay     AT      slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:run_mode\/q           macrocell17   1250   1250  999988741  RISE       1
\DS18x8:TimerDelay:TimerUDB:timer_enable\/main_4  macrocell19   2771   4021  999992469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:timer_enable\/clock_0          macrocell19         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:trig_last\/q
Path End       : \DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/main_3
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 999992472p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_last\/clock_0             macrocell21         0      0  RISE       1

Data path
pin name                                                model name   delay     AT      slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:trig_last\/q                macrocell21   1250   1250  999992455  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/main_3  macrocell23   2768   4018  999992472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/clock_0    macrocell23         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \DS18x8:TimerDelay:TimerUDB:timer_enable\/main_2
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:timer_enable\/clock_0
Path slack     : 999992478p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4012
-------------------------------------   ---- 
End-of-path arrival time (ps)           4012
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell4        0      0  RISE       1

Data path
pin name                                                         model name    delay     AT      slack  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell4   1210   1210  999977837  RISE       1
\DS18x8:TimerDelay:TimerUDB:timer_enable\/main_2                 macrocell19    2802   4012  999992478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:timer_enable\/clock_0          macrocell19         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \DS18x8:TimerDelay:TimerUDB:run_mode\/main_0
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:run_mode\/clock_0
Path slack     : 999992646p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3844
-------------------------------------   ---- 
End-of-path arrival time (ps)           3844
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell4        0      0  RISE       1

Data path
pin name                                                         model name    delay     AT      slack  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4   1210   1210  999990381  RISE       1
\DS18x8:TimerDelay:TimerUDB:run_mode\/main_0                     macrocell17    2634   3844  999992646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:run_mode\/clock_0              macrocell17         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \DS18x8:TimerDelay:TimerUDB:timer_enable\/main_1
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:timer_enable\/clock_0
Path slack     : 999992646p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3844
-------------------------------------   ---- 
End-of-path arrival time (ps)           3844
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell4        0      0  RISE       1

Data path
pin name                                                         model name    delay     AT      slack  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4   1210   1210  999990381  RISE       1
\DS18x8:TimerDelay:TimerUDB:timer_enable\/main_1                 macrocell19    2634   3844  999992646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:timer_enable\/clock_0          macrocell19         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:Trigger:Sync:ctrl_reg\/control_0
Path End       : \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/main_4
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 999992650p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:Trigger:Sync:ctrl_reg\/clock                       controlcell6        0      0  RISE       1

Data path
pin name                                                model name    delay     AT      slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\DS18x8:Trigger:Sync:ctrl_reg\/control_0                controlcell6   1210   1210  999992650  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/main_4  macrocell22    2630   3840  999992650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/clock_0    macrocell22         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:Trigger:Sync:ctrl_reg\/control_0
Path End       : \DS18x8:TimerDelay:TimerUDB:trig_last\/main_0
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:trig_last\/clock_0
Path slack     : 999992664p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3826
-------------------------------------   ---- 
End-of-path arrival time (ps)           3826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:Trigger:Sync:ctrl_reg\/clock                       controlcell6        0      0  RISE       1

Data path
pin name                                       model name    delay     AT      slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ---------  ----  ------
\DS18x8:Trigger:Sync:ctrl_reg\/control_0       controlcell6   1210   1210  999992650  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_last\/main_0  macrocell21    2616   3826  999992664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_last\/clock_0             macrocell21         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:Trigger:Sync:ctrl_reg\/control_0
Path End       : \DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/main_4
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 999992664p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3826
-------------------------------------   ---- 
End-of-path arrival time (ps)           3826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:Trigger:Sync:ctrl_reg\/clock                       controlcell6        0      0  RISE       1

Data path
pin name                                                model name    delay     AT      slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\DS18x8:Trigger:Sync:ctrl_reg\/control_0                controlcell6   1210   1210  999992650  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/main_4  macrocell23    2616   3826  999992664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/clock_0    macrocell23         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/q
Path End       : \DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/main_5
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 999992930p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/clock_0    macrocell23         0      0  RISE       1

Data path
pin name                                                model name   delay     AT      slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/q       macrocell23   1250   1250  999992930  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/main_5  macrocell23   2310   3560  999992930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/clock_0    macrocell23         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:trig_disable\/q
Path End       : \DS18x8:TimerDelay:TimerUDB:trig_disable\/main_5
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:trig_disable\/clock_0
Path slack     : 999992934p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_disable\/clock_0          macrocell20         0      0  RISE       1

Data path
pin name                                          model name   delay     AT      slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:trig_disable\/q       macrocell20   1250   1250  999992031  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_disable\/main_5  macrocell20   2306   3556  999992934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_disable\/clock_0          macrocell20         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:timer_enable\/q
Path End       : \DS18x8:TimerDelay:TimerUDB:timer_enable\/main_3
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:timer_enable\/clock_0
Path slack     : 999992938p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:timer_enable\/clock_0          macrocell19         0      0  RISE       1

Data path
pin name                                          model name   delay     AT      slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:timer_enable\/q       macrocell19   1250   1250  999978227  RISE       1
\DS18x8:TimerDelay:TimerUDB:timer_enable\/main_3  macrocell19   2302   3552  999992938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:timer_enable\/clock_0          macrocell19         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_226/q
Path End       : Net_226/main_1
Capture Clock  : Net_226/clock_0
Path slack     : 999999991735p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_DS18:R#1 vs. Clock_DS18:R#2)   1000000000000
- Setup time                                                 -3510
--------------------------------------------------   ------------- 
End-of-path required time (ps)                        999999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4755
-------------------------------------   ---- 
End-of-path arrival time (ps)           4755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_226/clock_0                                            macrocell25         0      0  RISE       1

Data path
pin name        model name   delay     AT         slack  edge  Fanout
--------------  -----------  -----  -----  ------------  ----  ------
Net_226/q       macrocell25   1250   1250  999999991735  RISE       1
Net_226/main_1  macrocell25   3505   4755  999999991735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_226/clock_0                                            macrocell25         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_DS18:not_last_reset\/q
Path End       : Net_226/main_0
Capture Clock  : Net_226/clock_0
Path slack     : 999999992652p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_DS18:R#1 vs. Clock_DS18:R#2)   1000000000000
- Setup time                                                 -3510
--------------------------------------------------   ------------- 
End-of-path required time (ps)                        999999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FreqDiv_DS18:not_last_reset\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                         model name   delay     AT         slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------------  ----  ------
\FreqDiv_DS18:not_last_reset\/q  macrocell24   1250   1250  999999992652  RISE       1
Net_226/main_0                   macrocell25   2588   3838  999999992652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_226/clock_0                                            macrocell25         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_DS18:not_last_reset\/q
Path End       : \FreqDiv_DS18:count_0\/main_0
Capture Clock  : \FreqDiv_DS18:count_0\/clock_0
Path slack     : 999999992652p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_DS18:R#1 vs. Clock_DS18:R#2)   1000000000000
- Setup time                                                 -3510
--------------------------------------------------   ------------- 
End-of-path required time (ps)                        999999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FreqDiv_DS18:not_last_reset\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                         model name   delay     AT         slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------------  ----  ------
\FreqDiv_DS18:not_last_reset\/q  macrocell24   1250   1250  999999992652  RISE       1
\FreqDiv_DS18:count_0\/main_0    macrocell27   2588   3838  999999992652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FreqDiv_DS18:count_0\/clock_0                             macrocell27         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_DS18:not_last_reset\/q
Path End       : \FreqDiv_DS18:count_1\/main_0
Capture Clock  : \FreqDiv_DS18:count_1\/clock_0
Path slack     : 999999992656p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_DS18:R#1 vs. Clock_DS18:R#2)   1000000000000
- Setup time                                                 -3510
--------------------------------------------------   ------------- 
End-of-path required time (ps)                        999999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FreqDiv_DS18:not_last_reset\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                         model name   delay     AT         slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------------  ----  ------
\FreqDiv_DS18:not_last_reset\/q  macrocell24   1250   1250  999999992652  RISE       1
\FreqDiv_DS18:count_1\/main_0    macrocell26   2584   3834  999999992656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FreqDiv_DS18:count_1\/clock_0                             macrocell26         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_DS18:count_0\/q
Path End       : Net_226/main_3
Capture Clock  : Net_226/clock_0
Path slack     : 999999992656p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_DS18:R#1 vs. Clock_DS18:R#2)   1000000000000
- Setup time                                                 -3510
--------------------------------------------------   ------------- 
End-of-path required time (ps)                        999999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FreqDiv_DS18:count_0\/clock_0                             macrocell27         0      0  RISE       1

Data path
pin name                  model name   delay     AT         slack  edge  Fanout
------------------------  -----------  -----  -----  ------------  ----  ------
\FreqDiv_DS18:count_0\/q  macrocell27   1250   1250  999999992656  RISE       1
Net_226/main_3            macrocell25   2584   3834  999999992656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_226/clock_0                                            macrocell25         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_DS18:count_0\/q
Path End       : \FreqDiv_DS18:count_1\/main_1
Capture Clock  : \FreqDiv_DS18:count_1\/clock_0
Path slack     : 999999992659p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_DS18:R#1 vs. Clock_DS18:R#2)   1000000000000
- Setup time                                                 -3510
--------------------------------------------------   ------------- 
End-of-path required time (ps)                        999999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FreqDiv_DS18:count_0\/clock_0                             macrocell27         0      0  RISE       1

Data path
pin name                       model name   delay     AT         slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------------  ----  ------
\FreqDiv_DS18:count_0\/q       macrocell27   1250   1250  999999992656  RISE       1
\FreqDiv_DS18:count_1\/main_1  macrocell26   2581   3831  999999992659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FreqDiv_DS18:count_1\/clock_0                             macrocell26         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_DS18:count_1\/q
Path End       : Net_226/main_2
Capture Clock  : Net_226/clock_0
Path slack     : 999999992956p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_DS18:R#1 vs. Clock_DS18:R#2)   1000000000000
- Setup time                                                 -3510
--------------------------------------------------   ------------- 
End-of-path required time (ps)                        999999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FreqDiv_DS18:count_1\/clock_0                             macrocell26         0      0  RISE       1

Data path
pin name                  model name   delay     AT         slack  edge  Fanout
------------------------  -----------  -----  -----  ------------  ----  ------
\FreqDiv_DS18:count_1\/q  macrocell26   1250   1250  999999992956  RISE       1
Net_226/main_2            macrocell25   2284   3534  999999992956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_226/clock_0                                            macrocell25         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

