<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>UART Driver API</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.9 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#files">Files</a> &#124;
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">UART Driver API</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="files"></a>
Files</h2></td></tr>
<tr class="memitem:bsp__uart_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__uart_8h.html">bsp_uart.h</a></td></tr>
<tr class="memdesc:bsp__uart_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Introduction. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uart___trig_lvl.html">Uart_TrigLvl</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Uart TrigLvl Configuration.  <a href="struct_uart___trig_lvl.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uart___cross_bar_evt_param.html">Uart_CrossBarEvtParam</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure to get the user param to enable the cross bar interrupt on M3 core.  <a href="struct_uart___cross_bar_evt_param.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uart___chan_params.html">Uart_ChanParams</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Uart channel config parameters IMP: Uart Channel Params passed to Uart_open function.  <a href="struct_uart___chan_params.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uart___flow_control.html">Uart_FlowControl</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Uart Flow Control Configuration.  <a href="struct_uart___flow_control.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uart___stats.html">Uart_Stats</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Uart Statistics Collection Object IMP: Statistics are collected on a per-device basis for Uart.  <a href="struct_uart___stats.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uart___fifo_stats.html">Uart_FifoStats</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Uart FIFO Status.  <a href="struct_uart___fifo_stats.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uart___params.html">Uart_Params</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Uart Instance configuration parameters A pointer to such a structure is used when driver is instantiated.  <a href="struct_uart___params.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga7ced32a67dea992cad553f4bbdd6af59"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7ced32a67dea992cad553f4bbdd6af59"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#ga7ced32a67dea992cad553f4bbdd6af59">BSP_UART_NUM_CHANS</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="memdesc:ga7ced32a67dea992cad553f4bbdd6af59"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of channels per uart instance. <br /></td></tr>
<tr class="separator:ga7ced32a67dea992cad553f4bbdd6af59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cbeacfca3b08893d6c12bfe441ccc82"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4cbeacfca3b08893d6c12bfe441ccc82"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#ga4cbeacfca3b08893d6c12bfe441ccc82">BSP_UART_MAX_ISR_LOOP</a>&#160;&#160;&#160;(UInt32) (5)</td></tr>
<tr class="memdesc:ga4cbeacfca3b08893d6c12bfe441ccc82"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum number of iterations allowed within ISR to check the RX/TX status. <br /></td></tr>
<tr class="separator:ga4cbeacfca3b08893d6c12bfe441ccc82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3de2865083225179cac0b03457ef298e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3de2865083225179cac0b03457ef298e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#ga3de2865083225179cac0b03457ef298e">BSP_UART_TASKLET_PRIORITY</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="memdesc:ga3de2865083225179cac0b03457ef298e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tasklet priority for TX interrupt handling in SWI context of DSP. <br /></td></tr>
<tr class="separator:ga3de2865083225179cac0b03457ef298e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga755182c95a4c3012aa02c80a833eb630"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga755182c95a4c3012aa02c80a833eb630"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#ga755182c95a4c3012aa02c80a833eb630">BSP_UART_FIFO_SIZE</a>&#160;&#160;&#160;(64U)</td></tr>
<tr class="memdesc:ga755182c95a4c3012aa02c80a833eb630"><td class="mdescLeft">&#160;</td><td class="mdescRight">Uart FIFO Size. <br /></td></tr>
<tr class="separator:ga755182c95a4c3012aa02c80a833eb630"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48d84258c96da838cac950506568fe99"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga48d84258c96da838cac950506568fe99"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#ga48d84258c96da838cac950506568fe99">BSP_UART_BAUD_MULTIPLIER</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="memdesc:ga48d84258c96da838cac950506568fe99"><td class="mdescLeft">&#160;</td><td class="mdescRight">Baud Rate Multiplier. <br /></td></tr>
<tr class="separator:ga48d84258c96da838cac950506568fe99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46f3d3b52b7753ede80715c289875fbb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga46f3d3b52b7753ede80715c289875fbb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#ga46f3d3b52b7753ede80715c289875fbb">UART_OPER_MODE</a>&#160;&#160;&#160;(UART16x_OPER_MODE)</td></tr>
<tr class="memdesc:ga46f3d3b52b7753ede80715c289875fbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Uart Mode. <br /></td></tr>
<tr class="separator:ga46f3d3b52b7753ede80715c289875fbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7a540b84c062b0098f63d07bb4adfe9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa7a540b84c062b0098f63d07bb4adfe9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#gaa7a540b84c062b0098f63d07bb4adfe9">BSP_UART_TRANSMITEMPTY_TRIALCOUNT</a>&#160;&#160;&#160;(3000U)</td></tr>
<tr class="memdesc:gaa7a540b84c062b0098f63d07bb4adfe9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timeout in ms used for TX FIFO empty at the time of delete. Three seconds is more than sufficient to transfer 64 bytes (FIFO size) at the lowest baud rate of 2400. <br /></td></tr>
<tr class="separator:gaa7a540b84c062b0098f63d07bb4adfe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65b4ddd0835d19444f3d17df6ed1283b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga65b4ddd0835d19444f3d17df6ed1283b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#ga65b4ddd0835d19444f3d17df6ed1283b">BSP_UART_TIMEOUT_WAIT_FOREVER</a>&#160;&#160;&#160;(0xFFFFFFFFU)</td></tr>
<tr class="memdesc:ga65b4ddd0835d19444f3d17df6ed1283b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value to be used for infinte wait in case of polled mode timeout. <br /></td></tr>
<tr class="separator:ga65b4ddd0835d19444f3d17df6ed1283b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1539ce635c6dba65b6634c183038f769"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#ga1539ce635c6dba65b6634c183038f769">BSP_UART_DEBUG_PRINT_ENABLE</a>&#160;&#160;&#160;(FALSE)</td></tr>
<tr class="memdesc:ga1539ce635c6dba65b6634c183038f769"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable debug print support for UART driver.  <a href="#ga1539ce635c6dba65b6634c183038f769">More...</a><br /></td></tr>
<tr class="separator:ga1539ce635c6dba65b6634c183038f769"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06f24ad31e19519ed132bb6ac99f0d58"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga06f24ad31e19519ed132bb6ac99f0d58"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#ga06f24ad31e19519ed132bb6ac99f0d58">BSP_UART_PARAM_CHECK_ENABLE</a>&#160;&#160;&#160;(TRUE)</td></tr>
<tr class="memdesc:ga06f24ad31e19519ed132bb6ac99f0d58"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable to have parameter validation in the public functions. <br /></td></tr>
<tr class="separator:ga06f24ad31e19519ed132bb6ac99f0d58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2b3fe70ebb524da53880dce945a5b4e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf2b3fe70ebb524da53880dce945a5b4e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#gaf2b3fe70ebb524da53880dce945a5b4e">BSP_UART_TX_BUFFERING_ENABLE</a>&#160;&#160;&#160;(FALSE)</td></tr>
<tr class="memdesc:gaf2b3fe70ebb524da53880dce945a5b4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable buffering support for UART driver. <br /></td></tr>
<tr class="separator:gaf2b3fe70ebb524da53880dce945a5b4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a682342493b1ea45c87e5b0ca76cb95"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5a682342493b1ea45c87e5b0ca76cb95"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#ga5a682342493b1ea45c87e5b0ca76cb95">BSP_UART_NUM_INSTANCES</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memdesc:ga5a682342493b1ea45c87e5b0ca76cb95"><td class="mdescLeft">&#160;</td><td class="mdescRight">number of instances supported by the driver <br /></td></tr>
<tr class="separator:ga5a682342493b1ea45c87e5b0ca76cb95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc493613fe761b4f126c14c98e830a09"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacc493613fe761b4f126c14c98e830a09"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#gacc493613fe761b4f126c14c98e830a09">BSP_UART_BIOS_PWRM_ENABLE</a>&#160;&#160;&#160;(FALSE)</td></tr>
<tr class="memdesc:gacc493613fe761b4f126c14c98e830a09"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable/disable the support for BIOS power management. <br /></td></tr>
<tr class="separator:gacc493613fe761b4f126c14c98e830a09"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gabe4796b85277def0f7ec5367e6c41335"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabe4796b85277def0f7ec5367e6c41335"></a>
typedef void(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#gabe4796b85277def0f7ec5367e6c41335">Uart_GblErrCallback</a>) (UInt32 arg1, UInt32 arg2, UInt32 arg3)</td></tr>
<tr class="memdesc:gabe4796b85277def0f7ec5367e6c41335"><td class="mdescLeft">&#160;</td><td class="mdescRight">Global error callback structure This is the global error callback function for the UART driver. This function is called directly called from ISR context in case of error. The first argument passed to this function is the user supplied callback argument, the second argument is the status of the line Since this function is called from an ISR context,care should be taken that this function conforms to ISR coding guidelines. <br /></td></tr>
<tr class="separator:gabe4796b85277def0f7ec5367e6c41335"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:gac7a4b9b88757e6ebb4348524f9f64210"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#gac7a4b9b88757e6ebb4348524f9f64210">Uart_BaudRate</a> { <br />
&#160;&#160;<a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#ggac7a4b9b88757e6ebb4348524f9f64210a423163d67d635f8444ccfaa713d4dd19">UART_BAUDRATE_2_4K</a> = 2400U, 
<a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#ggac7a4b9b88757e6ebb4348524f9f64210a237174b3387ef72013537cec3954f70c">UART_BAUDRATE_4_8K</a> = 4800U, 
<a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#ggac7a4b9b88757e6ebb4348524f9f64210aea928f33608f0f541145f62dfc497247">UART_BAUDRATE_9_6K</a> = 9600U, 
<a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#ggac7a4b9b88757e6ebb4348524f9f64210ae07350646ba33ae7332eca2fd0f5d5be">UART_BAUDRATE_19_2K</a> = 19200U, 
<br />
&#160;&#160;<a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#ggac7a4b9b88757e6ebb4348524f9f64210ae022e0f5359da037ff66ada8f3ef734c">UART_BAUDRATE_38_4K</a> = 38400U, 
<a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#ggac7a4b9b88757e6ebb4348524f9f64210a6a2673828b4c6ac784a632d434c336db">UART_BAUDRATE_57_6K</a> = 57600U, 
<a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#ggac7a4b9b88757e6ebb4348524f9f64210ac846440286fad4d5b95655595dc155ff">UART_BAUDRATE_115_2K</a> = 115200U, 
<a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#ggac7a4b9b88757e6ebb4348524f9f64210aac096572c1711ec610f1df9436aaa28a">UART_BAUDRATE_3686_4K</a> = 3686400U
<br />
 }</td></tr>
<tr class="memdesc:gac7a4b9b88757e6ebb4348524f9f64210"><td class="mdescLeft">&#160;</td><td class="mdescRight">Uart Baud Rate.  <a href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#gac7a4b9b88757e6ebb4348524f9f64210">More...</a><br /></td></tr>
<tr class="separator:gac7a4b9b88757e6ebb4348524f9f64210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ca6fcc5b16d37bcc14b8e030b1be26f"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#ga9ca6fcc5b16d37bcc14b8e030b1be26f">Uart_CharLen</a> { <a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#gga9ca6fcc5b16d37bcc14b8e030b1be26faf8b115559fb744057dd4037640668797">UART_CHARLEN_5</a> = 0x0U, 
<a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#gga9ca6fcc5b16d37bcc14b8e030b1be26faa1b337064cbe1d4927281d916f9f504a">UART_CHARLEN_6</a> = 0x1U, 
<a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#gga9ca6fcc5b16d37bcc14b8e030b1be26fa80d1f2d04fb77d2decf563aeea6fa180">UART_CHARLEN_7</a> = 0x2U, 
<a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#gga9ca6fcc5b16d37bcc14b8e030b1be26fac4088be0a6536c26d3cbac8b3b4b585e">UART_CHARLEN_8</a> = 0x3U
 }</td></tr>
<tr class="memdesc:ga9ca6fcc5b16d37bcc14b8e030b1be26f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Uart Character Length IMP: The enum values should not be changed since it represents the actual register configuration values used to configure the Uart in this SoC by the Uart driver.  <a href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#ga9ca6fcc5b16d37bcc14b8e030b1be26f">More...</a><br /></td></tr>
<tr class="separator:ga9ca6fcc5b16d37bcc14b8e030b1be26f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga378596e1ae0e744af74a114b8262bd4a"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#ga378596e1ae0e744af74a114b8262bd4a">Uart_FcParamRx</a> { <br />
&#160;&#160;<a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#gga378596e1ae0e744af74a114b8262bd4aa6d5361917c9e04c2ce2f1ec7453df245">UART_FCPARAM_RXNONE</a> = 0, 
<a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#gga378596e1ae0e744af74a114b8262bd4aa2c3ae7fd11803545c4ed4457e623e090">UART_FCPARAM_RXXONXOFF_2</a> = 1, 
<a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#gga378596e1ae0e744af74a114b8262bd4aa7143f73594bafc5cd44a5d6b455458b9">UART_FCPARAM_RXXONXOFF_1</a> = 2, 
<a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#gga378596e1ae0e744af74a114b8262bd4aafda6f1d6097ce644588c9d434f377694">UART_FCPARAM_RXXONXOFF_12</a> = 3, 
<br />
&#160;&#160;<a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#gga378596e1ae0e744af74a114b8262bd4aafe32c97cf4c5d32aaf79b274f4b2875c">UART_FCPARAM_AUTO_RTS</a> = 0x40
<br />
 }</td></tr>
<tr class="memdesc:ga378596e1ae0e744af74a114b8262bd4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive Uart Flow Control Parameters IMP: User to select the mode of Uart Software and Hardware flow Control SW flow control is not supported in this driver implementation.  <a href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#ga378596e1ae0e744af74a114b8262bd4a">More...</a><br /></td></tr>
<tr class="separator:ga378596e1ae0e744af74a114b8262bd4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad592b82a076af8caf9167ddc7b28c843"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#gad592b82a076af8caf9167ddc7b28c843">Uart_FcParamTx</a> { <br />
&#160;&#160;<a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#ggad592b82a076af8caf9167ddc7b28c843a6875d6250336d611328a706635d8bb98">UART_FCPARAM_TXNONE</a> = 0, 
<a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#ggad592b82a076af8caf9167ddc7b28c843a1e793882df84d0e2a6ef7e919fde8121">UART_FCPARAM_TXXONXOFF_2</a> = 4, 
<a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#ggad592b82a076af8caf9167ddc7b28c843affcd558fcd8c56e11d7cbf5ebcab57a2">UART_FCPARAM_TXXONXOFF_1</a> = 8, 
<a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#ggad592b82a076af8caf9167ddc7b28c843a1cf1df40742c321c10b0b386aeffcc5b">UART_FCPARAM_TXXONXOFF_12</a> = 0x0C, 
<br />
&#160;&#160;<a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#ggad592b82a076af8caf9167ddc7b28c843a277b2c0af10458448a858b05c31e8a17">UART_FCPARAM_AUTO_CTS</a> = 0x80
<br />
 }</td></tr>
<tr class="memdesc:gad592b82a076af8caf9167ddc7b28c843"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit Uart Flow Control Parameters IMP: User to select the mode of Uart Software and Hardware flow Control SW flow control is not supported in this driver implementation.  <a href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#gad592b82a076af8caf9167ddc7b28c843">More...</a><br /></td></tr>
<tr class="separator:gad592b82a076af8caf9167ddc7b28c843"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d636d9fca3f5f920d4e7b0eb35ca01f"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#ga2d636d9fca3f5f920d4e7b0eb35ca01f">Uart_FcType</a> { <a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#gga2d636d9fca3f5f920d4e7b0eb35ca01fa9ec37a1e9a9922eac0617327c5ad5a36">UART_FCTYPE_NONE</a> = 0, 
<a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#gga2d636d9fca3f5f920d4e7b0eb35ca01fa2f9d7c4e271a5832fc26becd415fc6c8">UART_FCTYPE_SW</a> = 1, 
<a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#gga2d636d9fca3f5f920d4e7b0eb35ca01faf87a0073c3a20cb57e7bf8697327b91e">UART_FCTYPE_HW</a> = 2
 }</td></tr>
<tr class="memdesc:ga2d636d9fca3f5f920d4e7b0eb35ca01f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Uart Flow Control IMP: The enum values should not be changed since it represents the actual register configuration values used to configure the Uart in this SoC by the Uart driver.  <a href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#ga2d636d9fca3f5f920d4e7b0eb35ca01f">More...</a><br /></td></tr>
<tr class="separator:ga2d636d9fca3f5f920d4e7b0eb35ca01f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d2813f3676b77002a4b7361c7484d04"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#ga4d2813f3676b77002a4b7361c7484d04">Uart_NumStopBits</a> { <a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#gga4d2813f3676b77002a4b7361c7484d04aaa240554f2816ba5ce9329cc31117398">UART_NUMSTOPBITS_1</a> = 0U, 
<a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#gga4d2813f3676b77002a4b7361c7484d04a6e8f6ff7577046396d0e2fc420be612c">UART_NUMSTOPBITS_1_5</a> = 0x2U, 
<a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#gga4d2813f3676b77002a4b7361c7484d04ab652477622591cacc40dd221f50dc3fb">UART_NUMSTOPBITS_2</a> = 0x4U
 }</td></tr>
<tr class="memdesc:ga4d2813f3676b77002a4b7361c7484d04"><td class="mdescLeft">&#160;</td><td class="mdescRight">Uart Stop Bits IMP: The enum values should not be changed since it represents the actual register configuration values used to configure the Uart in this SoC by the Uart driver.  <a href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#ga4d2813f3676b77002a4b7361c7484d04">More...</a><br /></td></tr>
<tr class="separator:ga4d2813f3676b77002a4b7361c7484d04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf48bd312a282d53d3dfcdf3775d2132e"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#gaf48bd312a282d53d3dfcdf3775d2132e">Uart_OpMode</a> { <a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#ggaf48bd312a282d53d3dfcdf3775d2132eabf54954447c310849176df2d2e3cb478">UART_OPMODE_POLLED</a> = 0, 
<a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#ggaf48bd312a282d53d3dfcdf3775d2132eae11804f537ea7e857a82639ae3af3f95">UART_OPMODE_INTERRUPT</a>, 
<a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#ggaf48bd312a282d53d3dfcdf3775d2132ea61d28a9e4f08770366164f6980a88b5c">UART_OPMODE_DMAINTERRUPT</a>
 }</td></tr>
<tr class="memdesc:gaf48bd312a282d53d3dfcdf3775d2132e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Uart OpMode IMP: Enumeration of the different modes of operation available for the Uart device.  <a href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#gaf48bd312a282d53d3dfcdf3775d2132e">More...</a><br /></td></tr>
<tr class="separator:gaf48bd312a282d53d3dfcdf3775d2132e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2d03b6a74950e60cb400dd304b8844b"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#gaf2d03b6a74950e60cb400dd304b8844b">Uart_Parity</a> { <br />
&#160;&#160;<a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#ggaf2d03b6a74950e60cb400dd304b8844bade5a96c74af2a4b9d93318b860a79bde">UART_PARITY_NO</a> = 0, 
<a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#ggaf2d03b6a74950e60cb400dd304b8844bad90cc425f5ba447773a44a75be6593e2">UART_PARITY_ODD</a> = 8, 
<a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#ggaf2d03b6a74950e60cb400dd304b8844bad908a637b1dd23f93b149dd2d8bdfdb8">UART_PARITY_EVEN</a> = 0x18, 
<a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#ggaf2d03b6a74950e60cb400dd304b8844ba12cd9b63c8132c2a99004c36dfb1500f">UART_PARITY_FORCED0</a> = 0x38, 
<br />
&#160;&#160;<a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#ggaf2d03b6a74950e60cb400dd304b8844ba085ee6a490a9bdcbde9987272085e4c5">UART_PARITY_FORCED1</a> = 0x28
<br />
 }</td></tr>
<tr class="memdesc:gaf2d03b6a74950e60cb400dd304b8844b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Uart Parity IMP: The enum values should not be changed since it represents the actual register configuration values used to configure the Uart in this SoC by the Uart driver.  <a href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#gaf2d03b6a74950e60cb400dd304b8844b">More...</a><br /></td></tr>
<tr class="separator:gaf2d03b6a74950e60cb400dd304b8844b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97b3124baf6425afd4c90ef9fc32ba28"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#ga97b3124baf6425afd4c90ef9fc32ba28">Uart_RxTrigLvl</a> { <a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#gga97b3124baf6425afd4c90ef9fc32ba28a48e72eb8fa4ba6ce4574fef685edd9e4">UART_RXTRIGLVL_8</a> = 8, 
<a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#gga97b3124baf6425afd4c90ef9fc32ba28a61bd53dad66dccf2d88507c84b3fab16">UART_RXTRIGLVL_16</a> = 16, 
<a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#gga97b3124baf6425afd4c90ef9fc32ba28a0c26d38c19922e6f825a7894743062e5">UART_RXTRIGLVL_56</a> = 56, 
<a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#gga97b3124baf6425afd4c90ef9fc32ba28a87f0de667d132800d5682bb84d1209ed">UART_RXTRIGLVL_60</a> = 60
 }</td></tr>
<tr class="memdesc:ga97b3124baf6425afd4c90ef9fc32ba28"><td class="mdescLeft">&#160;</td><td class="mdescRight">Uart Rx Trigger Level Param IMP: The enum values should not be changed since it represents the actual register configuration values used to configure the Uart in this SoC by the Uart driver.  <a href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#ga97b3124baf6425afd4c90ef9fc32ba28">More...</a><br /></td></tr>
<tr class="separator:ga97b3124baf6425afd4c90ef9fc32ba28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4b80110c497e374a2f0c075cfb14786"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#gaa4b80110c497e374a2f0c075cfb14786">Uart_TxTrigLvl</a> { <a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#ggaa4b80110c497e374a2f0c075cfb14786a00e8d3740dd4ea4601d994079c7135f1">UART_TXTRIGLVL_8</a> = 8, 
<a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#ggaa4b80110c497e374a2f0c075cfb14786a1124cde0faf8fb8cdfe18325f76962c9">UART_TXTRIGLVL_16</a> = 16, 
<a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#ggaa4b80110c497e374a2f0c075cfb14786aae076239b7880bbdfe43fdd75215e642">UART_TXTRIGLVL_32</a> = 32, 
<a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#ggaa4b80110c497e374a2f0c075cfb14786a66d291ae31f2e2ea78238fa2dff5895b">UART_TXTRIGLVL_56</a> = 56
 }</td></tr>
<tr class="memdesc:gaa4b80110c497e374a2f0c075cfb14786"><td class="mdescLeft">&#160;</td><td class="mdescRight">Uart Tx Trigger Level Param IMP: The enum values should not be changed since it represents the actual register configuration values used to configure the Uart in this SoC by the Uart driver.  <a href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#gaa4b80110c497e374a2f0c075cfb14786">More...</a><br /></td></tr>
<tr class="separator:gaa4b80110c497e374a2f0c075cfb14786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0803001c274159d39427219ff72ecdbb"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#ga0803001c274159d39427219ff72ecdbb">Uart_IOCTL</a> { <br />
&#160;&#160;<a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#gga0803001c274159d39427219ff72ecdbbadc54db011288ee705162194b2e48cc68">IOCTL_UART_SET_BAUD</a> = 128, 
<a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#gga0803001c274159d39427219ff72ecdbbaddcb7b8b78c6ba250fed79c8b9cc672e">IOCTL_UART_SET_STOPBITS</a>, 
<a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#gga0803001c274159d39427219ff72ecdbba205a4c43ff9b5dc683ccdd4e40a8c443">IOCTL_UART_SET_DATABITS</a>, 
<a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#gga0803001c274159d39427219ff72ecdbbabb4fc1c098183ca2e2254c06738a088a">IOCTL_UART_SET_PARITY</a>, 
<br />
&#160;&#160;<a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#gga0803001c274159d39427219ff72ecdbba59a1abcf312d1dec1fdceed55396a756">IOCTL_UART_SET_FLOWCONTROL</a>, 
<a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#gga0803001c274159d39427219ff72ecdbbafad60ebab1c2784479cbaea7c39e5ec2">IOCTL_UART_SET_TRIGGER_LEVEL</a>, 
<a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#gga0803001c274159d39427219ff72ecdbba12bbc68cf0d01350691e01bd53cedbb8">IOCTL_UART_RESET_RX_FIFO</a>, 
<a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#gga0803001c274159d39427219ff72ecdbba1aaf7c662e3d8e8dfa5bc6b25631a390">IOCTL_UART_RESET_TX_FIFO</a>, 
<br />
&#160;&#160;<a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#gga0803001c274159d39427219ff72ecdbbab7ff58cb697b3afc6beadb993cbcbbd9">IOCTL_UART_CANCEL_CURRENT_IO</a>, 
<a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#gga0803001c274159d39427219ff72ecdbba7ed126001cfbb6a2b5ed9da4871fd4c1">IOCTL_UART_GET_STATS</a>, 
<a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#gga0803001c274159d39427219ff72ecdbbaf705b06e3555c26acd736fd37c91122b">IOCTL_UART_CLEAR_STATS</a>, 
<a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#gga0803001c274159d39427219ff72ecdbbaf6cdecde19441edd135c3593fc7f4b03">IOCTL_UART_FLUSH_ALL_REQUEST</a>, 
<br />
&#160;&#160;<a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#gga0803001c274159d39427219ff72ecdbba0533af07ed1b0a371cbc4007f07363b0">IOCTL_UART_SET_POLLEDMODETIMEOUT</a>, 
<a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#gga0803001c274159d39427219ff72ecdbbad6679f6e3a9ee72e79c4adea5ceec87c">IOCTL_UART_SET_ERROR_CALLBACK</a>, 
<a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#gga0803001c274159d39427219ff72ecdbba73d029cfad4b5033e3fc7a2f403b81dc">IOCTL_UART_GET_FIFO_STATUS</a>
<br />
 }</td></tr>
<tr class="memdesc:ga0803001c274159d39427219ff72ecdbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Uart Ioctl commands.  <a href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#ga0803001c274159d39427219ff72ecdbb">More...</a><br /></td></tr>
<tr class="separator:ga0803001c274159d39427219ff72ecdbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f5114cd6e27589bd347af44bf75ebad"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#ga4f5114cd6e27589bd347af44bf75ebad">Uart_pllDomain</a> { <a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#gga4f5114cd6e27589bd347af44bf75ebadadce7a8c969e9f17f3a8f7df2615f9028">UART_PLLDOMAIN_0</a> = 0, 
<a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#gga4f5114cd6e27589bd347af44bf75ebadac4474d268d7533725514bfde15998e26">UART_PLLDOMAIN_1</a> = 1, 
<a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#gga4f5114cd6e27589bd347af44bf75ebadaf47a7cf7c65977bf94311d5aa09f9ec4">UART_PLLDOMAIN_NONE</a> = 2
 }</td></tr>
<tr class="memdesc:ga4f5114cd6e27589bd347af44bf75ebad"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL domain to be used by the device.  <a href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#ga4f5114cd6e27589bd347af44bf75ebad">More...</a><br /></td></tr>
<tr class="separator:ga4f5114cd6e27589bd347af44bf75ebad"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga0ec0068990d28d5ecb86b71986b41cb0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0ec0068990d28d5ecb86b71986b41cb0"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#ga0ec0068990d28d5ecb86b71986b41cb0">Uart_init</a> (void)</td></tr>
<tr class="memdesc:ga0ec0068990d28d5ecb86b71986b41cb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes Uart instances which are statically allocated * This function needs to ve be called at part of BIOS initialization by setting initFxn for that particular UDEV instance or by calling this function as part of user specific initFxn. <br /></td></tr>
<tr class="separator:ga0ec0068990d28d5ecb86b71986b41cb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ga9398892d4e8d1edbe23653ab404c89ee"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="struct_uart___params.html">Uart_Params</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#ga9398892d4e8d1edbe23653ab404c89ee">Uart_PARAMS</a></td></tr>
<tr class="memdesc:ga9398892d4e8d1edbe23653ab404c89ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default <a class="el" href="struct_uart___params.html" title="Uart Instance configuration parameters A pointer to such a structure is used when driver is instantia...">Uart_Params</a> struct.  <a href="#ga9398892d4e8d1edbe23653ab404c89ee">More...</a><br /></td></tr>
<tr class="separator:ga9398892d4e8d1edbe23653ab404c89ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f53545ebb1373f1fccf27545537a081"><td class="memItemLeft" align="right" valign="top">const IOM_Fxns&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#ga8f53545ebb1373f1fccf27545537a081">Uart_IOMFXNS</a></td></tr>
<tr class="memdesc:ga8f53545ebb1373f1fccf27545537a081"><td class="mdescLeft">&#160;</td><td class="mdescRight">Uart IOM_Fxns table.  <a href="#ga8f53545ebb1373f1fccf27545537a081">More...</a><br /></td></tr>
<tr class="separator:ga8f53545ebb1373f1fccf27545537a081"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ga1539ce635c6dba65b6634c183038f769"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_UART_DEBUG_PRINT_ENABLE&#160;&#160;&#160;(FALSE)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable debug print support for UART driver. </p>
<p>Below are configurtable, need to recompile after change. </p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a class="anchor" id="gac7a4b9b88757e6ebb4348524f9f64210"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#gac7a4b9b88757e6ebb4348524f9f64210">Uart_BaudRate</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Uart Baud Rate. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ggac7a4b9b88757e6ebb4348524f9f64210a423163d67d635f8444ccfaa713d4dd19"></a>UART_BAUDRATE_2_4K&#160;</td><td class="fielddoc">
<p>Baudrate 2400 bps </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggac7a4b9b88757e6ebb4348524f9f64210a237174b3387ef72013537cec3954f70c"></a>UART_BAUDRATE_4_8K&#160;</td><td class="fielddoc">
<p>Baudrate 4800 bps </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggac7a4b9b88757e6ebb4348524f9f64210aea928f33608f0f541145f62dfc497247"></a>UART_BAUDRATE_9_6K&#160;</td><td class="fielddoc">
<p>Baudrate 9600 bps </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggac7a4b9b88757e6ebb4348524f9f64210ae07350646ba33ae7332eca2fd0f5d5be"></a>UART_BAUDRATE_19_2K&#160;</td><td class="fielddoc">
<p>Baudrate 19200 bps </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggac7a4b9b88757e6ebb4348524f9f64210ae022e0f5359da037ff66ada8f3ef734c"></a>UART_BAUDRATE_38_4K&#160;</td><td class="fielddoc">
<p>Baudrate 38400 bps </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggac7a4b9b88757e6ebb4348524f9f64210a6a2673828b4c6ac784a632d434c336db"></a>UART_BAUDRATE_57_6K&#160;</td><td class="fielddoc">
<p>Baudrate 57600 bps </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggac7a4b9b88757e6ebb4348524f9f64210ac846440286fad4d5b95655595dc155ff"></a>UART_BAUDRATE_115_2K&#160;</td><td class="fielddoc">
<p>Baudrate 115200 bps </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggac7a4b9b88757e6ebb4348524f9f64210aac096572c1711ec610f1df9436aaa28a"></a>UART_BAUDRATE_3686_4K&#160;</td><td class="fielddoc">
<p>Baudrate 3686400 bps </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="ga9ca6fcc5b16d37bcc14b8e030b1be26f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#ga9ca6fcc5b16d37bcc14b8e030b1be26f">Uart_CharLen</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Uart Character Length IMP: The enum values should not be changed since it represents the actual register configuration values used to configure the Uart in this SoC by the Uart driver. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga9ca6fcc5b16d37bcc14b8e030b1be26faf8b115559fb744057dd4037640668797"></a>UART_CHARLEN_5&#160;</td><td class="fielddoc">
<p>Character Length 5 bits </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga9ca6fcc5b16d37bcc14b8e030b1be26faa1b337064cbe1d4927281d916f9f504a"></a>UART_CHARLEN_6&#160;</td><td class="fielddoc">
<p>Character Length 6 bits </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga9ca6fcc5b16d37bcc14b8e030b1be26fa80d1f2d04fb77d2decf563aeea6fa180"></a>UART_CHARLEN_7&#160;</td><td class="fielddoc">
<p>Character Length 7 bits </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga9ca6fcc5b16d37bcc14b8e030b1be26fac4088be0a6536c26d3cbac8b3b4b585e"></a>UART_CHARLEN_8&#160;</td><td class="fielddoc">
<p>Character Length 8 bits </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="ga378596e1ae0e744af74a114b8262bd4a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#ga378596e1ae0e744af74a114b8262bd4a">Uart_FcParamRx</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive Uart Flow Control Parameters IMP: User to select the mode of Uart Software and Hardware flow Control SW flow control is not supported in this driver implementation. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga378596e1ae0e744af74a114b8262bd4aa6d5361917c9e04c2ce2f1ec7453df245"></a>UART_FCPARAM_RXNONE&#160;</td><td class="fielddoc">
<p>no flow control </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga378596e1ae0e744af74a114b8262bd4aa2c3ae7fd11803545c4ed4457e623e090"></a>UART_FCPARAM_RXXONXOFF_2&#160;</td><td class="fielddoc">
<p>xon-xoff 2 flow control </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga378596e1ae0e744af74a114b8262bd4aa7143f73594bafc5cd44a5d6b455458b9"></a>UART_FCPARAM_RXXONXOFF_1&#160;</td><td class="fielddoc">
<p>xon-xoff 1 flow control </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga378596e1ae0e744af74a114b8262bd4aafda6f1d6097ce644588c9d434f377694"></a>UART_FCPARAM_RXXONXOFF_12&#160;</td><td class="fielddoc">
<p>xon-xoff 12 flow control </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga378596e1ae0e744af74a114b8262bd4aafe32c97cf4c5d32aaf79b274f4b2875c"></a>UART_FCPARAM_AUTO_RTS&#160;</td><td class="fielddoc">
<p>rts flow control </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="gad592b82a076af8caf9167ddc7b28c843"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#gad592b82a076af8caf9167ddc7b28c843">Uart_FcParamTx</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit Uart Flow Control Parameters IMP: User to select the mode of Uart Software and Hardware flow Control SW flow control is not supported in this driver implementation. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ggad592b82a076af8caf9167ddc7b28c843a6875d6250336d611328a706635d8bb98"></a>UART_FCPARAM_TXNONE&#160;</td><td class="fielddoc">
<p>no flow control </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggad592b82a076af8caf9167ddc7b28c843a1e793882df84d0e2a6ef7e919fde8121"></a>UART_FCPARAM_TXXONXOFF_2&#160;</td><td class="fielddoc">
<p>xon-xoff 2 flow control </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggad592b82a076af8caf9167ddc7b28c843affcd558fcd8c56e11d7cbf5ebcab57a2"></a>UART_FCPARAM_TXXONXOFF_1&#160;</td><td class="fielddoc">
<p>xon-xoff 1 flow control </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggad592b82a076af8caf9167ddc7b28c843a1cf1df40742c321c10b0b386aeffcc5b"></a>UART_FCPARAM_TXXONXOFF_12&#160;</td><td class="fielddoc">
<p>xon-xoff 12 flow control </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggad592b82a076af8caf9167ddc7b28c843a277b2c0af10458448a858b05c31e8a17"></a>UART_FCPARAM_AUTO_CTS&#160;</td><td class="fielddoc">
<p>cts flow control </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="ga2d636d9fca3f5f920d4e7b0eb35ca01f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#ga2d636d9fca3f5f920d4e7b0eb35ca01f">Uart_FcType</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Uart Flow Control IMP: The enum values should not be changed since it represents the actual register configuration values used to configure the Uart in this SoC by the Uart driver. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga2d636d9fca3f5f920d4e7b0eb35ca01fa9ec37a1e9a9922eac0617327c5ad5a36"></a>UART_FCTYPE_NONE&#160;</td><td class="fielddoc">
<p>No Flow Control </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga2d636d9fca3f5f920d4e7b0eb35ca01fa2f9d7c4e271a5832fc26becd415fc6c8"></a>UART_FCTYPE_SW&#160;</td><td class="fielddoc">
<p>Software Flow Control </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga2d636d9fca3f5f920d4e7b0eb35ca01faf87a0073c3a20cb57e7bf8697327b91e"></a>UART_FCTYPE_HW&#160;</td><td class="fielddoc">
<p>Hardware Flow Control </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="ga0803001c274159d39427219ff72ecdbb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#ga0803001c274159d39427219ff72ecdbb">Uart_IOCTL</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Uart Ioctl commands. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga0803001c274159d39427219ff72ecdbbadc54db011288ee705162194b2e48cc68"></a>IOCTL_UART_SET_BAUD&#160;</td><td class="fielddoc">
<p>Set baud rate, cmdArg = Uart_BaudRate * </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga0803001c274159d39427219ff72ecdbbaddcb7b8b78c6ba250fed79c8b9cc672e"></a>IOCTL_UART_SET_STOPBITS&#160;</td><td class="fielddoc">
<p>Set number of stop bits, cmdArg = Uart_NumStopBits * </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga0803001c274159d39427219ff72ecdbba205a4c43ff9b5dc683ccdd4e40a8c443"></a>IOCTL_UART_SET_DATABITS&#160;</td><td class="fielddoc">
<p>Set number of Data bits, cmdArg = Uart_CharLen * </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga0803001c274159d39427219ff72ecdbbabb4fc1c098183ca2e2254c06738a088a"></a>IOCTL_UART_SET_PARITY&#160;</td><td class="fielddoc">
<p>Set parity type, cmdArg = Uart_Parity * </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga0803001c274159d39427219ff72ecdbba59a1abcf312d1dec1fdceed55396a756"></a>IOCTL_UART_SET_FLOWCONTROL&#160;</td><td class="fielddoc">
<p>Set flowcontrol, cmdArg = <a class="el" href="struct_uart___flow_control.html" title="Uart Flow Control Configuration. ">Uart_FlowControl</a> * </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga0803001c274159d39427219ff72ecdbbafad60ebab1c2784479cbaea7c39e5ec2"></a>IOCTL_UART_SET_TRIGGER_LEVEL&#160;</td><td class="fielddoc">
<p>Changing Trigger level, cmdArg = Uart_RxTrigLvl * </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga0803001c274159d39427219ff72ecdbba12bbc68cf0d01350691e01bd53cedbb8"></a>IOCTL_UART_RESET_RX_FIFO&#160;</td><td class="fielddoc">
<p>Resets the Uart HW RX FIFO, cmdArg = NONE </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga0803001c274159d39427219ff72ecdbba1aaf7c662e3d8e8dfa5bc6b25631a390"></a>IOCTL_UART_RESET_TX_FIFO&#160;</td><td class="fielddoc">
<p>Resets the Uart HW TX FIFO, cmdArg = NONE </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga0803001c274159d39427219ff72ecdbbab7ff58cb697b3afc6beadb993cbcbbd9"></a>IOCTL_UART_CANCEL_CURRENT_IO&#160;</td><td class="fielddoc">
<p>Cancel the current IO in TX or RX channel, cmdArg = NONE </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga0803001c274159d39427219ff72ecdbba7ed126001cfbb6a2b5ed9da4871fd4c1"></a>IOCTL_UART_GET_STATS&#160;</td><td class="fielddoc">
<p>Getting the Uart stats for DDC, cmdArg = <a class="el" href="struct_uart___stats.html" title="Uart Statistics Collection Object IMP: Statistics are collected on a per-device basis for Uart...">Uart_Stats</a> * </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga0803001c274159d39427219ff72ecdbbaf705b06e3555c26acd736fd37c91122b"></a>IOCTL_UART_CLEAR_STATS&#160;</td><td class="fielddoc">
<p>Clearing the Stats of DDC, cmdArg = NONE </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga0803001c274159d39427219ff72ecdbbaf6cdecde19441edd135c3593fc7f4b03"></a>IOCTL_UART_FLUSH_ALL_REQUEST&#160;</td><td class="fielddoc">
<p>Flush all IO requests , cmdArg = NONE </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga0803001c274159d39427219ff72ecdbba0533af07ed1b0a371cbc4007f07363b0"></a>IOCTL_UART_SET_POLLEDMODETIMEOUT&#160;</td><td class="fielddoc">
<p>Set Polled Mode timeout, cmdArg = timeout value in ticks </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga0803001c274159d39427219ff72ecdbbad6679f6e3a9ee72e79c4adea5ceec87c"></a>IOCTL_UART_SET_ERROR_CALLBACK&#160;</td><td class="fielddoc">
<p>Set error callback function, cmdArg = pointer to callback structure </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga0803001c274159d39427219ff72ecdbba73d029cfad4b5033e3fc7a2f403b81dc"></a>IOCTL_UART_GET_FIFO_STATUS&#160;</td><td class="fielddoc">
<p>Get the Uart FIFO and shift register status. Depending on the handle this will return either the RX FIFO status or TX FIFO status. cmdArg = <a class="el" href="struct_uart___fifo_stats.html" title="Uart FIFO Status. ">Uart_FifoStats</a> * </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="ga4d2813f3676b77002a4b7361c7484d04"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#ga4d2813f3676b77002a4b7361c7484d04">Uart_NumStopBits</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Uart Stop Bits IMP: The enum values should not be changed since it represents the actual register configuration values used to configure the Uart in this SoC by the Uart driver. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga4d2813f3676b77002a4b7361c7484d04aaa240554f2816ba5ce9329cc31117398"></a>UART_NUMSTOPBITS_1&#160;</td><td class="fielddoc">
<p>Stop Bits 0 bits </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga4d2813f3676b77002a4b7361c7484d04a6e8f6ff7577046396d0e2fc420be612c"></a>UART_NUMSTOPBITS_1_5&#160;</td><td class="fielddoc">
<p>Stop Bits 1.5 bits </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga4d2813f3676b77002a4b7361c7484d04ab652477622591cacc40dd221f50dc3fb"></a>UART_NUMSTOPBITS_2&#160;</td><td class="fielddoc">
<p>Stop Bits 2 bits </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="gaf48bd312a282d53d3dfcdf3775d2132e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#gaf48bd312a282d53d3dfcdf3775d2132e">Uart_OpMode</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Uart OpMode IMP: Enumeration of the different modes of operation available for the Uart device. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ggaf48bd312a282d53d3dfcdf3775d2132eabf54954447c310849176df2d2e3cb478"></a>UART_OPMODE_POLLED&#160;</td><td class="fielddoc">
<p>Polled Mode </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggaf48bd312a282d53d3dfcdf3775d2132eae11804f537ea7e857a82639ae3af3f95"></a>UART_OPMODE_INTERRUPT&#160;</td><td class="fielddoc">
<p>Interrupt Mode </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggaf48bd312a282d53d3dfcdf3775d2132ea61d28a9e4f08770366164f6980a88b5c"></a>UART_OPMODE_DMAINTERRUPT&#160;</td><td class="fielddoc">
<p>DMA Mode </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="gaf2d03b6a74950e60cb400dd304b8844b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#gaf2d03b6a74950e60cb400dd304b8844b">Uart_Parity</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Uart Parity IMP: The enum values should not be changed since it represents the actual register configuration values used to configure the Uart in this SoC by the Uart driver. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ggaf2d03b6a74950e60cb400dd304b8844bade5a96c74af2a4b9d93318b860a79bde"></a>UART_PARITY_NO&#160;</td><td class="fielddoc">
<p>Parity Bits NONE bits </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggaf2d03b6a74950e60cb400dd304b8844bad90cc425f5ba447773a44a75be6593e2"></a>UART_PARITY_ODD&#160;</td><td class="fielddoc">
<p>Parity Bits ODD bits </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggaf2d03b6a74950e60cb400dd304b8844bad908a637b1dd23f93b149dd2d8bdfdb8"></a>UART_PARITY_EVEN&#160;</td><td class="fielddoc">
<p>Parity Bits EVEN bits </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggaf2d03b6a74950e60cb400dd304b8844ba12cd9b63c8132c2a99004c36dfb1500f"></a>UART_PARITY_FORCED0&#160;</td><td class="fielddoc">
<p>Parity Bits FORCED '0' bits </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggaf2d03b6a74950e60cb400dd304b8844ba085ee6a490a9bdcbde9987272085e4c5"></a>UART_PARITY_FORCED1&#160;</td><td class="fielddoc">
<p>Parity Bits FORCED '1' bits </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="ga4f5114cd6e27589bd347af44bf75ebad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#ga4f5114cd6e27589bd347af44bf75ebad">Uart_pllDomain</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL domain to be used by the device. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga4f5114cd6e27589bd347af44bf75ebadadce7a8c969e9f17f3a8f7df2615f9028"></a>UART_PLLDOMAIN_0&#160;</td><td class="fielddoc">
<p>PLL domain 0 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga4f5114cd6e27589bd347af44bf75ebadac4474d268d7533725514bfde15998e26"></a>UART_PLLDOMAIN_1&#160;</td><td class="fielddoc">
<p>PLL domain 1 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga4f5114cd6e27589bd347af44bf75ebadaf47a7cf7c65977bf94311d5aa09f9ec4"></a>UART_PLLDOMAIN_NONE&#160;</td><td class="fielddoc">
<p>Not in any pll domain </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="ga97b3124baf6425afd4c90ef9fc32ba28"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#ga97b3124baf6425afd4c90ef9fc32ba28">Uart_RxTrigLvl</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Uart Rx Trigger Level Param IMP: The enum values should not be changed since it represents the actual register configuration values used to configure the Uart in this SoC by the Uart driver. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga97b3124baf6425afd4c90ef9fc32ba28a48e72eb8fa4ba6ce4574fef685edd9e4"></a>UART_RXTRIGLVL_8&#160;</td><td class="fielddoc">
<p>Trigger Level 8 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga97b3124baf6425afd4c90ef9fc32ba28a61bd53dad66dccf2d88507c84b3fab16"></a>UART_RXTRIGLVL_16&#160;</td><td class="fielddoc">
<p>Trigger Level 16 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga97b3124baf6425afd4c90ef9fc32ba28a0c26d38c19922e6f825a7894743062e5"></a>UART_RXTRIGLVL_56&#160;</td><td class="fielddoc">
<p>Trigger Level 56 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga97b3124baf6425afd4c90ef9fc32ba28a87f0de667d132800d5682bb84d1209ed"></a>UART_RXTRIGLVL_60&#160;</td><td class="fielddoc">
<p>Trigger Level 60 </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="gaa4b80110c497e374a2f0c075cfb14786"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___b_s_p___d_r_v___u_a_r_t___a_p_i.html#gaa4b80110c497e374a2f0c075cfb14786">Uart_TxTrigLvl</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Uart Tx Trigger Level Param IMP: The enum values should not be changed since it represents the actual register configuration values used to configure the Uart in this SoC by the Uart driver. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ggaa4b80110c497e374a2f0c075cfb14786a00e8d3740dd4ea4601d994079c7135f1"></a>UART_TXTRIGLVL_8&#160;</td><td class="fielddoc">
<p>Trigger Level 8 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggaa4b80110c497e374a2f0c075cfb14786a1124cde0faf8fb8cdfe18325f76962c9"></a>UART_TXTRIGLVL_16&#160;</td><td class="fielddoc">
<p>Trigger Level 16 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggaa4b80110c497e374a2f0c075cfb14786aae076239b7880bbdfe43fdd75215e642"></a>UART_TXTRIGLVL_32&#160;</td><td class="fielddoc">
<p>Trigger Level 32 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggaa4b80110c497e374a2f0c075cfb14786a66d291ae31f2e2ea78238fa2dff5895b"></a>UART_TXTRIGLVL_56&#160;</td><td class="fielddoc">
<p>Trigger Level 56 </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a class="anchor" id="ga8f53545ebb1373f1fccf27545537a081"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const IOM_Fxns Uart_IOMFXNS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Uart IOM_Fxns table. </p>
<p>Driver function table to be used by applications. </p>

</div>
</div>
<a class="anchor" id="ga9398892d4e8d1edbe23653ab404c89ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="struct_uart___params.html">Uart_Params</a> Uart_PARAMS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Default <a class="el" href="struct_uart___params.html" title="Uart Instance configuration parameters A pointer to such a structure is used when driver is instantia...">Uart_Params</a> struct. </p>
<p>Following values are defaults and application can assign and change interested parameters.</p>
<p>const struct <a class="el" href="struct_uart___params.html" title="Uart Instance configuration parameters A pointer to such a structure is used when driver is instantia...">Uart_Params</a> Uart_PARAMS = { </p><pre class="fragment">TRUE,                   enableCache;

BSP_UART_FIFO_SIZE,     chunkSize

TRUE,                   fifoEnable

UART_OPMODE_INTERRUPT,  opMode

FALSE,                  loopbackEnabled

UART_BAUDRATE_115_2K,   baudRate

UART_NUMSTOPBITS_1,     stopBits

UART_CHARLEN_8,         charLen

UART_PARITY_NO,         parity

UART_RXTRIGLVL_8,       rxThreshold

UART_TXTRIGLVL_56,      txThreshold

{                       fc
    UART_FCTYPE_NONE,
    UART_FCPARAM_TXNONE,
    UART_FCPARAM_RXNONE
},

0,                      edmaRxTC

0,                      edmaTxTC

0,                      hwiNumber

0xffffffff,             polledModeTimeout

false,                  prcmPwrmEnable

UART_PLLDOMAIN_0,       pllDomain

NULL,                   prcmHandle

0                       prcmDevId
</pre><p>}; </p>

</div>
</div>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2019, Texas Instruments Incorporated</small>
</body>
</html>
