Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat May  8 21:52:31 2021
| Host         : DESKTOP-CJI5TPG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file series_adder_timing_summary_routed.rpt -pb series_adder_timing_summary_routed.pb -rpx series_adder_timing_summary_routed.rpx -warn_on_violation
| Design       : series_adder
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 50 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.498        0.000                      0                  103        0.143        0.000                      0                  103        4.500        0.000                       0                    94  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
sysclk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysclk              3.498        0.000                      0                  103        0.143        0.000                      0                  103        4.500        0.000                       0                    94  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :            0  Failing Endpoints,  Worst Slack        3.498ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.498ns  (required time - arrival time)
  Source:                 num_bytes_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            byte_ctr_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        5.989ns  (logic 3.068ns (51.225%)  route 2.921ns (48.775%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=93, unset)           0.973     0.973    clk
    SLICE_X15Y54         FDRE                                         r  num_bytes_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  num_bytes_r_reg[2]/Q
                         net (fo=2, routed)           0.708     2.137    num_bytes_r[2]
    SLICE_X14Y54         LUT1 (Prop_lut1_I0_O)        0.124     2.261 r  module_idle_i_28/O
                         net (fo=1, routed)           0.000     2.261    module_idle_i_28_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.811 r  module_idle_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     2.811    module_idle_reg_i_21_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.925 r  module_idle_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.925    module_idle_reg_i_16_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.039 r  module_idle_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.039    module_idle_reg_i_8_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.373 r  module_idle_reg_i_4/O[1]
                         net (fo=1, routed)           0.643     4.016    send_carry_byte1[14]
    SLICE_X15Y56         LUT6 (Prop_lut6_I4_O)        0.303     4.319 r  module_idle_i_7/O
                         net (fo=1, routed)           0.000     4.319    module_idle_i_7_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.851 r  module_idle_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.851    module_idle_reg_i_3_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.079 r  module_idle_reg_i_2/CO[2]
                         net (fo=3, routed)           0.923     6.001    send_carry_byte0
    SLICE_X10Y55         LUT6 (Prop_lut6_I3_O)        0.313     6.314 r  byte_ctr[0]_i_1/O
                         net (fo=16, routed)          0.648     6.962    byte_ctr[0]_i_1_n_0
    SLICE_X11Y58         FDRE                                         r  byte_ctr_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=93, unset)           0.924    10.924    clk
    SLICE_X11Y58         FDRE                                         r  byte_ctr_reg[12]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X11Y58         FDRE (Setup_fdre_C_R)       -0.429    10.460    byte_ctr_reg[12]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -6.962    
  -------------------------------------------------------------------
                         slack                                  3.498    

Slack (MET) :             3.498ns  (required time - arrival time)
  Source:                 num_bytes_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            byte_ctr_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        5.989ns  (logic 3.068ns (51.225%)  route 2.921ns (48.775%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=93, unset)           0.973     0.973    clk
    SLICE_X15Y54         FDRE                                         r  num_bytes_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  num_bytes_r_reg[2]/Q
                         net (fo=2, routed)           0.708     2.137    num_bytes_r[2]
    SLICE_X14Y54         LUT1 (Prop_lut1_I0_O)        0.124     2.261 r  module_idle_i_28/O
                         net (fo=1, routed)           0.000     2.261    module_idle_i_28_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.811 r  module_idle_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     2.811    module_idle_reg_i_21_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.925 r  module_idle_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.925    module_idle_reg_i_16_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.039 r  module_idle_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.039    module_idle_reg_i_8_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.373 r  module_idle_reg_i_4/O[1]
                         net (fo=1, routed)           0.643     4.016    send_carry_byte1[14]
    SLICE_X15Y56         LUT6 (Prop_lut6_I4_O)        0.303     4.319 r  module_idle_i_7/O
                         net (fo=1, routed)           0.000     4.319    module_idle_i_7_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.851 r  module_idle_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.851    module_idle_reg_i_3_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.079 r  module_idle_reg_i_2/CO[2]
                         net (fo=3, routed)           0.923     6.001    send_carry_byte0
    SLICE_X10Y55         LUT6 (Prop_lut6_I3_O)        0.313     6.314 r  byte_ctr[0]_i_1/O
                         net (fo=16, routed)          0.648     6.962    byte_ctr[0]_i_1_n_0
    SLICE_X11Y58         FDRE                                         r  byte_ctr_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=93, unset)           0.924    10.924    clk
    SLICE_X11Y58         FDRE                                         r  byte_ctr_reg[13]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X11Y58         FDRE (Setup_fdre_C_R)       -0.429    10.460    byte_ctr_reg[13]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -6.962    
  -------------------------------------------------------------------
                         slack                                  3.498    

Slack (MET) :             3.498ns  (required time - arrival time)
  Source:                 num_bytes_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            byte_ctr_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        5.989ns  (logic 3.068ns (51.225%)  route 2.921ns (48.775%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=93, unset)           0.973     0.973    clk
    SLICE_X15Y54         FDRE                                         r  num_bytes_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  num_bytes_r_reg[2]/Q
                         net (fo=2, routed)           0.708     2.137    num_bytes_r[2]
    SLICE_X14Y54         LUT1 (Prop_lut1_I0_O)        0.124     2.261 r  module_idle_i_28/O
                         net (fo=1, routed)           0.000     2.261    module_idle_i_28_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.811 r  module_idle_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     2.811    module_idle_reg_i_21_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.925 r  module_idle_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.925    module_idle_reg_i_16_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.039 r  module_idle_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.039    module_idle_reg_i_8_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.373 r  module_idle_reg_i_4/O[1]
                         net (fo=1, routed)           0.643     4.016    send_carry_byte1[14]
    SLICE_X15Y56         LUT6 (Prop_lut6_I4_O)        0.303     4.319 r  module_idle_i_7/O
                         net (fo=1, routed)           0.000     4.319    module_idle_i_7_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.851 r  module_idle_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.851    module_idle_reg_i_3_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.079 r  module_idle_reg_i_2/CO[2]
                         net (fo=3, routed)           0.923     6.001    send_carry_byte0
    SLICE_X10Y55         LUT6 (Prop_lut6_I3_O)        0.313     6.314 r  byte_ctr[0]_i_1/O
                         net (fo=16, routed)          0.648     6.962    byte_ctr[0]_i_1_n_0
    SLICE_X11Y58         FDRE                                         r  byte_ctr_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=93, unset)           0.924    10.924    clk
    SLICE_X11Y58         FDRE                                         r  byte_ctr_reg[14]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X11Y58         FDRE (Setup_fdre_C_R)       -0.429    10.460    byte_ctr_reg[14]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -6.962    
  -------------------------------------------------------------------
                         slack                                  3.498    

Slack (MET) :             3.498ns  (required time - arrival time)
  Source:                 num_bytes_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            byte_ctr_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        5.989ns  (logic 3.068ns (51.225%)  route 2.921ns (48.775%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=93, unset)           0.973     0.973    clk
    SLICE_X15Y54         FDRE                                         r  num_bytes_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  num_bytes_r_reg[2]/Q
                         net (fo=2, routed)           0.708     2.137    num_bytes_r[2]
    SLICE_X14Y54         LUT1 (Prop_lut1_I0_O)        0.124     2.261 r  module_idle_i_28/O
                         net (fo=1, routed)           0.000     2.261    module_idle_i_28_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.811 r  module_idle_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     2.811    module_idle_reg_i_21_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.925 r  module_idle_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.925    module_idle_reg_i_16_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.039 r  module_idle_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.039    module_idle_reg_i_8_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.373 r  module_idle_reg_i_4/O[1]
                         net (fo=1, routed)           0.643     4.016    send_carry_byte1[14]
    SLICE_X15Y56         LUT6 (Prop_lut6_I4_O)        0.303     4.319 r  module_idle_i_7/O
                         net (fo=1, routed)           0.000     4.319    module_idle_i_7_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.851 r  module_idle_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.851    module_idle_reg_i_3_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.079 r  module_idle_reg_i_2/CO[2]
                         net (fo=3, routed)           0.923     6.001    send_carry_byte0
    SLICE_X10Y55         LUT6 (Prop_lut6_I3_O)        0.313     6.314 r  byte_ctr[0]_i_1/O
                         net (fo=16, routed)          0.648     6.962    byte_ctr[0]_i_1_n_0
    SLICE_X11Y58         FDRE                                         r  byte_ctr_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=93, unset)           0.924    10.924    clk
    SLICE_X11Y58         FDRE                                         r  byte_ctr_reg[15]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X11Y58         FDRE (Setup_fdre_C_R)       -0.429    10.460    byte_ctr_reg[15]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -6.962    
  -------------------------------------------------------------------
                         slack                                  3.498    

Slack (MET) :             3.500ns  (required time - arrival time)
  Source:                 data_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partial_sum_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        6.447ns  (logic 2.026ns (31.426%)  route 4.421ns (68.574%))
  Logic Levels:           6  (LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=93, unset)           0.973     0.973    clk
    SLICE_X3Y55          FDRE                                         r  data_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDRE (Prop_fdre_C_Q)         0.419     1.392 r  data_reg_reg[6]/Q
                         net (fo=4, routed)           0.991     2.383    p_0_in4_in
    SLICE_X3Y55          LUT3 (Prop_lut3_I0_O)        0.325     2.708 r  partial_sum_reg[0]_i_21/O
                         net (fo=2, routed)           0.591     3.299    partial_sum_reg[0]_i_21_n_0
    SLICE_X2Y56          LUT6 (Prop_lut6_I4_O)        0.326     3.625 r  partial_sum_reg[0]_i_10/O
                         net (fo=2, routed)           0.812     4.437    partial_sum_reg[0]_i_10_n_0
    SLICE_X4Y56          LUT5 (Prop_lut5_I0_O)        0.150     4.587 r  partial_sum_reg[1]_i_4/O
                         net (fo=2, routed)           0.911     5.498    partial_sum_reg[1]_i_4_n_0
    SLICE_X6Y56          LUT6 (Prop_lut6_I3_O)        0.328     5.826 r  partial_sum_reg[4]_i_6/O
                         net (fo=4, routed)           0.820     6.646    partial_sum_reg[4]_i_6_n_0
    SLICE_X7Y57          LUT3 (Prop_lut3_I0_O)        0.152     6.798 r  partial_sum_reg[4]_i_4/O
                         net (fo=1, routed)           0.296     7.094    partial_sum_reg[4]_i_4_n_0
    SLICE_X7Y56          LUT5 (Prop_lut5_I3_O)        0.326     7.420 r  partial_sum_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     7.420    partial_sum_reg[4]_i_1_n_0
    SLICE_X7Y56          FDRE                                         r  partial_sum_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=93, unset)           0.924    10.924    clk
    SLICE_X7Y56          FDRE                                         r  partial_sum_reg_reg[4]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X7Y56          FDRE (Setup_fdre_C_D)        0.031    10.920    partial_sum_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -7.420    
  -------------------------------------------------------------------
                         slack                                  3.500    

Slack (MET) :             3.512ns  (required time - arrival time)
  Source:                 num_bytes_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            byte_ctr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        5.975ns  (logic 3.068ns (51.350%)  route 2.907ns (48.650%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=93, unset)           0.973     0.973    clk
    SLICE_X15Y54         FDRE                                         r  num_bytes_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  num_bytes_r_reg[2]/Q
                         net (fo=2, routed)           0.708     2.137    num_bytes_r[2]
    SLICE_X14Y54         LUT1 (Prop_lut1_I0_O)        0.124     2.261 r  module_idle_i_28/O
                         net (fo=1, routed)           0.000     2.261    module_idle_i_28_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.811 r  module_idle_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     2.811    module_idle_reg_i_21_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.925 r  module_idle_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.925    module_idle_reg_i_16_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.039 r  module_idle_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.039    module_idle_reg_i_8_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.373 r  module_idle_reg_i_4/O[1]
                         net (fo=1, routed)           0.643     4.016    send_carry_byte1[14]
    SLICE_X15Y56         LUT6 (Prop_lut6_I4_O)        0.303     4.319 r  module_idle_i_7/O
                         net (fo=1, routed)           0.000     4.319    module_idle_i_7_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.851 r  module_idle_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.851    module_idle_reg_i_3_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.079 r  module_idle_reg_i_2/CO[2]
                         net (fo=3, routed)           0.923     6.001    send_carry_byte0
    SLICE_X10Y55         LUT6 (Prop_lut6_I3_O)        0.313     6.314 r  byte_ctr[0]_i_1/O
                         net (fo=16, routed)          0.633     6.948    byte_ctr[0]_i_1_n_0
    SLICE_X11Y55         FDRE                                         r  byte_ctr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=93, unset)           0.924    10.924    clk
    SLICE_X11Y55         FDRE                                         r  byte_ctr_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X11Y55         FDRE (Setup_fdre_C_R)       -0.429    10.460    byte_ctr_reg[0]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -6.948    
  -------------------------------------------------------------------
                         slack                                  3.512    

Slack (MET) :             3.512ns  (required time - arrival time)
  Source:                 num_bytes_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            byte_ctr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        5.975ns  (logic 3.068ns (51.350%)  route 2.907ns (48.650%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=93, unset)           0.973     0.973    clk
    SLICE_X15Y54         FDRE                                         r  num_bytes_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  num_bytes_r_reg[2]/Q
                         net (fo=2, routed)           0.708     2.137    num_bytes_r[2]
    SLICE_X14Y54         LUT1 (Prop_lut1_I0_O)        0.124     2.261 r  module_idle_i_28/O
                         net (fo=1, routed)           0.000     2.261    module_idle_i_28_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.811 r  module_idle_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     2.811    module_idle_reg_i_21_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.925 r  module_idle_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.925    module_idle_reg_i_16_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.039 r  module_idle_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.039    module_idle_reg_i_8_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.373 r  module_idle_reg_i_4/O[1]
                         net (fo=1, routed)           0.643     4.016    send_carry_byte1[14]
    SLICE_X15Y56         LUT6 (Prop_lut6_I4_O)        0.303     4.319 r  module_idle_i_7/O
                         net (fo=1, routed)           0.000     4.319    module_idle_i_7_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.851 r  module_idle_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.851    module_idle_reg_i_3_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.079 r  module_idle_reg_i_2/CO[2]
                         net (fo=3, routed)           0.923     6.001    send_carry_byte0
    SLICE_X10Y55         LUT6 (Prop_lut6_I3_O)        0.313     6.314 r  byte_ctr[0]_i_1/O
                         net (fo=16, routed)          0.633     6.948    byte_ctr[0]_i_1_n_0
    SLICE_X11Y55         FDRE                                         r  byte_ctr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=93, unset)           0.924    10.924    clk
    SLICE_X11Y55         FDRE                                         r  byte_ctr_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X11Y55         FDRE (Setup_fdre_C_R)       -0.429    10.460    byte_ctr_reg[1]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -6.948    
  -------------------------------------------------------------------
                         slack                                  3.512    

Slack (MET) :             3.512ns  (required time - arrival time)
  Source:                 num_bytes_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            byte_ctr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        5.975ns  (logic 3.068ns (51.350%)  route 2.907ns (48.650%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=93, unset)           0.973     0.973    clk
    SLICE_X15Y54         FDRE                                         r  num_bytes_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  num_bytes_r_reg[2]/Q
                         net (fo=2, routed)           0.708     2.137    num_bytes_r[2]
    SLICE_X14Y54         LUT1 (Prop_lut1_I0_O)        0.124     2.261 r  module_idle_i_28/O
                         net (fo=1, routed)           0.000     2.261    module_idle_i_28_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.811 r  module_idle_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     2.811    module_idle_reg_i_21_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.925 r  module_idle_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.925    module_idle_reg_i_16_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.039 r  module_idle_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.039    module_idle_reg_i_8_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.373 r  module_idle_reg_i_4/O[1]
                         net (fo=1, routed)           0.643     4.016    send_carry_byte1[14]
    SLICE_X15Y56         LUT6 (Prop_lut6_I4_O)        0.303     4.319 r  module_idle_i_7/O
                         net (fo=1, routed)           0.000     4.319    module_idle_i_7_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.851 r  module_idle_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.851    module_idle_reg_i_3_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.079 r  module_idle_reg_i_2/CO[2]
                         net (fo=3, routed)           0.923     6.001    send_carry_byte0
    SLICE_X10Y55         LUT6 (Prop_lut6_I3_O)        0.313     6.314 r  byte_ctr[0]_i_1/O
                         net (fo=16, routed)          0.633     6.948    byte_ctr[0]_i_1_n_0
    SLICE_X11Y55         FDRE                                         r  byte_ctr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=93, unset)           0.924    10.924    clk
    SLICE_X11Y55         FDRE                                         r  byte_ctr_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X11Y55         FDRE (Setup_fdre_C_R)       -0.429    10.460    byte_ctr_reg[2]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -6.948    
  -------------------------------------------------------------------
                         slack                                  3.512    

Slack (MET) :             3.512ns  (required time - arrival time)
  Source:                 num_bytes_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            byte_ctr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        5.975ns  (logic 3.068ns (51.350%)  route 2.907ns (48.650%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=93, unset)           0.973     0.973    clk
    SLICE_X15Y54         FDRE                                         r  num_bytes_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  num_bytes_r_reg[2]/Q
                         net (fo=2, routed)           0.708     2.137    num_bytes_r[2]
    SLICE_X14Y54         LUT1 (Prop_lut1_I0_O)        0.124     2.261 r  module_idle_i_28/O
                         net (fo=1, routed)           0.000     2.261    module_idle_i_28_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.811 r  module_idle_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     2.811    module_idle_reg_i_21_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.925 r  module_idle_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.925    module_idle_reg_i_16_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.039 r  module_idle_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.039    module_idle_reg_i_8_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.373 r  module_idle_reg_i_4/O[1]
                         net (fo=1, routed)           0.643     4.016    send_carry_byte1[14]
    SLICE_X15Y56         LUT6 (Prop_lut6_I4_O)        0.303     4.319 r  module_idle_i_7/O
                         net (fo=1, routed)           0.000     4.319    module_idle_i_7_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.851 r  module_idle_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.851    module_idle_reg_i_3_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.079 r  module_idle_reg_i_2/CO[2]
                         net (fo=3, routed)           0.923     6.001    send_carry_byte0
    SLICE_X10Y55         LUT6 (Prop_lut6_I3_O)        0.313     6.314 r  byte_ctr[0]_i_1/O
                         net (fo=16, routed)          0.633     6.948    byte_ctr[0]_i_1_n_0
    SLICE_X11Y55         FDRE                                         r  byte_ctr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=93, unset)           0.924    10.924    clk
    SLICE_X11Y55         FDRE                                         r  byte_ctr_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X11Y55         FDRE (Setup_fdre_C_R)       -0.429    10.460    byte_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -6.948    
  -------------------------------------------------------------------
                         slack                                  3.512    

Slack (MET) :             3.573ns  (required time - arrival time)
  Source:                 num_bytes_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module_idle_reg/D
                            (rising edge-triggered cell FDSE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        6.106ns  (logic 3.097ns (50.718%)  route 3.009ns (49.282%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=93, unset)           0.973     0.973    clk
    SLICE_X15Y54         FDRE                                         r  num_bytes_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  num_bytes_r_reg[2]/Q
                         net (fo=2, routed)           0.708     2.137    num_bytes_r[2]
    SLICE_X14Y54         LUT1 (Prop_lut1_I0_O)        0.124     2.261 r  module_idle_i_28/O
                         net (fo=1, routed)           0.000     2.261    module_idle_i_28_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.811 r  module_idle_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     2.811    module_idle_reg_i_21_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.925 r  module_idle_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.925    module_idle_reg_i_16_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.039 r  module_idle_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.039    module_idle_reg_i_8_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.373 r  module_idle_reg_i_4/O[1]
                         net (fo=1, routed)           0.643     4.016    send_carry_byte1[14]
    SLICE_X15Y56         LUT6 (Prop_lut6_I4_O)        0.303     4.319 r  module_idle_i_7/O
                         net (fo=1, routed)           0.000     4.319    module_idle_i_7_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.851 r  module_idle_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.851    module_idle_reg_i_3_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.079 r  module_idle_reg_i_2/CO[2]
                         net (fo=3, routed)           0.993     6.072    send_carry_byte0
    SLICE_X10Y56         LUT4 (Prop_lut4_I3_O)        0.342     6.414 r  module_idle_i_1/O
                         net (fo=1, routed)           0.665     7.079    module_idle
    SLICE_X10Y56         FDSE                                         r  module_idle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=93, unset)           0.924    10.924    clk
    SLICE_X10Y56         FDSE                                         r  module_idle_reg/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X10Y56         FDSE (Setup_fdse_C_D)       -0.237    10.652    module_idle_reg
  -------------------------------------------------------------------
                         required time                         10.652    
                         arrival time                          -7.079    
  -------------------------------------------------------------------
                         slack                                  3.573    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 result_byte_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_byte_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=93, unset)           0.410     0.410    clk
    SLICE_X9Y55          FDRE                                         r  result_byte_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y55          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  result_byte_r_reg[2]/Q
                         net (fo=2, routed)           0.098     0.649    result_byte_r_reg_n_0_[2]
    SLICE_X8Y55          LUT5 (Prop_lut5_I4_O)        0.045     0.694 r  result_byte_o[2]_i_1/O
                         net (fo=1, routed)           0.000     0.694    result_byte_o[2]_i_1_n_0
    SLICE_X8Y55          FDRE                                         r  result_byte_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=93, unset)           0.432     0.432    clk
    SLICE_X8Y55          FDRE                                         r  result_byte_o_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X8Y55          FDRE (Hold_fdre_C_D)         0.120     0.552    result_byte_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.694    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 partial_sum_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_byte_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.624%)  route 0.126ns (40.376%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=93, unset)           0.410     0.410    clk
    SLICE_X7Y56          FDRE                                         r  partial_sum_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  partial_sum_reg_reg[0]/Q
                         net (fo=3, routed)           0.126     0.677    partial_sum_reg[0]
    SLICE_X8Y56          LUT5 (Prop_lut5_I0_O)        0.045     0.722 r  result_byte_o[0]_i_1/O
                         net (fo=1, routed)           0.000     0.722    result_byte_o[0]_i_1_n_0
    SLICE_X8Y56          FDRE                                         r  result_byte_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=93, unset)           0.432     0.432    clk
    SLICE_X8Y56          FDRE                                         r  result_byte_o_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X8Y56          FDRE (Hold_fdre_C_D)         0.121     0.553    result_byte_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.722    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 result_byte_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_byte_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.614%)  route 0.121ns (39.386%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=93, unset)           0.410     0.410    clk
    SLICE_X9Y54          FDRE                                         r  result_byte_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y54          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  result_byte_r_reg[7]/Q
                         net (fo=2, routed)           0.121     0.672    result_byte_r_reg_n_0_[7]
    SLICE_X9Y54          LUT5 (Prop_lut5_I4_O)        0.045     0.717 r  result_byte_r[7]_i_1/O
                         net (fo=1, routed)           0.000     0.717    result_byte_r[7]_i_1_n_0
    SLICE_X9Y54          FDRE                                         r  result_byte_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=93, unset)           0.432     0.432    clk
    SLICE_X9Y54          FDRE                                         r  result_byte_r_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X9Y54          FDRE (Hold_fdre_C_D)         0.092     0.524    result_byte_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.717    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 result_byte_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_byte_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.323%)  route 0.150ns (44.677%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=93, unset)           0.410     0.410    clk
    SLICE_X9Y55          FDRE                                         r  result_byte_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y55          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  result_byte_r_reg[3]/Q
                         net (fo=2, routed)           0.150     0.701    result_byte_r_reg_n_0_[3]
    SLICE_X8Y55          LUT5 (Prop_lut5_I4_O)        0.045     0.746 r  result_byte_o[3]_i_1/O
                         net (fo=1, routed)           0.000     0.746    result_byte_o[3]_i_1_n_0
    SLICE_X8Y55          FDRE                                         r  result_byte_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=93, unset)           0.432     0.432    clk
    SLICE_X8Y55          FDRE                                         r  result_byte_o_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X8Y55          FDRE (Hold_fdre_C_D)         0.121     0.553    result_byte_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.746    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 result_byte_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_byte_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.159%)  route 0.151ns (44.841%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=93, unset)           0.410     0.410    clk
    SLICE_X9Y56          FDRE                                         r  result_byte_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  result_byte_r_reg[1]/Q
                         net (fo=2, routed)           0.151     0.702    result_byte_r_reg_n_0_[1]
    SLICE_X8Y56          LUT5 (Prop_lut5_I4_O)        0.045     0.747 r  result_byte_o[1]_i_1/O
                         net (fo=1, routed)           0.000     0.747    result_byte_o[1]_i_1_n_0
    SLICE_X8Y56          FDRE                                         r  result_byte_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=93, unset)           0.432     0.432    clk
    SLICE_X8Y56          FDRE                                         r  result_byte_o_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X8Y56          FDRE (Hold_fdre_C_D)         0.120     0.552    result_byte_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.747    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 data_vld_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_byte_vld_reg/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.227ns (72.527%)  route 0.086ns (27.473%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=93, unset)           0.410     0.410    clk
    SLICE_X11Y54         FDRE                                         r  data_vld_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  data_vld_reg_reg/Q
                         net (fo=9, routed)           0.086     0.624    data_vld_reg
    SLICE_X11Y54         LUT5 (Prop_lut5_I0_O)        0.099     0.723 r  result_byte_vld_i_1/O
                         net (fo=1, routed)           0.000     0.723    result_byte_vld_i_1_n_0
    SLICE_X11Y54         FDRE                                         r  result_byte_vld_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=93, unset)           0.432     0.432    clk
    SLICE_X11Y54         FDRE                                         r  result_byte_vld_reg/C
                         clock pessimism              0.000     0.432    
    SLICE_X11Y54         FDRE (Hold_fdre_C_D)         0.091     0.523    result_byte_vld_reg
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.723    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 send_carry_byte_reg/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_byte_lsb_reg/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.774%)  route 0.141ns (40.226%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=93, unset)           0.410     0.410    clk
    SLICE_X10Y55         FDRE                                         r  send_carry_byte_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y55         FDRE (Prop_fdre_C_Q)         0.164     0.574 f  send_carry_byte_reg/Q
                         net (fo=6, routed)           0.141     0.715    send_carry_byte_reg_n_0
    SLICE_X10Y55         LUT5 (Prop_lut5_I3_O)        0.045     0.760 r  result_byte_lsb_i_1/O
                         net (fo=1, routed)           0.000     0.760    result_byte_lsb_i_1_n_0
    SLICE_X10Y55         FDRE                                         r  result_byte_lsb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=93, unset)           0.432     0.432    clk
    SLICE_X10Y55         FDRE                                         r  result_byte_lsb_reg/C
                         clock pessimism              0.000     0.432    
    SLICE_X10Y55         FDRE (Hold_fdre_C_D)         0.120     0.552    result_byte_lsb_reg
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 partial_sum_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_byte_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.228%)  route 0.170ns (47.772%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=93, unset)           0.410     0.410    clk
    SLICE_X7Y56          FDRE                                         r  partial_sum_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  partial_sum_reg_reg[4]/Q
                         net (fo=3, routed)           0.170     0.721    partial_sum_reg__0[4]
    SLICE_X8Y56          LUT5 (Prop_lut5_I0_O)        0.045     0.766 r  result_byte_o[4]_i_1/O
                         net (fo=1, routed)           0.000     0.766    result_byte_o[4]_i_1_n_0
    SLICE_X8Y56          FDRE                                         r  result_byte_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=93, unset)           0.432     0.432    clk
    SLICE_X8Y56          FDRE                                         r  result_byte_o_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X8Y56          FDRE (Hold_fdre_C_D)         0.121     0.553    result_byte_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.766    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 send_carry_byte_reg/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_byte_msb_reg/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.164ns (53.582%)  route 0.142ns (46.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=93, unset)           0.410     0.410    clk
    SLICE_X10Y55         FDRE                                         r  send_carry_byte_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y55         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  send_carry_byte_reg/Q
                         net (fo=6, routed)           0.142     0.716    send_carry_byte_reg_n_0
    SLICE_X11Y54         FDRE                                         r  result_byte_msb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=93, unset)           0.432     0.432    clk
    SLICE_X11Y54         FDRE                                         r  result_byte_msb_reg/C
                         clock pessimism              0.000     0.432    
    SLICE_X11Y54         FDRE (Hold_fdre_C_D)         0.066     0.498    result_byte_msb_reg
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.716    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 result_byte_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_byte_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=93, unset)           0.410     0.410    clk
    SLICE_X9Y54          FDRE                                         r  result_byte_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y54          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  result_byte_r_reg[4]/Q
                         net (fo=2, routed)           0.168     0.719    result_byte_r_reg_n_0_[4]
    SLICE_X9Y54          LUT5 (Prop_lut5_I4_O)        0.042     0.761 r  result_byte_r[4]_i_1/O
                         net (fo=1, routed)           0.000     0.761    result_byte_r[4]_i_1_n_0
    SLICE_X9Y54          FDRE                                         r  result_byte_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=93, unset)           0.432     0.432    clk
    SLICE_X9Y54          FDRE                                         r  result_byte_r_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X9Y54          FDRE (Hold_fdre_C_D)         0.105     0.537    result_byte_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.537    
                         arrival time                           0.761    
  -------------------------------------------------------------------
                         slack                                  0.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y56  bit_ctr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y56  bit_ctr_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y56  bit_ctr_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y55  byte_ctr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y57  byte_ctr_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y57  byte_ctr_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y58  byte_ctr_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y58  byte_ctr_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y58  byte_ctr_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y58  byte_ctr_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y56  bit_ctr_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y56  bit_ctr_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y56  bit_ctr_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y55  byte_ctr_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y57  byte_ctr_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y57  byte_ctr_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y58  byte_ctr_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y58  byte_ctr_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y58  byte_ctr_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y58  byte_ctr_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y56  bit_ctr_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y56  bit_ctr_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y56  bit_ctr_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y56  bit_ctr_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y56  bit_ctr_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y56  bit_ctr_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y55  byte_ctr_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y55  byte_ctr_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y57  byte_ctr_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y57  byte_ctr_reg[10]/C



