
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: DESKTOP-VE269NP

Implementation : impl1

# Written on Mon Dec  7 11:00:56 2020

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                Requested     Requested     Clock                                       Clock                   Clock
Level     Clock                                Frequency     Period        Type                                        Group                   Load 
----------------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                               100.0 MHz     10.000        system                                      system_clkgroup         9    
                                                                                                                                                    
0 -       osc00|osc_inferred_clock             2.1 MHz       480.769       inferred                                    Inferred_clkgroup_0     18   
1 .         clk_deb|Qaux_derived_clock[14]     2.1 MHz       480.769       derived (from osc00|osc_inferred_clock)     Inferred_clkgroup_0     3    
                                                                                                                                                    
0 -       m_ram|clk_w_1_inferred_clock         100.0 MHz     10.000        inferred                                    Inferred_clkgroup_1     8    
====================================================================================================================================================


Clock Load Summary
******************

                                   Clock     Source                         Clock Pin              Non-clock Pin     Non-clock Pin        
Clock                              Load      Pin                            Seq Example            Seq Example       Comb Example         
------------------------------------------------------------------------------------------------------------------------------------------
System                             9         -                              cto5.O_1[0].C          -                 -                    
                                                                                                                                          
osc00|osc_inferred_clock           18        cto1.OSCInst0.OSC(OSCH)        cto3.Qaux[14:0].C      -                 cto7.ex_mux.B[0](mux)
clk_deb|Qaux_derived_clock[14]     3         cto3.Qaux[14:0].Q[14](dff)     cto6.Q1.C              -                 -                    
                                                                                                                                          
m_ram|clk_w_1_inferred_clock       8         cto5.clk_w_1.OUT(and)          cto5.dato[7:0].CLK     -                 -                    
==========================================================================================================================================
