Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sat Jan 18 16:36:07 2025
| Host         : LAPTOP-I4I07TAE running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file digilent_arty_s7_timing.rpt
| Design       : digilent_arty_s7
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (50)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (50)
--------------------------------
 There are 50 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.164        0.000                      0                10886        0.043        0.000                      0                10886        0.264        0.000                       0                  4242  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                         ------------         ----------      --------------
clk100                        {0.000 5.000}        10.000          100.000         
  soc_builder_basesoc_pll_fb  {0.000 5.000}        10.000          100.000         
  soc_crg_clkout0             {0.000 5.000}        10.000          100.000         
  soc_crg_clkout2             {0.000 1.250}        2.500           400.000         
  soc_crg_clkout3             {0.625 1.875}        2.500           400.000         
  soc_crg_clkout4             {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                              8.551        0.000                      0                    7        0.225        0.000                      0                    7        3.000        0.000                       0                    10  
  soc_builder_basesoc_pll_fb                                                                                                                                                    8.751        0.000                       0                     2  
  soc_crg_clkout0                   0.164        0.000                      0                10865        0.043        0.000                      0                10865        3.750        0.000                       0                  4139  
  soc_crg_clkout2                                                                                                                                                               0.345        0.000                       0                    77  
  soc_crg_clkout3                                                                                                                                                               0.345        0.000                       0                     4  
  soc_crg_clkout4                   1.245        0.000                      0                   14        0.131        0.000                      0                   14        0.264        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        8.551ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.551ns  (required time - arrival time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.367ns  (logic 0.456ns (33.362%)  route 0.911ns (66.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.713ns = ( 15.713 - 10.000 ) 
    Source Clock Delay      (SCD):    6.244ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.069     4.986    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.124     5.110 r  clk100_inst/O
                         net (fo=9, routed)           1.134     6.244    soc_crg_clkin
    SLICE_X51Y23         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDCE (Prop_fdce_C_Q)         0.456     6.700 r  FDCE/Q
                         net (fo=1, routed)           0.911     7.611    soc_builder_basesoc_reset0
    SLICE_X51Y23         FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.863    14.630    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.100    14.730 r  clk100_inst/O
                         net (fo=9, routed)           0.983    15.713    soc_crg_clkin
    SLICE_X51Y23         FDCE                                         r  FDCE_1/C
                         clock pessimism              0.531    16.244    
                         clock uncertainty           -0.035    16.209    
    SLICE_X51Y23         FDCE (Setup_fdce_C_D)       -0.047    16.162    FDCE_1
  -------------------------------------------------------------------
                         required time                         16.162    
                         arrival time                          -7.611    
  -------------------------------------------------------------------
                         slack                                  8.551    

Slack (MET) :             8.638ns  (required time - arrival time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.114ns  (logic 0.419ns (37.616%)  route 0.695ns (62.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.713ns = ( 15.713 - 10.000 ) 
    Source Clock Delay      (SCD):    6.244ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.069     4.986    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.124     5.110 r  clk100_inst/O
                         net (fo=9, routed)           1.134     6.244    soc_crg_clkin
    SLICE_X51Y23         FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDCE (Prop_fdce_C_Q)         0.419     6.663 r  FDCE_6/Q
                         net (fo=1, routed)           0.695     7.358    soc_builder_basesoc_reset6
    SLICE_X51Y23         FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.863    14.630    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.100    14.730 r  clk100_inst/O
                         net (fo=9, routed)           0.983    15.713    soc_crg_clkin
    SLICE_X51Y23         FDCE                                         r  FDCE_7/C
                         clock pessimism              0.531    16.244    
                         clock uncertainty           -0.035    16.209    
    SLICE_X51Y23         FDCE (Setup_fdce_C_D)       -0.213    15.996    FDCE_7
  -------------------------------------------------------------------
                         required time                         15.996    
                         arrival time                          -7.358    
  -------------------------------------------------------------------
                         slack                                  8.638    

Slack (MET) :             8.651ns  (required time - arrival time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.456ns (37.350%)  route 0.765ns (62.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.713ns = ( 15.713 - 10.000 ) 
    Source Clock Delay      (SCD):    6.244ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.069     4.986    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.124     5.110 r  clk100_inst/O
                         net (fo=9, routed)           1.134     6.244    soc_crg_clkin
    SLICE_X51Y23         FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDCE (Prop_fdce_C_Q)         0.456     6.700 r  FDCE_2/Q
                         net (fo=1, routed)           0.765     7.465    soc_builder_basesoc_reset2
    SLICE_X51Y23         FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.863    14.630    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.100    14.730 r  clk100_inst/O
                         net (fo=9, routed)           0.983    15.713    soc_crg_clkin
    SLICE_X51Y23         FDCE                                         r  FDCE_3/C
                         clock pessimism              0.531    16.244    
                         clock uncertainty           -0.035    16.209    
    SLICE_X51Y23         FDCE (Setup_fdce_C_D)       -0.093    16.116    FDCE_3
  -------------------------------------------------------------------
                         required time                         16.116    
                         arrival time                          -7.465    
  -------------------------------------------------------------------
                         slack                                  8.651    

Slack (MET) :             8.654ns  (required time - arrival time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.248ns  (logic 0.456ns (36.531%)  route 0.792ns (63.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.713ns = ( 15.713 - 10.000 ) 
    Source Clock Delay      (SCD):    6.244ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.069     4.986    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.124     5.110 r  clk100_inst/O
                         net (fo=9, routed)           1.134     6.244    soc_crg_clkin
    SLICE_X51Y23         FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDCE (Prop_fdce_C_Q)         0.456     6.700 r  FDCE_4/Q
                         net (fo=1, routed)           0.792     7.492    soc_builder_basesoc_reset4
    SLICE_X51Y23         FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.863    14.630    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.100    14.730 r  clk100_inst/O
                         net (fo=9, routed)           0.983    15.713    soc_crg_clkin
    SLICE_X51Y23         FDCE                                         r  FDCE_5/C
                         clock pessimism              0.531    16.244    
                         clock uncertainty           -0.035    16.209    
    SLICE_X51Y23         FDCE (Setup_fdce_C_D)       -0.062    16.147    FDCE_5
  -------------------------------------------------------------------
                         required time                         16.147    
                         arrival time                          -7.492    
  -------------------------------------------------------------------
                         slack                                  8.654    

Slack (MET) :             8.690ns  (required time - arrival time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.419ns (41.617%)  route 0.588ns (58.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.713ns = ( 15.713 - 10.000 ) 
    Source Clock Delay      (SCD):    6.244ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.069     4.986    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.124     5.110 r  clk100_inst/O
                         net (fo=9, routed)           1.134     6.244    soc_crg_clkin
    SLICE_X51Y23         FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDCE (Prop_fdce_C_Q)         0.419     6.663 r  FDCE_1/Q
                         net (fo=1, routed)           0.588     7.251    soc_builder_basesoc_reset1
    SLICE_X51Y23         FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.863    14.630    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.100    14.730 r  clk100_inst/O
                         net (fo=9, routed)           0.983    15.713    soc_crg_clkin
    SLICE_X51Y23         FDCE                                         r  FDCE_2/C
                         clock pessimism              0.531    16.244    
                         clock uncertainty           -0.035    16.209    
    SLICE_X51Y23         FDCE (Setup_fdce_C_D)       -0.268    15.941    FDCE_2
  -------------------------------------------------------------------
                         required time                         15.941    
                         arrival time                          -7.251    
  -------------------------------------------------------------------
                         slack                                  8.690    

Slack (MET) :             8.841ns  (required time - arrival time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.456ns (44.221%)  route 0.575ns (55.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.713ns = ( 15.713 - 10.000 ) 
    Source Clock Delay      (SCD):    6.244ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.069     4.986    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.124     5.110 r  clk100_inst/O
                         net (fo=9, routed)           1.134     6.244    soc_crg_clkin
    SLICE_X51Y23         FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDCE (Prop_fdce_C_Q)         0.456     6.700 r  FDCE_3/Q
                         net (fo=1, routed)           0.575     7.275    soc_builder_basesoc_reset3
    SLICE_X51Y23         FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.863    14.630    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.100    14.730 r  clk100_inst/O
                         net (fo=9, routed)           0.983    15.713    soc_crg_clkin
    SLICE_X51Y23         FDCE                                         r  FDCE_4/C
                         clock pessimism              0.531    16.244    
                         clock uncertainty           -0.035    16.209    
    SLICE_X51Y23         FDCE (Setup_fdce_C_D)       -0.092    16.117    FDCE_4
  -------------------------------------------------------------------
                         required time                         16.117    
                         arrival time                          -7.275    
  -------------------------------------------------------------------
                         slack                                  8.841    

Slack (MET) :             8.948ns  (required time - arrival time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.419ns (52.275%)  route 0.383ns (47.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.713ns = ( 15.713 - 10.000 ) 
    Source Clock Delay      (SCD):    6.244ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.069     4.986    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.124     5.110 r  clk100_inst/O
                         net (fo=9, routed)           1.134     6.244    soc_crg_clkin
    SLICE_X51Y23         FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDCE (Prop_fdce_C_Q)         0.419     6.663 r  FDCE_5/Q
                         net (fo=1, routed)           0.383     7.046    soc_builder_basesoc_reset5
    SLICE_X51Y23         FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.863    14.630    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.100    14.730 r  clk100_inst/O
                         net (fo=9, routed)           0.983    15.713    soc_crg_clkin
    SLICE_X51Y23         FDCE                                         r  FDCE_6/C
                         clock pessimism              0.531    16.244    
                         clock uncertainty           -0.035    16.209    
    SLICE_X51Y23         FDCE (Setup_fdce_C_D)       -0.215    15.994    FDCE_6
  -------------------------------------------------------------------
                         required time                         15.994    
                         arrival time                          -7.046    
  -------------------------------------------------------------------
                         slack                                  8.948    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.741ns
    Source Clock Delay      (SCD):    2.276ns
    Clock Pessimism Removal (CPR):    0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.725     1.702    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.747 r  clk100_inst/O
                         net (fo=9, routed)           0.529     2.276    soc_crg_clkin
    SLICE_X51Y23         FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDCE (Prop_fdce_C_Q)         0.128     2.404 r  FDCE_5/Q
                         net (fo=1, routed)           0.120     2.524    soc_builder_basesoc_reset5
    SLICE_X51Y23         FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.024     2.088    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.056     2.144 r  clk100_inst/O
                         net (fo=9, routed)           0.597     2.741    soc_crg_clkin
    SLICE_X51Y23         FDCE                                         r  FDCE_6/C
                         clock pessimism             -0.465     2.276    
    SLICE_X51Y23         FDCE (Hold_fdce_C_D)         0.023     2.299    FDCE_6
  -------------------------------------------------------------------
                         required time                         -2.299    
                         arrival time                           2.524    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.067%)  route 0.194ns (57.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.741ns
    Source Clock Delay      (SCD):    2.276ns
    Clock Pessimism Removal (CPR):    0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.725     1.702    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.747 r  clk100_inst/O
                         net (fo=9, routed)           0.529     2.276    soc_crg_clkin
    SLICE_X51Y23         FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDCE (Prop_fdce_C_Q)         0.141     2.417 r  FDCE_3/Q
                         net (fo=1, routed)           0.194     2.611    soc_builder_basesoc_reset3
    SLICE_X51Y23         FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.024     2.088    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.056     2.144 r  clk100_inst/O
                         net (fo=9, routed)           0.597     2.741    soc_crg_clkin
    SLICE_X51Y23         FDCE                                         r  FDCE_4/C
                         clock pessimism             -0.465     2.276    
    SLICE_X51Y23         FDCE (Hold_fdce_C_D)         0.047     2.323    FDCE_4
  -------------------------------------------------------------------
                         required time                         -2.323    
                         arrival time                           2.611    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.128ns (34.792%)  route 0.240ns (65.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.741ns
    Source Clock Delay      (SCD):    2.276ns
    Clock Pessimism Removal (CPR):    0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.725     1.702    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.747 r  clk100_inst/O
                         net (fo=9, routed)           0.529     2.276    soc_crg_clkin
    SLICE_X51Y23         FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDCE (Prop_fdce_C_Q)         0.128     2.404 r  FDCE_6/Q
                         net (fo=1, routed)           0.240     2.644    soc_builder_basesoc_reset6
    SLICE_X51Y23         FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.024     2.088    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.056     2.144 r  clk100_inst/O
                         net (fo=9, routed)           0.597     2.741    soc_crg_clkin
    SLICE_X51Y23         FDCE                                         r  FDCE_7/C
                         clock pessimism             -0.465     2.276    
    SLICE_X51Y23         FDCE (Hold_fdce_C_D)         0.025     2.301    FDCE_7
  -------------------------------------------------------------------
                         required time                         -2.301    
                         arrival time                           2.644    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.526%)  route 0.256ns (64.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.741ns
    Source Clock Delay      (SCD):    2.276ns
    Clock Pessimism Removal (CPR):    0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.725     1.702    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.747 r  clk100_inst/O
                         net (fo=9, routed)           0.529     2.276    soc_crg_clkin
    SLICE_X51Y23         FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDCE (Prop_fdce_C_Q)         0.141     2.417 r  FDCE_2/Q
                         net (fo=1, routed)           0.256     2.673    soc_builder_basesoc_reset2
    SLICE_X51Y23         FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.024     2.088    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.056     2.144 r  clk100_inst/O
                         net (fo=9, routed)           0.597     2.741    soc_crg_clkin
    SLICE_X51Y23         FDCE                                         r  FDCE_3/C
                         clock pessimism             -0.465     2.276    
    SLICE_X51Y23         FDCE (Hold_fdce_C_D)         0.047     2.323    FDCE_3
  -------------------------------------------------------------------
                         required time                         -2.323    
                         arrival time                           2.673    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.488%)  route 0.223ns (63.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.741ns
    Source Clock Delay      (SCD):    2.276ns
    Clock Pessimism Removal (CPR):    0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.725     1.702    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.747 r  clk100_inst/O
                         net (fo=9, routed)           0.529     2.276    soc_crg_clkin
    SLICE_X51Y23         FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDCE (Prop_fdce_C_Q)         0.128     2.404 r  FDCE_1/Q
                         net (fo=1, routed)           0.223     2.627    soc_builder_basesoc_reset1
    SLICE_X51Y23         FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.024     2.088    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.056     2.144 r  clk100_inst/O
                         net (fo=9, routed)           0.597     2.741    soc_crg_clkin
    SLICE_X51Y23         FDCE                                         r  FDCE_2/C
                         clock pessimism             -0.465     2.276    
    SLICE_X51Y23         FDCE (Hold_fdce_C_D)        -0.007     2.269    FDCE_2
  -------------------------------------------------------------------
                         required time                         -2.269    
                         arrival time                           2.627    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.667%)  route 0.304ns (68.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.741ns
    Source Clock Delay      (SCD):    2.276ns
    Clock Pessimism Removal (CPR):    0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.725     1.702    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.747 r  clk100_inst/O
                         net (fo=9, routed)           0.529     2.276    soc_crg_clkin
    SLICE_X51Y23         FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDCE (Prop_fdce_C_Q)         0.141     2.417 r  FDCE_4/Q
                         net (fo=1, routed)           0.304     2.721    soc_builder_basesoc_reset4
    SLICE_X51Y23         FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.024     2.088    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.056     2.144 r  clk100_inst/O
                         net (fo=9, routed)           0.597     2.741    soc_crg_clkin
    SLICE_X51Y23         FDCE                                         r  FDCE_5/C
                         clock pessimism             -0.465     2.276    
    SLICE_X51Y23         FDCE (Hold_fdce_C_D)         0.071     2.347    FDCE_5
  -------------------------------------------------------------------
                         required time                         -2.347    
                         arrival time                           2.721    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.596%)  route 0.320ns (69.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.741ns
    Source Clock Delay      (SCD):    2.276ns
    Clock Pessimism Removal (CPR):    0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.725     1.702    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.747 r  clk100_inst/O
                         net (fo=9, routed)           0.529     2.276    soc_crg_clkin
    SLICE_X51Y23         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDCE (Prop_fdce_C_Q)         0.141     2.417 r  FDCE/Q
                         net (fo=1, routed)           0.320     2.737    soc_builder_basesoc_reset0
    SLICE_X51Y23         FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.024     2.088    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.056     2.144 r  clk100_inst/O
                         net (fo=9, routed)           0.597     2.741    soc_crg_clkin
    SLICE_X51Y23         FDCE                                         r  FDCE_1/C
                         clock pessimism             -0.465     2.276    
    SLICE_X51Y23         FDCE (Hold_fdce_C_D)         0.075     2.351    FDCE_1
  -------------------------------------------------------------------
                         required time                         -2.351    
                         arrival time                           2.737    
  -------------------------------------------------------------------
                         slack                                  0.386    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4   clk100_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X51Y23    FDCE/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X51Y23    FDCE_1/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X51Y23    FDCE_2/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X51Y23    FDCE_3/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X51Y23    FDCE_4/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X51Y23    FDCE_5/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X51Y23    FDCE_6/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X51Y23    FDCE_7/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X51Y23    FDCE/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X51Y23    FDCE_1/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X51Y23    FDCE_2/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X51Y23    FDCE_3/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X51Y23    FDCE_4/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X51Y23    FDCE_5/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X51Y23    FDCE_6/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X51Y23    FDCE_7/C
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X51Y23    FDCE/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X51Y23    FDCE_1/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X51Y23    FDCE_2/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X51Y23    FDCE_3/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X51Y23    FDCE_4/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X51Y23    FDCE_5/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X51Y23    FDCE_6/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X51Y23    FDCE_7/C



---------------------------------------------------------------------------------------------------
From Clock:  soc_builder_basesoc_pll_fb
  To Clock:  soc_builder_basesoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_builder_basesoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  PLLE2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout0
  To Clock:  soc_crg_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine5_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine3_trascon_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        9.101ns  (logic 2.850ns (31.317%)  route 6.251ns (68.683%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.746ns = ( 18.746 - 10.000 ) 
    Source Clock Delay      (SCD):    9.465ns
    Clock Pessimism Removal (CPR):    0.677ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.069     4.986    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.124     5.110 r  clk100_inst/O
                         net (fo=9, routed)           0.947     6.057    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.145 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     7.801    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.897 r  BUFG/O
                         net (fo=4137, routed)        1.568     9.465    sys_clk
    SLICE_X50Y11         FDRE                                         r  soc_basesoc_sdram_bankmachine5_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y11         FDRE (Prop_fdre_C_Q)         0.518     9.983 r  soc_basesoc_sdram_bankmachine5_row_reg[2]/Q
                         net (fo=1, routed)           1.109    11.092    soc_basesoc_sdram_bankmachine5_row_reg_n_0_[2]
    SLICE_X49Y12         LUT6 (Prop_lut6_I0_O)        0.124    11.216 r  soc_builder_basesoc_bankmachine5_state[1]_i_9/O
                         net (fo=1, routed)           0.000    11.216    soc_builder_basesoc_bankmachine5_state[1]_i_9_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.748 r  soc_builder_basesoc_bankmachine5_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.748    soc_builder_basesoc_bankmachine5_state_reg[1]_i_4_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.019 f  soc_builder_basesoc_bankmachine5_state_reg[1]_i_3/CO[0]
                         net (fo=4, routed)           0.859    12.878    soc_basesoc_sdram_bankmachine5_row_hit
    SLICE_X47Y6          LUT6 (Prop_lut6_I3_O)        0.373    13.251 r  soc_basesoc_sdram_choose_req_grant[2]_i_20/O
                         net (fo=2, routed)           0.599    13.850    soc_basesoc_sdram_choose_req_grant[2]_i_20_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I1_O)        0.124    13.974 r  soc_basesoc_sdram_choose_req_grant[2]_i_8/O
                         net (fo=13, routed)          0.871    14.846    soc_basesoc_sdram_choose_req_grant[2]_i_8_n_0
    SLICE_X54Y3          LUT6 (Prop_lut6_I3_O)        0.124    14.970 r  soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_5/O
                         net (fo=1, routed)           0.000    14.970    soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_5_n_0
    SLICE_X54Y3          MUXF7 (Prop_muxf7_I1_O)      0.214    15.184 r  soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3/O
                         net (fo=11, routed)          0.358    15.542    soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3_n_0
    SLICE_X54Y2          LUT6 (Prop_lut6_I5_O)        0.297    15.839 f  soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=48, routed)          1.157    16.996    soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X37Y1          LUT6 (Prop_lut6_I1_O)        0.124    17.120 r  soc_basesoc_sdram_bankmachine3_trccon_ready_i_3/O
                         net (fo=5, routed)           0.646    17.766    soc_basesoc_sdram_bankmachine3_trccon_ready_i_3_n_0
    SLICE_X36Y1          LUT3 (Prop_lut3_I2_O)        0.149    17.915 r  soc_basesoc_sdram_bankmachine3_trccon_ready_i_1/O
                         net (fo=4, routed)           0.650    18.566    soc_basesoc_sdram_bankmachine3_trccon_ready_i_1_n_0
    SLICE_X36Y1          FDRE                                         r  soc_basesoc_sdram_bankmachine3_trascon_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.863    14.630    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.100    14.730 r  clk100_inst/O
                         net (fo=9, routed)           0.819    15.550    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.633 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.209    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.300 r  BUFG/O
                         net (fo=4137, routed)        1.446    18.746    sys_clk
    SLICE_X36Y1          FDRE                                         r  soc_basesoc_sdram_bankmachine3_trascon_count_reg[0]/C
                         clock pessimism              0.677    19.423    
                         clock uncertainty           -0.057    19.366    
    SLICE_X36Y1          FDRE (Setup_fdre_C_R)       -0.637    18.729    soc_basesoc_sdram_bankmachine3_trascon_count_reg[0]
  -------------------------------------------------------------------
                         required time                         18.729    
                         arrival time                         -18.566    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine5_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine3_trascon_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        9.101ns  (logic 2.850ns (31.317%)  route 6.251ns (68.683%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.746ns = ( 18.746 - 10.000 ) 
    Source Clock Delay      (SCD):    9.465ns
    Clock Pessimism Removal (CPR):    0.677ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.069     4.986    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.124     5.110 r  clk100_inst/O
                         net (fo=9, routed)           0.947     6.057    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.145 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     7.801    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.897 r  BUFG/O
                         net (fo=4137, routed)        1.568     9.465    sys_clk
    SLICE_X50Y11         FDRE                                         r  soc_basesoc_sdram_bankmachine5_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y11         FDRE (Prop_fdre_C_Q)         0.518     9.983 r  soc_basesoc_sdram_bankmachine5_row_reg[2]/Q
                         net (fo=1, routed)           1.109    11.092    soc_basesoc_sdram_bankmachine5_row_reg_n_0_[2]
    SLICE_X49Y12         LUT6 (Prop_lut6_I0_O)        0.124    11.216 r  soc_builder_basesoc_bankmachine5_state[1]_i_9/O
                         net (fo=1, routed)           0.000    11.216    soc_builder_basesoc_bankmachine5_state[1]_i_9_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.748 r  soc_builder_basesoc_bankmachine5_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.748    soc_builder_basesoc_bankmachine5_state_reg[1]_i_4_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.019 f  soc_builder_basesoc_bankmachine5_state_reg[1]_i_3/CO[0]
                         net (fo=4, routed)           0.859    12.878    soc_basesoc_sdram_bankmachine5_row_hit
    SLICE_X47Y6          LUT6 (Prop_lut6_I3_O)        0.373    13.251 r  soc_basesoc_sdram_choose_req_grant[2]_i_20/O
                         net (fo=2, routed)           0.599    13.850    soc_basesoc_sdram_choose_req_grant[2]_i_20_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I1_O)        0.124    13.974 r  soc_basesoc_sdram_choose_req_grant[2]_i_8/O
                         net (fo=13, routed)          0.871    14.846    soc_basesoc_sdram_choose_req_grant[2]_i_8_n_0
    SLICE_X54Y3          LUT6 (Prop_lut6_I3_O)        0.124    14.970 r  soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_5/O
                         net (fo=1, routed)           0.000    14.970    soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_5_n_0
    SLICE_X54Y3          MUXF7 (Prop_muxf7_I1_O)      0.214    15.184 r  soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3/O
                         net (fo=11, routed)          0.358    15.542    soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3_n_0
    SLICE_X54Y2          LUT6 (Prop_lut6_I5_O)        0.297    15.839 f  soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=48, routed)          1.157    16.996    soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X37Y1          LUT6 (Prop_lut6_I1_O)        0.124    17.120 r  soc_basesoc_sdram_bankmachine3_trccon_ready_i_3/O
                         net (fo=5, routed)           0.646    17.766    soc_basesoc_sdram_bankmachine3_trccon_ready_i_3_n_0
    SLICE_X36Y1          LUT3 (Prop_lut3_I2_O)        0.149    17.915 r  soc_basesoc_sdram_bankmachine3_trccon_ready_i_1/O
                         net (fo=4, routed)           0.650    18.566    soc_basesoc_sdram_bankmachine3_trccon_ready_i_1_n_0
    SLICE_X36Y1          FDRE                                         r  soc_basesoc_sdram_bankmachine3_trascon_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.863    14.630    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.100    14.730 r  clk100_inst/O
                         net (fo=9, routed)           0.819    15.550    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.633 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.209    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.300 r  BUFG/O
                         net (fo=4137, routed)        1.446    18.746    sys_clk
    SLICE_X36Y1          FDRE                                         r  soc_basesoc_sdram_bankmachine3_trascon_count_reg[1]/C
                         clock pessimism              0.677    19.423    
                         clock uncertainty           -0.057    19.366    
    SLICE_X36Y1          FDRE (Setup_fdre_C_R)       -0.637    18.729    soc_basesoc_sdram_bankmachine3_trascon_count_reg[1]
  -------------------------------------------------------------------
                         required time                         18.729    
                         arrival time                         -18.566    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine5_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine3_trascon_ready_reg/R
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        9.101ns  (logic 2.850ns (31.317%)  route 6.251ns (68.683%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.746ns = ( 18.746 - 10.000 ) 
    Source Clock Delay      (SCD):    9.465ns
    Clock Pessimism Removal (CPR):    0.677ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.069     4.986    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.124     5.110 r  clk100_inst/O
                         net (fo=9, routed)           0.947     6.057    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.145 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     7.801    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.897 r  BUFG/O
                         net (fo=4137, routed)        1.568     9.465    sys_clk
    SLICE_X50Y11         FDRE                                         r  soc_basesoc_sdram_bankmachine5_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y11         FDRE (Prop_fdre_C_Q)         0.518     9.983 r  soc_basesoc_sdram_bankmachine5_row_reg[2]/Q
                         net (fo=1, routed)           1.109    11.092    soc_basesoc_sdram_bankmachine5_row_reg_n_0_[2]
    SLICE_X49Y12         LUT6 (Prop_lut6_I0_O)        0.124    11.216 r  soc_builder_basesoc_bankmachine5_state[1]_i_9/O
                         net (fo=1, routed)           0.000    11.216    soc_builder_basesoc_bankmachine5_state[1]_i_9_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.748 r  soc_builder_basesoc_bankmachine5_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.748    soc_builder_basesoc_bankmachine5_state_reg[1]_i_4_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.019 f  soc_builder_basesoc_bankmachine5_state_reg[1]_i_3/CO[0]
                         net (fo=4, routed)           0.859    12.878    soc_basesoc_sdram_bankmachine5_row_hit
    SLICE_X47Y6          LUT6 (Prop_lut6_I3_O)        0.373    13.251 r  soc_basesoc_sdram_choose_req_grant[2]_i_20/O
                         net (fo=2, routed)           0.599    13.850    soc_basesoc_sdram_choose_req_grant[2]_i_20_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I1_O)        0.124    13.974 r  soc_basesoc_sdram_choose_req_grant[2]_i_8/O
                         net (fo=13, routed)          0.871    14.846    soc_basesoc_sdram_choose_req_grant[2]_i_8_n_0
    SLICE_X54Y3          LUT6 (Prop_lut6_I3_O)        0.124    14.970 r  soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_5/O
                         net (fo=1, routed)           0.000    14.970    soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_5_n_0
    SLICE_X54Y3          MUXF7 (Prop_muxf7_I1_O)      0.214    15.184 r  soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3/O
                         net (fo=11, routed)          0.358    15.542    soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3_n_0
    SLICE_X54Y2          LUT6 (Prop_lut6_I5_O)        0.297    15.839 f  soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=48, routed)          1.157    16.996    soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X37Y1          LUT6 (Prop_lut6_I1_O)        0.124    17.120 r  soc_basesoc_sdram_bankmachine3_trccon_ready_i_3/O
                         net (fo=5, routed)           0.646    17.766    soc_basesoc_sdram_bankmachine3_trccon_ready_i_3_n_0
    SLICE_X36Y1          LUT3 (Prop_lut3_I2_O)        0.149    17.915 r  soc_basesoc_sdram_bankmachine3_trccon_ready_i_1/O
                         net (fo=4, routed)           0.650    18.566    soc_basesoc_sdram_bankmachine3_trccon_ready_i_1_n_0
    SLICE_X36Y1          FDRE                                         r  soc_basesoc_sdram_bankmachine3_trascon_ready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.863    14.630    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.100    14.730 r  clk100_inst/O
                         net (fo=9, routed)           0.819    15.550    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.633 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.209    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.300 r  BUFG/O
                         net (fo=4137, routed)        1.446    18.746    sys_clk
    SLICE_X36Y1          FDRE                                         r  soc_basesoc_sdram_bankmachine3_trascon_ready_reg/C
                         clock pessimism              0.677    19.423    
                         clock uncertainty           -0.057    19.366    
    SLICE_X36Y1          FDRE (Setup_fdre_C_R)       -0.637    18.729    soc_basesoc_sdram_bankmachine3_trascon_ready_reg
  -------------------------------------------------------------------
                         required time                         18.729    
                         arrival time                         -18.566    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.175ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine5_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine3_trccon_ready_reg/R
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        9.016ns  (logic 2.850ns (31.609%)  route 6.166ns (68.391%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.745ns = ( 18.745 - 10.000 ) 
    Source Clock Delay      (SCD):    9.465ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.069     4.986    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.124     5.110 r  clk100_inst/O
                         net (fo=9, routed)           0.947     6.057    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.145 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     7.801    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.897 r  BUFG/O
                         net (fo=4137, routed)        1.568     9.465    sys_clk
    SLICE_X50Y11         FDRE                                         r  soc_basesoc_sdram_bankmachine5_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y11         FDRE (Prop_fdre_C_Q)         0.518     9.983 r  soc_basesoc_sdram_bankmachine5_row_reg[2]/Q
                         net (fo=1, routed)           1.109    11.092    soc_basesoc_sdram_bankmachine5_row_reg_n_0_[2]
    SLICE_X49Y12         LUT6 (Prop_lut6_I0_O)        0.124    11.216 r  soc_builder_basesoc_bankmachine5_state[1]_i_9/O
                         net (fo=1, routed)           0.000    11.216    soc_builder_basesoc_bankmachine5_state[1]_i_9_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.748 r  soc_builder_basesoc_bankmachine5_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.748    soc_builder_basesoc_bankmachine5_state_reg[1]_i_4_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.019 f  soc_builder_basesoc_bankmachine5_state_reg[1]_i_3/CO[0]
                         net (fo=4, routed)           0.859    12.878    soc_basesoc_sdram_bankmachine5_row_hit
    SLICE_X47Y6          LUT6 (Prop_lut6_I3_O)        0.373    13.251 r  soc_basesoc_sdram_choose_req_grant[2]_i_20/O
                         net (fo=2, routed)           0.599    13.850    soc_basesoc_sdram_choose_req_grant[2]_i_20_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I1_O)        0.124    13.974 r  soc_basesoc_sdram_choose_req_grant[2]_i_8/O
                         net (fo=13, routed)          0.871    14.846    soc_basesoc_sdram_choose_req_grant[2]_i_8_n_0
    SLICE_X54Y3          LUT6 (Prop_lut6_I3_O)        0.124    14.970 r  soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_5/O
                         net (fo=1, routed)           0.000    14.970    soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_5_n_0
    SLICE_X54Y3          MUXF7 (Prop_muxf7_I1_O)      0.214    15.184 r  soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3/O
                         net (fo=11, routed)          0.358    15.542    soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3_n_0
    SLICE_X54Y2          LUT6 (Prop_lut6_I5_O)        0.297    15.839 f  soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=48, routed)          1.157    16.996    soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X37Y1          LUT6 (Prop_lut6_I1_O)        0.124    17.120 r  soc_basesoc_sdram_bankmachine3_trccon_ready_i_3/O
                         net (fo=5, routed)           0.646    17.766    soc_basesoc_sdram_bankmachine3_trccon_ready_i_3_n_0
    SLICE_X36Y1          LUT3 (Prop_lut3_I2_O)        0.149    17.915 r  soc_basesoc_sdram_bankmachine3_trccon_ready_i_1/O
                         net (fo=4, routed)           0.566    18.481    soc_basesoc_sdram_bankmachine3_trccon_ready_i_1_n_0
    SLICE_X35Y1          FDRE                                         r  soc_basesoc_sdram_bankmachine3_trccon_ready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.863    14.630    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.100    14.730 r  clk100_inst/O
                         net (fo=9, routed)           0.819    15.550    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.633 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.209    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.300 r  BUFG/O
                         net (fo=4137, routed)        1.445    18.745    sys_clk
    SLICE_X35Y1          FDRE                                         r  soc_basesoc_sdram_bankmachine3_trccon_ready_reg/C
                         clock pessimism              0.605    19.350    
                         clock uncertainty           -0.057    19.293    
    SLICE_X35Y1          FDRE (Setup_fdre_C_R)       -0.637    18.656    soc_basesoc_sdram_bankmachine3_trccon_ready_reg
  -------------------------------------------------------------------
                         required time                         18.656    
                         arrival time                         -18.481    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.317ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine5_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine0_twtpcon_ready_reg/R
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.858ns  (logic 3.057ns (34.513%)  route 5.801ns (65.487%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.746ns = ( 18.746 - 10.000 ) 
    Source Clock Delay      (SCD):    9.465ns
    Clock Pessimism Removal (CPR):    0.677ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.069     4.986    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.124     5.110 r  clk100_inst/O
                         net (fo=9, routed)           0.947     6.057    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.145 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     7.801    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.897 r  BUFG/O
                         net (fo=4137, routed)        1.568     9.465    sys_clk
    SLICE_X50Y11         FDRE                                         r  soc_basesoc_sdram_bankmachine5_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y11         FDRE (Prop_fdre_C_Q)         0.518     9.983 r  soc_basesoc_sdram_bankmachine5_row_reg[2]/Q
                         net (fo=1, routed)           1.109    11.092    soc_basesoc_sdram_bankmachine5_row_reg_n_0_[2]
    SLICE_X49Y12         LUT6 (Prop_lut6_I0_O)        0.124    11.216 r  soc_builder_basesoc_bankmachine5_state[1]_i_9/O
                         net (fo=1, routed)           0.000    11.216    soc_builder_basesoc_bankmachine5_state[1]_i_9_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.748 r  soc_builder_basesoc_bankmachine5_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.748    soc_builder_basesoc_bankmachine5_state_reg[1]_i_4_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.019 r  soc_builder_basesoc_bankmachine5_state_reg[1]_i_3/CO[0]
                         net (fo=4, routed)           0.859    12.878    soc_basesoc_sdram_bankmachine5_row_hit
    SLICE_X47Y6          LUT6 (Prop_lut6_I3_O)        0.373    13.251 f  soc_basesoc_sdram_choose_req_grant[2]_i_20/O
                         net (fo=2, routed)           0.586    13.837    soc_basesoc_sdram_choose_req_grant[2]_i_20_n_0
    SLICE_X47Y4          LUT6 (Prop_lut6_I1_O)        0.124    13.961 f  soc_basesoc_sdram_trrdcon_count_i_17/O
                         net (fo=2, routed)           0.579    14.540    soc_basesoc_sdram_trrdcon_count_i_17_n_0
    SLICE_X46Y3          LUT6 (Prop_lut6_I4_O)        0.124    14.664 r  soc_basesoc_sdram_trrdcon_count_i_8/O
                         net (fo=1, routed)           0.000    14.664    soc_basesoc_sdram_trrdcon_count_i_8_n_0
    SLICE_X46Y3          MUXF7 (Prop_muxf7_I1_O)      0.214    14.878 r  soc_basesoc_sdram_trrdcon_count_reg_i_3/O
                         net (fo=11, routed)          0.659    15.537    soc_basesoc_sdram_trrdcon_count_reg_i_3_n_0
    SLICE_X45Y2          LUT5 (Prop_lut5_I1_O)        0.292    15.829 r  soc_basesoc_sdram_trrdcon_count_i_4/O
                         net (fo=40, routed)          0.686    16.515    soc_basesoc_sdram_trrdcon_count_i_4_n_0
    SLICE_X44Y1          LUT6 (Prop_lut6_I3_O)        0.332    16.847 r  soc_builder_basesoc_new_master_wdata_ready0_i_3/O
                         net (fo=5, routed)           0.692    17.539    soc_basesoc_sdram_bankmachine0_twtpcon_valid
    SLICE_X40Y1          LUT2 (Prop_lut2_I1_O)        0.153    17.692 r  soc_basesoc_sdram_bankmachine0_twtpcon_ready_i_1/O
                         net (fo=1, routed)           0.631    18.323    soc_basesoc_sdram_bankmachine0_twtpcon_ready_i_1_n_0
    SLICE_X38Y0          FDRE                                         r  soc_basesoc_sdram_bankmachine0_twtpcon_ready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.863    14.630    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.100    14.730 r  clk100_inst/O
                         net (fo=9, routed)           0.819    15.550    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.633 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.209    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.300 r  BUFG/O
                         net (fo=4137, routed)        1.446    18.746    sys_clk
    SLICE_X38Y0          FDRE                                         r  soc_basesoc_sdram_bankmachine0_twtpcon_ready_reg/C
                         clock pessimism              0.677    19.423    
                         clock uncertainty           -0.057    19.366    
    SLICE_X38Y0          FDRE (Setup_fdre_C_R)       -0.727    18.639    soc_basesoc_sdram_bankmachine0_twtpcon_ready_reg
  -------------------------------------------------------------------
                         required time                         18.639    
                         arrival time                         -18.323    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.320ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine5_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        9.172ns  (logic 2.851ns (31.085%)  route 6.321ns (68.915%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.743ns = ( 18.743 - 10.000 ) 
    Source Clock Delay      (SCD):    9.465ns
    Clock Pessimism Removal (CPR):    0.677ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.069     4.986    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.124     5.110 r  clk100_inst/O
                         net (fo=9, routed)           0.947     6.057    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.145 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     7.801    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.897 r  BUFG/O
                         net (fo=4137, routed)        1.568     9.465    sys_clk
    SLICE_X50Y11         FDRE                                         r  soc_basesoc_sdram_bankmachine5_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y11         FDRE (Prop_fdre_C_Q)         0.518     9.983 r  soc_basesoc_sdram_bankmachine5_row_reg[2]/Q
                         net (fo=1, routed)           1.109    11.092    soc_basesoc_sdram_bankmachine5_row_reg_n_0_[2]
    SLICE_X49Y12         LUT6 (Prop_lut6_I0_O)        0.124    11.216 r  soc_builder_basesoc_bankmachine5_state[1]_i_9/O
                         net (fo=1, routed)           0.000    11.216    soc_builder_basesoc_bankmachine5_state[1]_i_9_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.748 r  soc_builder_basesoc_bankmachine5_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.748    soc_builder_basesoc_bankmachine5_state_reg[1]_i_4_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.019 f  soc_builder_basesoc_bankmachine5_state_reg[1]_i_3/CO[0]
                         net (fo=4, routed)           0.859    12.878    soc_basesoc_sdram_bankmachine5_row_hit
    SLICE_X47Y6          LUT6 (Prop_lut6_I3_O)        0.373    13.251 r  soc_basesoc_sdram_choose_req_grant[2]_i_20/O
                         net (fo=2, routed)           0.599    13.850    soc_basesoc_sdram_choose_req_grant[2]_i_20_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I1_O)        0.124    13.974 r  soc_basesoc_sdram_choose_req_grant[2]_i_8/O
                         net (fo=13, routed)          0.871    14.846    soc_basesoc_sdram_choose_req_grant[2]_i_8_n_0
    SLICE_X54Y3          LUT6 (Prop_lut6_I3_O)        0.124    14.970 r  soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_5/O
                         net (fo=1, routed)           0.000    14.970    soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_5_n_0
    SLICE_X54Y3          MUXF7 (Prop_muxf7_I1_O)      0.214    15.184 r  soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3/O
                         net (fo=11, routed)          0.358    15.542    soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3_n_0
    SLICE_X54Y2          LUT6 (Prop_lut6_I5_O)        0.297    15.839 f  soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=48, routed)          1.199    17.037    soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X41Y9          LUT6 (Prop_lut6_I4_O)        0.124    17.161 r  soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]_i_2/O
                         net (fo=4, routed)           0.754    17.915    VexRiscv/IBusCachedPlugin_cache/soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[3]
    SLICE_X37Y10         LUT2 (Prop_lut2_I1_O)        0.150    18.065 r  VexRiscv/IBusCachedPlugin_cache/soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.572    18.637    VexRiscv_n_220
    SLICE_X37Y10         FDRE                                         r  soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.863    14.630    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.100    14.730 r  clk100_inst/O
                         net (fo=9, routed)           0.819    15.550    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.633 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.209    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.300 r  BUFG/O
                         net (fo=4137, routed)        1.443    18.743    sys_clk
    SLICE_X37Y10         FDRE                                         r  soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[0]/C
                         clock pessimism              0.677    19.420    
                         clock uncertainty           -0.057    19.363    
    SLICE_X37Y10         FDRE (Setup_fdre_C_CE)      -0.407    18.956    soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[0]
  -------------------------------------------------------------------
                         required time                         18.956    
                         arrival time                         -18.637    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine5_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        9.172ns  (logic 2.851ns (31.085%)  route 6.321ns (68.915%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.743ns = ( 18.743 - 10.000 ) 
    Source Clock Delay      (SCD):    9.465ns
    Clock Pessimism Removal (CPR):    0.677ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.069     4.986    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.124     5.110 r  clk100_inst/O
                         net (fo=9, routed)           0.947     6.057    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.145 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     7.801    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.897 r  BUFG/O
                         net (fo=4137, routed)        1.568     9.465    sys_clk
    SLICE_X50Y11         FDRE                                         r  soc_basesoc_sdram_bankmachine5_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y11         FDRE (Prop_fdre_C_Q)         0.518     9.983 r  soc_basesoc_sdram_bankmachine5_row_reg[2]/Q
                         net (fo=1, routed)           1.109    11.092    soc_basesoc_sdram_bankmachine5_row_reg_n_0_[2]
    SLICE_X49Y12         LUT6 (Prop_lut6_I0_O)        0.124    11.216 r  soc_builder_basesoc_bankmachine5_state[1]_i_9/O
                         net (fo=1, routed)           0.000    11.216    soc_builder_basesoc_bankmachine5_state[1]_i_9_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.748 r  soc_builder_basesoc_bankmachine5_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.748    soc_builder_basesoc_bankmachine5_state_reg[1]_i_4_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.019 f  soc_builder_basesoc_bankmachine5_state_reg[1]_i_3/CO[0]
                         net (fo=4, routed)           0.859    12.878    soc_basesoc_sdram_bankmachine5_row_hit
    SLICE_X47Y6          LUT6 (Prop_lut6_I3_O)        0.373    13.251 r  soc_basesoc_sdram_choose_req_grant[2]_i_20/O
                         net (fo=2, routed)           0.599    13.850    soc_basesoc_sdram_choose_req_grant[2]_i_20_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I1_O)        0.124    13.974 r  soc_basesoc_sdram_choose_req_grant[2]_i_8/O
                         net (fo=13, routed)          0.871    14.846    soc_basesoc_sdram_choose_req_grant[2]_i_8_n_0
    SLICE_X54Y3          LUT6 (Prop_lut6_I3_O)        0.124    14.970 r  soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_5/O
                         net (fo=1, routed)           0.000    14.970    soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_5_n_0
    SLICE_X54Y3          MUXF7 (Prop_muxf7_I1_O)      0.214    15.184 r  soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3/O
                         net (fo=11, routed)          0.358    15.542    soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3_n_0
    SLICE_X54Y2          LUT6 (Prop_lut6_I5_O)        0.297    15.839 f  soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=48, routed)          1.199    17.037    soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X41Y9          LUT6 (Prop_lut6_I4_O)        0.124    17.161 r  soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]_i_2/O
                         net (fo=4, routed)           0.754    17.915    VexRiscv/IBusCachedPlugin_cache/soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[3]
    SLICE_X37Y10         LUT2 (Prop_lut2_I1_O)        0.150    18.065 r  VexRiscv/IBusCachedPlugin_cache/soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.572    18.637    VexRiscv_n_220
    SLICE_X37Y10         FDRE                                         r  soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.863    14.630    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.100    14.730 r  clk100_inst/O
                         net (fo=9, routed)           0.819    15.550    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.633 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.209    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.300 r  BUFG/O
                         net (fo=4137, routed)        1.443    18.743    sys_clk
    SLICE_X37Y10         FDRE                                         r  soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]/C
                         clock pessimism              0.677    19.420    
                         clock uncertainty           -0.057    19.363    
    SLICE_X37Y10         FDRE (Setup_fdre_C_CE)      -0.407    18.956    soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]
  -------------------------------------------------------------------
                         required time                         18.956    
                         arrival time                         -18.637    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine5_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        9.172ns  (logic 2.851ns (31.085%)  route 6.321ns (68.915%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.743ns = ( 18.743 - 10.000 ) 
    Source Clock Delay      (SCD):    9.465ns
    Clock Pessimism Removal (CPR):    0.677ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.069     4.986    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.124     5.110 r  clk100_inst/O
                         net (fo=9, routed)           0.947     6.057    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.145 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     7.801    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.897 r  BUFG/O
                         net (fo=4137, routed)        1.568     9.465    sys_clk
    SLICE_X50Y11         FDRE                                         r  soc_basesoc_sdram_bankmachine5_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y11         FDRE (Prop_fdre_C_Q)         0.518     9.983 r  soc_basesoc_sdram_bankmachine5_row_reg[2]/Q
                         net (fo=1, routed)           1.109    11.092    soc_basesoc_sdram_bankmachine5_row_reg_n_0_[2]
    SLICE_X49Y12         LUT6 (Prop_lut6_I0_O)        0.124    11.216 r  soc_builder_basesoc_bankmachine5_state[1]_i_9/O
                         net (fo=1, routed)           0.000    11.216    soc_builder_basesoc_bankmachine5_state[1]_i_9_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.748 r  soc_builder_basesoc_bankmachine5_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.748    soc_builder_basesoc_bankmachine5_state_reg[1]_i_4_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.019 f  soc_builder_basesoc_bankmachine5_state_reg[1]_i_3/CO[0]
                         net (fo=4, routed)           0.859    12.878    soc_basesoc_sdram_bankmachine5_row_hit
    SLICE_X47Y6          LUT6 (Prop_lut6_I3_O)        0.373    13.251 r  soc_basesoc_sdram_choose_req_grant[2]_i_20/O
                         net (fo=2, routed)           0.599    13.850    soc_basesoc_sdram_choose_req_grant[2]_i_20_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I1_O)        0.124    13.974 r  soc_basesoc_sdram_choose_req_grant[2]_i_8/O
                         net (fo=13, routed)          0.871    14.846    soc_basesoc_sdram_choose_req_grant[2]_i_8_n_0
    SLICE_X54Y3          LUT6 (Prop_lut6_I3_O)        0.124    14.970 r  soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_5/O
                         net (fo=1, routed)           0.000    14.970    soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_5_n_0
    SLICE_X54Y3          MUXF7 (Prop_muxf7_I1_O)      0.214    15.184 r  soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3/O
                         net (fo=11, routed)          0.358    15.542    soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3_n_0
    SLICE_X54Y2          LUT6 (Prop_lut6_I5_O)        0.297    15.839 f  soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=48, routed)          1.199    17.037    soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X41Y9          LUT6 (Prop_lut6_I4_O)        0.124    17.161 r  soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]_i_2/O
                         net (fo=4, routed)           0.754    17.915    VexRiscv/IBusCachedPlugin_cache/soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[3]
    SLICE_X37Y10         LUT2 (Prop_lut2_I1_O)        0.150    18.065 r  VexRiscv/IBusCachedPlugin_cache/soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.572    18.637    VexRiscv_n_220
    SLICE_X37Y10         FDRE                                         r  soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.863    14.630    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.100    14.730 r  clk100_inst/O
                         net (fo=9, routed)           0.819    15.550    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.633 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.209    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.300 r  BUFG/O
                         net (fo=4137, routed)        1.443    18.743    sys_clk
    SLICE_X37Y10         FDRE                                         r  soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[2]/C
                         clock pessimism              0.677    19.420    
                         clock uncertainty           -0.057    19.363    
    SLICE_X37Y10         FDRE (Setup_fdre_C_CE)      -0.407    18.956    soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[2]
  -------------------------------------------------------------------
                         required time                         18.956    
                         arrival time                         -18.637    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine5_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        9.172ns  (logic 2.851ns (31.085%)  route 6.321ns (68.915%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.743ns = ( 18.743 - 10.000 ) 
    Source Clock Delay      (SCD):    9.465ns
    Clock Pessimism Removal (CPR):    0.677ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.069     4.986    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.124     5.110 r  clk100_inst/O
                         net (fo=9, routed)           0.947     6.057    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.145 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     7.801    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.897 r  BUFG/O
                         net (fo=4137, routed)        1.568     9.465    sys_clk
    SLICE_X50Y11         FDRE                                         r  soc_basesoc_sdram_bankmachine5_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y11         FDRE (Prop_fdre_C_Q)         0.518     9.983 r  soc_basesoc_sdram_bankmachine5_row_reg[2]/Q
                         net (fo=1, routed)           1.109    11.092    soc_basesoc_sdram_bankmachine5_row_reg_n_0_[2]
    SLICE_X49Y12         LUT6 (Prop_lut6_I0_O)        0.124    11.216 r  soc_builder_basesoc_bankmachine5_state[1]_i_9/O
                         net (fo=1, routed)           0.000    11.216    soc_builder_basesoc_bankmachine5_state[1]_i_9_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.748 r  soc_builder_basesoc_bankmachine5_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.748    soc_builder_basesoc_bankmachine5_state_reg[1]_i_4_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.019 f  soc_builder_basesoc_bankmachine5_state_reg[1]_i_3/CO[0]
                         net (fo=4, routed)           0.859    12.878    soc_basesoc_sdram_bankmachine5_row_hit
    SLICE_X47Y6          LUT6 (Prop_lut6_I3_O)        0.373    13.251 r  soc_basesoc_sdram_choose_req_grant[2]_i_20/O
                         net (fo=2, routed)           0.599    13.850    soc_basesoc_sdram_choose_req_grant[2]_i_20_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I1_O)        0.124    13.974 r  soc_basesoc_sdram_choose_req_grant[2]_i_8/O
                         net (fo=13, routed)          0.871    14.846    soc_basesoc_sdram_choose_req_grant[2]_i_8_n_0
    SLICE_X54Y3          LUT6 (Prop_lut6_I3_O)        0.124    14.970 r  soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_5/O
                         net (fo=1, routed)           0.000    14.970    soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_5_n_0
    SLICE_X54Y3          MUXF7 (Prop_muxf7_I1_O)      0.214    15.184 r  soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3/O
                         net (fo=11, routed)          0.358    15.542    soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3_n_0
    SLICE_X54Y2          LUT6 (Prop_lut6_I5_O)        0.297    15.839 f  soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=48, routed)          1.199    17.037    soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X41Y9          LUT6 (Prop_lut6_I4_O)        0.124    17.161 r  soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]_i_2/O
                         net (fo=4, routed)           0.754    17.915    VexRiscv/IBusCachedPlugin_cache/soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[3]
    SLICE_X37Y10         LUT2 (Prop_lut2_I1_O)        0.150    18.065 r  VexRiscv/IBusCachedPlugin_cache/soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.572    18.637    VexRiscv_n_220
    SLICE_X37Y10         FDRE                                         r  soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.863    14.630    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.100    14.730 r  clk100_inst/O
                         net (fo=9, routed)           0.819    15.550    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.633 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.209    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.300 r  BUFG/O
                         net (fo=4137, routed)        1.443    18.743    sys_clk
    SLICE_X37Y10         FDRE                                         r  soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[3]/C
                         clock pessimism              0.677    19.420    
                         clock uncertainty           -0.057    19.363    
    SLICE_X37Y10         FDRE (Setup_fdre_C_CE)      -0.407    18.956    soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[3]
  -------------------------------------------------------------------
                         required time                         18.956    
                         arrival time                         -18.637    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.393ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine5_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine4_trascon_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.878ns  (logic 3.022ns (34.040%)  route 5.856ns (65.960%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.746ns = ( 18.746 - 10.000 ) 
    Source Clock Delay      (SCD):    9.465ns
    Clock Pessimism Removal (CPR):    0.677ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.069     4.986    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.124     5.110 r  clk100_inst/O
                         net (fo=9, routed)           0.947     6.057    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.145 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     7.801    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.897 r  BUFG/O
                         net (fo=4137, routed)        1.568     9.465    sys_clk
    SLICE_X50Y11         FDRE                                         r  soc_basesoc_sdram_bankmachine5_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y11         FDRE (Prop_fdre_C_Q)         0.518     9.983 r  soc_basesoc_sdram_bankmachine5_row_reg[2]/Q
                         net (fo=1, routed)           1.109    11.092    soc_basesoc_sdram_bankmachine5_row_reg_n_0_[2]
    SLICE_X49Y12         LUT6 (Prop_lut6_I0_O)        0.124    11.216 r  soc_builder_basesoc_bankmachine5_state[1]_i_9/O
                         net (fo=1, routed)           0.000    11.216    soc_builder_basesoc_bankmachine5_state[1]_i_9_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.748 r  soc_builder_basesoc_bankmachine5_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.748    soc_builder_basesoc_bankmachine5_state_reg[1]_i_4_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.019 r  soc_builder_basesoc_bankmachine5_state_reg[1]_i_3/CO[0]
                         net (fo=4, routed)           0.859    12.878    soc_basesoc_sdram_bankmachine5_row_hit
    SLICE_X47Y6          LUT6 (Prop_lut6_I3_O)        0.373    13.251 f  soc_basesoc_sdram_choose_req_grant[2]_i_20/O
                         net (fo=2, routed)           0.586    13.837    soc_basesoc_sdram_choose_req_grant[2]_i_20_n_0
    SLICE_X47Y4          LUT6 (Prop_lut6_I1_O)        0.124    13.961 f  soc_basesoc_sdram_trrdcon_count_i_17/O
                         net (fo=2, routed)           0.579    14.540    soc_basesoc_sdram_trrdcon_count_i_17_n_0
    SLICE_X46Y3          LUT6 (Prop_lut6_I4_O)        0.124    14.664 r  soc_basesoc_sdram_trrdcon_count_i_8/O
                         net (fo=1, routed)           0.000    14.664    soc_basesoc_sdram_trrdcon_count_i_8_n_0
    SLICE_X46Y3          MUXF7 (Prop_muxf7_I1_O)      0.214    14.878 r  soc_basesoc_sdram_trrdcon_count_reg_i_3/O
                         net (fo=11, routed)          0.659    15.537    soc_basesoc_sdram_trrdcon_count_reg_i_3_n_0
    SLICE_X45Y2          LUT5 (Prop_lut5_I1_O)        0.292    15.829 r  soc_basesoc_sdram_trrdcon_count_i_4/O
                         net (fo=40, routed)          0.900    16.729    soc_basesoc_sdram_trrdcon_count_i_4_n_0
    SLICE_X38Y6          LUT6 (Prop_lut6_I3_O)        0.332    17.061 r  soc_basesoc_sdram_bankmachine4_trccon_ready_i_3/O
                         net (fo=5, routed)           0.652    17.713    soc_basesoc_sdram_bankmachine4_trccon_ready_i_3_n_0
    SLICE_X39Y7          LUT3 (Prop_lut3_I2_O)        0.118    17.831 r  soc_basesoc_sdram_bankmachine4_trccon_ready_i_1/O
                         net (fo=4, routed)           0.512    18.343    soc_basesoc_sdram_bankmachine4_trccon_ready_i_1_n_0
    SLICE_X40Y7          FDRE                                         r  soc_basesoc_sdram_bankmachine4_trascon_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.863    14.630    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.100    14.730 r  clk100_inst/O
                         net (fo=9, routed)           0.819    15.550    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.633 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.209    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.300 r  BUFG/O
                         net (fo=4137, routed)        1.446    18.746    sys_clk
    SLICE_X40Y7          FDRE                                         r  soc_basesoc_sdram_bankmachine4_trascon_count_reg[0]/C
                         clock pessimism              0.677    19.423    
                         clock uncertainty           -0.057    19.366    
    SLICE_X40Y7          FDRE (Setup_fdre_C_R)       -0.631    18.735    soc_basesoc_sdram_bankmachine4_trascon_count_reg[0]
  -------------------------------------------------------------------
                         required time                         18.735    
                         arrival time                         -18.343    
  -------------------------------------------------------------------
                         slack                                  0.393    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 VexRiscv/decode_to_execute_PC_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/execute_to_memory_BRANCH_CALC_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.256ns (61.150%)  route 0.163ns (38.850%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.092ns
    Source Clock Delay      (SCD):    3.314ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.725     1.702    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.747 r  clk100_inst/O
                         net (fo=9, routed)           0.428     2.175    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.225 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.726    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.752 r  BUFG/O
                         net (fo=4137, routed)        0.562     3.314    VexRiscv/stageB_flusher_counter_reg[0]
    SLICE_X40Y50         FDRE                                         r  VexRiscv/decode_to_execute_PC_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.141     3.455 r  VexRiscv/decode_to_execute_PC_reg[24]/Q
                         net (fo=3, routed)           0.163     3.617    VexRiscv/decode_to_execute_PC[24]
    SLICE_X39Y49         LUT6 (Prop_lut6_I0_O)        0.045     3.662 r  VexRiscv/execute_to_memory_BRANCH_CALC[27]_i_5/O
                         net (fo=1, routed)           0.000     3.662    VexRiscv/execute_to_memory_BRANCH_CALC[27]_i_5_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     3.732 r  VexRiscv/execute_to_memory_BRANCH_CALC_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.732    VexRiscv/execute_BranchPlugin_branchAdder[24]
    SLICE_X39Y49         FDRE                                         r  VexRiscv/execute_to_memory_BRANCH_CALC_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.024     2.088    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.056     2.144 r  clk100_inst/O
                         net (fo=9, routed)           0.487     2.631    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.684 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.230    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.259 r  BUFG/O
                         net (fo=4137, routed)        0.833     4.092    VexRiscv/stageB_flusher_counter_reg[0]
    SLICE_X39Y49         FDRE                                         r  VexRiscv/execute_to_memory_BRANCH_CALC_reg[24]/C
                         clock pessimism             -0.507     3.585    
    SLICE_X39Y49         FDRE (Hold_fdre_C_D)         0.105     3.690    VexRiscv/execute_to_memory_BRANCH_CALC_reg[24]
  -------------------------------------------------------------------
                         required time                         -3.690    
                         arrival time                           3.732    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_9_reg_0_7_18_21/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.091ns
    Source Clock Delay      (SCD):    3.314ns
    Clock Pessimism Removal (CPR):    0.764ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.725     1.702    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.747 r  clk100_inst/O
                         net (fo=9, routed)           0.428     2.175    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.225 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.726    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.752 r  BUFG/O
                         net (fo=4137, routed)        0.562     3.314    sys_clk
    SLICE_X43Y9          FDRE                                         r  soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.141     3.455 r  soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.229     3.683    storage_9_reg_0_7_18_21/ADDRD0
    SLICE_X42Y9          RAMD32                                       r  storage_9_reg_0_7_18_21/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.024     2.088    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.056     2.144 r  clk100_inst/O
                         net (fo=9, routed)           0.487     2.631    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.684 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.230    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.259 r  BUFG/O
                         net (fo=4137, routed)        0.832     4.091    storage_9_reg_0_7_18_21/WCLK
    SLICE_X42Y9          RAMD32                                       r  storage_9_reg_0_7_18_21/RAMA/CLK
                         clock pessimism             -0.764     3.327    
    SLICE_X42Y9          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.637    storage_9_reg_0_7_18_21/RAMA
  -------------------------------------------------------------------
                         required time                         -3.637    
                         arrival time                           3.683    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_9_reg_0_7_18_21/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.091ns
    Source Clock Delay      (SCD):    3.314ns
    Clock Pessimism Removal (CPR):    0.764ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.725     1.702    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.747 r  clk100_inst/O
                         net (fo=9, routed)           0.428     2.175    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.225 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.726    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.752 r  BUFG/O
                         net (fo=4137, routed)        0.562     3.314    sys_clk
    SLICE_X43Y9          FDRE                                         r  soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.141     3.455 r  soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.229     3.683    storage_9_reg_0_7_18_21/ADDRD0
    SLICE_X42Y9          RAMD32                                       r  storage_9_reg_0_7_18_21/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.024     2.088    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.056     2.144 r  clk100_inst/O
                         net (fo=9, routed)           0.487     2.631    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.684 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.230    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.259 r  BUFG/O
                         net (fo=4137, routed)        0.832     4.091    storage_9_reg_0_7_18_21/WCLK
    SLICE_X42Y9          RAMD32                                       r  storage_9_reg_0_7_18_21/RAMA_D1/CLK
                         clock pessimism             -0.764     3.327    
    SLICE_X42Y9          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.637    storage_9_reg_0_7_18_21/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.637    
                         arrival time                           3.683    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_9_reg_0_7_18_21/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.091ns
    Source Clock Delay      (SCD):    3.314ns
    Clock Pessimism Removal (CPR):    0.764ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.725     1.702    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.747 r  clk100_inst/O
                         net (fo=9, routed)           0.428     2.175    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.225 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.726    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.752 r  BUFG/O
                         net (fo=4137, routed)        0.562     3.314    sys_clk
    SLICE_X43Y9          FDRE                                         r  soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.141     3.455 r  soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.229     3.683    storage_9_reg_0_7_18_21/ADDRD0
    SLICE_X42Y9          RAMD32                                       r  storage_9_reg_0_7_18_21/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.024     2.088    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.056     2.144 r  clk100_inst/O
                         net (fo=9, routed)           0.487     2.631    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.684 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.230    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.259 r  BUFG/O
                         net (fo=4137, routed)        0.832     4.091    storage_9_reg_0_7_18_21/WCLK
    SLICE_X42Y9          RAMD32                                       r  storage_9_reg_0_7_18_21/RAMB/CLK
                         clock pessimism             -0.764     3.327    
    SLICE_X42Y9          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.637    storage_9_reg_0_7_18_21/RAMB
  -------------------------------------------------------------------
                         required time                         -3.637    
                         arrival time                           3.683    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_9_reg_0_7_18_21/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.091ns
    Source Clock Delay      (SCD):    3.314ns
    Clock Pessimism Removal (CPR):    0.764ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.725     1.702    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.747 r  clk100_inst/O
                         net (fo=9, routed)           0.428     2.175    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.225 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.726    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.752 r  BUFG/O
                         net (fo=4137, routed)        0.562     3.314    sys_clk
    SLICE_X43Y9          FDRE                                         r  soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.141     3.455 r  soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.229     3.683    storage_9_reg_0_7_18_21/ADDRD0
    SLICE_X42Y9          RAMD32                                       r  storage_9_reg_0_7_18_21/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.024     2.088    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.056     2.144 r  clk100_inst/O
                         net (fo=9, routed)           0.487     2.631    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.684 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.230    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.259 r  BUFG/O
                         net (fo=4137, routed)        0.832     4.091    storage_9_reg_0_7_18_21/WCLK
    SLICE_X42Y9          RAMD32                                       r  storage_9_reg_0_7_18_21/RAMB_D1/CLK
                         clock pessimism             -0.764     3.327    
    SLICE_X42Y9          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.637    storage_9_reg_0_7_18_21/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -3.637    
                         arrival time                           3.683    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_9_reg_0_7_18_21/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.091ns
    Source Clock Delay      (SCD):    3.314ns
    Clock Pessimism Removal (CPR):    0.764ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.725     1.702    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.747 r  clk100_inst/O
                         net (fo=9, routed)           0.428     2.175    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.225 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.726    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.752 r  BUFG/O
                         net (fo=4137, routed)        0.562     3.314    sys_clk
    SLICE_X43Y9          FDRE                                         r  soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.141     3.455 r  soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.229     3.683    storage_9_reg_0_7_18_21/ADDRD0
    SLICE_X42Y9          RAMD32                                       r  storage_9_reg_0_7_18_21/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.024     2.088    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.056     2.144 r  clk100_inst/O
                         net (fo=9, routed)           0.487     2.631    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.684 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.230    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.259 r  BUFG/O
                         net (fo=4137, routed)        0.832     4.091    storage_9_reg_0_7_18_21/WCLK
    SLICE_X42Y9          RAMD32                                       r  storage_9_reg_0_7_18_21/RAMC/CLK
                         clock pessimism             -0.764     3.327    
    SLICE_X42Y9          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.637    storage_9_reg_0_7_18_21/RAMC
  -------------------------------------------------------------------
                         required time                         -3.637    
                         arrival time                           3.683    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_9_reg_0_7_18_21/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.091ns
    Source Clock Delay      (SCD):    3.314ns
    Clock Pessimism Removal (CPR):    0.764ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.725     1.702    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.747 r  clk100_inst/O
                         net (fo=9, routed)           0.428     2.175    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.225 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.726    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.752 r  BUFG/O
                         net (fo=4137, routed)        0.562     3.314    sys_clk
    SLICE_X43Y9          FDRE                                         r  soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.141     3.455 r  soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.229     3.683    storage_9_reg_0_7_18_21/ADDRD0
    SLICE_X42Y9          RAMD32                                       r  storage_9_reg_0_7_18_21/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.024     2.088    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.056     2.144 r  clk100_inst/O
                         net (fo=9, routed)           0.487     2.631    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.684 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.230    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.259 r  BUFG/O
                         net (fo=4137, routed)        0.832     4.091    storage_9_reg_0_7_18_21/WCLK
    SLICE_X42Y9          RAMD32                                       r  storage_9_reg_0_7_18_21/RAMC_D1/CLK
                         clock pessimism             -0.764     3.327    
    SLICE_X42Y9          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.637    storage_9_reg_0_7_18_21/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -3.637    
                         arrival time                           3.683    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_9_reg_0_7_18_21/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.091ns
    Source Clock Delay      (SCD):    3.314ns
    Clock Pessimism Removal (CPR):    0.764ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.725     1.702    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.747 r  clk100_inst/O
                         net (fo=9, routed)           0.428     2.175    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.225 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.726    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.752 r  BUFG/O
                         net (fo=4137, routed)        0.562     3.314    sys_clk
    SLICE_X43Y9          FDRE                                         r  soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.141     3.455 r  soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.229     3.683    storage_9_reg_0_7_18_21/ADDRD0
    SLICE_X42Y9          RAMS32                                       r  storage_9_reg_0_7_18_21/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.024     2.088    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.056     2.144 r  clk100_inst/O
                         net (fo=9, routed)           0.487     2.631    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.684 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.230    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.259 r  BUFG/O
                         net (fo=4137, routed)        0.832     4.091    storage_9_reg_0_7_18_21/WCLK
    SLICE_X42Y9          RAMS32                                       r  storage_9_reg_0_7_18_21/RAMD/CLK
                         clock pessimism             -0.764     3.327    
    SLICE_X42Y9          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     3.637    storage_9_reg_0_7_18_21/RAMD
  -------------------------------------------------------------------
                         required time                         -3.637    
                         arrival time                           3.683    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_9_reg_0_7_18_21/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.091ns
    Source Clock Delay      (SCD):    3.314ns
    Clock Pessimism Removal (CPR):    0.764ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.725     1.702    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.747 r  clk100_inst/O
                         net (fo=9, routed)           0.428     2.175    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.225 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.726    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.752 r  BUFG/O
                         net (fo=4137, routed)        0.562     3.314    sys_clk
    SLICE_X43Y9          FDRE                                         r  soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.141     3.455 r  soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.229     3.683    storage_9_reg_0_7_18_21/ADDRD0
    SLICE_X42Y9          RAMS32                                       r  storage_9_reg_0_7_18_21/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.024     2.088    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.056     2.144 r  clk100_inst/O
                         net (fo=9, routed)           0.487     2.631    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.684 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.230    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.259 r  BUFG/O
                         net (fo=4137, routed)        0.832     4.091    storage_9_reg_0_7_18_21/WCLK
    SLICE_X42Y9          RAMS32                                       r  storage_9_reg_0_7_18_21/RAMD_D1/CLK
                         clock pessimism             -0.764     3.327    
    SLICE_X42Y9          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     3.637    storage_9_reg_0_7_18_21/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -3.637    
                         arrival time                           3.683    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_6_reg_0_7_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.090ns
    Source Clock Delay      (SCD):    3.314ns
    Clock Pessimism Removal (CPR):    0.763ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.725     1.702    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.747 r  clk100_inst/O
                         net (fo=9, routed)           0.428     2.175    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.225 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.726    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.752 r  BUFG/O
                         net (fo=4137, routed)        0.562     3.314    sys_clk
    SLICE_X39Y8          FDRE                                         r  soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDRE (Prop_fdre_C_Q)         0.141     3.455 r  soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.230     3.684    storage_6_reg_0_7_0_5/ADDRD0
    SLICE_X38Y8          RAMD32                                       r  storage_6_reg_0_7_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.024     2.088    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.056     2.144 r  clk100_inst/O
                         net (fo=9, routed)           0.487     2.631    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.684 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.230    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.259 r  BUFG/O
                         net (fo=4137, routed)        0.831     4.090    storage_6_reg_0_7_0_5/WCLK
    SLICE_X38Y8          RAMD32                                       r  storage_6_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.763     3.327    
    SLICE_X38Y8          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.637    storage_6_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -3.637    
                         arrival time                           3.684    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y14    VexRiscv/IBusCachedPlugin_cache/banks_0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y14    VexRiscv/IBusCachedPlugin_cache/banks_0_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y16    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y16    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y16    VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y16    VexRiscv/RegFilePlugin_regFile_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y17    VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y17    VexRiscv/RegFilePlugin_regFile_reg_2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y12    VexRiscv/dataCache_1/ways_0_data_symbol0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y14    VexRiscv/dataCache_1/ways_0_data_symbol1_reg/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  PLLE2_ADV/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y16    storage_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y16    storage_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y16    storage_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y16    storage_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y16    storage_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y16    storage_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y16    storage_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y16    storage_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y15    storage_1_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y15    storage_1_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y6     storage_9_reg_0_7_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y6     storage_9_reg_0_7_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y6     storage_9_reg_0_7_6_11/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y6     storage_9_reg_0_7_6_11/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y6     storage_9_reg_0_7_6_11/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y6     storage_9_reg_0_7_6_11/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y6     storage_9_reg_0_7_6_11/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y6     storage_9_reg_0_7_6_11/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y15    storage_1_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y15    storage_1_reg_0_15_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout2
  To Clock:  soc_crg_clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout2
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_ADV/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y1   BUFG_2/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y46    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y46    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y33    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y33    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y35    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y0  PLLE2_ADV/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout3
  To Clock:  soc_crg_clkout3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout3
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_ADV/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y3   BUFG_3/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y44    OSERDESE2_25/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_26/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKOUT3
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y0  PLLE2_ADV/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout4
  To Clock:  soc_crg_clkout4

Setup :            0  Failing Endpoints,  Worst Slack        1.245ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.245ns  (required time - arrival time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.655ns  (logic 0.456ns (69.583%)  route 0.199ns (30.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.804ns
    Source Clock Delay      (SCD):    9.517ns
    Clock Pessimism Removal (CPR):    0.713ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.069     4.986    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.124     5.110 r  clk100_inst/O
                         net (fo=9, routed)           0.947     6.057    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.145 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     7.801    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.897 r  BUFG_4/O
                         net (fo=8, routed)           1.620     9.517    idelay_clk
    SLICE_X62Y26         FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDPE (Prop_fdpe_C_Q)         0.456     9.973 r  FDPE_8/Q
                         net (fo=1, routed)           0.199    10.172    soc_builder_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X62Y26         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R2                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     2.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     4.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     4.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.863     6.630    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.100     6.730 r  clk100_inst/O
                         net (fo=9, routed)           0.819     7.550    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083     7.633 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576     9.209    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.300 r  BUFG_4/O
                         net (fo=8, routed)           1.504    10.804    idelay_clk
    SLICE_X62Y26         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.713    11.517    
                         clock uncertainty           -0.053    11.464    
    SLICE_X62Y26         FDPE (Setup_fdpe_C_D)       -0.047    11.417    FDPE_9
  -------------------------------------------------------------------
                         required time                         11.417    
                         arrival time                         -10.172    
  -------------------------------------------------------------------
                         slack                                  1.245    

Slack (MET) :             2.515ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        2.228ns  (logic 0.718ns (32.232%)  route 1.510ns (67.768%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.804ns = ( 13.804 - 5.000 ) 
    Source Clock Delay      (SCD):    9.517ns
    Clock Pessimism Removal (CPR):    0.713ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.069     4.986    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.124     5.110 r  clk100_inst/O
                         net (fo=9, routed)           0.947     6.057    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.145 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     7.801    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.897 r  BUFG_4/O
                         net (fo=8, routed)           1.620     9.517    idelay_clk
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.419     9.936 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.897    10.833    soc_crg_reset_counter[1]
    SLICE_X65Y26         LUT4 (Prop_lut4_I0_O)        0.299    11.132 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.612    11.745    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.863     9.630    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.100     9.730 r  clk100_inst/O
                         net (fo=9, routed)           0.819    10.550    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    10.633 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.209    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.300 r  BUFG_4/O
                         net (fo=8, routed)           1.504    13.804    idelay_clk
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism              0.713    14.517    
                         clock uncertainty           -0.053    14.464    
    SLICE_X65Y26         FDSE (Setup_fdse_C_CE)      -0.205    14.259    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.259    
                         arrival time                         -11.745    
  -------------------------------------------------------------------
                         slack                                  2.515    

Slack (MET) :             2.515ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        2.228ns  (logic 0.718ns (32.232%)  route 1.510ns (67.768%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.804ns = ( 13.804 - 5.000 ) 
    Source Clock Delay      (SCD):    9.517ns
    Clock Pessimism Removal (CPR):    0.713ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.069     4.986    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.124     5.110 r  clk100_inst/O
                         net (fo=9, routed)           0.947     6.057    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.145 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     7.801    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.897 r  BUFG_4/O
                         net (fo=8, routed)           1.620     9.517    idelay_clk
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.419     9.936 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.897    10.833    soc_crg_reset_counter[1]
    SLICE_X65Y26         LUT4 (Prop_lut4_I0_O)        0.299    11.132 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.612    11.745    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.863     9.630    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.100     9.730 r  clk100_inst/O
                         net (fo=9, routed)           0.819    10.550    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    10.633 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.209    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.300 r  BUFG_4/O
                         net (fo=8, routed)           1.504    13.804    idelay_clk
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism              0.713    14.517    
                         clock uncertainty           -0.053    14.464    
    SLICE_X65Y26         FDSE (Setup_fdse_C_CE)      -0.205    14.259    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.259    
                         arrival time                         -11.745    
  -------------------------------------------------------------------
                         slack                                  2.515    

Slack (MET) :             2.515ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        2.228ns  (logic 0.718ns (32.232%)  route 1.510ns (67.768%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.804ns = ( 13.804 - 5.000 ) 
    Source Clock Delay      (SCD):    9.517ns
    Clock Pessimism Removal (CPR):    0.713ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.069     4.986    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.124     5.110 r  clk100_inst/O
                         net (fo=9, routed)           0.947     6.057    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.145 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     7.801    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.897 r  BUFG_4/O
                         net (fo=8, routed)           1.620     9.517    idelay_clk
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.419     9.936 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.897    10.833    soc_crg_reset_counter[1]
    SLICE_X65Y26         LUT4 (Prop_lut4_I0_O)        0.299    11.132 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.612    11.745    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.863     9.630    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.100     9.730 r  clk100_inst/O
                         net (fo=9, routed)           0.819    10.550    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    10.633 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.209    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.300 r  BUFG_4/O
                         net (fo=8, routed)           1.504    13.804    idelay_clk
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism              0.713    14.517    
                         clock uncertainty           -0.053    14.464    
    SLICE_X65Y26         FDSE (Setup_fdse_C_CE)      -0.205    14.259    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.259    
                         arrival time                         -11.745    
  -------------------------------------------------------------------
                         slack                                  2.515    

Slack (MET) :             2.515ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        2.228ns  (logic 0.718ns (32.232%)  route 1.510ns (67.768%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.804ns = ( 13.804 - 5.000 ) 
    Source Clock Delay      (SCD):    9.517ns
    Clock Pessimism Removal (CPR):    0.713ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.069     4.986    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.124     5.110 r  clk100_inst/O
                         net (fo=9, routed)           0.947     6.057    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.145 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     7.801    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.897 r  BUFG_4/O
                         net (fo=8, routed)           1.620     9.517    idelay_clk
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.419     9.936 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.897    10.833    soc_crg_reset_counter[1]
    SLICE_X65Y26         LUT4 (Prop_lut4_I0_O)        0.299    11.132 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.612    11.745    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.863     9.630    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.100     9.730 r  clk100_inst/O
                         net (fo=9, routed)           0.819    10.550    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    10.633 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.209    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.300 r  BUFG_4/O
                         net (fo=8, routed)           1.504    13.804    idelay_clk
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism              0.713    14.517    
                         clock uncertainty           -0.053    14.464    
    SLICE_X65Y26         FDSE (Setup_fdse_C_CE)      -0.205    14.259    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.259    
                         arrival time                         -11.745    
  -------------------------------------------------------------------
                         slack                                  2.515    

Slack (MET) :             3.063ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.916ns  (logic 0.580ns (30.278%)  route 1.336ns (69.722%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.804ns = ( 13.804 - 5.000 ) 
    Source Clock Delay      (SCD):    9.517ns
    Clock Pessimism Removal (CPR):    0.713ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.069     4.986    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.124     5.110 r  clk100_inst/O
                         net (fo=9, routed)           0.947     6.057    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.145 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     7.801    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.897 r  BUFG_4/O
                         net (fo=8, routed)           1.620     9.517    idelay_clk
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.456     9.973 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.336    11.309    soc_crg_reset_counter[0]
    SLICE_X65Y26         LUT3 (Prop_lut3_I1_O)        0.124    11.433 r  soc_crg_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    11.433    soc_crg_reset_counter[2]_i_1_n_0
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.863     9.630    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.100     9.730 r  clk100_inst/O
                         net (fo=9, routed)           0.819    10.550    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    10.633 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.209    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.300 r  BUFG_4/O
                         net (fo=8, routed)           1.504    13.804    idelay_clk
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism              0.713    14.517    
                         clock uncertainty           -0.053    14.464    
    SLICE_X65Y26         FDSE (Setup_fdse_C_D)        0.031    14.495    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.495    
                         arrival time                         -11.433    
  -------------------------------------------------------------------
                         slack                                  3.063    

Slack (MET) :             3.066ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.911ns  (logic 0.580ns (30.357%)  route 1.331ns (69.643%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.804ns = ( 13.804 - 5.000 ) 
    Source Clock Delay      (SCD):    9.517ns
    Clock Pessimism Removal (CPR):    0.713ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.069     4.986    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.124     5.110 r  clk100_inst/O
                         net (fo=9, routed)           0.947     6.057    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.145 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     7.801    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.897 r  BUFG_4/O
                         net (fo=8, routed)           1.620     9.517    idelay_clk
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.456     9.973 f  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.331    11.304    soc_crg_reset_counter[0]
    SLICE_X65Y26         LUT1 (Prop_lut1_I0_O)        0.124    11.428 r  soc_crg_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    11.428    soc_crg_reset_counter0[0]
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.863     9.630    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.100     9.730 r  clk100_inst/O
                         net (fo=9, routed)           0.819    10.550    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    10.633 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.209    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.300 r  BUFG_4/O
                         net (fo=8, routed)           1.504    13.804    idelay_clk
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism              0.713    14.517    
                         clock uncertainty           -0.053    14.464    
    SLICE_X65Y26         FDSE (Setup_fdse_C_D)        0.029    14.493    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.493    
                         arrival time                         -11.428    
  -------------------------------------------------------------------
                         slack                                  3.066    

Slack (MET) :             3.079ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.944ns  (logic 0.608ns (31.282%)  route 1.336ns (68.718%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.804ns = ( 13.804 - 5.000 ) 
    Source Clock Delay      (SCD):    9.517ns
    Clock Pessimism Removal (CPR):    0.713ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.069     4.986    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.124     5.110 r  clk100_inst/O
                         net (fo=9, routed)           0.947     6.057    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.145 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     7.801    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.897 r  BUFG_4/O
                         net (fo=8, routed)           1.620     9.517    idelay_clk
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.456     9.973 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.336    11.309    soc_crg_reset_counter[0]
    SLICE_X65Y26         LUT4 (Prop_lut4_I1_O)        0.152    11.461 r  soc_crg_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000    11.461    soc_crg_reset_counter[3]_i_2_n_0
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.863     9.630    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.100     9.730 r  clk100_inst/O
                         net (fo=9, routed)           0.819    10.550    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    10.633 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.209    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.300 r  BUFG_4/O
                         net (fo=8, routed)           1.504    13.804    idelay_clk
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism              0.713    14.517    
                         clock uncertainty           -0.053    14.464    
    SLICE_X65Y26         FDSE (Setup_fdse_C_D)        0.075    14.539    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.539    
                         arrival time                         -11.461    
  -------------------------------------------------------------------
                         slack                                  3.079    

Slack (MET) :             3.086ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.937ns  (logic 0.606ns (31.292%)  route 1.331ns (68.708%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.804ns = ( 13.804 - 5.000 ) 
    Source Clock Delay      (SCD):    9.517ns
    Clock Pessimism Removal (CPR):    0.713ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.069     4.986    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.124     5.110 r  clk100_inst/O
                         net (fo=9, routed)           0.947     6.057    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.145 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     7.801    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.897 r  BUFG_4/O
                         net (fo=8, routed)           1.620     9.517    idelay_clk
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.456     9.973 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.331    11.304    soc_crg_reset_counter[0]
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.150    11.454 r  soc_crg_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    11.454    soc_crg_reset_counter[1]_i_1_n_0
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.863     9.630    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.100     9.730 r  clk100_inst/O
                         net (fo=9, routed)           0.819    10.550    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    10.633 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.209    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.300 r  BUFG_4/O
                         net (fo=8, routed)           1.504    13.804    idelay_clk
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism              0.713    14.517    
                         clock uncertainty           -0.053    14.464    
    SLICE_X65Y26         FDSE (Setup_fdse_C_D)        0.075    14.539    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.539    
                         arrival time                         -11.454    
  -------------------------------------------------------------------
                         slack                                  3.086    

Slack (MET) :             3.088ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.864ns  (logic 0.715ns (38.357%)  route 1.149ns (61.643%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.802ns = ( 13.802 - 5.000 ) 
    Source Clock Delay      (SCD):    9.517ns
    Clock Pessimism Removal (CPR):    0.691ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.069     4.986    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.124     5.110 r  clk100_inst/O
                         net (fo=9, routed)           0.947     6.057    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.145 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     7.801    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.897 r  BUFG_4/O
                         net (fo=8, routed)           1.620     9.517    idelay_clk
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.419     9.936 r  soc_crg_reset_counter_reg[3]/Q
                         net (fo=3, routed)           1.149    11.085    soc_crg_reset_counter[3]
    SLICE_X65Y25         LUT6 (Prop_lut6_I3_O)        0.296    11.381 r  soc_crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.000    11.381    soc_crg_ic_reset_i_1_n_0
    SLICE_X65Y25         FDRE                                         r  soc_crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.863     9.630    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.100     9.730 r  clk100_inst/O
                         net (fo=9, routed)           0.819    10.550    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    10.633 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.209    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.300 r  BUFG_4/O
                         net (fo=8, routed)           1.502    13.802    idelay_clk
    SLICE_X65Y25         FDRE                                         r  soc_crg_ic_reset_reg/C
                         clock pessimism              0.691    14.493    
                         clock uncertainty           -0.053    14.440    
    SLICE_X65Y25         FDRE (Setup_fdre_C_D)        0.029    14.469    soc_crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         14.469    
                         arrival time                         -11.381    
  -------------------------------------------------------------------
                         slack                                  3.088    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.110ns
    Source Clock Delay      (SCD):    3.335ns
    Clock Pessimism Removal (CPR):    0.775ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.725     1.702    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.747 r  clk100_inst/O
                         net (fo=9, routed)           0.428     2.175    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.225 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.726    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.752 r  BUFG_4/O
                         net (fo=8, routed)           0.583     3.335    idelay_clk
    SLICE_X62Y26         FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDPE (Prop_fdpe_C_Q)         0.141     3.476 r  FDPE_8/Q
                         net (fo=1, routed)           0.065     3.541    soc_builder_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X62Y26         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.024     2.088    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.056     2.144 r  clk100_inst/O
                         net (fo=9, routed)           0.487     2.631    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.684 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.230    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.259 r  BUFG_4/O
                         net (fo=8, routed)           0.851     4.110    idelay_clk
    SLICE_X62Y26         FDPE                                         r  FDPE_9/C
                         clock pessimism             -0.775     3.335    
    SLICE_X62Y26         FDPE (Hold_fdpe_C_D)         0.075     3.410    FDPE_9
  -------------------------------------------------------------------
                         required time                         -3.410    
                         arrival time                           3.541    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.228%)  route 0.157ns (45.772%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.109ns
    Source Clock Delay      (SCD):    3.335ns
    Clock Pessimism Removal (CPR):    0.762ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.725     1.702    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.747 r  clk100_inst/O
                         net (fo=9, routed)           0.428     2.175    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.225 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.726    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.752 r  BUFG_4/O
                         net (fo=8, routed)           0.583     3.335    idelay_clk
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.141     3.476 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.157     3.633    soc_crg_reset_counter[0]
    SLICE_X65Y25         LUT6 (Prop_lut6_I1_O)        0.045     3.678 r  soc_crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     3.678    soc_crg_ic_reset_i_1_n_0
    SLICE_X65Y25         FDRE                                         r  soc_crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.024     2.088    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.056     2.144 r  clk100_inst/O
                         net (fo=9, routed)           0.487     2.631    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.684 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.230    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.259 r  BUFG_4/O
                         net (fo=8, routed)           0.850     4.109    idelay_clk
    SLICE_X65Y25         FDRE                                         r  soc_crg_ic_reset_reg/C
                         clock pessimism             -0.762     3.347    
    SLICE_X65Y25         FDRE (Hold_fdre_C_D)         0.091     3.438    soc_crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -3.438    
                         arrival time                           3.678    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.231ns (55.484%)  route 0.185ns (44.516%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.110ns
    Source Clock Delay      (SCD):    3.335ns
    Clock Pessimism Removal (CPR):    0.775ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.725     1.702    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.747 r  clk100_inst/O
                         net (fo=9, routed)           0.428     2.175    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.225 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.726    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.752 r  BUFG_4/O
                         net (fo=8, routed)           0.583     3.335    idelay_clk
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.128     3.463 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.185     3.648    soc_crg_reset_counter[1]
    SLICE_X65Y26         LUT4 (Prop_lut4_I2_O)        0.103     3.751 r  soc_crg_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     3.751    soc_crg_reset_counter[3]_i_2_n_0
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.024     2.088    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.056     2.144 r  clk100_inst/O
                         net (fo=9, routed)           0.487     2.631    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.684 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.230    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.259 r  BUFG_4/O
                         net (fo=8, routed)           0.851     4.110    idelay_clk
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.775     3.335    
    SLICE_X65Y26         FDSE (Hold_fdse_C_D)         0.107     3.442    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.442    
                         arrival time                           3.751    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.227ns (55.053%)  route 0.185ns (44.947%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.110ns
    Source Clock Delay      (SCD):    3.335ns
    Clock Pessimism Removal (CPR):    0.775ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.725     1.702    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.747 r  clk100_inst/O
                         net (fo=9, routed)           0.428     2.175    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.225 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.726    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.752 r  BUFG_4/O
                         net (fo=8, routed)           0.583     3.335    idelay_clk
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.128     3.463 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.185     3.648    soc_crg_reset_counter[1]
    SLICE_X65Y26         LUT3 (Prop_lut3_I0_O)        0.099     3.747 r  soc_crg_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     3.747    soc_crg_reset_counter[2]_i_1_n_0
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.024     2.088    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.056     2.144 r  clk100_inst/O
                         net (fo=9, routed)           0.487     2.631    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.684 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.230    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.259 r  BUFG_4/O
                         net (fo=8, routed)           0.851     4.110    idelay_clk
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.775     3.335    
    SLICE_X65Y26         FDSE (Hold_fdse_C_D)         0.092     3.427    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.427    
                         arrival time                           3.747    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.616%)  route 0.172ns (57.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.110ns
    Source Clock Delay      (SCD):    3.335ns
    Clock Pessimism Removal (CPR):    0.762ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.725     1.702    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.747 r  clk100_inst/O
                         net (fo=9, routed)           0.428     2.175    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.225 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.726    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.752 r  BUFG_4/O
                         net (fo=8, routed)           0.583     3.335    idelay_clk
    SLICE_X62Y26         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDPE (Prop_fdpe_C_Q)         0.128     3.463 r  FDPE_9/Q
                         net (fo=5, routed)           0.172     3.635    idelay_rst
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.024     2.088    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.056     2.144 r  clk100_inst/O
                         net (fo=9, routed)           0.487     2.631    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.684 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.230    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.259 r  BUFG_4/O
                         net (fo=8, routed)           0.851     4.110    idelay_clk
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.762     3.348    
    SLICE_X65Y26         FDSE (Hold_fdse_C_S)        -0.072     3.276    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.276    
                         arrival time                           3.635    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.616%)  route 0.172ns (57.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.110ns
    Source Clock Delay      (SCD):    3.335ns
    Clock Pessimism Removal (CPR):    0.762ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.725     1.702    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.747 r  clk100_inst/O
                         net (fo=9, routed)           0.428     2.175    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.225 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.726    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.752 r  BUFG_4/O
                         net (fo=8, routed)           0.583     3.335    idelay_clk
    SLICE_X62Y26         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDPE (Prop_fdpe_C_Q)         0.128     3.463 r  FDPE_9/Q
                         net (fo=5, routed)           0.172     3.635    idelay_rst
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.024     2.088    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.056     2.144 r  clk100_inst/O
                         net (fo=9, routed)           0.487     2.631    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.684 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.230    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.259 r  BUFG_4/O
                         net (fo=8, routed)           0.851     4.110    idelay_clk
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.762     3.348    
    SLICE_X65Y26         FDSE (Hold_fdse_C_S)        -0.072     3.276    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.276    
                         arrival time                           3.635    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.616%)  route 0.172ns (57.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.110ns
    Source Clock Delay      (SCD):    3.335ns
    Clock Pessimism Removal (CPR):    0.762ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.725     1.702    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.747 r  clk100_inst/O
                         net (fo=9, routed)           0.428     2.175    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.225 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.726    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.752 r  BUFG_4/O
                         net (fo=8, routed)           0.583     3.335    idelay_clk
    SLICE_X62Y26         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDPE (Prop_fdpe_C_Q)         0.128     3.463 r  FDPE_9/Q
                         net (fo=5, routed)           0.172     3.635    idelay_rst
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.024     2.088    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.056     2.144 r  clk100_inst/O
                         net (fo=9, routed)           0.487     2.631    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.684 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.230    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.259 r  BUFG_4/O
                         net (fo=8, routed)           0.851     4.110    idelay_clk
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.762     3.348    
    SLICE_X65Y26         FDSE (Hold_fdse_C_S)        -0.072     3.276    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.276    
                         arrival time                           3.635    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.616%)  route 0.172ns (57.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.110ns
    Source Clock Delay      (SCD):    3.335ns
    Clock Pessimism Removal (CPR):    0.762ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.725     1.702    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.747 r  clk100_inst/O
                         net (fo=9, routed)           0.428     2.175    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.225 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.726    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.752 r  BUFG_4/O
                         net (fo=8, routed)           0.583     3.335    idelay_clk
    SLICE_X62Y26         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDPE (Prop_fdpe_C_Q)         0.128     3.463 r  FDPE_9/Q
                         net (fo=5, routed)           0.172     3.635    idelay_rst
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.024     2.088    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.056     2.144 r  clk100_inst/O
                         net (fo=9, routed)           0.487     2.631    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.684 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.230    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.259 r  BUFG_4/O
                         net (fo=8, routed)           0.851     4.110    idelay_clk
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.762     3.348    
    SLICE_X65Y26         FDSE (Hold_fdse_C_S)        -0.072     3.276    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.276    
                         arrival time                           3.635    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.226ns (41.291%)  route 0.321ns (58.709%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.110ns
    Source Clock Delay      (SCD):    3.335ns
    Clock Pessimism Removal (CPR):    0.775ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.725     1.702    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.747 r  clk100_inst/O
                         net (fo=9, routed)           0.428     2.175    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.225 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.726    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.752 r  BUFG_4/O
                         net (fo=8, routed)           0.583     3.335    idelay_clk
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.128     3.463 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.321     3.784    soc_crg_reset_counter[1]
    SLICE_X65Y26         LUT2 (Prop_lut2_I1_O)        0.098     3.882 r  soc_crg_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     3.882    soc_crg_reset_counter[1]_i_1_n_0
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.024     2.088    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.056     2.144 r  clk100_inst/O
                         net (fo=9, routed)           0.487     2.631    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.684 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.230    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.259 r  BUFG_4/O
                         net (fo=8, routed)           0.851     4.110    idelay_clk
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.775     3.335    
    SLICE_X65Y26         FDSE (Hold_fdse_C_D)         0.107     3.442    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.442    
                         arrival time                           3.882    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.226ns (41.831%)  route 0.314ns (58.169%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.110ns
    Source Clock Delay      (SCD):    3.335ns
    Clock Pessimism Removal (CPR):    0.775ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.725     1.702    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.747 r  clk100_inst/O
                         net (fo=9, routed)           0.428     2.175    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.225 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.726    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.752 r  BUFG_4/O
                         net (fo=8, routed)           0.583     3.335    idelay_clk
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.128     3.463 r  soc_crg_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.116     3.579    soc_crg_reset_counter[3]
    SLICE_X65Y26         LUT4 (Prop_lut4_I3_O)        0.098     3.677 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.198     3.875    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.024     2.088    clk100_IBUF_BUFG
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.056     2.144 r  clk100_inst/O
                         net (fo=9, routed)           0.487     2.631    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.684 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.230    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.259 r  BUFG_4/O
                         net (fo=8, routed)           0.851     4.110    idelay_clk
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.775     3.335    
    SLICE_X65Y26         FDSE (Hold_fdse_C_CE)       -0.039     3.296    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.296    
                         arrival time                           3.875    
  -------------------------------------------------------------------
                         slack                                  0.579    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout4
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_ADV/CLKOUT4 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    BUFG_4/I
Min Period        n/a     PLLE2_ADV/CLKOUT4  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y0   PLLE2_ADV/CLKOUT4
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X62Y26     FDPE_8/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X62Y26     FDPE_9/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X65Y25     soc_crg_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X65Y26     soc_crg_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X65Y26     soc_crg_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X65Y26     soc_crg_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X65Y26     soc_crg_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT4  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y0   PLLE2_ADV/CLKOUT4
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X62Y26     FDPE_8/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X62Y26     FDPE_9/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y25     soc_crg_ic_reset_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y25     soc_crg_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     soc_crg_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     soc_crg_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     soc_crg_reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     soc_crg_reset_counter_reg[3]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X62Y26     FDPE_8/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X62Y26     FDPE_9/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X62Y26     FDPE_8/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X62Y26     FDPE_9/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y25     soc_crg_ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     soc_crg_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     soc_crg_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     soc_crg_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     soc_crg_reset_counter_reg[3]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X62Y26     FDPE_8/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X62Y26     FDPE_9/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y25     soc_crg_ic_reset_reg/C



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+--------------+----------------+----------+---------------+---------+---------------+---------+-----------------+
Reference | Input        | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal        |
Clock     | Port         | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock           |
----------+--------------+----------------+----------+---------------+---------+---------------+---------+-----------------+
clk100    | cpu_reset    | FDCE           | -        |     0.159 (r) | FAST    |     1.747 (r) | SLOW    |                 |
clk100    | serial_rx    | FDRE           | -        |    -1.713 (r) | FAST    |     6.352 (r) | SLOW    | soc_crg_clkout0 |
clk100    | ddram_dq[0]  | ISERDESE2 (IO) | VARIABLE |    -2.691 (r) | FAST    |     8.163 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[0]  | ISERDESE2 (IO) | VARIABLE |    -2.619 (f) | FAST    |     8.163 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[1]  | ISERDESE2 (IO) | VARIABLE |    -2.688 (r) | FAST    |     8.160 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[1]  | ISERDESE2 (IO) | VARIABLE |    -2.616 (f) | FAST    |     8.160 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[2]  | ISERDESE2 (IO) | VARIABLE |    -2.701 (r) | FAST    |     8.173 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[2]  | ISERDESE2 (IO) | VARIABLE |    -2.629 (f) | FAST    |     8.173 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[3]  | ISERDESE2 (IO) | VARIABLE |    -2.701 (r) | FAST    |     8.172 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[3]  | ISERDESE2 (IO) | VARIABLE |    -2.629 (f) | FAST    |     8.172 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[4]  | ISERDESE2 (IO) | VARIABLE |    -2.689 (r) | FAST    |     8.161 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[4]  | ISERDESE2 (IO) | VARIABLE |    -2.617 (f) | FAST    |     8.161 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[5]  | ISERDESE2 (IO) | VARIABLE |    -2.718 (r) | FAST    |     8.189 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[5]  | ISERDESE2 (IO) | VARIABLE |    -2.646 (f) | FAST    |     8.189 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[6]  | ISERDESE2 (IO) | VARIABLE |    -2.718 (r) | FAST    |     8.189 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[6]  | ISERDESE2 (IO) | VARIABLE |    -2.646 (f) | FAST    |     8.189 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[7]  | ISERDESE2 (IO) | VARIABLE |    -2.691 (r) | FAST    |     8.162 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[7]  | ISERDESE2 (IO) | VARIABLE |    -2.619 (f) | FAST    |     8.162 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[8]  | ISERDESE2 (IO) | VARIABLE |    -2.696 (r) | FAST    |     8.161 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[8]  | ISERDESE2 (IO) | VARIABLE |    -2.624 (f) | FAST    |     8.161 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[9]  | ISERDESE2 (IO) | VARIABLE |    -2.692 (r) | FAST    |     8.156 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[9]  | ISERDESE2 (IO) | VARIABLE |    -2.620 (f) | FAST    |     8.156 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[10] | ISERDESE2 (IO) | VARIABLE |    -2.693 (r) | FAST    |     8.162 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[10] | ISERDESE2 (IO) | VARIABLE |    -2.621 (f) | FAST    |     8.162 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[11] | ISERDESE2 (IO) | VARIABLE |    -2.694 (r) | FAST    |     8.158 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[11] | ISERDESE2 (IO) | VARIABLE |    -2.622 (f) | FAST    |     8.158 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[12] | ISERDESE2 (IO) | VARIABLE |    -2.679 (r) | FAST    |     8.149 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[12] | ISERDESE2 (IO) | VARIABLE |    -2.607 (f) | FAST    |     8.149 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[13] | ISERDESE2 (IO) | VARIABLE |    -2.678 (r) | FAST    |     8.143 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[13] | ISERDESE2 (IO) | VARIABLE |    -2.606 (f) | FAST    |     8.143 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[14] | ISERDESE2 (IO) | VARIABLE |    -2.695 (r) | FAST    |     8.164 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[14] | ISERDESE2 (IO) | VARIABLE |    -2.623 (f) | FAST    |     8.164 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[15] | ISERDESE2 (IO) | VARIABLE |    -2.684 (r) | FAST    |     8.149 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[15] | ISERDESE2 (IO) | VARIABLE |    -2.612 (f) | FAST    |     8.149 (f) | SLOW    | soc_crg_clkout2 |
----------+--------------+----------------+----------+---------------+---------+---------------+---------+-----------------+


Output Ports Clock-to-out

----------+----------------+----------------+-------+----------------+---------+----------------+---------+-----------------+
Reference | Output         | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal        |
Clock     | Port           | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock           |
----------+----------------+----------------+-------+----------------+---------+----------------+---------+-----------------+
clk100    | ddram_dq[0]    | FDRE           | -     |     16.236 (r) | SLOW    |      5.043 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[1]    | FDRE           | -     |     16.537 (r) | SLOW    |      5.171 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[2]    | FDRE           | -     |     16.388 (r) | SLOW    |      5.103 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[3]    | FDRE           | -     |     15.764 (r) | SLOW    |      4.822 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[4]    | FDRE           | -     |     15.943 (r) | SLOW    |      4.918 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[5]    | FDRE           | -     |     15.929 (r) | SLOW    |      4.866 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[6]    | FDRE           | -     |     15.755 (r) | SLOW    |      4.804 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[7]    | FDRE           | -     |     16.092 (r) | SLOW    |      4.973 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[8]    | FDRE           | -     |     14.925 (r) | SLOW    |      4.463 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[9]    | FDRE           | -     |     14.363 (r) | SLOW    |      4.235 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[10]   | FDRE           | -     |     15.389 (r) | SLOW    |      4.663 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[11]   | FDRE           | -     |     15.084 (r) | SLOW    |      4.524 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[12]   | FDRE           | -     |     15.542 (r) | SLOW    |      4.746 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[13]   | FDRE           | -     |     14.656 (r) | SLOW    |      4.370 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[14]   | FDRE           | -     |     15.691 (r) | SLOW    |      4.787 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[15]   | FDRE           | -     |     14.765 (r) | SLOW    |      4.416 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dqs_n[0] | FDRE           | -     |     15.068 (r) | SLOW    |      4.555 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dqs_n[1] | FDRE           | -     |     14.669 (r) | SLOW    |      4.395 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dqs_p[0] | FDRE           | -     |     15.069 (r) | SLOW    |      4.558 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dqs_p[1] | FDRE           | -     |     14.670 (r) | SLOW    |      4.398 (r) | FAST    | soc_crg_clkout0 |
clk100    | serial_tx      | FDSE           | -     |     16.544 (r) | SLOW    |      5.512 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led0      | FDRE           | -     |     18.991 (r) | SLOW    |      6.279 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led1      | FDRE           | -     |     18.360 (r) | SLOW    |      6.201 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led2      | FDRE           | -     |     18.803 (r) | SLOW    |      6.328 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led3      | FDRE           | -     |     18.210 (r) | SLOW    |      6.150 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_a[0]     | OSERDESE2 (IO) | -     |     11.697 (r) | SLOW    |      3.903 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[1]     | OSERDESE2 (IO) | -     |     11.708 (r) | SLOW    |      3.909 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[2]     | OSERDESE2 (IO) | -     |     11.709 (r) | SLOW    |      3.911 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[3]     | OSERDESE2 (IO) | -     |     11.714 (r) | SLOW    |      3.915 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[4]     | OSERDESE2 (IO) | -     |     11.703 (r) | SLOW    |      3.904 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[5]     | OSERDESE2 (IO) | -     |     11.702 (r) | SLOW    |      3.901 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[6]     | OSERDESE2 (IO) | -     |     11.716 (r) | SLOW    |      3.916 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[7]     | OSERDESE2 (IO) | -     |     11.685 (r) | SLOW    |      3.884 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[8]     | OSERDESE2 (IO) | -     |     11.699 (r) | SLOW    |      3.898 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[9]     | OSERDESE2 (IO) | -     |     11.721 (r) | SLOW    |      3.920 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[10]    | OSERDESE2 (IO) | -     |     11.694 (r) | SLOW    |      3.893 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[11]    | OSERDESE2 (IO) | -     |     11.685 (r) | SLOW    |      3.884 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[12]    | OSERDESE2 (IO) | -     |     11.700 (r) | SLOW    |      3.899 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[13]    | OSERDESE2 (IO) | -     |     11.702 (r) | SLOW    |      3.900 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_ba[0]    | OSERDESE2 (IO) | -     |     11.718 (r) | SLOW    |      3.919 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_ba[1]    | OSERDESE2 (IO) | -     |     11.698 (r) | SLOW    |      3.903 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_ba[2]    | OSERDESE2 (IO) | -     |     11.702 (r) | SLOW    |      3.907 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_cas_n    | OSERDESE2 (IO) | -     |     11.709 (r) | SLOW    |      3.911 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_cke      | OSERDESE2 (IO) | -     |     11.686 (r) | SLOW    |      3.892 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_clk_n    | OSERDESE2 (IO) | -     |     11.766 (r) | SLOW    |      3.886 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_clk_p    | OSERDESE2 (IO) | -     |     11.772 (r) | SLOW    |      3.891 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_cs_n     | OSERDESE2 (IO) | -     |     11.686 (r) | SLOW    |      3.892 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dm[0]    | OSERDESE2 (IO) | -     |     11.707 (r) | SLOW    |      3.906 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dm[1]    | OSERDESE2 (IO) | -     |     11.717 (r) | SLOW    |      3.918 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[0]    | OSERDESE2 (IO) | -     |     12.613 (r) | SLOW    |      3.598 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[1]    | OSERDESE2 (IO) | -     |     12.613 (r) | SLOW    |      3.600 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[2]    | OSERDESE2 (IO) | -     |     12.614 (r) | SLOW    |      3.590 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[3]    | OSERDESE2 (IO) | -     |     12.611 (r) | SLOW    |      3.585 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[4]    | OSERDESE2 (IO) | -     |     12.612 (r) | SLOW    |      3.597 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[5]    | OSERDESE2 (IO) | -     |     12.611 (r) | SLOW    |      3.568 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[6]    | OSERDESE2 (IO) | -     |     12.611 (r) | SLOW    |      3.568 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[7]    | OSERDESE2 (IO) | -     |     12.612 (r) | SLOW    |      3.596 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[8]    | OSERDESE2 (IO) | -     |     12.600 (r) | SLOW    |      3.580 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[9]    | OSERDESE2 (IO) | -     |     12.597 (r) | SLOW    |      3.580 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[10]   | OSERDESE2 (IO) | -     |     12.607 (r) | SLOW    |      3.589 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[11]   | OSERDESE2 (IO) | -     |     12.600 (r) | SLOW    |      3.583 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[12]   | OSERDESE2 (IO) | -     |     12.608 (r) | SLOW    |      3.603 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[13]   | OSERDESE2 (IO) | -     |     12.599 (r) | SLOW    |      3.596 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[14]   | OSERDESE2 (IO) | -     |     12.607 (r) | SLOW    |      3.588 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[15]   | OSERDESE2 (IO) | -     |     12.599 (r) | SLOW    |      3.590 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_odt      | OSERDESE2 (IO) | -     |     11.690 (r) | SLOW    |      3.890 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_ras_n    | OSERDESE2 (IO) | -     |     11.695 (r) | SLOW    |      3.900 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_reset_n  | OSERDESE2 (IO) | -     |     11.687 (r) | SLOW    |      3.886 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_we_n     | OSERDESE2 (IO) | -     |     11.679 (r) | SLOW    |      3.878 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dqs_n[0] | OSERDESE2 (IO) | -     |     13.236 (r) | SLOW    |      4.211 (r) | FAST    | soc_crg_clkout3 |
clk100    | ddram_dqs_n[1] | OSERDESE2 (IO) | -     |     13.229 (r) | SLOW    |      4.215 (r) | FAST    | soc_crg_clkout3 |
clk100    | ddram_dqs_p[0] | OSERDESE2 (IO) | -     |     13.237 (r) | SLOW    |      4.213 (r) | FAST    | soc_crg_clkout3 |
clk100    | ddram_dqs_p[1] | OSERDESE2 (IO) | -     |     13.230 (r) | SLOW    |      4.218 (r) | FAST    | soc_crg_clkout3 |
----------+----------------+----------------+-------+----------------+---------+----------------+---------+-----------------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100 | clk100      |         9.836 | SLOW    |               |         |               |         |               |         |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 5.582 ns
Ideal Clock Offset to Actual Clock: 5.398 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -2.691 (r) | FAST    |   8.163 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -2.619 (f) | FAST    |   8.163 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -2.688 (r) | FAST    |   8.160 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -2.616 (f) | FAST    |   8.160 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -2.701 (r) | FAST    |   8.173 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -2.629 (f) | FAST    |   8.173 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -2.701 (r) | FAST    |   8.172 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -2.629 (f) | FAST    |   8.172 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -2.689 (r) | FAST    |   8.161 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -2.617 (f) | FAST    |   8.161 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -2.718 (r) | FAST    |   8.189 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -2.646 (f) | FAST    |   8.189 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -2.718 (r) | FAST    |   8.189 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -2.646 (f) | FAST    |   8.189 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -2.691 (r) | FAST    |   8.162 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -2.619 (f) | FAST    |   8.162 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -2.696 (r) | FAST    |   8.161 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -2.624 (f) | FAST    |   8.161 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -2.692 (r) | FAST    |   8.156 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -2.620 (f) | FAST    |   8.156 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -2.693 (r) | FAST    |   8.162 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -2.621 (f) | FAST    |   8.162 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -2.694 (r) | FAST    |   8.158 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -2.622 (f) | FAST    |   8.158 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -2.679 (r) | FAST    |   8.149 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -2.607 (f) | FAST    |   8.149 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -2.678 (r) | FAST    |   8.143 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -2.606 (f) | FAST    |   8.143 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -2.695 (r) | FAST    |   8.164 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -2.623 (f) | FAST    |   8.164 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -2.684 (r) | FAST    |   8.149 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -2.612 (f) | FAST    |   8.149 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -2.606 (f) | FAST    |   8.189 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.037 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_a[0]         |   11.697 (r) | SLOW    |   3.903 (r) | FAST    |    0.019 |
ddram_a[1]         |   11.708 (r) | SLOW    |   3.909 (r) | FAST    |    0.025 |
ddram_a[2]         |   11.709 (r) | SLOW    |   3.911 (r) | FAST    |    0.028 |
ddram_a[3]         |   11.714 (r) | SLOW    |   3.915 (r) | FAST    |    0.032 |
ddram_a[4]         |   11.703 (r) | SLOW    |   3.904 (r) | FAST    |    0.020 |
ddram_a[5]         |   11.702 (r) | SLOW    |   3.901 (r) | FAST    |    0.017 |
ddram_a[6]         |   11.716 (r) | SLOW    |   3.916 (r) | FAST    |    0.032 |
ddram_a[7]         |   11.685 (r) | SLOW    |   3.884 (r) | FAST    |    0.000 |
ddram_a[8]         |   11.699 (r) | SLOW    |   3.898 (r) | FAST    |    0.014 |
ddram_a[9]         |   11.721 (r) | SLOW    |   3.920 (r) | FAST    |    0.037 |
ddram_a[10]        |   11.694 (r) | SLOW    |   3.893 (r) | FAST    |    0.010 |
ddram_a[11]        |   11.685 (r) | SLOW    |   3.884 (r) | FAST    |    0.000 |
ddram_a[12]        |   11.700 (r) | SLOW    |   3.899 (r) | FAST    |    0.015 |
ddram_a[13]        |   11.702 (r) | SLOW    |   3.900 (r) | FAST    |    0.017 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   11.721 (r) | SLOW    |   3.884 (r) | FAST    |    0.037 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.020 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_ba[0]        |   11.718 (r) | SLOW    |   3.919 (r) | FAST    |    0.020 |
ddram_ba[1]        |   11.698 (r) | SLOW    |   3.903 (r) | FAST    |    0.000 |
ddram_ba[2]        |   11.702 (r) | SLOW    |   3.907 (r) | FAST    |    0.004 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   11.718 (r) | SLOW    |   3.903 (r) | FAST    |    0.020 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.012 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dm[0]        |   11.707 (r) | SLOW    |   3.906 (r) | FAST    |    0.000 |
ddram_dm[1]        |   11.717 (r) | SLOW    |   3.918 (r) | FAST    |    0.012 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   11.717 (r) | SLOW    |   3.906 (r) | FAST    |    0.012 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 2.174 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dq[0]        |   16.236 (r) | SLOW    |   3.598 (r) | FAST    |    1.873 |
ddram_dq[1]        |   16.537 (r) | SLOW    |   3.600 (r) | FAST    |    2.174 |
ddram_dq[2]        |   16.388 (r) | SLOW    |   3.590 (r) | FAST    |    2.025 |
ddram_dq[3]        |   15.764 (r) | SLOW    |   3.585 (r) | FAST    |    1.401 |
ddram_dq[4]        |   15.943 (r) | SLOW    |   3.597 (r) | FAST    |    1.579 |
ddram_dq[5]        |   15.929 (r) | SLOW    |   3.568 (r) | FAST    |    1.566 |
ddram_dq[6]        |   15.755 (r) | SLOW    |   3.568 (r) | FAST    |    1.392 |
ddram_dq[7]        |   16.092 (r) | SLOW    |   3.596 (r) | FAST    |    1.728 |
ddram_dq[8]        |   14.925 (r) | SLOW    |   3.580 (r) | FAST    |    0.561 |
ddram_dq[9]        |   14.363 (r) | SLOW    |   3.580 (r) | FAST    |    0.012 |
ddram_dq[10]       |   15.389 (r) | SLOW    |   3.589 (r) | FAST    |    1.026 |
ddram_dq[11]       |   15.084 (r) | SLOW    |   3.583 (r) | FAST    |    0.721 |
ddram_dq[12]       |   15.542 (r) | SLOW    |   3.603 (r) | FAST    |    1.178 |
ddram_dq[13]       |   14.656 (r) | SLOW    |   3.596 (r) | FAST    |    0.293 |
ddram_dq[14]       |   15.691 (r) | SLOW    |   3.588 (r) | FAST    |    1.327 |
ddram_dq[15]       |   14.765 (r) | SLOW    |   3.590 (r) | FAST    |    0.402 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   16.537 (r) | SLOW    |   3.568 (r) | FAST    |    2.174 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.400 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   15.068 (r) | SLOW    |   4.211 (r) | FAST    |    0.399 |
ddram_dqs_n[1]     |   14.669 (r) | SLOW    |   4.215 (r) | FAST    |    0.004 |
ddram_dqs_p[0]     |   15.069 (r) | SLOW    |   4.213 (r) | FAST    |    0.400 |
ddram_dqs_p[1]     |   14.670 (r) | SLOW    |   4.218 (r) | FAST    |    0.006 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   15.069 (r) | SLOW    |   4.211 (r) | FAST    |    0.400 |
-------------------+--------------+---------+-------------+---------+----------+




