#Timing report of worst 46 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: num_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:f.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                            0.000     0.000
num_dffe_Q.QCK[0] (Q_FRAG)                                                          0.000     0.000
num_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                         1.701     1.701
g_LUT3_O_I2_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                       0.000     1.701
g_LUT3_O_I2_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.549     3.251
g_LUT3_O_I0_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000     3.251
g_LUT3_O_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462     4.713
a_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000     4.713
a_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462     6.175
b_mux4x0_Q_A_LUT2_O.t_frag.XSL[0] (T_FRAG)                                          0.000     6.175
b_mux4x0_Q_A_LUT2_O.t_frag.XZ[0] (T_FRAG)                                           1.462     7.637
e_mux4x0_Q_A_LUT2_O.t_frag.XAB[0] (T_FRAG)                                          0.000     7.637
e_mux4x0_Q_A_LUT2_O.t_frag.XZ[0] (T_FRAG)                                           1.305     8.942
f_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     8.942
f_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549    10.492
f_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                     0.000    10.492
f_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    11.797
$iopadmap$counter.f.O_DAT[0] (BIDIR_CELL)                                           0.000    11.797
$iopadmap$counter.f.O_PAD_$out[0] (BIDIR_CELL)                                      9.809    21.606
out:f.outpad[0] (.output)                                                           0.000    21.606
data arrival time                                                                            21.606

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                           -21.606
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                            -21.606


#Path 2
Startpoint: num_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:d.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                            0.000     0.000
num_dffe_Q.QCK[0] (Q_FRAG)                                                          0.000     0.000
num_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                         1.701     1.701
g_LUT3_O_I2_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                       0.000     1.701
g_LUT3_O_I2_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.549     3.251
g_LUT3_O_I0_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000     3.251
g_LUT3_O_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462     4.713
g_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 0.000     4.713
g_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.305     6.018
g_LUT3_O_I1_LUT3_O.t_frag.XA2[0] (T_FRAG)                                           0.000     6.018
g_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.606     7.624
g_LUT3_O_I1_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                          0.000     7.624
g_LUT3_O_I1_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                           1.305     8.929
a_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     8.929
a_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    10.234
d_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                     0.000    10.234
d_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    11.540
$iopadmap$counter.d.O_DAT[0] (BIDIR_CELL)                                           0.000    11.540
$iopadmap$counter.d.O_PAD_$out[0] (BIDIR_CELL)                                      9.809    21.349
out:d.outpad[0] (.output)                                                           0.000    21.349
data arrival time                                                                            21.349

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                           -21.349
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                            -21.349


#Path 3
Startpoint: num_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:e.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                            0.000     0.000
num_dffe_Q.QCK[0] (Q_FRAG)                                                          0.000     0.000
num_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                         1.701     1.701
g_LUT3_O_I2_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                       0.000     1.701
g_LUT3_O_I2_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.549     3.251
g_LUT3_O_I0_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000     3.251
g_LUT3_O_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462     4.713
a_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000     4.713
a_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462     6.175
g_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                 0.000     6.175
g_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.462     7.637
g_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           0.000     7.637
g_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.462     9.099
e_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                                                   0.000     9.099
e_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                                    1.462    10.561
$iopadmap$counter.e.O_DAT[0] (BIDIR_CELL)                                           0.000    10.561
$iopadmap$counter.e.O_PAD_$out[0] (BIDIR_CELL)                                      9.809    20.370
out:e.outpad[0] (.output)                                                           0.000    20.370
data arrival time                                                                            20.370

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                           -20.370
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                            -20.370


#Path 4
Startpoint: num_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:b.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                            0.000     0.000
num_dffe_Q.QCK[0] (Q_FRAG)                                                          0.000     0.000
num_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                         1.701     1.701
g_LUT3_O_I2_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                       0.000     1.701
g_LUT3_O_I2_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.549     3.251
g_LUT3_O_I0_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000     3.251
g_LUT3_O_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462     4.713
a_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000     4.713
a_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462     6.175
g_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                 0.000     6.175
g_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.462     7.637
g_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           0.000     7.637
g_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.462     9.099
b_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                                                   0.000     9.099
b_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                                    1.462    10.561
$iopadmap$counter.b.O_DAT[0] (BIDIR_CELL)                                           0.000    10.561
$iopadmap$counter.b.O_PAD_$out[0] (BIDIR_CELL)                                      9.809    20.370
out:b.outpad[0] (.output)                                                           0.000    20.370
data arrival time                                                                            20.370

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                           -20.370
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                            -20.370


#Path 5
Startpoint: num_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:g.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                            0.000     0.000
num_dffe_Q.QCK[0] (Q_FRAG)                                                          0.000     0.000
num_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                         1.701     1.701
g_LUT3_O_I2_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                       0.000     1.701
g_LUT3_O_I2_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.549     3.251
g_LUT3_O_I0_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000     3.251
g_LUT3_O_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462     4.713
a_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000     4.713
a_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462     6.175
g_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                 0.000     6.175
g_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.462     7.637
g_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           0.000     7.637
g_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.462     9.099
g_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     9.099
g_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    10.404
$iopadmap$counter.g.O_DAT[0] (BIDIR_CELL)                                           0.000    10.404
$iopadmap$counter.g.O_PAD_$out[0] (BIDIR_CELL)                                      9.809    20.213
out:g.outpad[0] (.output)                                                           0.000    20.214
data arrival time                                                                            20.214

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                           -20.214
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                            -20.214


#Path 6
Startpoint: num_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:c.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                            0.000     0.000
num_dffe_Q.QCK[0] (Q_FRAG)                                                          0.000     0.000
num_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                         1.701     1.701
g_LUT3_O_I2_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                       0.000     1.701
g_LUT3_O_I2_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.549     3.251
g_LUT3_O_I0_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000     3.251
g_LUT3_O_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462     4.713
g_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 0.000     4.713
g_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.305     6.018
g_LUT3_O_I1_LUT3_O.t_frag.XA2[0] (T_FRAG)                                           0.000     6.018
g_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.606     7.624
g_LUT3_O_I1_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                          0.000     7.624
g_LUT3_O_I1_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                           1.305     8.929
c_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     8.929
c_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    10.234
$iopadmap$counter.c.O_DAT[0] (BIDIR_CELL)                                           0.000    10.234
$iopadmap$counter.c.O_PAD_$out[0] (BIDIR_CELL)                                      9.809    20.043
out:c.outpad[0] (.output)                                                           0.000    20.043
data arrival time                                                                            20.043

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                           -20.043
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                            -20.043


#Path 7
Startpoint: num_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:a.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                            0.000     0.000
num_dffe_Q.QCK[0] (Q_FRAG)                                                          0.000     0.000
num_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                         1.701     1.701
g_LUT3_O_I2_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                       0.000     1.701
g_LUT3_O_I2_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.549     3.251
g_LUT3_O_I0_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000     3.251
g_LUT3_O_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462     4.713
g_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 0.000     4.713
g_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.305     6.018
g_LUT3_O_I1_LUT3_O.t_frag.XA2[0] (T_FRAG)                                           0.000     6.018
g_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.606     7.624
g_LUT3_O_I1_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                          0.000     7.624
g_LUT3_O_I1_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                           1.305     8.929
a_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     8.929
a_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    10.234
$iopadmap$counter.a.O_DAT[0] (BIDIR_CELL)                                           0.000    10.234
$iopadmap$counter.a.O_PAD_$out[0] (BIDIR_CELL)                                      9.809    20.043
out:a.outpad[0] (.output)                                                           0.000    20.043
data arrival time                                                                            20.043

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                           -20.043
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                            -20.043


#Path 8
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : num_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     5.286
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     6.281
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            0.000     6.281
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.305     7.587
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                            0.000     7.587
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                             1.437     9.024
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                     0.000     9.024
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                      1.305    10.329
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                               0.000    10.329
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                0.996    11.325
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                 0.000    11.325
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                  1.305    12.630
num_dffe_Q_EN_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                           0.000    12.630
num_dffe_Q_EN_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                            1.462    14.092
num_dffe_Q.QEN[0] (Q_FRAG)                                                                            0.000    14.092
data arrival time                                                                                              14.092

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
num_dffe_Q.QCK[0] (Q_FRAG)                                                                            0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                      -0.591    -0.591
data required time                                                                                             -0.591
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.591
data arrival time                                                                                             -14.092
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -14.683


#Path 9
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : num_dffe_Q_1.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     5.286
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     6.281
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            0.000     6.281
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.305     7.587
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                            0.000     7.587
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                             1.437     9.024
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                     0.000     9.024
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                      1.305    10.329
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                               0.000    10.329
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                0.996    11.325
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                 0.000    11.325
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                  1.305    12.630
num_dffe_Q_1_EN_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                         0.000    12.630
num_dffe_Q_1_EN_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                          1.462    14.092
num_dffe_Q_1.QEN[0] (Q_FRAG)                                                                          0.000    14.092
data arrival time                                                                                              14.092

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
num_dffe_Q_1.QCK[0] (Q_FRAG)                                                                          0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                      -0.591    -0.591
data required time                                                                                             -0.591
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.591
data arrival time                                                                                             -14.092
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -14.683


#Path 10
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : num_dffe_Q_3.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     5.286
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     6.281
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            0.000     6.281
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.305     7.587
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                            0.000     7.587
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                             1.437     9.024
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                     0.000     9.024
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                      1.305    10.329
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                               0.000    10.329
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                0.996    11.325
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                 0.000    11.325
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                  1.305    12.630
num_dffe_Q_3_EN_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                         0.000    12.630
num_dffe_Q_3_EN_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                          1.462    14.092
num_dffe_Q_3.QEN[0] (Q_FRAG)                                                                          0.000    14.092
data arrival time                                                                                              14.092

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
num_dffe_Q_3.QCK[0] (Q_FRAG)                                                                          0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                      -0.591    -0.591
data required time                                                                                             -0.591
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.591
data arrival time                                                                                             -14.092
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -14.683


#Path 11
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : num_dffe_Q_4.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     5.286
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     6.281
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            0.000     6.281
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.305     7.587
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                            0.000     7.587
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                             1.437     9.024
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                     0.000     9.024
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                      1.305    10.329
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                               0.000    10.329
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                0.996    11.325
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                 0.000    11.325
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                  1.305    12.630
num_dffe_Q_4_EN_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                         0.000    12.630
num_dffe_Q_4_EN_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                          1.462    14.092
num_dffe_Q_4.QEN[0] (Q_FRAG)                                                                          0.000    14.092
data arrival time                                                                                              14.092

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
num_dffe_Q_4.QCK[0] (Q_FRAG)                                                                          0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                      -0.591    -0.591
data required time                                                                                             -0.591
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.591
data arrival time                                                                                             -14.092
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -14.683


#Path 12
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : num_dffe_Q_5.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     5.286
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     6.281
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            0.000     6.281
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.305     7.587
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                            0.000     7.587
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                             1.437     9.024
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                     0.000     9.024
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                      1.305    10.329
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                               0.000    10.329
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                0.996    11.325
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                 0.000    11.325
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                  1.305    12.630
num_dffe_Q_5_EN_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                         0.000    12.630
num_dffe_Q_5_EN_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                          1.462    14.092
num_dffe_Q_5.QEN[0] (Q_FRAG)                                                                          0.000    14.092
data arrival time                                                                                              14.092

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
num_dffe_Q_5.QCK[0] (Q_FRAG)                                                                          0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                      -0.591    -0.591
data required time                                                                                             -0.591
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.591
data arrival time                                                                                             -14.092
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -14.683


#Path 13
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : num_dffe_Q_6.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     5.286
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     6.281
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            0.000     6.281
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.305     7.587
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                            0.000     7.587
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                             1.437     9.024
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                     0.000     9.024
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                      1.305    10.329
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                               0.000    10.329
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                0.996    11.325
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                 0.000    11.325
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                  1.305    12.630
num_dffe_Q_6_EN_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                         0.000    12.630
num_dffe_Q_6_EN_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                          1.462    14.092
num_dffe_Q_6.QEN[0] (Q_FRAG)                                                                          0.000    14.092
data arrival time                                                                                              14.092

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
num_dffe_Q_6.QCK[0] (Q_FRAG)                                                                          0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                      -0.591    -0.591
data required time                                                                                             -0.591
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.591
data arrival time                                                                                             -14.092
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -14.683


#Path 14
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : num_dffe_Q_2.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     5.286
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     6.281
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            0.000     6.281
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.305     7.587
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                            0.000     7.587
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                             1.437     9.024
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                     0.000     9.024
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                      1.305    10.329
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                               0.000    10.329
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                0.996    11.325
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                 0.000    11.325
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                  1.305    12.630
num_dffe_Q_2_EN_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                         0.000    12.630
num_dffe_Q_2_EN_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                          1.462    14.092
num_dffe_Q_2.QEN[0] (Q_FRAG)                                                                          0.000    14.092
data arrival time                                                                                              14.092

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
num_dffe_Q_2.QCK[0] (Q_FRAG)                                                                          0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                      -0.591    -0.591
data required time                                                                                             -0.591
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.591
data arrival time                                                                                             -14.092
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -14.683


#Path 15
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_22.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     5.286
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     6.281
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            0.000     6.281
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.305     7.587
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                            0.000     7.587
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                             1.437     9.024
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                     0.000     9.024
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                      1.305    10.329
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                               0.000    10.329
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                0.996    11.325
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                 0.000    11.325
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                  1.305    12.630
delay_dff_Q_9_D_LUT3_O_20.t_frag.XSL[0] (T_FRAG)                                                      0.000    12.630
delay_dff_Q_9_D_LUT3_O_20.t_frag.XZ[0] (T_FRAG)                                                       1.462    14.092
delay_dff_Q_22.QD[0] (Q_FRAG)                                                                         0.000    14.092
data arrival time                                                                                              14.092

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_22.QCK[0] (Q_FRAG)                                                                        0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                       0.105     0.105
data required time                                                                                              0.105
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.105
data arrival time                                                                                             -14.092
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -13.987


#Path 16
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_23.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     5.286
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     6.281
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            0.000     6.281
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.305     7.587
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                            0.000     7.587
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                             1.437     9.024
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                     0.000     9.024
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                      1.305    10.329
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                               0.000    10.329
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                0.996    11.325
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                 0.000    11.325
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                  1.305    12.630
delay_dff_Q_9_D_LUT3_O_21.t_frag.XSL[0] (T_FRAG)                                                      0.000    12.630
delay_dff_Q_9_D_LUT3_O_21.t_frag.XZ[0] (T_FRAG)                                                       1.462    14.092
delay_dff_Q_23.QD[0] (Q_FRAG)                                                                         0.000    14.092
data arrival time                                                                                              14.092

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                        0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                       0.105     0.105
data required time                                                                                              0.105
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.105
data arrival time                                                                                             -14.092
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -13.987


#Path 17
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_24.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     5.286
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     6.281
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            0.000     6.281
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.305     7.587
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                            0.000     7.587
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                             1.437     9.024
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                     0.000     9.024
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                      1.305    10.329
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                               0.000    10.329
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                0.996    11.325
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                 0.000    11.325
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                  1.305    12.630
delay_dff_Q_9_D_LUT3_O_22.t_frag.XSL[0] (T_FRAG)                                                      0.000    12.630
delay_dff_Q_9_D_LUT3_O_22.t_frag.XZ[0] (T_FRAG)                                                       1.462    14.092
delay_dff_Q_24.QD[0] (Q_FRAG)                                                                         0.000    14.092
data arrival time                                                                                              14.092

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                        0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                       0.105     0.105
data required time                                                                                              0.105
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.105
data arrival time                                                                                             -14.092
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -13.987


#Path 18
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_25.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     5.286
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     6.281
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            0.000     6.281
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.305     7.587
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                            0.000     7.587
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                             1.437     9.024
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                     0.000     9.024
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                      1.305    10.329
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                               0.000    10.329
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                0.996    11.325
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                 0.000    11.325
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                  1.305    12.630
delay_dff_Q_9_D_LUT3_O_23.t_frag.XSL[0] (T_FRAG)                                                      0.000    12.630
delay_dff_Q_9_D_LUT3_O_23.t_frag.XZ[0] (T_FRAG)                                                       1.462    14.092
delay_dff_Q_25.QD[0] (Q_FRAG)                                                                         0.000    14.092
data arrival time                                                                                              14.092

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                        0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                       0.105     0.105
data required time                                                                                              0.105
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.105
data arrival time                                                                                             -14.092
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -13.987


#Path 19
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_26.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     5.286
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     6.281
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            0.000     6.281
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.305     7.587
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                            0.000     7.587
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                             1.437     9.024
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                     0.000     9.024
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                      1.305    10.329
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                               0.000    10.329
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                0.996    11.325
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                 0.000    11.325
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                  1.305    12.630
delay_dff_Q_9_D_LUT3_O_24.t_frag.XSL[0] (T_FRAG)                                                      0.000    12.630
delay_dff_Q_9_D_LUT3_O_24.t_frag.XZ[0] (T_FRAG)                                                       1.462    14.092
delay_dff_Q_26.QD[0] (Q_FRAG)                                                                         0.000    14.092
data arrival time                                                                                              14.092

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                        0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                       0.105     0.105
data required time                                                                                              0.105
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.105
data arrival time                                                                                             -14.092
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -13.987


#Path 20
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_5.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     5.286
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     6.281
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            0.000     6.281
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.305     7.587
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                            0.000     7.587
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                             1.437     9.024
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                     0.000     9.024
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                      1.305    10.329
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                               0.000    10.329
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                0.996    11.325
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                 0.000    11.325
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                  1.305    12.630
delay_dff_Q_9_D_LUT3_O_3.t_frag.XSL[0] (T_FRAG)                                                       0.000    12.630
delay_dff_Q_9_D_LUT3_O_3.t_frag.XZ[0] (T_FRAG)                                                        1.462    14.092
delay_dff_Q_5.QD[0] (Q_FRAG)                                                                          0.000    14.092
data arrival time                                                                                              14.092

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_5.QCK[0] (Q_FRAG)                                                                         0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                       0.105     0.105
data required time                                                                                              0.105
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.105
data arrival time                                                                                             -14.092
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -13.987


#Path 21
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_6.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     5.286
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     6.281
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            0.000     6.281
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.305     7.587
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                            0.000     7.587
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                             1.437     9.024
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                     0.000     9.024
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                      1.305    10.329
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                               0.000    10.329
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                0.996    11.325
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                 0.000    11.325
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                  1.305    12.630
delay_dff_Q_9_D_LUT3_O_4.t_frag.XSL[0] (T_FRAG)                                                       0.000    12.630
delay_dff_Q_9_D_LUT3_O_4.t_frag.XZ[0] (T_FRAG)                                                        1.462    14.092
delay_dff_Q_6.QD[0] (Q_FRAG)                                                                          0.000    14.092
data arrival time                                                                                              14.092

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_6.QCK[0] (Q_FRAG)                                                                         0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                       0.105     0.105
data required time                                                                                              0.105
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.105
data arrival time                                                                                             -14.092
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -13.987


#Path 22
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_7.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     5.286
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     6.281
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            0.000     6.281
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.305     7.587
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                            0.000     7.587
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                             1.437     9.024
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                     0.000     9.024
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                      1.305    10.329
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                               0.000    10.329
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                0.996    11.325
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                 0.000    11.325
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                  1.305    12.630
delay_dff_Q_9_D_LUT3_O_5.t_frag.XSL[0] (T_FRAG)                                                       0.000    12.630
delay_dff_Q_9_D_LUT3_O_5.t_frag.XZ[0] (T_FRAG)                                                        1.462    14.092
delay_dff_Q_7.QD[0] (Q_FRAG)                                                                          0.000    14.092
data arrival time                                                                                              14.092

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_7.QCK[0] (Q_FRAG)                                                                         0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                       0.105     0.105
data required time                                                                                              0.105
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.105
data arrival time                                                                                             -14.092
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -13.987


#Path 23
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_8.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     5.286
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     6.281
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            0.000     6.281
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.305     7.587
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                            0.000     7.587
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                             1.437     9.024
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                     0.000     9.024
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                      1.305    10.329
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                               0.000    10.329
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                0.996    11.325
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                 0.000    11.325
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                  1.305    12.630
delay_dff_Q_9_D_LUT3_O_6.t_frag.XSL[0] (T_FRAG)                                                       0.000    12.630
delay_dff_Q_9_D_LUT3_O_6.t_frag.XZ[0] (T_FRAG)                                                        1.462    14.092
delay_dff_Q_8.QD[0] (Q_FRAG)                                                                          0.000    14.092
data arrival time                                                                                              14.092

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_8.QCK[0] (Q_FRAG)                                                                         0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                       0.105     0.105
data required time                                                                                              0.105
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.105
data arrival time                                                                                             -14.092
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -13.987


#Path 24
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_9.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     5.286
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     6.281
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            0.000     6.281
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.305     7.587
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                            0.000     7.587
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                             1.437     9.024
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                     0.000     9.024
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                      1.305    10.329
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                               0.000    10.329
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                0.996    11.325
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                 0.000    11.325
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                  1.305    12.630
delay_dff_Q_9_D_LUT3_O_7.t_frag.XSL[0] (T_FRAG)                                                       0.000    12.630
delay_dff_Q_9_D_LUT3_O_7.t_frag.XZ[0] (T_FRAG)                                                        1.462    14.092
delay_dff_Q_9.QD[0] (Q_FRAG)                                                                          0.000    14.092
data arrival time                                                                                              14.092

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_9.QCK[0] (Q_FRAG)                                                                         0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                       0.105     0.105
data required time                                                                                              0.105
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.105
data arrival time                                                                                             -14.092
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -13.987


#Path 25
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_10.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     5.286
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     6.281
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            0.000     6.281
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.305     7.587
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                            0.000     7.587
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                             1.437     9.024
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                     0.000     9.024
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                      1.305    10.329
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                               0.000    10.329
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                0.996    11.325
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                 0.000    11.325
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                  1.305    12.630
delay_dff_Q_9_D_LUT3_O_8.t_frag.XSL[0] (T_FRAG)                                                       0.000    12.630
delay_dff_Q_9_D_LUT3_O_8.t_frag.XZ[0] (T_FRAG)                                                        1.462    14.092
delay_dff_Q_10.QD[0] (Q_FRAG)                                                                         0.000    14.092
data arrival time                                                                                              14.092

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_10.QCK[0] (Q_FRAG)                                                                        0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                       0.105     0.105
data required time                                                                                              0.105
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.105
data arrival time                                                                                             -14.092
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -13.987


#Path 26
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_11.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     5.286
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     6.281
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            0.000     6.281
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.305     7.587
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                            0.000     7.587
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                             1.437     9.024
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                     0.000     9.024
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                      1.305    10.329
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                               0.000    10.329
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                0.996    11.325
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                 0.000    11.325
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                  1.305    12.630
delay_dff_Q_9_D_LUT3_O_9.t_frag.XSL[0] (T_FRAG)                                                       0.000    12.630
delay_dff_Q_9_D_LUT3_O_9.t_frag.XZ[0] (T_FRAG)                                                        1.462    14.092
delay_dff_Q_11.QD[0] (Q_FRAG)                                                                         0.000    14.092
data arrival time                                                                                              14.092

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_11.QCK[0] (Q_FRAG)                                                                        0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                       0.105     0.105
data required time                                                                                              0.105
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.105
data arrival time                                                                                             -14.092
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -13.987


#Path 27
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_18.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     5.286
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     6.281
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            0.000     6.281
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.305     7.587
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                            0.000     7.587
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                             1.437     9.024
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                     0.000     9.024
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                      1.305    10.329
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                               0.000    10.329
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                0.996    11.325
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                 0.000    11.325
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                  1.305    12.630
delay_dff_Q_9_D_LUT3_O_16.t_frag.XSL[0] (T_FRAG)                                                      0.000    12.630
delay_dff_Q_9_D_LUT3_O_16.t_frag.XZ[0] (T_FRAG)                                                       1.462    14.092
delay_dff_Q_18.QD[0] (Q_FRAG)                                                                         0.000    14.092
data arrival time                                                                                              14.092

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_18.QCK[0] (Q_FRAG)                                                                        0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                       0.105     0.105
data required time                                                                                              0.105
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.105
data arrival time                                                                                             -14.092
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -13.987


#Path 28
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_20.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     5.286
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     6.281
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            0.000     6.281
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.305     7.587
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                            0.000     7.587
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                             1.437     9.024
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                     0.000     9.024
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                      1.305    10.329
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                               0.000    10.329
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                0.996    11.325
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                 0.000    11.325
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                  1.305    12.630
delay_dff_Q_9_D_LUT3_O_18.t_frag.XSL[0] (T_FRAG)                                                      0.000    12.630
delay_dff_Q_9_D_LUT3_O_18.t_frag.XZ[0] (T_FRAG)                                                       1.462    14.092
delay_dff_Q_20.QD[0] (Q_FRAG)                                                                         0.000    14.092
data arrival time                                                                                              14.092

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_20.QCK[0] (Q_FRAG)                                                                        0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                       0.105     0.105
data required time                                                                                              0.105
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.105
data arrival time                                                                                             -14.092
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -13.987


#Path 29
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_12.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     5.286
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     6.281
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            0.000     6.281
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.305     7.587
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                            0.000     7.587
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                             1.437     9.024
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                     0.000     9.024
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                      1.305    10.329
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                               0.000    10.329
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                0.996    11.325
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                 0.000    11.325
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                  1.305    12.630
delay_dff_Q_9_D_LUT3_O_10.t_frag.XSL[0] (T_FRAG)                                                      0.000    12.630
delay_dff_Q_9_D_LUT3_O_10.t_frag.XZ[0] (T_FRAG)                                                       1.462    14.092
delay_dff_Q_12.QD[0] (Q_FRAG)                                                                         0.000    14.092
data arrival time                                                                                              14.092

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_12.QCK[0] (Q_FRAG)                                                                        0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                       0.105     0.105
data required time                                                                                              0.105
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.105
data arrival time                                                                                             -14.092
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -13.987


#Path 30
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_13.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     5.286
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     6.281
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            0.000     6.281
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.305     7.587
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                            0.000     7.587
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                             1.437     9.024
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                     0.000     9.024
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                      1.305    10.329
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                               0.000    10.329
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                0.996    11.325
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                 0.000    11.325
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                  1.305    12.630
delay_dff_Q_9_D_LUT3_O_11.t_frag.XSL[0] (T_FRAG)                                                      0.000    12.630
delay_dff_Q_9_D_LUT3_O_11.t_frag.XZ[0] (T_FRAG)                                                       1.462    14.092
delay_dff_Q_13.QD[0] (Q_FRAG)                                                                         0.000    14.092
data arrival time                                                                                              14.092

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_13.QCK[0] (Q_FRAG)                                                                        0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                       0.105     0.105
data required time                                                                                              0.105
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.105
data arrival time                                                                                             -14.092
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -13.987


#Path 31
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_14.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     5.286
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     6.281
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            0.000     6.281
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.305     7.587
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                            0.000     7.587
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                             1.437     9.024
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                     0.000     9.024
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                      1.305    10.329
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                               0.000    10.329
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                0.996    11.325
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                 0.000    11.325
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                  1.305    12.630
delay_dff_Q_9_D_LUT3_O_12.t_frag.XSL[0] (T_FRAG)                                                      0.000    12.630
delay_dff_Q_9_D_LUT3_O_12.t_frag.XZ[0] (T_FRAG)                                                       1.462    14.092
delay_dff_Q_14.QD[0] (Q_FRAG)                                                                         0.000    14.092
data arrival time                                                                                              14.092

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_14.QCK[0] (Q_FRAG)                                                                        0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                       0.105     0.105
data required time                                                                                              0.105
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.105
data arrival time                                                                                             -14.092
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -13.987


#Path 32
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_15.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     5.286
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     6.281
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            0.000     6.281
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.305     7.587
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                            0.000     7.587
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                             1.437     9.024
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                     0.000     9.024
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                      1.305    10.329
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                               0.000    10.329
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                0.996    11.325
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                 0.000    11.325
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                  1.305    12.630
delay_dff_Q_9_D_LUT3_O_13.t_frag.XSL[0] (T_FRAG)                                                      0.000    12.630
delay_dff_Q_9_D_LUT3_O_13.t_frag.XZ[0] (T_FRAG)                                                       1.462    14.092
delay_dff_Q_15.QD[0] (Q_FRAG)                                                                         0.000    14.092
data arrival time                                                                                              14.092

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_15.QCK[0] (Q_FRAG)                                                                        0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                       0.105     0.105
data required time                                                                                              0.105
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.105
data arrival time                                                                                             -14.092
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -13.987


#Path 33
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_16.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     5.286
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     6.281
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            0.000     6.281
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.305     7.587
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                            0.000     7.587
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                             1.437     9.024
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                     0.000     9.024
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                      1.305    10.329
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                               0.000    10.329
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                0.996    11.325
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                 0.000    11.325
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                  1.305    12.630
delay_dff_Q_9_D_LUT3_O_14.t_frag.XSL[0] (T_FRAG)                                                      0.000    12.630
delay_dff_Q_9_D_LUT3_O_14.t_frag.XZ[0] (T_FRAG)                                                       1.462    14.092
delay_dff_Q_16.QD[0] (Q_FRAG)                                                                         0.000    14.092
data arrival time                                                                                              14.092

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_16.QCK[0] (Q_FRAG)                                                                        0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                       0.105     0.105
data required time                                                                                              0.105
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.105
data arrival time                                                                                             -14.092
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -13.987


#Path 34
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_17.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     5.286
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     6.281
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            0.000     6.281
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.305     7.587
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                            0.000     7.587
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                             1.437     9.024
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                     0.000     9.024
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                      1.305    10.329
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                               0.000    10.329
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                0.996    11.325
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                 0.000    11.325
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                  1.305    12.630
delay_dff_Q_9_D_LUT3_O_15.t_frag.XSL[0] (T_FRAG)                                                      0.000    12.630
delay_dff_Q_9_D_LUT3_O_15.t_frag.XZ[0] (T_FRAG)                                                       1.462    14.092
delay_dff_Q_17.QD[0] (Q_FRAG)                                                                         0.000    14.092
data arrival time                                                                                              14.092

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_17.QCK[0] (Q_FRAG)                                                                        0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                       0.105     0.105
data required time                                                                                              0.105
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.105
data arrival time                                                                                             -14.092
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -13.987


#Path 35
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_19.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     5.286
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     6.281
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            0.000     6.281
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.305     7.587
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                            0.000     7.587
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                             1.437     9.024
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                     0.000     9.024
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                      1.305    10.329
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                               0.000    10.329
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                0.996    11.325
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                 0.000    11.325
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                  1.305    12.630
delay_dff_Q_9_D_LUT3_O_17.t_frag.XSL[0] (T_FRAG)                                                      0.000    12.630
delay_dff_Q_9_D_LUT3_O_17.t_frag.XZ[0] (T_FRAG)                                                       1.462    14.092
delay_dff_Q_19.QD[0] (Q_FRAG)                                                                         0.000    14.092
data arrival time                                                                                              14.092

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_19.QCK[0] (Q_FRAG)                                                                        0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                       0.105     0.105
data required time                                                                                              0.105
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.105
data arrival time                                                                                             -14.092
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -13.987


#Path 36
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_21.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     5.286
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     6.281
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            0.000     6.281
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.305     7.587
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                            0.000     7.587
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                             1.437     9.024
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                     0.000     9.024
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                      1.305    10.329
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                               0.000    10.329
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                0.996    11.325
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                 0.000    11.325
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                  1.305    12.630
delay_dff_Q_9_D_LUT3_O_19.t_frag.XSL[0] (T_FRAG)                                                      0.000    12.630
delay_dff_Q_9_D_LUT3_O_19.t_frag.XZ[0] (T_FRAG)                                                       1.462    14.092
delay_dff_Q_21.QD[0] (Q_FRAG)                                                                         0.000    14.092
data arrival time                                                                                              14.092

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                        0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                       0.105     0.105
data required time                                                                                              0.105
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.105
data arrival time                                                                                             -14.092
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -13.987


#Path 37
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_4.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     5.286
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     6.281
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                  0.000     6.281
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                   0.996     7.277
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   0.000     7.277
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996     8.273
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                  0.000     8.273
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                   1.305     9.578
num_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                       0.000     9.578
num_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                        1.305    10.883
delay_dff_Q_9_D_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                               0.000    10.883
delay_dff_Q_9_D_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                1.305    12.189
delay_dff_Q_9_D_LUT3_O_2.t_frag.XA1[0] (T_FRAG)                                                       0.000    12.189
delay_dff_Q_9_D_LUT3_O_2.t_frag.XZ[0] (T_FRAG)                                                        1.549    13.738
delay_dff_Q_4.QD[0] (Q_FRAG)                                                                          0.000    13.738
data arrival time                                                                                              13.738

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_4.QCK[0] (Q_FRAG)                                                                         0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                       0.105     0.105
data required time                                                                                              0.105
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.105
data arrival time                                                                                             -13.738
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -13.633


#Path 38
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_3.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     5.286
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     6.281
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                  0.000     6.281
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                   0.996     7.277
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   0.000     7.277
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996     8.273
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                  0.000     8.273
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                   1.305     9.578
num_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                       0.000     9.578
num_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                        1.305    10.883
delay_dff_Q_9_D_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                               0.000    10.883
delay_dff_Q_9_D_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                1.305    12.189
delay_dff_Q_9_D_LUT3_O_1.t_frag.XA1[0] (T_FRAG)                                                       0.000    12.189
delay_dff_Q_9_D_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                                                        1.549    13.738
delay_dff_Q_3.QD[0] (Q_FRAG)                                                                          0.000    13.738
data arrival time                                                                                              13.738

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_3.QCK[0] (Q_FRAG)                                                                         0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                       0.105     0.105
data required time                                                                                              0.105
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.105
data arrival time                                                                                             -13.738
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -13.633


#Path 39
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_2.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     5.286
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     6.281
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                  0.000     6.281
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                   0.996     7.277
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   0.000     7.277
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996     8.273
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                  0.000     8.273
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                   1.305     9.578
num_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                       0.000     9.578
num_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                        1.305    10.883
delay_dff_Q_9_D_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                               0.000    10.883
delay_dff_Q_9_D_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                1.305    12.189
delay_dff_Q_9_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                         0.000    12.189
delay_dff_Q_9_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                          1.462    13.651
delay_dff_Q_2.QD[0] (Q_FRAG)                                                                          0.000    13.651
data arrival time                                                                                              13.651

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                                                         0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                       0.105     0.105
data required time                                                                                              0.105
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.105
data arrival time                                                                                             -13.651
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -13.545


#Path 40
Startpoint: num_dffe_Q_4.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : num_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                            0.000     0.000
num_dffe_Q_4.QCK[0] (Q_FRAG)                                                        0.000     0.000
num_dffe_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                                       1.701     1.701
g_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                                 0.000     1.701
g_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.552     3.254
g_LUT3_O_I0_LUT2_O_I0_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                0.000     3.254
g_LUT3_O_I0_LUT2_O_I0_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                 1.305     4.559
g_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_O.t_frag.XAB[0] (T_FRAG)                       0.000     4.559
g_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305     5.864
num_dffe_Q.QD[0] (Q_FRAG)                                                           0.000     5.864
data arrival time                                                                             5.864

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                            0.000     0.000
num_dffe_Q.QCK[0] (Q_FRAG)                                                          0.000     0.000
clock uncertainty                                                                   0.000     0.000
cell setup time                                                                     0.105     0.105
data required time                                                                            0.105
---------------------------------------------------------------------------------------------------
data required time                                                                            0.105
data arrival time                                                                            -5.864
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -5.759


#Path 41
Startpoint: num_dffe_Q_4.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : num_dffe_Q_1.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                            0.000     0.000
num_dffe_Q_4.QCK[0] (Q_FRAG)                                                        0.000     0.000
num_dffe_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                                       1.701     1.701
g_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                                 0.000     1.701
g_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.552     3.254
g_LUT3_O_I0_LUT2_O_I0_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                0.000     3.254
g_LUT3_O_I0_LUT2_O_I0_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                 1.305     4.559
g_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT2_O.t_frag.XAB[0] (T_FRAG)                       0.000     4.559
g_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305     5.864
num_dffe_Q_1.QD[0] (Q_FRAG)                                                         0.000     5.864
data arrival time                                                                             5.864

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                            0.000     0.000
num_dffe_Q_1.QCK[0] (Q_FRAG)                                                        0.000     0.000
clock uncertainty                                                                   0.000     0.000
cell setup time                                                                     0.105     0.105
data required time                                                                            0.105
---------------------------------------------------------------------------------------------------
data required time                                                                            0.105
data arrival time                                                                            -5.864
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -5.759


#Path 42
Startpoint: num_dffe_Q_4.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : num_dffe_Q_2.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                     0.000     0.000
num_dffe_Q_4.QCK[0] (Q_FRAG)                                                 0.000     0.000
num_dffe_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                                1.701     1.701
g_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                          0.000     1.701
g_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.552     3.254
g_LUT3_O_I0_LUT2_O_I0_LUT3_I2_1.t_frag.XAB[0] (T_FRAG)                       0.000     3.254
g_LUT3_O_I0_LUT2_O_I0_LUT3_I2_1.t_frag.XZ[0] (T_FRAG)                        1.305     4.559
num_dffe_Q_2.QD[0] (Q_FRAG)                                                  0.000     4.559
data arrival time                                                                      4.559

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                     0.000     0.000
num_dffe_Q_2.QCK[0] (Q_FRAG)                                                 0.000     0.000
clock uncertainty                                                            0.000     0.000
cell setup time                                                              0.105     0.105
data required time                                                                     0.105
--------------------------------------------------------------------------------------------
data required time                                                                     0.105
data arrival time                                                                     -4.559
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -4.454


#Path 43
Startpoint: num_dffe_Q_4.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : num_dffe_Q_3.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                   0.000     0.000
num_dffe_Q_4.QCK[0] (Q_FRAG)                                               0.000     0.000
num_dffe_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                              1.701     1.701
g_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                        0.000     1.701
g_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.552     3.254
g_LUT3_O_I0_LUT2_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000     3.254
g_LUT3_O_I0_LUT2_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305     4.559
num_dffe_Q_3.QD[0] (Q_FRAG)                                                0.000     4.559
data arrival time                                                                    4.559

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                   0.000     0.000
num_dffe_Q_3.QCK[0] (Q_FRAG)                                               0.000     0.000
clock uncertainty                                                          0.000     0.000
cell setup time                                                            0.105     0.105
data required time                                                                   0.105
------------------------------------------------------------------------------------------
data required time                                                                   0.105
data arrival time                                                                   -4.559
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -4.454


#Path 44
Startpoint: num_dffe_Q_4.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : num_dffe_Q_4.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                              0.000     0.000
num_dffe_Q_4.QCK[0] (Q_FRAG)                                                          0.000     0.000
num_dffe_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                                         1.701     1.701
g_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_O_1.t_frag.XA2[0] (T_FRAG)                       0.000     1.701
g_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                        1.605     3.307
num_dffe_Q_4.QD[0] (Q_FRAG)                                                           0.000     3.307
data arrival time                                                                               3.307

clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                              0.000     0.000
num_dffe_Q_4.QCK[0] (Q_FRAG)                                                          0.000     0.000
clock uncertainty                                                                     0.000     0.000
cell setup time                                                                       0.105     0.105
data required time                                                                              0.105
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.105
data arrival time                                                                              -3.307
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -3.202


#Path 45
Startpoint: num_dffe_Q_5.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : num_dffe_Q_5.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                              0.000     0.000
num_dffe_Q_5.QCK[0] (Q_FRAG)                                                          0.000     0.000
num_dffe_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                                         1.701     1.701
g_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT2_O_1.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
g_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT2_O_1.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
num_dffe_Q_5.QD[0] (Q_FRAG)                                                           0.000     3.164
data arrival time                                                                               3.164

clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                              0.000     0.000
num_dffe_Q_5.QCK[0] (Q_FRAG)                                                          0.000     0.000
clock uncertainty                                                                     0.000     0.000
cell setup time                                                                       0.105     0.105
data required time                                                                              0.105
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.105
data arrival time                                                                              -3.164
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -3.058


#Path 46
Startpoint: num_dffe_Q_6.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : num_dffe_Q_6.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                          0.000     0.000
num_dffe_Q_6.QCK[0] (Q_FRAG)                                      0.000     0.000
num_dffe_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                     1.701     1.701
num_dffe_Q_6_D_LUT1_O.f_frag.FS[0] (F_FRAG)                       0.000     1.701
num_dffe_Q_6_D_LUT1_O.f_frag.FZ[0] (F_FRAG)                       0.612     2.313
num_dffe_Q_6.QD[0] (Q_FRAG)                                       0.000     2.313
data arrival time                                                           2.313

clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                          0.000     0.000
num_dffe_Q_6.QCK[0] (Q_FRAG)                                      0.000     0.000
clock uncertainty                                                 0.000     0.000
cell setup time                                                   0.105     0.105
data required time                                                          0.105
---------------------------------------------------------------------------------
data required time                                                          0.105
data arrival time                                                          -2.313
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -2.208


#End of timing report
