{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1534200784742 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1534200784748 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 13 19:53:04 2018 " "Processing started: Mon Aug 13 19:53:04 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1534200784748 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534200784748 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off modulo_IZ_v3 -c modulo_IZ_v3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off modulo_IZ_v3 -c modulo_IZ_v3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534200784748 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1534200785639 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1534200785640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub.v 22 22 " "Found 22 design units, including 22 entities, in source file sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_altbarrel_shift_ltd " "Found entity 1: sub_altbarrel_shift_ltd" {  } { { "sub.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/sub.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534200799411 ""} { "Info" "ISGN_ENTITY_NAME" "2 sub_altbarrel_shift_aeb " "Found entity 2: sub_altbarrel_shift_aeb" {  } { { "sub.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/sub.v" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534200799411 ""} { "Info" "ISGN_ENTITY_NAME" "3 sub_altpriority_encoder_3e8 " "Found entity 3: sub_altpriority_encoder_3e8" {  } { { "sub.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/sub.v" 166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534200799411 ""} { "Info" "ISGN_ENTITY_NAME" "4 sub_altpriority_encoder_6e8 " "Found entity 4: sub_altpriority_encoder_6e8" {  } { { "sub.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/sub.v" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534200799411 ""} { "Info" "ISGN_ENTITY_NAME" "5 sub_altpriority_encoder_be8 " "Found entity 5: sub_altpriority_encoder_be8" {  } { { "sub.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/sub.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534200799411 ""} { "Info" "ISGN_ENTITY_NAME" "6 sub_altpriority_encoder_3v7 " "Found entity 6: sub_altpriority_encoder_3v7" {  } { { "sub.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/sub.v" 263 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534200799411 ""} { "Info" "ISGN_ENTITY_NAME" "7 sub_altpriority_encoder_6v7 " "Found entity 7: sub_altpriority_encoder_6v7" {  } { { "sub.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/sub.v" 279 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534200799411 ""} { "Info" "ISGN_ENTITY_NAME" "8 sub_altpriority_encoder_bv7 " "Found entity 8: sub_altpriority_encoder_bv7" {  } { { "sub.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/sub.v" 307 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534200799411 ""} { "Info" "ISGN_ENTITY_NAME" "9 sub_altpriority_encoder_r08 " "Found entity 9: sub_altpriority_encoder_r08" {  } { { "sub.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/sub.v" 335 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534200799411 ""} { "Info" "ISGN_ENTITY_NAME" "10 sub_altpriority_encoder_rf8 " "Found entity 10: sub_altpriority_encoder_rf8" {  } { { "sub.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/sub.v" 367 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534200799411 ""} { "Info" "ISGN_ENTITY_NAME" "11 sub_altpriority_encoder_qb6 " "Found entity 11: sub_altpriority_encoder_qb6" {  } { { "sub.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/sub.v" 400 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534200799411 ""} { "Info" "ISGN_ENTITY_NAME" "12 sub_altpriority_encoder_nh8 " "Found entity 12: sub_altpriority_encoder_nh8" {  } { { "sub.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/sub.v" 448 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534200799411 ""} { "Info" "ISGN_ENTITY_NAME" "13 sub_altpriority_encoder_qh8 " "Found entity 13: sub_altpriority_encoder_qh8" {  } { { "sub.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/sub.v" 467 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534200799411 ""} { "Info" "ISGN_ENTITY_NAME" "14 sub_altpriority_encoder_vh8 " "Found entity 14: sub_altpriority_encoder_vh8" {  } { { "sub.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/sub.v" 500 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534200799411 ""} { "Info" "ISGN_ENTITY_NAME" "15 sub_altpriority_encoder_fj8 " "Found entity 15: sub_altpriority_encoder_fj8" {  } { { "sub.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/sub.v" 533 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534200799411 ""} { "Info" "ISGN_ENTITY_NAME" "16 sub_altpriority_encoder_n28 " "Found entity 16: sub_altpriority_encoder_n28" {  } { { "sub.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/sub.v" 582 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534200799411 ""} { "Info" "ISGN_ENTITY_NAME" "17 sub_altpriority_encoder_q28 " "Found entity 17: sub_altpriority_encoder_q28" {  } { { "sub.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/sub.v" 598 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534200799411 ""} { "Info" "ISGN_ENTITY_NAME" "18 sub_altpriority_encoder_v28 " "Found entity 18: sub_altpriority_encoder_v28" {  } { { "sub.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/sub.v" 626 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534200799411 ""} { "Info" "ISGN_ENTITY_NAME" "19 sub_altpriority_encoder_f48 " "Found entity 19: sub_altpriority_encoder_f48" {  } { { "sub.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/sub.v" 654 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534200799411 ""} { "Info" "ISGN_ENTITY_NAME" "20 sub_altpriority_encoder_e48 " "Found entity 20: sub_altpriority_encoder_e48" {  } { { "sub.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/sub.v" 682 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534200799411 ""} { "Info" "ISGN_ENTITY_NAME" "21 sub_altfp_add_sub_4jj " "Found entity 21: sub_altfp_add_sub_4jj" {  } { { "sub.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/sub.v" 710 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534200799411 ""} { "Info" "ISGN_ENTITY_NAME" "22 sub " "Found entity 22: sub" {  } { { "sub.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/sub.v" 2623 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534200799411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534200799411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soma.v 22 22 " "Found 22 design units, including 22 entities, in source file soma.v" { { "Info" "ISGN_ENTITY_NAME" "1 soma_altbarrel_shift_ltd " "Found entity 1: soma_altbarrel_shift_ltd" {  } { { "soma.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/soma.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534200799454 ""} { "Info" "ISGN_ENTITY_NAME" "2 soma_altbarrel_shift_aeb " "Found entity 2: soma_altbarrel_shift_aeb" {  } { { "soma.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/soma.v" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534200799454 ""} { "Info" "ISGN_ENTITY_NAME" "3 soma_altpriority_encoder_3e8 " "Found entity 3: soma_altpriority_encoder_3e8" {  } { { "soma.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/soma.v" 166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534200799454 ""} { "Info" "ISGN_ENTITY_NAME" "4 soma_altpriority_encoder_6e8 " "Found entity 4: soma_altpriority_encoder_6e8" {  } { { "soma.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/soma.v" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534200799454 ""} { "Info" "ISGN_ENTITY_NAME" "5 soma_altpriority_encoder_be8 " "Found entity 5: soma_altpriority_encoder_be8" {  } { { "soma.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/soma.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534200799454 ""} { "Info" "ISGN_ENTITY_NAME" "6 soma_altpriority_encoder_3v7 " "Found entity 6: soma_altpriority_encoder_3v7" {  } { { "soma.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/soma.v" 263 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534200799454 ""} { "Info" "ISGN_ENTITY_NAME" "7 soma_altpriority_encoder_6v7 " "Found entity 7: soma_altpriority_encoder_6v7" {  } { { "soma.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/soma.v" 279 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534200799454 ""} { "Info" "ISGN_ENTITY_NAME" "8 soma_altpriority_encoder_bv7 " "Found entity 8: soma_altpriority_encoder_bv7" {  } { { "soma.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/soma.v" 307 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534200799454 ""} { "Info" "ISGN_ENTITY_NAME" "9 soma_altpriority_encoder_r08 " "Found entity 9: soma_altpriority_encoder_r08" {  } { { "soma.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/soma.v" 335 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534200799454 ""} { "Info" "ISGN_ENTITY_NAME" "10 soma_altpriority_encoder_rf8 " "Found entity 10: soma_altpriority_encoder_rf8" {  } { { "soma.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/soma.v" 367 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534200799454 ""} { "Info" "ISGN_ENTITY_NAME" "11 soma_altpriority_encoder_qb6 " "Found entity 11: soma_altpriority_encoder_qb6" {  } { { "soma.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/soma.v" 400 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534200799454 ""} { "Info" "ISGN_ENTITY_NAME" "12 soma_altpriority_encoder_nh8 " "Found entity 12: soma_altpriority_encoder_nh8" {  } { { "soma.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/soma.v" 448 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534200799454 ""} { "Info" "ISGN_ENTITY_NAME" "13 soma_altpriority_encoder_qh8 " "Found entity 13: soma_altpriority_encoder_qh8" {  } { { "soma.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/soma.v" 467 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534200799454 ""} { "Info" "ISGN_ENTITY_NAME" "14 soma_altpriority_encoder_vh8 " "Found entity 14: soma_altpriority_encoder_vh8" {  } { { "soma.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/soma.v" 500 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534200799454 ""} { "Info" "ISGN_ENTITY_NAME" "15 soma_altpriority_encoder_fj8 " "Found entity 15: soma_altpriority_encoder_fj8" {  } { { "soma.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/soma.v" 533 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534200799454 ""} { "Info" "ISGN_ENTITY_NAME" "16 soma_altpriority_encoder_n28 " "Found entity 16: soma_altpriority_encoder_n28" {  } { { "soma.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/soma.v" 582 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534200799454 ""} { "Info" "ISGN_ENTITY_NAME" "17 soma_altpriority_encoder_q28 " "Found entity 17: soma_altpriority_encoder_q28" {  } { { "soma.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/soma.v" 598 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534200799454 ""} { "Info" "ISGN_ENTITY_NAME" "18 soma_altpriority_encoder_v28 " "Found entity 18: soma_altpriority_encoder_v28" {  } { { "soma.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/soma.v" 626 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534200799454 ""} { "Info" "ISGN_ENTITY_NAME" "19 soma_altpriority_encoder_f48 " "Found entity 19: soma_altpriority_encoder_f48" {  } { { "soma.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/soma.v" 654 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534200799454 ""} { "Info" "ISGN_ENTITY_NAME" "20 soma_altpriority_encoder_e48 " "Found entity 20: soma_altpriority_encoder_e48" {  } { { "soma.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/soma.v" 682 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534200799454 ""} { "Info" "ISGN_ENTITY_NAME" "21 soma_altfp_add_sub_3ij " "Found entity 21: soma_altfp_add_sub_3ij" {  } { { "soma.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/soma.v" 710 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534200799454 ""} { "Info" "ISGN_ENTITY_NAME" "22 soma " "Found entity 22: soma" {  } { { "soma.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/soma.v" 2623 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534200799454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534200799454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.v 2 2 " "Found 2 design units, including 2 entities, in source file mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_altfp_mult_r8o " "Found entity 1: mult_altfp_mult_r8o" {  } { { "mult.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/mult.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534200799494 ""} { "Info" "ISGN_ENTITY_NAME" "2 mult " "Found entity 2: mult" {  } { { "mult.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/mult.v" 518 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534200799494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534200799494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "linha_retardo.v 1 1 " "Found 1 design units, including 1 entities, in source file linha_retardo.v" { { "Info" "ISGN_ENTITY_NAME" "1 linha_retardo " "Found entity 1: linha_retardo" {  } { { "linha_retardo.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/linha_retardo.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534200799496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534200799496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_f32_f16.v 1 1 " "Found 1 design units, including 1 entities, in source file conv_f32_f16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Conv_F32_F16 " "Found entity 1: Conv_F32_F16" {  } { { "Conv_F32_F16.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/Conv_F32_F16.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534200799498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534200799498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_f16_f32.v 1 1 " "Found 1 design units, including 1 entities, in source file conv_f16_f32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Conv_F16_F32 " "Found entity 1: Conv_F16_F32" {  } { { "Conv_F16_F32.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/Conv_F16_F32.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534200799501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534200799501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp.v 2 2 " "Found 2 design units, including 2 entities, in source file comp.v" { { "Info" "ISGN_ENTITY_NAME" "1 comp_altfp_compare_6ob " "Found entity 1: comp_altfp_compare_6ob" {  } { { "comp.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/comp.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534200799539 ""} { "Info" "ISGN_ENTITY_NAME" "2 comp " "Found entity 2: comp" {  } { { "comp.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/comp.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534200799539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534200799539 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "modulo_IZ_v3.v(12) " "Verilog HDL information at modulo_IZ_v3.v(12): always construct contains both blocking and non-blocking assignments" {  } { { "modulo_IZ_v3.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/modulo_IZ_v3.v" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1534200799542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_iz_v3.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_iz_v3.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_IZ_v3 " "Found entity 1: modulo_IZ_v3" {  } { { "modulo_IZ_v3.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/modulo_IZ_v3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534200799544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534200799544 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "modulo_IZ_v3 " "Elaborating entity \"modulo_IZ_v3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1534200799732 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Reg_VV004_140U_5VI_ret modulo_IZ_v3.v(438) " "Verilog HDL or VHDL warning at modulo_IZ_v3.v(438): object \"Reg_VV004_140U_5VI_ret\" assigned a value but never read" {  } { { "modulo_IZ_v3.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/modulo_IZ_v3.v" 438 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1534200799734 "|modulo_IZ_v3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Conv_F16_F32 Conv_F16_F32:IN_V16 " "Elaborating entity \"Conv_F16_F32\" for hierarchy \"Conv_F16_F32:IN_V16\"" {  } { { "modulo_IZ_v3.v" "IN_V16" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/modulo_IZ_v3.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200799835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult mult:mult_VV " "Elaborating entity \"mult\" for hierarchy \"mult:mult_VV\"" {  } { { "modulo_IZ_v3.v" "mult_VV" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/modulo_IZ_v3.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200799837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_altfp_mult_r8o mult:mult_VV\|mult_altfp_mult_r8o:mult_altfp_mult_r8o_component " "Elaborating entity \"mult_altfp_mult_r8o\" for hierarchy \"mult:mult_VV\|mult_altfp_mult_r8o:mult_altfp_mult_r8o_component\"" {  } { { "mult.v" "mult_altfp_mult_r8o_component" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/mult.v" 539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200799838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mult:mult_VV\|mult_altfp_mult_r8o:mult_altfp_mult_r8o_component\|lpm_add_sub:exp_add_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mult:mult_VV\|mult_altfp_mult_r8o:mult_altfp_mult_r8o_component\|lpm_add_sub:exp_add_adder\"" {  } { { "mult.v" "exp_add_adder" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/mult.v" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200799874 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mult:mult_VV\|mult_altfp_mult_r8o:mult_altfp_mult_r8o_component\|lpm_add_sub:exp_add_adder " "Elaborated megafunction instantiation \"mult:mult_VV\|mult_altfp_mult_r8o:mult_altfp_mult_r8o_component\|lpm_add_sub:exp_add_adder\"" {  } { { "mult.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/mult.v" 384 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200799875 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mult:mult_VV\|mult_altfp_mult_r8o:mult_altfp_mult_r8o_component\|lpm_add_sub:exp_add_adder " "Instantiated megafunction \"mult:mult_VV\|mult_altfp_mult_r8o:mult_altfp_mult_r8o_component\|lpm_add_sub:exp_add_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534200799875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534200799875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534200799875 ""}  } { { "mult.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/mult.v" 384 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1534200799875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_tsd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_tsd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_tsd " "Found entity 1: add_sub_tsd" {  } { { "db/add_sub_tsd.tdf" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/db/add_sub_tsd.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534200799928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534200799928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_tsd mult:mult_VV\|mult_altfp_mult_r8o:mult_altfp_mult_r8o_component\|lpm_add_sub:exp_add_adder\|add_sub_tsd:auto_generated " "Elaborating entity \"add_sub_tsd\" for hierarchy \"mult:mult_VV\|mult_altfp_mult_r8o:mult_altfp_mult_r8o_component\|lpm_add_sub:exp_add_adder\|add_sub_tsd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200799929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mult:mult_VV\|mult_altfp_mult_r8o:mult_altfp_mult_r8o_component\|lpm_add_sub:exp_adj_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mult:mult_VV\|mult_altfp_mult_r8o:mult_altfp_mult_r8o_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "mult.v" "exp_adj_adder" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/mult.v" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200799935 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mult:mult_VV\|mult_altfp_mult_r8o:mult_altfp_mult_r8o_component\|lpm_add_sub:exp_adj_adder " "Elaborated megafunction instantiation \"mult:mult_VV\|mult_altfp_mult_r8o:mult_altfp_mult_r8o_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "mult.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/mult.v" 408 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200799936 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mult:mult_VV\|mult_altfp_mult_r8o:mult_altfp_mult_r8o_component\|lpm_add_sub:exp_adj_adder " "Instantiated megafunction \"mult:mult_VV\|mult_altfp_mult_r8o:mult_altfp_mult_r8o_component\|lpm_add_sub:exp_adj_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534200799936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534200799936 ""}  } { { "mult.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/mult.v" 408 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1534200799936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kka.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kka.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kka " "Found entity 1: add_sub_kka" {  } { { "db/add_sub_kka.tdf" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/db/add_sub_kka.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534200799985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534200799985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_kka mult:mult_VV\|mult_altfp_mult_r8o:mult_altfp_mult_r8o_component\|lpm_add_sub:exp_adj_adder\|add_sub_kka:auto_generated " "Elaborating entity \"add_sub_kka\" for hierarchy \"mult:mult_VV\|mult_altfp_mult_r8o:mult_altfp_mult_r8o_component\|lpm_add_sub:exp_adj_adder\|add_sub_kka:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200799986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mult:mult_VV\|mult_altfp_mult_r8o:mult_altfp_mult_r8o_component\|lpm_add_sub:exp_bias_subtr " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mult:mult_VV\|mult_altfp_mult_r8o:mult_altfp_mult_r8o_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "mult.v" "exp_bias_subtr" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/mult.v" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200799991 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mult:mult_VV\|mult_altfp_mult_r8o:mult_altfp_mult_r8o_component\|lpm_add_sub:exp_bias_subtr " "Elaborated megafunction instantiation \"mult:mult_VV\|mult_altfp_mult_r8o:mult_altfp_mult_r8o_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "mult.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/mult.v" 431 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200799992 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mult:mult_VV\|mult_altfp_mult_r8o:mult_altfp_mult_r8o_component\|lpm_add_sub:exp_bias_subtr " "Instantiated megafunction \"mult:mult_VV\|mult_altfp_mult_r8o:mult_altfp_mult_r8o_component\|lpm_add_sub:exp_bias_subtr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534200799992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534200799992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534200799992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534200799992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534200799992 ""}  } { { "mult.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/mult.v" 431 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1534200799992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_idg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_idg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_idg " "Found entity 1: add_sub_idg" {  } { { "db/add_sub_idg.tdf" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/db/add_sub_idg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534200800044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534200800044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_idg mult:mult_VV\|mult_altfp_mult_r8o:mult_altfp_mult_r8o_component\|lpm_add_sub:exp_bias_subtr\|add_sub_idg:auto_generated " "Elaborating entity \"add_sub_idg\" for hierarchy \"mult:mult_VV\|mult_altfp_mult_r8o:mult_altfp_mult_r8o_component\|lpm_add_sub:exp_bias_subtr\|add_sub_idg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200800044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mult:mult_VV\|mult_altfp_mult_r8o:mult_altfp_mult_r8o_component\|lpm_add_sub:man_round_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mult:mult_VV\|mult_altfp_mult_r8o:mult_altfp_mult_r8o_component\|lpm_add_sub:man_round_adder\"" {  } { { "mult.v" "man_round_adder" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/mult.v" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200800048 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mult:mult_VV\|mult_altfp_mult_r8o:mult_altfp_mult_r8o_component\|lpm_add_sub:man_round_adder " "Elaborated megafunction instantiation \"mult:mult_VV\|mult_altfp_mult_r8o:mult_altfp_mult_r8o_component\|lpm_add_sub:man_round_adder\"" {  } { { "mult.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/mult.v" 457 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200800049 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mult:mult_VV\|mult_altfp_mult_r8o:mult_altfp_mult_r8o_component\|lpm_add_sub:man_round_adder " "Instantiated megafunction \"mult:mult_VV\|mult_altfp_mult_r8o:mult_altfp_mult_r8o_component\|lpm_add_sub:man_round_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534200800049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 25 " "Parameter \"lpm_width\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534200800049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534200800049 ""}  } { { "mult.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/mult.v" 457 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1534200800049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bmb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bmb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bmb " "Found entity 1: add_sub_bmb" {  } { { "db/add_sub_bmb.tdf" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/db/add_sub_bmb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534200800099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534200800099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_bmb mult:mult_VV\|mult_altfp_mult_r8o:mult_altfp_mult_r8o_component\|lpm_add_sub:man_round_adder\|add_sub_bmb:auto_generated " "Elaborating entity \"add_sub_bmb\" for hierarchy \"mult:mult_VV\|mult_altfp_mult_r8o:mult_altfp_mult_r8o_component\|lpm_add_sub:man_round_adder\|add_sub_bmb:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200800099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult mult:mult_VV\|mult_altfp_mult_r8o:mult_altfp_mult_r8o_component\|lpm_mult:man_product2_mult " "Elaborating entity \"lpm_mult\" for hierarchy \"mult:mult_VV\|mult_altfp_mult_r8o:mult_altfp_mult_r8o_component\|lpm_mult:man_product2_mult\"" {  } { { "mult.v" "man_product2_mult" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/mult.v" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200800132 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mult:mult_VV\|mult_altfp_mult_r8o:mult_altfp_mult_r8o_component\|lpm_mult:man_product2_mult " "Elaborated megafunction instantiation \"mult:mult_VV\|mult_altfp_mult_r8o:mult_altfp_mult_r8o_component\|lpm_mult:man_product2_mult\"" {  } { { "mult.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/mult.v" 479 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200800133 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mult:mult_VV\|mult_altfp_mult_r8o:mult_altfp_mult_r8o_component\|lpm_mult:man_product2_mult " "Instantiated megafunction \"mult:mult_VV\|mult_altfp_mult_r8o:mult_altfp_mult_r8o_component\|lpm_mult:man_product2_mult\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 2 " "Parameter \"lpm_pipeline\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534200800133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534200800133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 24 " "Parameter \"lpm_widtha\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534200800133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 24 " "Parameter \"lpm_widthb\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534200800133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 48 " "Parameter \"lpm_widthp\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534200800133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534200800133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534200800133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534200800133 ""}  } { { "mult.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/mult.v" 479 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1534200800133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_4us.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_4us.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_4us " "Found entity 1: mult_4us" {  } { { "db/mult_4us.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/db/mult_4us.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534200800184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534200800184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_4us mult:mult_VV\|mult_altfp_mult_r8o:mult_altfp_mult_r8o_component\|lpm_mult:man_product2_mult\|mult_4us:auto_generated " "Elaborating entity \"mult_4us\" for hierarchy \"mult:mult_VV\|mult_altfp_mult_r8o:mult_altfp_mult_r8o_component\|lpm_mult:man_product2_mult\|mult_4us:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200800184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub sub:sub_140U " "Elaborating entity \"sub\" for hierarchy \"sub:sub_140U\"" {  } { { "modulo_IZ_v3.v" "sub_140U" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/modulo_IZ_v3.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200800209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_altfp_add_sub_4jj sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component " "Elaborating entity \"sub_altfp_add_sub_4jj\" for hierarchy \"sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\"" {  } { { "sub.v" "sub_altfp_add_sub_4jj_component" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/sub.v" 2644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200800210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_altbarrel_shift_ltd sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|sub_altbarrel_shift_ltd:lbarrel_shift " "Elaborating entity \"sub_altbarrel_shift_ltd\" for hierarchy \"sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|sub_altbarrel_shift_ltd:lbarrel_shift\"" {  } { { "sub.v" "lbarrel_shift" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/sub.v" 1324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200800216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_altbarrel_shift_aeb sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|sub_altbarrel_shift_aeb:rbarrel_shift " "Elaborating entity \"sub_altbarrel_shift_aeb\" for hierarchy \"sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|sub_altbarrel_shift_aeb:rbarrel_shift\"" {  } { { "sub.v" "rbarrel_shift" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/sub.v" 1329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200800218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_altpriority_encoder_qb6 sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|sub_altpriority_encoder_qb6:leading_zeroes_cnt " "Elaborating entity \"sub_altpriority_encoder_qb6\" for hierarchy \"sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|sub_altpriority_encoder_qb6:leading_zeroes_cnt\"" {  } { { "sub.v" "leading_zeroes_cnt" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/sub.v" 1333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200800219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_altpriority_encoder_r08 sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|sub_altpriority_encoder_qb6:leading_zeroes_cnt\|sub_altpriority_encoder_r08:altpriority_encoder7 " "Elaborating entity \"sub_altpriority_encoder_r08\" for hierarchy \"sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|sub_altpriority_encoder_qb6:leading_zeroes_cnt\|sub_altpriority_encoder_r08:altpriority_encoder7\"" {  } { { "sub.v" "altpriority_encoder7" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/sub.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200800220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_altpriority_encoder_be8 sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|sub_altpriority_encoder_qb6:leading_zeroes_cnt\|sub_altpriority_encoder_r08:altpriority_encoder7\|sub_altpriority_encoder_be8:altpriority_encoder10 " "Elaborating entity \"sub_altpriority_encoder_be8\" for hierarchy \"sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|sub_altpriority_encoder_qb6:leading_zeroes_cnt\|sub_altpriority_encoder_r08:altpriority_encoder7\|sub_altpriority_encoder_be8:altpriority_encoder10\"" {  } { { "sub.v" "altpriority_encoder10" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/sub.v" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200800222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_altpriority_encoder_6e8 sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|sub_altpriority_encoder_qb6:leading_zeroes_cnt\|sub_altpriority_encoder_r08:altpriority_encoder7\|sub_altpriority_encoder_be8:altpriority_encoder10\|sub_altpriority_encoder_6e8:altpriority_encoder11 " "Elaborating entity \"sub_altpriority_encoder_6e8\" for hierarchy \"sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|sub_altpriority_encoder_qb6:leading_zeroes_cnt\|sub_altpriority_encoder_r08:altpriority_encoder7\|sub_altpriority_encoder_be8:altpriority_encoder10\|sub_altpriority_encoder_6e8:altpriority_encoder11\"" {  } { { "sub.v" "altpriority_encoder11" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/sub.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200800223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_altpriority_encoder_3e8 sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|sub_altpriority_encoder_qb6:leading_zeroes_cnt\|sub_altpriority_encoder_r08:altpriority_encoder7\|sub_altpriority_encoder_be8:altpriority_encoder10\|sub_altpriority_encoder_6e8:altpriority_encoder11\|sub_altpriority_encoder_3e8:altpriority_encoder13 " "Elaborating entity \"sub_altpriority_encoder_3e8\" for hierarchy \"sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|sub_altpriority_encoder_qb6:leading_zeroes_cnt\|sub_altpriority_encoder_r08:altpriority_encoder7\|sub_altpriority_encoder_be8:altpriority_encoder10\|sub_altpriority_encoder_6e8:altpriority_encoder11\|sub_altpriority_encoder_3e8:altpriority_encoder13\"" {  } { { "sub.v" "altpriority_encoder13" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/sub.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200800224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_altpriority_encoder_bv7 sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|sub_altpriority_encoder_qb6:leading_zeroes_cnt\|sub_altpriority_encoder_r08:altpriority_encoder7\|sub_altpriority_encoder_bv7:altpriority_encoder9 " "Elaborating entity \"sub_altpriority_encoder_bv7\" for hierarchy \"sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|sub_altpriority_encoder_qb6:leading_zeroes_cnt\|sub_altpriority_encoder_r08:altpriority_encoder7\|sub_altpriority_encoder_bv7:altpriority_encoder9\"" {  } { { "sub.v" "altpriority_encoder9" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/sub.v" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200800230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_altpriority_encoder_6v7 sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|sub_altpriority_encoder_qb6:leading_zeroes_cnt\|sub_altpriority_encoder_r08:altpriority_encoder7\|sub_altpriority_encoder_bv7:altpriority_encoder9\|sub_altpriority_encoder_6v7:altpriority_encoder15 " "Elaborating entity \"sub_altpriority_encoder_6v7\" for hierarchy \"sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|sub_altpriority_encoder_qb6:leading_zeroes_cnt\|sub_altpriority_encoder_r08:altpriority_encoder7\|sub_altpriority_encoder_bv7:altpriority_encoder9\|sub_altpriority_encoder_6v7:altpriority_encoder15\"" {  } { { "sub.v" "altpriority_encoder15" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/sub.v" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200800231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_altpriority_encoder_3v7 sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|sub_altpriority_encoder_qb6:leading_zeroes_cnt\|sub_altpriority_encoder_r08:altpriority_encoder7\|sub_altpriority_encoder_bv7:altpriority_encoder9\|sub_altpriority_encoder_6v7:altpriority_encoder15\|sub_altpriority_encoder_3v7:altpriority_encoder17 " "Elaborating entity \"sub_altpriority_encoder_3v7\" for hierarchy \"sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|sub_altpriority_encoder_qb6:leading_zeroes_cnt\|sub_altpriority_encoder_r08:altpriority_encoder7\|sub_altpriority_encoder_bv7:altpriority_encoder9\|sub_altpriority_encoder_6v7:altpriority_encoder15\|sub_altpriority_encoder_3v7:altpriority_encoder17\"" {  } { { "sub.v" "altpriority_encoder17" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/sub.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200800233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_altpriority_encoder_rf8 sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|sub_altpriority_encoder_qb6:leading_zeroes_cnt\|sub_altpriority_encoder_rf8:altpriority_encoder8 " "Elaborating entity \"sub_altpriority_encoder_rf8\" for hierarchy \"sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|sub_altpriority_encoder_qb6:leading_zeroes_cnt\|sub_altpriority_encoder_rf8:altpriority_encoder8\"" {  } { { "sub.v" "altpriority_encoder8" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/sub.v" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200800238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_altpriority_encoder_e48 sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|sub_altpriority_encoder_e48:trailing_zeros_cnt " "Elaborating entity \"sub_altpriority_encoder_e48\" for hierarchy \"sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|sub_altpriority_encoder_e48:trailing_zeros_cnt\"" {  } { { "sub.v" "trailing_zeros_cnt" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/sub.v" 1337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200800249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_altpriority_encoder_fj8 sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|sub_altpriority_encoder_e48:trailing_zeros_cnt\|sub_altpriority_encoder_fj8:altpriority_encoder21 " "Elaborating entity \"sub_altpriority_encoder_fj8\" for hierarchy \"sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|sub_altpriority_encoder_e48:trailing_zeros_cnt\|sub_altpriority_encoder_fj8:altpriority_encoder21\"" {  } { { "sub.v" "altpriority_encoder21" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/sub.v" 697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200800250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_altpriority_encoder_vh8 sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|sub_altpriority_encoder_e48:trailing_zeros_cnt\|sub_altpriority_encoder_fj8:altpriority_encoder21\|sub_altpriority_encoder_vh8:altpriority_encoder23 " "Elaborating entity \"sub_altpriority_encoder_vh8\" for hierarchy \"sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|sub_altpriority_encoder_e48:trailing_zeros_cnt\|sub_altpriority_encoder_fj8:altpriority_encoder21\|sub_altpriority_encoder_vh8:altpriority_encoder23\"" {  } { { "sub.v" "altpriority_encoder23" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/sub.v" 551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200800251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_altpriority_encoder_qh8 sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|sub_altpriority_encoder_e48:trailing_zeros_cnt\|sub_altpriority_encoder_fj8:altpriority_encoder21\|sub_altpriority_encoder_vh8:altpriority_encoder23\|sub_altpriority_encoder_qh8:altpriority_encoder25 " "Elaborating entity \"sub_altpriority_encoder_qh8\" for hierarchy \"sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|sub_altpriority_encoder_e48:trailing_zeros_cnt\|sub_altpriority_encoder_fj8:altpriority_encoder21\|sub_altpriority_encoder_vh8:altpriority_encoder23\|sub_altpriority_encoder_qh8:altpriority_encoder25\"" {  } { { "sub.v" "altpriority_encoder25" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/sub.v" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200800252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_altpriority_encoder_nh8 sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|sub_altpriority_encoder_e48:trailing_zeros_cnt\|sub_altpriority_encoder_fj8:altpriority_encoder21\|sub_altpriority_encoder_vh8:altpriority_encoder23\|sub_altpriority_encoder_qh8:altpriority_encoder25\|sub_altpriority_encoder_nh8:altpriority_encoder27 " "Elaborating entity \"sub_altpriority_encoder_nh8\" for hierarchy \"sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|sub_altpriority_encoder_e48:trailing_zeros_cnt\|sub_altpriority_encoder_fj8:altpriority_encoder21\|sub_altpriority_encoder_vh8:altpriority_encoder23\|sub_altpriority_encoder_qh8:altpriority_encoder25\|sub_altpriority_encoder_nh8:altpriority_encoder27\"" {  } { { "sub.v" "altpriority_encoder27" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/sub.v" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200800253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_altpriority_encoder_f48 sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|sub_altpriority_encoder_e48:trailing_zeros_cnt\|sub_altpriority_encoder_f48:altpriority_encoder22 " "Elaborating entity \"sub_altpriority_encoder_f48\" for hierarchy \"sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|sub_altpriority_encoder_e48:trailing_zeros_cnt\|sub_altpriority_encoder_f48:altpriority_encoder22\"" {  } { { "sub.v" "altpriority_encoder22" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/sub.v" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200800262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_altpriority_encoder_v28 sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|sub_altpriority_encoder_e48:trailing_zeros_cnt\|sub_altpriority_encoder_f48:altpriority_encoder22\|sub_altpriority_encoder_v28:altpriority_encoder30 " "Elaborating entity \"sub_altpriority_encoder_v28\" for hierarchy \"sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|sub_altpriority_encoder_e48:trailing_zeros_cnt\|sub_altpriority_encoder_f48:altpriority_encoder22\|sub_altpriority_encoder_v28:altpriority_encoder30\"" {  } { { "sub.v" "altpriority_encoder30" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/sub.v" 673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200800269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_altpriority_encoder_q28 sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|sub_altpriority_encoder_e48:trailing_zeros_cnt\|sub_altpriority_encoder_f48:altpriority_encoder22\|sub_altpriority_encoder_v28:altpriority_encoder30\|sub_altpriority_encoder_q28:altpriority_encoder32 " "Elaborating entity \"sub_altpriority_encoder_q28\" for hierarchy \"sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|sub_altpriority_encoder_e48:trailing_zeros_cnt\|sub_altpriority_encoder_f48:altpriority_encoder22\|sub_altpriority_encoder_v28:altpriority_encoder30\|sub_altpriority_encoder_q28:altpriority_encoder32\"" {  } { { "sub.v" "altpriority_encoder32" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/sub.v" 645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200800272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_altpriority_encoder_n28 sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|sub_altpriority_encoder_e48:trailing_zeros_cnt\|sub_altpriority_encoder_f48:altpriority_encoder22\|sub_altpriority_encoder_v28:altpriority_encoder30\|sub_altpriority_encoder_q28:altpriority_encoder32\|sub_altpriority_encoder_n28:altpriority_encoder34 " "Elaborating entity \"sub_altpriority_encoder_n28\" for hierarchy \"sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|sub_altpriority_encoder_e48:trailing_zeros_cnt\|sub_altpriority_encoder_f48:altpriority_encoder22\|sub_altpriority_encoder_v28:altpriority_encoder30\|sub_altpriority_encoder_q28:altpriority_encoder32\|sub_altpriority_encoder_n28:altpriority_encoder34\"" {  } { { "sub.v" "altpriority_encoder34" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/sub.v" 617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200800274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|lpm_add_sub:add_sub1\"" {  } { { "sub.v" "add_sub1" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/sub.v" 1805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200800279 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|lpm_add_sub:add_sub1\"" {  } { { "sub.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/sub.v" 1805 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200800280 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534200800280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534200800280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534200800280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534200800280 ""}  } { { "sub.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/sub.v" 1805 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1534200800280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_soe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_soe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_soe " "Found entity 1: add_sub_soe" {  } { { "db/add_sub_soe.tdf" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/db/add_sub_soe.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534200800330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534200800330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_soe sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|lpm_add_sub:add_sub1\|add_sub_soe:auto_generated " "Elaborating entity \"add_sub_soe\" for hierarchy \"sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|lpm_add_sub:add_sub1\|add_sub_soe:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200800331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|lpm_add_sub:add_sub3\"" {  } { { "sub.v" "add_sub3" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/sub.v" 1855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200800340 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|lpm_add_sub:add_sub3\"" {  } { { "sub.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/sub.v" 1855 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200800341 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534200800341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534200800341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534200800341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534200800341 ""}  } { { "sub.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/sub.v" 1855 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1534200800341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_poe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_poe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_poe " "Found entity 1: add_sub_poe" {  } { { "db/add_sub_poe.tdf" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/db/add_sub_poe.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534200800390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534200800390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_poe sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|lpm_add_sub:add_sub3\|add_sub_poe:auto_generated " "Elaborating entity \"add_sub_poe\" for hierarchy \"sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|lpm_add_sub:add_sub3\|add_sub_poe:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200800391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|lpm_add_sub:add_sub4\"" {  } { { "sub.v" "add_sub4" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/sub.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200800396 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|lpm_add_sub:add_sub4\"" {  } { { "sub.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/sub.v" 1880 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200800396 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534200800397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534200800397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534200800397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534200800397 ""}  } { { "sub.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/sub.v" 1880 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1534200800397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rne.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rne.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rne " "Found entity 1: add_sub_rne" {  } { { "db/add_sub_rne.tdf" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/db/add_sub_rne.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534200800449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534200800449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_rne sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|lpm_add_sub:add_sub4\|add_sub_rne:auto_generated " "Elaborating entity \"add_sub_rne\" for hierarchy \"sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|lpm_add_sub:add_sub4\|add_sub_rne:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200800449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|lpm_add_sub:add_sub5\"" {  } { { "sub.v" "add_sub5" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/sub.v" 1905 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200800454 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|lpm_add_sub:add_sub5\"" {  } { { "sub.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/sub.v" 1905 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200800454 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534200800455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534200800455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534200800455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534200800455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534200800455 ""}  } { { "sub.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/sub.v" 1905 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1534200800455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_c1i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_c1i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_c1i " "Found entity 1: add_sub_c1i" {  } { { "db/add_sub_c1i.tdf" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/db/add_sub_c1i.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534200800504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534200800504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_c1i sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|lpm_add_sub:add_sub5\|add_sub_c1i:auto_generated " "Elaborating entity \"add_sub_c1i\" for hierarchy \"sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|lpm_add_sub:add_sub5\|add_sub_c1i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200800504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|lpm_add_sub:man_2comp_res_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "sub.v" "man_2comp_res_lower" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/sub.v" 1948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200800513 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|lpm_add_sub:man_2comp_res_lower " "Elaborated megafunction instantiation \"sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "sub.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/sub.v" 1948 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200800514 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|lpm_add_sub:man_2comp_res_lower " "Instantiated megafunction \"sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|lpm_add_sub:man_2comp_res_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534200800514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534200800514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534200800514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534200800514 ""}  } { { "sub.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/sub.v" 1948 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1534200800514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_cqh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_cqh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_cqh " "Found entity 1: add_sub_cqh" {  } { { "db/add_sub_cqh.tdf" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/db/add_sub_cqh.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534200800565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534200800565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_cqh sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_cqh:auto_generated " "Elaborating entity \"add_sub_cqh\" for hierarchy \"sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_cqh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200800565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "sub.v" "man_2comp_res_upper0" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/sub.v" 1965 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200800570 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborated megafunction instantiation \"sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "sub.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/sub.v" 1965 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200800571 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|lpm_add_sub:man_2comp_res_upper0 " "Instantiated megafunction \"sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|lpm_add_sub:man_2comp_res_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534200800571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534200800571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534200800571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534200800571 ""}  } { { "sub.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/sub.v" 1965 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1534200800571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hbh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hbh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hbh " "Found entity 1: add_sub_hbh" {  } { { "db/add_sub_hbh.tdf" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/db/add_sub_hbh.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534200800621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534200800621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_hbh sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_hbh:auto_generated " "Elaborating entity \"add_sub_hbh\" for hierarchy \"sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_hbh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200800621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "sub.v" "man_2comp_res_upper1" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/sub.v" 1982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200800627 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborated megafunction instantiation \"sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "sub.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/sub.v" 1982 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200800628 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|lpm_add_sub:man_2comp_res_upper1 " "Instantiated megafunction \"sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|lpm_add_sub:man_2comp_res_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534200800628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534200800628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534200800628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534200800628 ""}  } { { "sub.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/sub.v" 1982 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1534200800628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "sub.v" "man_res_rounding_add_sub_lower" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/sub.v" 2058 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200800641 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborated megafunction instantiation \"sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "sub.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/sub.v" 2058 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200800642 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Instantiated megafunction \"sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|lpm_add_sub:man_res_rounding_add_sub_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534200800642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534200800642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534200800642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534200800642 ""}  } { { "sub.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/sub.v" 2058 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1534200800642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_18f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_18f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_18f " "Found entity 1: add_sub_18f" {  } { { "db/add_sub_18f.tdf" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/db/add_sub_18f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534200800693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534200800693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_18f sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_18f:auto_generated " "Elaborating entity \"add_sub_18f\" for hierarchy \"sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_18f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200800694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "sub.v" "man_res_rounding_add_sub_upper1" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/sub.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200800698 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborated megafunction instantiation \"sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "sub.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/sub.v" 2083 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200800699 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Instantiated megafunction \"sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534200800699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534200800699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534200800699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534200800699 ""}  } { { "sub.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/sub.v" 2083 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1534200800699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_agf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_agf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_agf " "Found entity 1: add_sub_agf" {  } { { "db/add_sub_agf.tdf" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/db/add_sub_agf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534200800797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534200800797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_agf sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_agf:auto_generated " "Elaborating entity \"add_sub_agf\" for hierarchy \"sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_agf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200800797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborating entity \"lpm_compare\" for hierarchy \"sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "sub.v" "trailing_zeros_limit_comparator" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/sub.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200800844 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborated megafunction instantiation \"sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "sub.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/sub.v" 2109 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200800845 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|lpm_compare:trailing_zeros_limit_comparator " "Instantiated megafunction \"sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|lpm_compare:trailing_zeros_limit_comparator\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534200800845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534200800845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534200800845 ""}  } { { "sub.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/sub.v" 2109 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1534200800845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e7g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e7g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e7g " "Found entity 1: cmpr_e7g" {  } { { "db/cmpr_e7g.tdf" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/db/cmpr_e7g.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534200800912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534200800912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_e7g sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_e7g:auto_generated " "Elaborating entity \"cmpr_e7g\" for hierarchy \"sub:sub_140U\|sub_altfp_add_sub_4jj:sub_altfp_add_sub_4jj_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_e7g:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200800912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "linha_retardo linha_retardo:linRet_140U " "Elaborating entity \"linha_retardo\" for hierarchy \"linha_retardo:linRet_140U\"" {  } { { "modulo_IZ_v3.v" "linRet_140U" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/modulo_IZ_v3.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200800915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma soma:soma_VV004_140U " "Elaborating entity \"soma\" for hierarchy \"soma:soma_VV004_140U\"" {  } { { "modulo_IZ_v3.v" "soma_VV004_140U" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/modulo_IZ_v3.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200800917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_altfp_add_sub_3ij soma:soma_VV004_140U\|soma_altfp_add_sub_3ij:soma_altfp_add_sub_3ij_component " "Elaborating entity \"soma_altfp_add_sub_3ij\" for hierarchy \"soma:soma_VV004_140U\|soma_altfp_add_sub_3ij:soma_altfp_add_sub_3ij_component\"" {  } { { "soma.v" "soma_altfp_add_sub_3ij_component" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/soma.v" 2644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200800918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_altbarrel_shift_ltd soma:soma_VV004_140U\|soma_altfp_add_sub_3ij:soma_altfp_add_sub_3ij_component\|soma_altbarrel_shift_ltd:lbarrel_shift " "Elaborating entity \"soma_altbarrel_shift_ltd\" for hierarchy \"soma:soma_VV004_140U\|soma_altfp_add_sub_3ij:soma_altfp_add_sub_3ij_component\|soma_altbarrel_shift_ltd:lbarrel_shift\"" {  } { { "soma.v" "lbarrel_shift" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/soma.v" 1324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200800955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_altbarrel_shift_aeb soma:soma_VV004_140U\|soma_altfp_add_sub_3ij:soma_altfp_add_sub_3ij_component\|soma_altbarrel_shift_aeb:rbarrel_shift " "Elaborating entity \"soma_altbarrel_shift_aeb\" for hierarchy \"soma:soma_VV004_140U\|soma_altfp_add_sub_3ij:soma_altfp_add_sub_3ij_component\|soma_altbarrel_shift_aeb:rbarrel_shift\"" {  } { { "soma.v" "rbarrel_shift" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/soma.v" 1329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200800958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_altpriority_encoder_qb6 soma:soma_VV004_140U\|soma_altfp_add_sub_3ij:soma_altfp_add_sub_3ij_component\|soma_altpriority_encoder_qb6:leading_zeroes_cnt " "Elaborating entity \"soma_altpriority_encoder_qb6\" for hierarchy \"soma:soma_VV004_140U\|soma_altfp_add_sub_3ij:soma_altfp_add_sub_3ij_component\|soma_altpriority_encoder_qb6:leading_zeroes_cnt\"" {  } { { "soma.v" "leading_zeroes_cnt" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/soma.v" 1333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200800961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_altpriority_encoder_r08 soma:soma_VV004_140U\|soma_altfp_add_sub_3ij:soma_altfp_add_sub_3ij_component\|soma_altpriority_encoder_qb6:leading_zeroes_cnt\|soma_altpriority_encoder_r08:altpriority_encoder7 " "Elaborating entity \"soma_altpriority_encoder_r08\" for hierarchy \"soma:soma_VV004_140U\|soma_altfp_add_sub_3ij:soma_altfp_add_sub_3ij_component\|soma_altpriority_encoder_qb6:leading_zeroes_cnt\|soma_altpriority_encoder_r08:altpriority_encoder7\"" {  } { { "soma.v" "altpriority_encoder7" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/soma.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200800963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_altpriority_encoder_be8 soma:soma_VV004_140U\|soma_altfp_add_sub_3ij:soma_altfp_add_sub_3ij_component\|soma_altpriority_encoder_qb6:leading_zeroes_cnt\|soma_altpriority_encoder_r08:altpriority_encoder7\|soma_altpriority_encoder_be8:altpriority_encoder10 " "Elaborating entity \"soma_altpriority_encoder_be8\" for hierarchy \"soma:soma_VV004_140U\|soma_altfp_add_sub_3ij:soma_altfp_add_sub_3ij_component\|soma_altpriority_encoder_qb6:leading_zeroes_cnt\|soma_altpriority_encoder_r08:altpriority_encoder7\|soma_altpriority_encoder_be8:altpriority_encoder10\"" {  } { { "soma.v" "altpriority_encoder10" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/soma.v" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200800965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_altpriority_encoder_6e8 soma:soma_VV004_140U\|soma_altfp_add_sub_3ij:soma_altfp_add_sub_3ij_component\|soma_altpriority_encoder_qb6:leading_zeroes_cnt\|soma_altpriority_encoder_r08:altpriority_encoder7\|soma_altpriority_encoder_be8:altpriority_encoder10\|soma_altpriority_encoder_6e8:altpriority_encoder11 " "Elaborating entity \"soma_altpriority_encoder_6e8\" for hierarchy \"soma:soma_VV004_140U\|soma_altfp_add_sub_3ij:soma_altfp_add_sub_3ij_component\|soma_altpriority_encoder_qb6:leading_zeroes_cnt\|soma_altpriority_encoder_r08:altpriority_encoder7\|soma_altpriority_encoder_be8:altpriority_encoder10\|soma_altpriority_encoder_6e8:altpriority_encoder11\"" {  } { { "soma.v" "altpriority_encoder11" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/soma.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200800966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_altpriority_encoder_3e8 soma:soma_VV004_140U\|soma_altfp_add_sub_3ij:soma_altfp_add_sub_3ij_component\|soma_altpriority_encoder_qb6:leading_zeroes_cnt\|soma_altpriority_encoder_r08:altpriority_encoder7\|soma_altpriority_encoder_be8:altpriority_encoder10\|soma_altpriority_encoder_6e8:altpriority_encoder11\|soma_altpriority_encoder_3e8:altpriority_encoder13 " "Elaborating entity \"soma_altpriority_encoder_3e8\" for hierarchy \"soma:soma_VV004_140U\|soma_altfp_add_sub_3ij:soma_altfp_add_sub_3ij_component\|soma_altpriority_encoder_qb6:leading_zeroes_cnt\|soma_altpriority_encoder_r08:altpriority_encoder7\|soma_altpriority_encoder_be8:altpriority_encoder10\|soma_altpriority_encoder_6e8:altpriority_encoder11\|soma_altpriority_encoder_3e8:altpriority_encoder13\"" {  } { { "soma.v" "altpriority_encoder13" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/soma.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200800967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_altpriority_encoder_bv7 soma:soma_VV004_140U\|soma_altfp_add_sub_3ij:soma_altfp_add_sub_3ij_component\|soma_altpriority_encoder_qb6:leading_zeroes_cnt\|soma_altpriority_encoder_r08:altpriority_encoder7\|soma_altpriority_encoder_bv7:altpriority_encoder9 " "Elaborating entity \"soma_altpriority_encoder_bv7\" for hierarchy \"soma:soma_VV004_140U\|soma_altfp_add_sub_3ij:soma_altfp_add_sub_3ij_component\|soma_altpriority_encoder_qb6:leading_zeroes_cnt\|soma_altpriority_encoder_r08:altpriority_encoder7\|soma_altpriority_encoder_bv7:altpriority_encoder9\"" {  } { { "soma.v" "altpriority_encoder9" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/soma.v" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200800980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_altpriority_encoder_6v7 soma:soma_VV004_140U\|soma_altfp_add_sub_3ij:soma_altfp_add_sub_3ij_component\|soma_altpriority_encoder_qb6:leading_zeroes_cnt\|soma_altpriority_encoder_r08:altpriority_encoder7\|soma_altpriority_encoder_bv7:altpriority_encoder9\|soma_altpriority_encoder_6v7:altpriority_encoder15 " "Elaborating entity \"soma_altpriority_encoder_6v7\" for hierarchy \"soma:soma_VV004_140U\|soma_altfp_add_sub_3ij:soma_altfp_add_sub_3ij_component\|soma_altpriority_encoder_qb6:leading_zeroes_cnt\|soma_altpriority_encoder_r08:altpriority_encoder7\|soma_altpriority_encoder_bv7:altpriority_encoder9\|soma_altpriority_encoder_6v7:altpriority_encoder15\"" {  } { { "soma.v" "altpriority_encoder15" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/soma.v" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200800982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_altpriority_encoder_3v7 soma:soma_VV004_140U\|soma_altfp_add_sub_3ij:soma_altfp_add_sub_3ij_component\|soma_altpriority_encoder_qb6:leading_zeroes_cnt\|soma_altpriority_encoder_r08:altpriority_encoder7\|soma_altpriority_encoder_bv7:altpriority_encoder9\|soma_altpriority_encoder_6v7:altpriority_encoder15\|soma_altpriority_encoder_3v7:altpriority_encoder17 " "Elaborating entity \"soma_altpriority_encoder_3v7\" for hierarchy \"soma:soma_VV004_140U\|soma_altfp_add_sub_3ij:soma_altfp_add_sub_3ij_component\|soma_altpriority_encoder_qb6:leading_zeroes_cnt\|soma_altpriority_encoder_r08:altpriority_encoder7\|soma_altpriority_encoder_bv7:altpriority_encoder9\|soma_altpriority_encoder_6v7:altpriority_encoder15\|soma_altpriority_encoder_3v7:altpriority_encoder17\"" {  } { { "soma.v" "altpriority_encoder17" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/soma.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200800984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_altpriority_encoder_rf8 soma:soma_VV004_140U\|soma_altfp_add_sub_3ij:soma_altfp_add_sub_3ij_component\|soma_altpriority_encoder_qb6:leading_zeroes_cnt\|soma_altpriority_encoder_rf8:altpriority_encoder8 " "Elaborating entity \"soma_altpriority_encoder_rf8\" for hierarchy \"soma:soma_VV004_140U\|soma_altfp_add_sub_3ij:soma_altfp_add_sub_3ij_component\|soma_altpriority_encoder_qb6:leading_zeroes_cnt\|soma_altpriority_encoder_rf8:altpriority_encoder8\"" {  } { { "soma.v" "altpriority_encoder8" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/soma.v" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200800994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_altpriority_encoder_e48 soma:soma_VV004_140U\|soma_altfp_add_sub_3ij:soma_altfp_add_sub_3ij_component\|soma_altpriority_encoder_e48:trailing_zeros_cnt " "Elaborating entity \"soma_altpriority_encoder_e48\" for hierarchy \"soma:soma_VV004_140U\|soma_altfp_add_sub_3ij:soma_altfp_add_sub_3ij_component\|soma_altpriority_encoder_e48:trailing_zeros_cnt\"" {  } { { "soma.v" "trailing_zeros_cnt" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/soma.v" 1337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200801009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_altpriority_encoder_fj8 soma:soma_VV004_140U\|soma_altfp_add_sub_3ij:soma_altfp_add_sub_3ij_component\|soma_altpriority_encoder_e48:trailing_zeros_cnt\|soma_altpriority_encoder_fj8:altpriority_encoder21 " "Elaborating entity \"soma_altpriority_encoder_fj8\" for hierarchy \"soma:soma_VV004_140U\|soma_altfp_add_sub_3ij:soma_altfp_add_sub_3ij_component\|soma_altpriority_encoder_e48:trailing_zeros_cnt\|soma_altpriority_encoder_fj8:altpriority_encoder21\"" {  } { { "soma.v" "altpriority_encoder21" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/soma.v" 697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200801011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_altpriority_encoder_vh8 soma:soma_VV004_140U\|soma_altfp_add_sub_3ij:soma_altfp_add_sub_3ij_component\|soma_altpriority_encoder_e48:trailing_zeros_cnt\|soma_altpriority_encoder_fj8:altpriority_encoder21\|soma_altpriority_encoder_vh8:altpriority_encoder23 " "Elaborating entity \"soma_altpriority_encoder_vh8\" for hierarchy \"soma:soma_VV004_140U\|soma_altfp_add_sub_3ij:soma_altfp_add_sub_3ij_component\|soma_altpriority_encoder_e48:trailing_zeros_cnt\|soma_altpriority_encoder_fj8:altpriority_encoder21\|soma_altpriority_encoder_vh8:altpriority_encoder23\"" {  } { { "soma.v" "altpriority_encoder23" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/soma.v" 551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200801012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_altpriority_encoder_qh8 soma:soma_VV004_140U\|soma_altfp_add_sub_3ij:soma_altfp_add_sub_3ij_component\|soma_altpriority_encoder_e48:trailing_zeros_cnt\|soma_altpriority_encoder_fj8:altpriority_encoder21\|soma_altpriority_encoder_vh8:altpriority_encoder23\|soma_altpriority_encoder_qh8:altpriority_encoder25 " "Elaborating entity \"soma_altpriority_encoder_qh8\" for hierarchy \"soma:soma_VV004_140U\|soma_altfp_add_sub_3ij:soma_altfp_add_sub_3ij_component\|soma_altpriority_encoder_e48:trailing_zeros_cnt\|soma_altpriority_encoder_fj8:altpriority_encoder21\|soma_altpriority_encoder_vh8:altpriority_encoder23\|soma_altpriority_encoder_qh8:altpriority_encoder25\"" {  } { { "soma.v" "altpriority_encoder25" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/soma.v" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200801013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_altpriority_encoder_nh8 soma:soma_VV004_140U\|soma_altfp_add_sub_3ij:soma_altfp_add_sub_3ij_component\|soma_altpriority_encoder_e48:trailing_zeros_cnt\|soma_altpriority_encoder_fj8:altpriority_encoder21\|soma_altpriority_encoder_vh8:altpriority_encoder23\|soma_altpriority_encoder_qh8:altpriority_encoder25\|soma_altpriority_encoder_nh8:altpriority_encoder27 " "Elaborating entity \"soma_altpriority_encoder_nh8\" for hierarchy \"soma:soma_VV004_140U\|soma_altfp_add_sub_3ij:soma_altfp_add_sub_3ij_component\|soma_altpriority_encoder_e48:trailing_zeros_cnt\|soma_altpriority_encoder_fj8:altpriority_encoder21\|soma_altpriority_encoder_vh8:altpriority_encoder23\|soma_altpriority_encoder_qh8:altpriority_encoder25\|soma_altpriority_encoder_nh8:altpriority_encoder27\"" {  } { { "soma.v" "altpriority_encoder27" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/soma.v" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200801014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_altpriority_encoder_f48 soma:soma_VV004_140U\|soma_altfp_add_sub_3ij:soma_altfp_add_sub_3ij_component\|soma_altpriority_encoder_e48:trailing_zeros_cnt\|soma_altpriority_encoder_f48:altpriority_encoder22 " "Elaborating entity \"soma_altpriority_encoder_f48\" for hierarchy \"soma:soma_VV004_140U\|soma_altfp_add_sub_3ij:soma_altfp_add_sub_3ij_component\|soma_altpriority_encoder_e48:trailing_zeros_cnt\|soma_altpriority_encoder_f48:altpriority_encoder22\"" {  } { { "soma.v" "altpriority_encoder22" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/soma.v" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200801025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_altpriority_encoder_v28 soma:soma_VV004_140U\|soma_altfp_add_sub_3ij:soma_altfp_add_sub_3ij_component\|soma_altpriority_encoder_e48:trailing_zeros_cnt\|soma_altpriority_encoder_f48:altpriority_encoder22\|soma_altpriority_encoder_v28:altpriority_encoder30 " "Elaborating entity \"soma_altpriority_encoder_v28\" for hierarchy \"soma:soma_VV004_140U\|soma_altfp_add_sub_3ij:soma_altfp_add_sub_3ij_component\|soma_altpriority_encoder_e48:trailing_zeros_cnt\|soma_altpriority_encoder_f48:altpriority_encoder22\|soma_altpriority_encoder_v28:altpriority_encoder30\"" {  } { { "soma.v" "altpriority_encoder30" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/soma.v" 673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200801031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_altpriority_encoder_q28 soma:soma_VV004_140U\|soma_altfp_add_sub_3ij:soma_altfp_add_sub_3ij_component\|soma_altpriority_encoder_e48:trailing_zeros_cnt\|soma_altpriority_encoder_f48:altpriority_encoder22\|soma_altpriority_encoder_v28:altpriority_encoder30\|soma_altpriority_encoder_q28:altpriority_encoder32 " "Elaborating entity \"soma_altpriority_encoder_q28\" for hierarchy \"soma:soma_VV004_140U\|soma_altfp_add_sub_3ij:soma_altfp_add_sub_3ij_component\|soma_altpriority_encoder_e48:trailing_zeros_cnt\|soma_altpriority_encoder_f48:altpriority_encoder22\|soma_altpriority_encoder_v28:altpriority_encoder30\|soma_altpriority_encoder_q28:altpriority_encoder32\"" {  } { { "soma.v" "altpriority_encoder32" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/soma.v" 645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200801035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_altpriority_encoder_n28 soma:soma_VV004_140U\|soma_altfp_add_sub_3ij:soma_altfp_add_sub_3ij_component\|soma_altpriority_encoder_e48:trailing_zeros_cnt\|soma_altpriority_encoder_f48:altpriority_encoder22\|soma_altpriority_encoder_v28:altpriority_encoder30\|soma_altpriority_encoder_q28:altpriority_encoder32\|soma_altpriority_encoder_n28:altpriority_encoder34 " "Elaborating entity \"soma_altpriority_encoder_n28\" for hierarchy \"soma:soma_VV004_140U\|soma_altfp_add_sub_3ij:soma_altfp_add_sub_3ij_component\|soma_altpriority_encoder_e48:trailing_zeros_cnt\|soma_altpriority_encoder_f48:altpriority_encoder22\|soma_altpriority_encoder_v28:altpriority_encoder30\|soma_altpriority_encoder_q28:altpriority_encoder32\|soma_altpriority_encoder_n28:altpriority_encoder34\"" {  } { { "soma.v" "altpriority_encoder34" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/soma.v" 617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200801037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "linha_retardo linha_retardo:linRet_reI " "Elaborating entity \"linha_retardo\" for hierarchy \"linha_retardo:linRet_reI\"" {  } { { "modulo_IZ_v3.v" "linRet_reI" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/modulo_IZ_v3.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200801117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "linha_retardo linha_retardo:linRet_ret_a_bv_U " "Elaborating entity \"linha_retardo\" for hierarchy \"linha_retardo:linRet_ret_a_bv_U\"" {  } { { "modulo_IZ_v3.v" "linRet_ret_a_bv_U" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/modulo_IZ_v3.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200801463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "linha_retardo linha_retardo:linRet_ret_VV004_140U_5VI_ret " "Elaborating entity \"linha_retardo\" for hierarchy \"linha_retardo:linRet_ret_VV004_140U_5VI_ret\"" {  } { { "modulo_IZ_v3.v" "linRet_ret_VV004_140U_5VI_ret" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/modulo_IZ_v3.v" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200801466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "linha_retardo linha_retardo:linRet_ret_dU " "Elaborating entity \"linha_retardo\" for hierarchy \"linha_retardo:linRet_ret_dU\"" {  } { { "modulo_IZ_v3.v" "linRet_ret_dU" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/modulo_IZ_v3.v" 515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200801578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Conv_F32_F16 Conv_F32_F16:OUT_V16 " "Elaborating entity \"Conv_F32_F16\" for hierarchy \"Conv_F32_F16:OUT_V16\"" {  } { { "modulo_IZ_v3.v" "OUT_V16" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/modulo_IZ_v3.v" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200801688 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 conv_f32_f16.v(35) " "Verilog HDL assignment warning at conv_f32_f16.v(35): truncated value with size 8 to match size of target (5)" {  } { { "conv_f32_f16.v" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/conv_f32_f16.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1534200801689 "|modulo_IZ_v3|Conv_F32_F16:OUT_V16"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1534200805013 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "linha_retardo:linRet_ret_dU\|SR_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"linha_retardo:linRet_ret_dU\|SR_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1534200809496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 29 " "Parameter TAP_DISTANCE set to 29" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1534200809496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 32 " "Parameter WIDTH set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1534200809496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1534200809496 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1534200809496 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "linha_retardo:linRet_ret_a_bv_U\|SR_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"linha_retardo:linRet_ret_a_bv_U\|SR_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1534200809496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 15 " "Parameter TAP_DISTANCE set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1534200809496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 32 " "Parameter WIDTH set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1534200809496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1534200809496 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1534200809496 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1534200809496 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "linha_retardo:linRet_ret_a_bv_U\|altshift_taps:SR_rtl_0 " "Elaborated megafunction instantiation \"linha_retardo:linRet_ret_a_bv_U\|altshift_taps:SR_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200809648 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "linha_retardo:linRet_ret_a_bv_U\|altshift_taps:SR_rtl_0 " "Instantiated megafunction \"linha_retardo:linRet_ret_a_bv_U\|altshift_taps:SR_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534200809648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 15 " "Parameter \"TAP_DISTANCE\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534200809648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534200809648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534200809648 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1534200809648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_rhv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_rhv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_rhv " "Found entity 1: shift_taps_rhv" {  } { { "db/shift_taps_rhv.tdf" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/db/shift_taps_rhv.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534200809697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534200809697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pu91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pu91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pu91 " "Found entity 1: altsyncram_pu91" {  } { { "db/altsyncram_pu91.tdf" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/db/altsyncram_pu91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534200809757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534200809757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_djf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_djf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_djf " "Found entity 1: cntr_djf" {  } { { "db/cntr_djf.tdf" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/db/cntr_djf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534200809810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534200809810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534200809865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534200809865 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "linha_retardo:linRet_ret_dU\|altshift_taps:SR_rtl_0 " "Elaborated megafunction instantiation \"linha_retardo:linRet_ret_dU\|altshift_taps:SR_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200809963 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "linha_retardo:linRet_ret_dU\|altshift_taps:SR_rtl_0 " "Instantiated megafunction \"linha_retardo:linRet_ret_dU\|altshift_taps:SR_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534200809963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 29 " "Parameter \"TAP_DISTANCE\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534200809963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534200809963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534200809963 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1534200809963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_0iv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_0iv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_0iv " "Found entity 1: shift_taps_0iv" {  } { { "db/shift_taps_0iv.tdf" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/db/shift_taps_0iv.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534200810015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534200810015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5v91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5v91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5v91 " "Found entity 1: altsyncram_5v91" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/db/altsyncram_5v91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534200810079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534200810079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jjf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jjf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jjf " "Found entity 1: cntr_jjf" {  } { { "db/cntr_jjf.tdf" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/db/cntr_jjf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534200810132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534200810132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534200810183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534200810183 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/output_files/modulo_IZ_v3.map.smsg " "Generated suppressed messages file C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/output_files/modulo_IZ_v3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534200828737 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1534200829540 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534200829540 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7620 " "Implemented 7620 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "51 " "Implemented 51 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1534200830334 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1534200830334 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7467 " "Implemented 7467 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1534200830334 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1534200830334 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "5 " "Implemented 5 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1534200830334 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1534200830334 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4931 " "Peak virtual memory: 4931 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1534200830395 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 13 19:53:50 2018 " "Processing ended: Mon Aug 13 19:53:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1534200830395 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1534200830395 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:17 " "Total CPU time (on all processors): 00:01:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1534200830395 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1534200830395 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1534200832034 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1534200832040 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 13 19:53:51 2018 " "Processing started: Mon Aug 13 19:53:51 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1534200832040 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1534200832040 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off modulo_IZ_v3 -c modulo_IZ_v3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off modulo_IZ_v3 -c modulo_IZ_v3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1534200832040 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1534200832264 ""}
{ "Info" "0" "" "Project  = modulo_IZ_v3" {  } {  } 0 0 "Project  = modulo_IZ_v3" 0 0 "Fitter" 0 0 1534200832264 ""}
{ "Info" "0" "" "Revision = modulo_IZ_v3" {  } {  } 0 0 "Revision = modulo_IZ_v3" 0 0 "Fitter" 0 0 1534200832264 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1534200832541 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1534200832542 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "modulo_IZ_v3 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"modulo_IZ_v3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1534200832653 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1534200832713 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1534200832713 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1534200833400 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1534200833747 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1534200833860 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "84 84 " "No exact pin location assignment(s) for 84 pins of 84 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1534200834233 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1534200848968 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 4861 global CLKCTRL_G10 " "clk~inputCLKENA0 with 4861 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1534200849499 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1534200849499 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1534200849500 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1534200849576 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1534200849589 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1534200849619 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1534200849643 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1534200849643 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1534200849657 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "modulo_IZ_v3.sdc " "Synopsys Design Constraints File file not found: 'modulo_IZ_v3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1534200851012 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1534200851013 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1534200851172 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1534200851173 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1534200851175 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1534200851907 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "240 DSP block " "Packed 240 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1534200851920 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1534200851920 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:19 " "Fitter preparation operations ending: elapsed time is 00:00:19" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1534200852213 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1534200862164 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1534200863530 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:27 " "Fitter placement preparation operations ending: elapsed time is 00:00:27" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1534200889299 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1534200920924 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1534200940580 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:20 " "Fitter placement operations ending: elapsed time is 00:00:20" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1534200940580 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1534200943121 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/" { { 1 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1534200956758 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1534200956758 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1534200970287 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1534200970287 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:20 " "Fitter routing operations ending: elapsed time is 00:00:20" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1534200970292 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 13.64 " "Total time spent on timing analysis during the Fitter is 13.64 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1534200982367 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1534200982482 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1534200987862 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1534200987867 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1534200992765 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:21 " "Fitter post-fit operations ending: elapsed time is 00:00:21" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1534201003924 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/output_files/modulo_IZ_v3.fit.smsg " "Generated suppressed messages file C:/Users/Carol/Desktop/TCC/01 - codigos Verilog/10 - modulo_IZ_v3/output_files/modulo_IZ_v3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1534201005099 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6392 " "Peak virtual memory: 6392 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1534201007629 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 13 19:56:47 2018 " "Processing ended: Mon Aug 13 19:56:47 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1534201007629 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:56 " "Elapsed time: 00:02:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1534201007629 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:10 " "Total CPU time (on all processors): 00:05:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1534201007629 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1534201007629 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1534201009115 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1534201009121 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 13 19:56:48 2018 " "Processing started: Mon Aug 13 19:56:48 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1534201009121 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1534201009121 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off modulo_IZ_v3 -c modulo_IZ_v3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off modulo_IZ_v3 -c modulo_IZ_v3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1534201009122 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1534201010646 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1534201019028 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4892 " "Peak virtual memory: 4892 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1534201019608 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 13 19:56:59 2018 " "Processing ended: Mon Aug 13 19:56:59 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1534201019608 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1534201019608 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1534201019608 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1534201019608 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1534201020326 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1534201021141 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1534201021148 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 13 19:57:00 2018 " "Processing started: Mon Aug 13 19:57:00 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1534201021148 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534201021148 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta modulo_IZ_v3 -c modulo_IZ_v3 " "Command: quartus_sta modulo_IZ_v3 -c modulo_IZ_v3" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534201021148 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1534201021356 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1534201022755 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534201022755 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534201022812 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534201022812 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "modulo_IZ_v3.sdc " "Synopsys Design Constraints File file not found: 'modulo_IZ_v3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1534201024045 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534201024045 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1534201024087 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534201024087 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534201024169 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534201024170 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1534201024172 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1534201024207 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1534201024784 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534201024784 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.588 " "Worst-case setup slack is -7.588" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534201024787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534201024787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.588          -15966.514 clk  " "   -7.588          -15966.514 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534201024787 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534201024787 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.294 " "Worst-case hold slack is 0.294" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534201024837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534201024837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294               0.000 clk  " "    0.294               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534201024837 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534201024837 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534201024841 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534201024844 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.225 " "Worst-case minimum pulse width slack is -2.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534201024850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534201024850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.225           -3478.371 clk  " "   -2.225           -3478.371 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534201024850 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534201024850 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 207 synchronizer chains. " "Report Metastability: Found 207 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1534201024919 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534201024919 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1534201024924 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534201024979 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534201031151 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534201031600 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1534201031746 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534201031746 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.769 " "Worst-case setup slack is -7.769" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534201031749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534201031749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.769          -15322.024 clk  " "   -7.769          -15322.024 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534201031749 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534201031749 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.278 " "Worst-case hold slack is 0.278" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534201031799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534201031799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.278               0.000 clk  " "    0.278               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534201031799 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534201031799 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534201031802 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534201031805 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.225 " "Worst-case minimum pulse width slack is -2.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534201031811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534201031811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.225           -3674.896 clk  " "   -2.225           -3674.896 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534201031811 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534201031811 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 207 synchronizer chains. " "Report Metastability: Found 207 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1534201031881 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534201031881 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1534201031886 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534201032106 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534201038449 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534201038902 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1534201038946 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534201038946 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.856 " "Worst-case setup slack is -3.856" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534201038949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534201038949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.856           -7903.822 clk  " "   -3.856           -7903.822 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534201038949 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534201038949 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.178 " "Worst-case hold slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534201039003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534201039003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 clk  " "    0.178               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534201039003 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534201039003 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534201039006 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534201039010 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534201039016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534201039016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174           -1258.642 clk  " "   -2.174           -1258.642 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534201039016 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534201039016 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 207 synchronizer chains. " "Report Metastability: Found 207 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1534201039076 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534201039076 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1534201039080 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534201039569 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1534201039745 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534201039745 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.477 " "Worst-case setup slack is -3.477" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534201039748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534201039748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.477           -6649.927 clk  " "   -3.477           -6649.927 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534201039748 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534201039748 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.150 " "Worst-case hold slack is 0.150" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534201039819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534201039819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 clk  " "    0.150               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534201039819 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534201039819 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534201039823 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534201039826 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534201039832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534201039832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174           -1262.392 clk  " "   -2.174           -1262.392 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534201039832 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534201039832 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 207 synchronizer chains. " "Report Metastability: Found 207 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1534201039897 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534201039897 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534201041852 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534201041865 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5235 " "Peak virtual memory: 5235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1534201041991 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 13 19:57:21 2018 " "Processing ended: Mon Aug 13 19:57:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1534201041991 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1534201041991 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1534201041991 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534201041991 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 14 s " "Quartus Prime Full Compilation was successful. 0 errors, 14 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534201042819 ""}
