Updating project device from '4vfx60' to 'xc4vfx60'.
INFO:encore:314 - Created non-GUI application for batch mode execution.
Wrote CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generic values...
Finished resolving generic values.
Generating IP...
Configuring files for chipscope_vio_0 root...
Gathering HDL files for chipscope_vio_0 root...
Creating XST project for chipscope_vio_0...
Creating XST script file for chipscope_vio_0...
Creating XST instantiation file for chipscope_vio_0...
Running XST for chipscope_vio_0...
XST: HDL Compilation
XST: Design Hierarchy Analysis
XST: HDL Analysis
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
Not generating VHDL wrapper
Not generating Verilog wrapper
Skipping VHDL instantiation template for chipscope_vio_0...
Skipping Verilog instantiation template for chipscope_vio_0...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: chipscope_vio_0.xco
XMDF file found: chipscope_vio_0_xmdf.tcl
WARNING: chipscope_vio_0.vhd does not exist, will not be added to ISE project.
WARNING: chipscope_vio_0.vho does not exist, will not be added to ISE project.
Adding
/raid/home/akumar17/thesis/sdn_switch/edk/implementation/chipscope_vio_0_wrapper
/tmp/_cg/chipscope_vio_0.asy -view all -origin_type imported
Adding
/raid/home/akumar17/thesis/sdn_switch/edk/implementation/chipscope_vio_0_wrapper
/tmp/_cg/chipscope_vio_0.ngc -view all -origin_type created
Checking file
"/raid/home/akumar17/thesis/sdn_switch/edk/implementation/chipscope_vio_0_wrappe
r/tmp/_cg/chipscope_vio_0.ngc" for project device match ...
File
"/raid/home/akumar17/thesis/sdn_switch/edk/implementation/chipscope_vio_0_wrappe
r/tmp/_cg/chipscope_vio_0.ngc" device information matches project device.
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/chipscope_vio_0"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
