// testbench.sv
`timescale 1ns/1ps

module and_gate_testbench;
  reg A,B;
  wire Y;
  and_gate DUT(Y,A,B);
  initial begin
    $dumpfile("design.vcd");
      $dumpvars(0, and_gate_testbench);
      $monitor($time,"A=%b , B=%b ,Y=%b",A,B,Y);
      #5 A=0;B=0;
      #5 A=0;B=1;
      #5 A=1;B=0;
      #5 A=1;B=1;
      #5 $finish;
   end
endmodule
          
