
*** Running vivado
    with args -log design_1_yolo_conv_top_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_yolo_conv_top_0_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_yolo_conv_top_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/xavier/MSc_Project/hls/ip_fp'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx_2019_1/Vivado/2019.1/data/ip'.
Command: synth_design -top design_1_yolo_conv_top_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18403 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1698.840 ; gain = 154.715 ; free physical = 319 ; free virtual = 11455
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_yolo_conv_top_0_0' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ip/design_1_yolo_conv_top_0_0/synth/design_1_yolo_conv_top_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:12]
	Parameter ap_ST_fsm_state1 bound to: 9'b000000001 
	Parameter ap_ST_fsm_state2 bound to: 9'b000000010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 9'b000000100 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 9'b000001000 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 9'b000010000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 9'b000100000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 9'b001000000 
	Parameter ap_ST_fsm_pp0_stage5 bound to: 9'b010000000 
	Parameter ap_ST_fsm_state33 bound to: 9'b100000000 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:112]
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top_AXILiteS_s_axi' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top_AXILiteS_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 4'b0000 
	Parameter ADDR_GIE bound to: 4'b0100 
	Parameter ADDR_IER bound to: 4'b1000 
	Parameter ADDR_ISR bound to: 4'b1100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top_AXILiteS_s_axi.v:184]
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top_AXILiteS_s_axi' (1#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top_AXILiteS_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top_line_buff_group_0_va' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top_line_buff_group_0_va.v:52]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 836 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top_line_buff_group_0_va_ram' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top_line_buff_group_0_va.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 836 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top_line_buff_group_0_va.v:22]
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top_line_buff_group_0_va_ram' (2#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top_line_buff_group_0_va.v:6]
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top_line_buff_group_0_va' (3#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top_line_buff_group_0_va.v:52]
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top_line_buff_group_1_va' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top_line_buff_group_1_va.v:52]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 418 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top_line_buff_group_1_va_ram' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top_line_buff_group_1_va.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 418 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top_line_buff_group_1_va.v:22]
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top_line_buff_group_1_va_ram' (4#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top_line_buff_group_1_va.v:6]
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top_line_buff_group_1_va' (5#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top_line_buff_group_1_va.v:52]
INFO: [Synth 8-6157] synthesizing module 'window_macc' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc.v:56]
INFO: [Synth 8-6157] synthesizing module 'window_macc_kernel_weight_fp' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc_kernel_weight_fp.v:151]
	Parameter DataWidth bound to: 14 - type: integer 
	Parameter AddressRange bound to: 432 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'window_macc_kernel_weight_fp_rom' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc_kernel_weight_fp.v:6]
	Parameter DWIDTH bound to: 14 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 432 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc_kernel_weight_fp.v:42]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc_kernel_weight_fp.v:43]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc_kernel_weight_fp.v:44]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc_kernel_weight_fp.v:45]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc_kernel_weight_fp.v:46]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_fp_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc_kernel_weight_fp.v:49]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_fp_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc_kernel_weight_fp.v:50]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_fp_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc_kernel_weight_fp.v:51]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_fp_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc_kernel_weight_fp.v:52]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_fp_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc_kernel_weight_fp.v:53]
INFO: [Synth 8-6155] done synthesizing module 'window_macc_kernel_weight_fp_rom' (6#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc_kernel_weight_fp.v:6]
INFO: [Synth 8-6155] done synthesizing module 'window_macc_kernel_weight_fp' (7#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc_kernel_weight_fp.v:151]
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top_mul_mul_14s_16s_30_1_1' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top_mul_mul_14s_16s_30_1_1.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top_mul_mul_14s_16s_30_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0' (8#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top_mul_mul_14s_16s_30_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top_mul_mul_14s_16s_30_1_1' (9#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top_mul_mul_14s_16s_30_1_1.v:13]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc.v:1509]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc.v:1725]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc.v:1727]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc.v:1729]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc.v:1731]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc.v:1733]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc.v:1735]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc.v:1737]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc.v:1739]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc.v:1741]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc.v:1743]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc.v:1745]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc.v:1747]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc.v:1749]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc.v:1751]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc.v:1753]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc.v:1755]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc.v:1757]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc.v:1759]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc.v:1761]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc.v:1763]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc.v:1765]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc.v:1767]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc.v:1769]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc.v:1771]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc.v:1773]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc.v:1775]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc.v:1777]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc.v:1779]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc.v:1781]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc.v:1783]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc.v:1785]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc.v:1787]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc.v:1789]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc.v:1791]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc.v:1793]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc.v:1795]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc.v:1797]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc.v:1799]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc.v:1801]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc.v:1803]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc.v:1805]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc.v:1807]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc.v:1809]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc.v:1811]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc.v:1813]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc.v:1815]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc.v:1817]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc.v:1819]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc.v:1821]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc.v:1823]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc.v:1825]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc.v:1827]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc.v:1829]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc.v:1831]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc.v:1833]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc.v:1835]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc.v:1837]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc.v:1839]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc.v:1841]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc.v:1843]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc.v:1845]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc.v:1847]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc.v:1849]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc.v:1851]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc.v:1853]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc.v:1855]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc.v:1857]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc.v:1859]
INFO: [Synth 8-6155] done synthesizing module 'window_macc' (10#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/window_macc.v:10]
INFO: [Synth 8-6157] synthesizing module 'out_stream_merge' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/out_stream_merge.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0001 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 4'b0100 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/out_stream_merge.v:240]
INFO: [Synth 8-6155] done synthesizing module 'out_stream_merge' (11#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/out_stream_merge.v:10]
INFO: [Synth 8-6157] synthesizing module 'fork_window' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/fork_window.v:10]
INFO: [Synth 8-6155] done synthesizing module 'fork_window' (12#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/fork_window.v:10]
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top_mul_mul_6ns_16s_22_1_1' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top_mul_mul_6ns_16s_22_1_1.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top_mul_mul_6ns_16s_22_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1' (13#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top_mul_mul_6ns_16s_22_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top_mul_mul_6ns_16s_22_1_1' (14#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top_mul_mul_6ns_16s_22_1_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d2_A' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/fifo_w16_d2_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d2_A_shiftReg' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/fifo_w16_d2_A.v:8]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d2_A_shiftReg' (15#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/fifo_w16_d2_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d2_A' (16#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/fifo_w16_d2_A.v:42]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:7687]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:7689]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:7691]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:7693]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:7695]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:7697]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:7699]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:7701]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:7703]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:7705]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:7707]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:7709]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:7711]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:7713]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:7715]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:7717]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:9263]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:9521]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:9523]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:9525]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:9527]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:9529]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:9531]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:9533]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:9535]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:9537]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:10055]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:10057]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:10059]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:10061]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:10063]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top' (17#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_yolo_conv_top_0_0' (18#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ip/design_1_yolo_conv_top_0_0/synth/design_1_yolo_conv_top_0_0.v:58]
WARNING: [Synth 8-3331] design out_stream_merge has unconnected port input_ch_idx[1]
WARNING: [Synth 8-3331] design window_macc_kernel_weight_fp has unconnected port reset
WARNING: [Synth 8-3331] design yolo_conv_top_line_buff_group_1_va has unconnected port reset
WARNING: [Synth 8-3331] design yolo_conv_top_line_buff_group_0_va has unconnected port reset
WARNING: [Synth 8-3331] design yolo_conv_top_AXILiteS_s_axi has unconnected port WDATA[31]
WARNING: [Synth 8-3331] design yolo_conv_top_AXILiteS_s_axi has unconnected port WDATA[30]
WARNING: [Synth 8-3331] design yolo_conv_top_AXILiteS_s_axi has unconnected port WDATA[29]
WARNING: [Synth 8-3331] design yolo_conv_top_AXILiteS_s_axi has unconnected port WDATA[28]
WARNING: [Synth 8-3331] design yolo_conv_top_AXILiteS_s_axi has unconnected port WDATA[27]
WARNING: [Synth 8-3331] design yolo_conv_top_AXILiteS_s_axi has unconnected port WDATA[26]
WARNING: [Synth 8-3331] design yolo_conv_top_AXILiteS_s_axi has unconnected port WDATA[25]
WARNING: [Synth 8-3331] design yolo_conv_top_AXILiteS_s_axi has unconnected port WDATA[24]
WARNING: [Synth 8-3331] design yolo_conv_top_AXILiteS_s_axi has unconnected port WDATA[23]
WARNING: [Synth 8-3331] design yolo_conv_top_AXILiteS_s_axi has unconnected port WDATA[22]
WARNING: [Synth 8-3331] design yolo_conv_top_AXILiteS_s_axi has unconnected port WDATA[21]
WARNING: [Synth 8-3331] design yolo_conv_top_AXILiteS_s_axi has unconnected port WDATA[20]
WARNING: [Synth 8-3331] design yolo_conv_top_AXILiteS_s_axi has unconnected port WDATA[19]
WARNING: [Synth 8-3331] design yolo_conv_top_AXILiteS_s_axi has unconnected port WDATA[18]
WARNING: [Synth 8-3331] design yolo_conv_top_AXILiteS_s_axi has unconnected port WDATA[17]
WARNING: [Synth 8-3331] design yolo_conv_top_AXILiteS_s_axi has unconnected port WDATA[16]
WARNING: [Synth 8-3331] design yolo_conv_top_AXILiteS_s_axi has unconnected port WDATA[15]
WARNING: [Synth 8-3331] design yolo_conv_top_AXILiteS_s_axi has unconnected port WDATA[14]
WARNING: [Synth 8-3331] design yolo_conv_top_AXILiteS_s_axi has unconnected port WDATA[13]
WARNING: [Synth 8-3331] design yolo_conv_top_AXILiteS_s_axi has unconnected port WDATA[12]
WARNING: [Synth 8-3331] design yolo_conv_top_AXILiteS_s_axi has unconnected port WDATA[11]
WARNING: [Synth 8-3331] design yolo_conv_top_AXILiteS_s_axi has unconnected port WDATA[10]
WARNING: [Synth 8-3331] design yolo_conv_top_AXILiteS_s_axi has unconnected port WDATA[9]
WARNING: [Synth 8-3331] design yolo_conv_top_AXILiteS_s_axi has unconnected port WDATA[8]
WARNING: [Synth 8-3331] design yolo_conv_top_AXILiteS_s_axi has unconnected port WDATA[6]
WARNING: [Synth 8-3331] design yolo_conv_top_AXILiteS_s_axi has unconnected port WDATA[5]
WARNING: [Synth 8-3331] design yolo_conv_top_AXILiteS_s_axi has unconnected port WDATA[4]
WARNING: [Synth 8-3331] design yolo_conv_top_AXILiteS_s_axi has unconnected port WDATA[3]
WARNING: [Synth 8-3331] design yolo_conv_top_AXILiteS_s_axi has unconnected port WDATA[2]
WARNING: [Synth 8-3331] design yolo_conv_top_AXILiteS_s_axi has unconnected port WSTRB[3]
WARNING: [Synth 8-3331] design yolo_conv_top_AXILiteS_s_axi has unconnected port WSTRB[2]
WARNING: [Synth 8-3331] design yolo_conv_top_AXILiteS_s_axi has unconnected port WSTRB[1]
WARNING: [Synth 8-3331] design yolo_conv_top has unconnected port inStream_TLAST[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1803.527 ; gain = 259.402 ; free physical = 227 ; free virtual = 11365
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1821.340 ; gain = 277.215 ; free physical = 240 ; free virtual = 11377
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1821.340 ; gain = 277.215 ; free physical = 240 ; free virtual = 11377
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ip/design_1_yolo_conv_top_0_0/constraints/yolo_conv_top_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ip/design_1_yolo_conv_top_0_0/constraints/yolo_conv_top_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.runs/design_1_yolo_conv_top_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.runs/design_1_yolo_conv_top_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1975.012 ; gain = 0.000 ; free physical = 144 ; free virtual = 11201
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.35 . Memory (MB): peak = 1986.918 ; gain = 11.906 ; free physical = 154 ; free virtual = 11211
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1986.918 ; gain = 442.793 ; free physical = 261 ; free virtual = 11318
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1986.918 ; gain = 442.793 ; free physical = 261 ; free virtual = 11318
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.runs/design_1_yolo_conv_top_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1986.918 ; gain = 442.793 ; free physical = 261 ; free virtual = 11318
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'yolo_conv_top_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'yolo_conv_top_AXILiteS_s_axi'
INFO: [Synth 8-7031] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram2" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram2" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram3" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram3" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram4" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'tmp_109_reg_12986_reg[0:0]' into 'tmp_105_reg_12980_reg[0:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:4773]
INFO: [Synth 8-4471] merging register 'tmp_121_reg_13011_reg[0:0]' into 'tmp_117_reg_13005_reg[0:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:4775]
INFO: [Synth 8-4471] merging register 'tmp_97_reg_12961_reg[0:0]' into 'tmp_93_reg_12955_reg[0:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:4777]
INFO: [Synth 8-4471] merging register 'tmp_205_reg_13464_reg[0:0]' into 'tmp_201_reg_13458_reg[0:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:4793]
INFO: [Synth 8-4471] merging register 'tmp_217_reg_13489_reg[0:0]' into 'tmp_213_reg_13483_reg[0:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:4795]
INFO: [Synth 8-4471] merging register 'tmp_229_reg_13514_reg[0:0]' into 'tmp_225_reg_13508_reg[0:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:4797]
INFO: [Synth 8-4471] merging register 'tmp_241_reg_13554_reg[0:0]' into 'tmp_237_reg_13548_reg[0:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:4811]
INFO: [Synth 8-4471] merging register 'tmp_133_reg_13191_reg[0:0]' into 'tmp_129_reg_13185_reg[0:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:4843]
INFO: [Synth 8-4471] merging register 'tmp_145_reg_13216_reg[0:0]' into 'tmp_141_reg_13210_reg[0:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:4845]
INFO: [Synth 8-4471] merging register 'tmp_157_reg_13247_reg[0:0]' into 'tmp_153_reg_13241_reg[0:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:4847]
INFO: [Synth 8-4471] merging register 'tmp_169_reg_13360_reg[0:0]' into 'tmp_165_reg_13354_reg[0:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:4865]
INFO: [Synth 8-4471] merging register 'tmp_181_reg_13385_reg[0:0]' into 'tmp_177_reg_13379_reg[0:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:4867]
INFO: [Synth 8-4471] merging register 'tmp_193_reg_13410_reg[0:0]' into 'tmp_189_reg_13404_reg[0:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:4869]
INFO: [Synth 8-4471] merging register 'tmp_61_reg_12797_reg[0:0]' into 'tmp_57_reg_12791_reg[0:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:5000]
INFO: [Synth 8-4471] merging register 'tmp_73_reg_12822_reg[0:0]' into 'tmp_69_reg_12816_reg[0:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:5002]
INFO: [Synth 8-4471] merging register 'tmp_85_reg_12847_reg[0:0]' into 'tmp_81_reg_12841_reg[0:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:5004]
INFO: [Synth 8-4471] merging register 'line_buff_group_0_va_14_reg_11415_reg[9:0]' into 'line_buff_group_0_va_10_reg_11410_reg[9:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:5287]
INFO: [Synth 8-4471] merging register 'line_buff_group_0_va_6_reg_11405_reg[9:0]' into 'line_buff_group_0_va_10_reg_11410_reg[9:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:5288]
INFO: [Synth 8-4471] merging register 'line_buff_group_0_va_7_reg_11335_reg[9:0]' into 'line_buff_group_0_va_11_reg_11340_reg[9:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:5295]
INFO: [Synth 8-4471] merging register 'line_buff_group_0_va_4_reg_11345_reg[9:0]' into 'line_buff_group_0_va_12_reg_11365_reg[9:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:5304]
INFO: [Synth 8-4471] merging register 'line_buff_group_0_va_5_reg_11350_reg[9:0]' into 'line_buff_group_0_va_13_reg_11370_reg[9:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:5305]
INFO: [Synth 8-4471] merging register 'line_buff_group_0_va_8_reg_11355_reg[9:0]' into 'line_buff_group_0_va_12_reg_11365_reg[9:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:5306]
INFO: [Synth 8-4471] merging register 'line_buff_group_0_va_9_reg_11360_reg[9:0]' into 'line_buff_group_0_va_13_reg_11370_reg[9:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:5307]
INFO: [Synth 8-4471] merging register 'line_buff_group_1_va_9_reg_11325_reg[8:0]' into 'line_buff_group_1_va_7_reg_11320_reg[8:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:5314]
INFO: [Synth 8-4471] merging register 'add_ln106_reg_11963_reg[0:0]' into 'mul_ln203_reg_11299_reg[0:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:11481]
INFO: [Synth 8-4471] merging register 'add_ln106_2_reg_11973_reg[0:0]' into 'mul_ln203_reg_11299_reg[0:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:11485]
INFO: [Synth 8-4471] merging register 'add_ln106_3_reg_11978_reg[0:0]' into 'add_ln106_1_reg_11968_reg[0:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:11487]
INFO: [Synth 8-4471] merging register 'add_ln106_4_reg_11983_reg[0:0]' into 'mul_ln203_reg_11299_reg[0:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:11489]
INFO: [Synth 8-4471] merging register 'add_ln104_reg_12473_reg[0:0]' into 'add_ln106_1_reg_11968_reg[0:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:11457]
INFO: [Synth 8-4471] merging register 'add_ln104_1_reg_12478_reg[0:0]' into 'mul_ln203_reg_11299_reg[0:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:11459]
INFO: [Synth 8-4471] merging register 'add_ln104_2_reg_12483_reg[0:0]' into 'add_ln106_1_reg_11968_reg[0:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:11461]
INFO: [Synth 8-4471] merging register 'add_ln104_3_reg_12488_reg[0:0]' into 'add_ln106_1_reg_11968_reg[0:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:11465]
INFO: [Synth 8-4471] merging register 'add_ln104_4_reg_12500_reg[0:0]' into 'mul_ln203_reg_11299_reg[0:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:11467]
INFO: [Synth 8-4471] merging register 'add_ln104_5_reg_12505_reg[0:0]' into 'add_ln106_1_reg_11968_reg[0:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:11447]
INFO: [Synth 8-4471] merging register 'add_ln104_6_reg_12510_reg[0:0]' into 'mul_ln203_reg_11299_reg[0:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:10351]
INFO: [Synth 8-4471] merging register 'add_ln104_7_reg_12515_reg[0:0]' into 'add_ln106_1_reg_11968_reg[0:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:11581]
INFO: [Synth 8-4471] merging register 'add_ln104_8_reg_12520_reg[0:0]' into 'mul_ln203_reg_11299_reg[0:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:11582]
INFO: [Synth 8-4471] merging register 'add_ln106_5_reg_12550_reg[0:0]' into 'add_ln106_1_reg_11968_reg[0:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:11491]
INFO: [Synth 8-4471] merging register 'add_ln106_6_reg_12555_reg[0:0]' into 'mul_ln203_reg_11299_reg[0:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:11471]
INFO: [Synth 8-4471] merging register 'add_ln104_9_reg_12560_reg[0:0]' into 'add_ln106_1_reg_11968_reg[0:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:11585]
INFO: [Synth 8-4471] merging register 'add_ln104_10_reg_12565_reg[0:0]' into 'mul_ln203_reg_11299_reg[0:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:11586]
INFO: [Synth 8-4471] merging register 'add_ln104_11_reg_12570_reg[0:0]' into 'add_ln106_1_reg_11968_reg[0:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:10353]
INFO: [Synth 8-4471] merging register 'add_ln106_7_reg_12575_reg[0:0]' into 'add_ln106_1_reg_11968_reg[0:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:10359]
INFO: [Synth 8-4471] merging register 'add_ln106_8_reg_12580_reg[0:0]' into 'mul_ln203_reg_11299_reg[0:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:11589]
INFO: [Synth 8-4471] merging register 'add_ln106_9_reg_12585_reg[0:0]' into 'add_ln106_1_reg_11968_reg[0:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:11590]
INFO: [Synth 8-4471] merging register 'add_ln106_10_reg_12590_reg[0:0]' into 'mul_ln203_reg_11299_reg[0:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:11591]
INFO: [Synth 8-4471] merging register 'add_ln106_11_reg_12595_reg[0:0]' into 'mul_ln203_reg_11299_reg[0:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:11592]
INFO: [Synth 8-4471] merging register 'add_ln106_12_reg_12600_reg[0:0]' into 'add_ln106_1_reg_11968_reg[0:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:11593]
INFO: [Synth 8-4471] merging register 'add_ln106_13_reg_12605_reg[0:0]' into 'mul_ln203_reg_11299_reg[0:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:10357]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'yolo_conv_top_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'yolo_conv_top_AXILiteS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 1986.918 ; gain = 442.793 ; free physical = 220 ; free virtual = 11279
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |yolo_conv_top__GB0 |           1|     28158|
|2     |yolo_conv_top__GB1 |           1|      7893|
|3     |yolo_conv_top__GB2 |           1|     16343|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 16    
	   2 Input     17 Bit       Adders := 80    
	   2 Input     16 Bit       Adders := 134   
	   3 Input     16 Bit       Adders := 16    
	   2 Input     15 Bit       Adders := 16    
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 65    
	   2 Input      8 Bit       Adders := 9     
	   2 Input      7 Bit       Adders := 6     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 17    
+---XORs : 
	   2 Input      1 Bit         XORs := 562   
+---Registers : 
	               32 Bit    Registers := 5     
	               30 Bit    Registers := 54    
	               22 Bit    Registers := 16    
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 665   
	               14 Bit    Registers := 108   
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 13    
	                8 Bit    Registers := 9     
	                7 Bit    Registers := 79    
	                6 Bit    Registers := 70    
	                5 Bit    Registers := 66    
	                4 Bit    Registers := 22    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 48    
	                1 Bit    Registers := 606   
+---RAMs : 
	              13K Bit         RAMs := 3     
	               6K Bit         RAMs := 3     
+---ROMs : 
	                              ROMs := 54    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 445   
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 17    
	   3 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 11    
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 306   
	   3 Input      1 Bit        Muxes := 54    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module yolo_conv_top_line_buff_group_0_va_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              13K Bit         RAMs := 1     
Module yolo_conv_top_line_buff_group_0_va_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              13K Bit         RAMs := 1     
Module yolo_conv_top_line_buff_group_0_va_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              13K Bit         RAMs := 1     
Module yolo_conv_top_line_buff_group_1_va_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               6K Bit         RAMs := 1     
Module yolo_conv_top_line_buff_group_1_va_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               6K Bit         RAMs := 1     
Module yolo_conv_top_line_buff_group_1_va_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               6K Bit         RAMs := 1     
Module window_macc_kernel_weight_fp_rom__1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 9     
+---ROMs : 
	                              ROMs := 9     
Module window_macc__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 8     
	   2 Input     16 Bit       Adders := 17    
	   2 Input      9 Bit       Adders := 8     
+---XORs : 
	   2 Input      1 Bit         XORs := 69    
+---Registers : 
	               30 Bit    Registers := 9     
	               16 Bit    Registers := 43    
	               14 Bit    Registers := 9     
	                7 Bit    Registers := 9     
	                6 Bit    Registers := 9     
	                5 Bit    Registers := 9     
	                1 Bit    Registers := 71    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 33    
	   2 Input      1 Bit        Muxes := 27    
	   3 Input      1 Bit        Muxes := 9     
Module window_macc_kernel_weight_fp_rom__2 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 9     
+---ROMs : 
	                              ROMs := 9     
Module window_macc__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 8     
	   2 Input     16 Bit       Adders := 17    
	   2 Input      9 Bit       Adders := 8     
+---XORs : 
	   2 Input      1 Bit         XORs := 69    
+---Registers : 
	               30 Bit    Registers := 9     
	               16 Bit    Registers := 43    
	               14 Bit    Registers := 9     
	                7 Bit    Registers := 9     
	                6 Bit    Registers := 9     
	                5 Bit    Registers := 9     
	                1 Bit    Registers := 71    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 33    
	   2 Input      1 Bit        Muxes := 27    
	   3 Input      1 Bit        Muxes := 9     
Module window_macc_kernel_weight_fp_rom__3 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 9     
+---ROMs : 
	                              ROMs := 9     
Module window_macc__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 8     
	   2 Input     16 Bit       Adders := 17    
	   2 Input      9 Bit       Adders := 8     
+---XORs : 
	   2 Input      1 Bit         XORs := 69    
+---Registers : 
	               30 Bit    Registers := 9     
	               16 Bit    Registers := 43    
	               14 Bit    Registers := 9     
	                7 Bit    Registers := 9     
	                6 Bit    Registers := 9     
	                5 Bit    Registers := 9     
	                1 Bit    Registers := 71    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 33    
	   2 Input      1 Bit        Muxes := 27    
	   3 Input      1 Bit        Muxes := 9     
Module window_macc_kernel_weight_fp_rom__4 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 9     
+---ROMs : 
	                              ROMs := 9     
Module window_macc__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 8     
	   2 Input     16 Bit       Adders := 17    
	   2 Input      9 Bit       Adders := 8     
+---XORs : 
	   2 Input      1 Bit         XORs := 69    
+---Registers : 
	               30 Bit    Registers := 9     
	               16 Bit    Registers := 43    
	               14 Bit    Registers := 9     
	                7 Bit    Registers := 9     
	                6 Bit    Registers := 9     
	                5 Bit    Registers := 9     
	                1 Bit    Registers := 71    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 33    
	   2 Input      1 Bit        Muxes := 27    
	   3 Input      1 Bit        Muxes := 9     
Module window_macc_kernel_weight_fp_rom__5 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 9     
+---ROMs : 
	                              ROMs := 9     
Module window_macc__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 8     
	   2 Input     16 Bit       Adders := 17    
	   2 Input      9 Bit       Adders := 8     
+---XORs : 
	   2 Input      1 Bit         XORs := 69    
+---Registers : 
	               30 Bit    Registers := 9     
	               16 Bit    Registers := 43    
	               14 Bit    Registers := 9     
	                7 Bit    Registers := 9     
	                6 Bit    Registers := 9     
	                5 Bit    Registers := 9     
	                1 Bit    Registers := 71    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 33    
	   2 Input      1 Bit        Muxes := 27    
	   3 Input      1 Bit        Muxes := 9     
Module window_macc_kernel_weight_fp_rom 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 9     
+---ROMs : 
	                              ROMs := 9     
Module window_macc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 8     
	   2 Input     16 Bit       Adders := 17    
	   2 Input      9 Bit       Adders := 8     
+---XORs : 
	   2 Input      1 Bit         XORs := 69    
+---Registers : 
	               30 Bit    Registers := 9     
	               16 Bit    Registers := 43    
	               14 Bit    Registers := 9     
	                7 Bit    Registers := 9     
	                6 Bit    Registers := 9     
	                5 Bit    Registers := 9     
	                1 Bit    Registers := 71    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 33    
	   2 Input      1 Bit        Muxes := 27    
	   3 Input      1 Bit        Muxes := 9     
Module yolo_conv_top_AXILiteS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module fifo_w16_d2_A_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module out_stream_merge 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 28    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 13    
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 37    
Module yolo_conv_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 16    
	   2 Input     17 Bit       Adders := 32    
	   2 Input     16 Bit       Adders := 32    
	   3 Input     16 Bit       Adders := 16    
	   2 Input     15 Bit       Adders := 16    
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 17    
	   2 Input      8 Bit       Adders := 9     
	   2 Input      7 Bit       Adders := 6     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 146   
+---Registers : 
	               32 Bit    Registers := 4     
	               22 Bit    Registers := 16    
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 357   
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 13    
	                8 Bit    Registers := 9     
	                7 Bit    Registers := 25    
	                6 Bit    Registers := 14    
	                5 Bit    Registers := 10    
	                4 Bit    Registers := 16    
	                2 Bit    Registers := 28    
	                1 Bit    Registers := 112   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 218   
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 17    
	   3 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 24    
	   4 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 42    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U10/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A''*B2.
DSP Report: register kernel_weight_fp_loa_reg_3510_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U10/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_0_0_val_V_r_1_reg_3460_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U10/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_0_0_val_V_r_1_reg_3460_pp0_iter1_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U10/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator yolo_conv_top_mul_mul_14s_16s_30_1_1_U10/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U10/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U11/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A''*B2.
DSP Report: register kernel_weight_fp_loa_1_reg_3515_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U11/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_0_1_val_V_r_1_reg_3455_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U11/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_0_1_val_V_r_1_reg_3455_pp0_iter1_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U11/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator yolo_conv_top_mul_mul_14s_16s_30_1_1_U11/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U11/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U12/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A''*B2.
DSP Report: register kernel_weight_fp_loa_2_reg_3520_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U12/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_0_2_val_V_r_1_reg_3450_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U12/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_0_2_val_V_r_1_reg_3450_pp0_iter1_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U12/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator yolo_conv_top_mul_mul_14s_16s_30_1_1_U12/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U12/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U13/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A''*B2.
DSP Report: register kernel_weight_fp_loa_3_reg_3525_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U13/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_1_0_val_V_r_1_reg_3445_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U13/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_1_0_val_V_r_1_reg_3445_pp0_iter1_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U13/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator yolo_conv_top_mul_mul_14s_16s_30_1_1_U13/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U13/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U14/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A''*B2.
DSP Report: register kernel_weight_fp_loa_4_reg_3530_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U14/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_1_1_val_V_r_1_reg_3440_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U14/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_1_1_val_V_r_1_reg_3440_pp0_iter1_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U14/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator yolo_conv_top_mul_mul_14s_16s_30_1_1_U14/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U14/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U15/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A''*B2.
DSP Report: register kernel_weight_fp_loa_5_reg_3535_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U15/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_1_2_val_V_r_1_reg_3435_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U15/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_1_2_val_V_r_1_reg_3435_pp0_iter1_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U15/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator yolo_conv_top_mul_mul_14s_16s_30_1_1_U15/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U15/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U16/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A''*B2.
DSP Report: register kernel_weight_fp_loa_6_reg_3540_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U16/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_2_0_val_V_r_1_reg_3430_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U16/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_2_0_val_V_r_1_reg_3430_pp0_iter1_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U16/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator yolo_conv_top_mul_mul_14s_16s_30_1_1_U16/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U16/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U17/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A''*B2.
DSP Report: register kernel_weight_fp_loa_7_reg_3545_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U17/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_2_1_val_V_r_1_reg_3425_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U17/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_2_1_val_V_r_1_reg_3425_pp0_iter1_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U17/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator yolo_conv_top_mul_mul_14s_16s_30_1_1_U17/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U17/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U18/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A''*B2.
DSP Report: register kernel_weight_fp_loa_8_reg_3550_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U18/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_2_2_val_V_r_1_reg_3420_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U18/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_2_2_val_V_r_1_reg_3420_pp0_iter1_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U18/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator yolo_conv_top_mul_mul_14s_16s_30_1_1_U18/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U18/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U10/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A''*B2.
DSP Report: register kernel_weight_fp_loa_reg_3510_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U10/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_0_0_val_V_r_1_reg_3460_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U10/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_0_0_val_V_r_1_reg_3460_pp0_iter1_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U10/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator yolo_conv_top_mul_mul_14s_16s_30_1_1_U10/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U10/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U11/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A''*B2.
DSP Report: register kernel_weight_fp_loa_1_reg_3515_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U11/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_0_1_val_V_r_1_reg_3455_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U11/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_0_1_val_V_r_1_reg_3455_pp0_iter1_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U11/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator yolo_conv_top_mul_mul_14s_16s_30_1_1_U11/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U11/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U12/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A''*B2.
DSP Report: register kernel_weight_fp_loa_2_reg_3520_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U12/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_0_2_val_V_r_1_reg_3450_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U12/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_0_2_val_V_r_1_reg_3450_pp0_iter1_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U12/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator yolo_conv_top_mul_mul_14s_16s_30_1_1_U12/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U12/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U13/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A''*B2.
DSP Report: register kernel_weight_fp_loa_3_reg_3525_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U13/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_1_0_val_V_r_1_reg_3445_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U13/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_1_0_val_V_r_1_reg_3445_pp0_iter1_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U13/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator yolo_conv_top_mul_mul_14s_16s_30_1_1_U13/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U13/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U14/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A''*B2.
DSP Report: register kernel_weight_fp_loa_4_reg_3530_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U14/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_1_1_val_V_r_1_reg_3440_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U14/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_1_1_val_V_r_1_reg_3440_pp0_iter1_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U14/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator yolo_conv_top_mul_mul_14s_16s_30_1_1_U14/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U14/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U15/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A''*B2.
DSP Report: register kernel_weight_fp_loa_5_reg_3535_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U15/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_1_2_val_V_r_1_reg_3435_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U15/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_1_2_val_V_r_1_reg_3435_pp0_iter1_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U15/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator yolo_conv_top_mul_mul_14s_16s_30_1_1_U15/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U15/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U16/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A''*B2.
DSP Report: register kernel_weight_fp_loa_6_reg_3540_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U16/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_2_0_val_V_r_1_reg_3430_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U16/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_2_0_val_V_r_1_reg_3430_pp0_iter1_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U16/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator yolo_conv_top_mul_mul_14s_16s_30_1_1_U16/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U16/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U17/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A''*B2.
DSP Report: register kernel_weight_fp_loa_7_reg_3545_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U17/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_2_1_val_V_r_1_reg_3425_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U17/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_2_1_val_V_r_1_reg_3425_pp0_iter1_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U17/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator yolo_conv_top_mul_mul_14s_16s_30_1_1_U17/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U17/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U18/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A''*B2.
DSP Report: register kernel_weight_fp_loa_8_reg_3550_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U18/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_2_2_val_V_r_1_reg_3420_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U18/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_2_2_val_V_r_1_reg_3420_pp0_iter1_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U18/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator yolo_conv_top_mul_mul_14s_16s_30_1_1_U18/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U18/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U10/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A''*B2.
DSP Report: register kernel_weight_fp_loa_reg_3510_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U10/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_0_0_val_V_r_1_reg_3460_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U10/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_0_0_val_V_r_1_reg_3460_pp0_iter1_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U10/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator yolo_conv_top_mul_mul_14s_16s_30_1_1_U10/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U10/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U11/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A''*B2.
DSP Report: register kernel_weight_fp_loa_1_reg_3515_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U11/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_0_1_val_V_r_1_reg_3455_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U11/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_0_1_val_V_r_1_reg_3455_pp0_iter1_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U11/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator yolo_conv_top_mul_mul_14s_16s_30_1_1_U11/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U11/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U12/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A''*B2.
DSP Report: register kernel_weight_fp_loa_2_reg_3520_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U12/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_0_2_val_V_r_1_reg_3450_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U12/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_0_2_val_V_r_1_reg_3450_pp0_iter1_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U12/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator yolo_conv_top_mul_mul_14s_16s_30_1_1_U12/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U12/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U13/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A''*B2.
DSP Report: register kernel_weight_fp_loa_3_reg_3525_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U13/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_1_0_val_V_r_1_reg_3445_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U13/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_1_0_val_V_r_1_reg_3445_pp0_iter1_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U13/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator yolo_conv_top_mul_mul_14s_16s_30_1_1_U13/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U13/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U14/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A''*B2.
DSP Report: register kernel_weight_fp_loa_4_reg_3530_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U14/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_1_1_val_V_r_1_reg_3440_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U14/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_1_1_val_V_r_1_reg_3440_pp0_iter1_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U14/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator yolo_conv_top_mul_mul_14s_16s_30_1_1_U14/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U14/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U15/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A''*B2.
DSP Report: register kernel_weight_fp_loa_5_reg_3535_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U15/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_1_2_val_V_r_1_reg_3435_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U15/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_1_2_val_V_r_1_reg_3435_pp0_iter1_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U15/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator yolo_conv_top_mul_mul_14s_16s_30_1_1_U15/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U15/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U16/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A''*B2.
DSP Report: register kernel_weight_fp_loa_6_reg_3540_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U16/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_2_0_val_V_r_1_reg_3430_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U16/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_2_0_val_V_r_1_reg_3430_pp0_iter1_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U16/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator yolo_conv_top_mul_mul_14s_16s_30_1_1_U16/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U16/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U17/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A''*B2.
DSP Report: register kernel_weight_fp_loa_7_reg_3545_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U17/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_2_1_val_V_r_1_reg_3425_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U17/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_2_1_val_V_r_1_reg_3425_pp0_iter1_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U17/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator yolo_conv_top_mul_mul_14s_16s_30_1_1_U17/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U17/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U18/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A''*B2.
DSP Report: register kernel_weight_fp_loa_8_reg_3550_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U18/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_2_2_val_V_r_1_reg_3420_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U18/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_2_2_val_V_r_1_reg_3420_pp0_iter1_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U18/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator yolo_conv_top_mul_mul_14s_16s_30_1_1_U18/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U18/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U10/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A''*B2.
DSP Report: register kernel_weight_fp_loa_reg_3510_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U10/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_0_0_val_V_r_1_reg_3460_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U10/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_0_0_val_V_r_1_reg_3460_pp0_iter1_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U10/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator yolo_conv_top_mul_mul_14s_16s_30_1_1_U10/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U10/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U11/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A''*B2.
DSP Report: register kernel_weight_fp_loa_1_reg_3515_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U11/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_0_1_val_V_r_1_reg_3455_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U11/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_0_1_val_V_r_1_reg_3455_pp0_iter1_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U11/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator yolo_conv_top_mul_mul_14s_16s_30_1_1_U11/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U11/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U12/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A''*B2.
DSP Report: register kernel_weight_fp_loa_2_reg_3520_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U12/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_0_2_val_V_r_1_reg_3450_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U12/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_0_2_val_V_r_1_reg_3450_pp0_iter1_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U12/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator yolo_conv_top_mul_mul_14s_16s_30_1_1_U12/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U12/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U13/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A''*B2.
DSP Report: register kernel_weight_fp_loa_3_reg_3525_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U13/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_1_0_val_V_r_1_reg_3445_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U13/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_1_0_val_V_r_1_reg_3445_pp0_iter1_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U13/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator yolo_conv_top_mul_mul_14s_16s_30_1_1_U13/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U13/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U14/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A''*B2.
DSP Report: register kernel_weight_fp_loa_4_reg_3530_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U14/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_1_1_val_V_r_1_reg_3440_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U14/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_1_1_val_V_r_1_reg_3440_pp0_iter1_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U14/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator yolo_conv_top_mul_mul_14s_16s_30_1_1_U14/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U14/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U15/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A''*B2.
DSP Report: register kernel_weight_fp_loa_5_reg_3535_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U15/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_1_2_val_V_r_1_reg_3435_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U15/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_1_2_val_V_r_1_reg_3435_pp0_iter1_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U15/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator yolo_conv_top_mul_mul_14s_16s_30_1_1_U15/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U15/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U16/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A''*B2.
DSP Report: register kernel_weight_fp_loa_6_reg_3540_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U16/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_2_0_val_V_r_1_reg_3430_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U16/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_2_0_val_V_r_1_reg_3430_pp0_iter1_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U16/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator yolo_conv_top_mul_mul_14s_16s_30_1_1_U16/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U16/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U17/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A''*B2.
DSP Report: register kernel_weight_fp_loa_7_reg_3545_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U17/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_2_1_val_V_r_1_reg_3425_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U17/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_2_1_val_V_r_1_reg_3425_pp0_iter1_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U17/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator yolo_conv_top_mul_mul_14s_16s_30_1_1_U17/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U17/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U18/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A''*B2.
DSP Report: register kernel_weight_fp_loa_8_reg_3550_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U18/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_2_2_val_V_r_1_reg_3420_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U18/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_2_2_val_V_r_1_reg_3420_pp0_iter1_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U18/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator yolo_conv_top_mul_mul_14s_16s_30_1_1_U18/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U18/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
INFO: [Synth 8-4471] merging register 'window_group_0_10_v_8_reg_12213_reg[15:0]' into 'window_group_0_14_v_8_reg_12393_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:5604]
INFO: [Synth 8-4471] merging register 'window_group_0_10_v_7_reg_12208_reg[15:0]' into 'window_group_0_14_v_7_reg_12388_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:5603]
INFO: [Synth 8-4471] merging register 'window_group_0_10_v_6_reg_12203_reg[15:0]' into 'window_group_0_14_v_6_reg_12383_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:5602]
INFO: [Synth 8-4471] merging register 'window_group_0_10_v_5_reg_12198_reg[15:0]' into 'window_group_0_14_v_5_reg_12378_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:5601]
INFO: [Synth 8-4471] merging register 'window_group_0_10_v_4_reg_12193_reg[15:0]' into 'window_group_0_14_v_4_reg_12373_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:5600]
INFO: [Synth 8-4471] merging register 'window_group_0_10_v_3_reg_12188_reg[15:0]' into 'window_group_0_14_v_3_reg_12368_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:5599]
INFO: [Synth 8-4471] merging register 'window_group_0_10_v_2_reg_12183_reg[15:0]' into 'window_group_0_14_v_2_reg_12363_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:5598]
INFO: [Synth 8-4471] merging register 'window_group_0_10_v_1_reg_12178_reg[15:0]' into 'window_group_0_14_v_1_reg_12358_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:5597]
INFO: [Synth 8-4471] merging register 'window_group_0_10_v_reg_12173_reg[15:0]' into 'window_group_0_14_v_reg_12353_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:5605]
INFO: [Synth 8-4471] merging register 'window_group_1_11_v_8_reg_11760_reg[15:0]' into 'window_group_1_12_v_8_reg_11805_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:5182]
INFO: [Synth 8-4471] merging register 'window_group_0_13_v_8_reg_12348_reg[15:0]' into 'window_group_0_14_v_8_reg_12393_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:5631]
INFO: [Synth 8-4471] merging register 'window_group_0_9_va_8_reg_12168_reg[15:0]' into 'window_group_0_14_v_8_reg_12393_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:5685]
INFO: [Synth 8-4471] merging register 'reg_2136_reg[15:0]' into 'reg_2181_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:5439]
INFO: [Synth 8-4471] merging register 'window_group_1_11_v_7_reg_11755_reg[15:0]' into 'window_group_1_12_v_7_reg_11800_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:5181]
INFO: [Synth 8-4471] merging register 'window_group_0_13_v_7_reg_12343_reg[15:0]' into 'window_group_0_14_v_7_reg_12388_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:5630]
INFO: [Synth 8-4471] merging register 'window_group_0_9_va_7_reg_12163_reg[15:0]' into 'window_group_0_14_v_7_reg_12388_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:5684]
INFO: [Synth 8-4471] merging register 'reg_2131_reg[15:0]' into 'reg_2176_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:5438]
INFO: [Synth 8-4471] merging register 'window_group_1_11_v_6_reg_11750_reg[15:0]' into 'window_group_1_12_v_6_reg_11795_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:5180]
INFO: [Synth 8-4471] merging register 'window_group_0_13_v_6_reg_12338_reg[15:0]' into 'window_group_0_14_v_6_reg_12383_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:5629]
INFO: [Synth 8-4471] merging register 'window_group_0_9_va_6_reg_12158_reg[15:0]' into 'window_group_0_14_v_6_reg_12383_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:5683]
INFO: [Synth 8-4471] merging register 'reg_2126_reg[15:0]' into 'reg_2171_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:5437]
INFO: [Synth 8-4471] merging register 'window_group_1_11_v_5_reg_11745_reg[15:0]' into 'window_group_1_12_v_5_reg_11790_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:5179]
INFO: [Synth 8-4471] merging register 'window_group_0_13_v_5_reg_12333_reg[15:0]' into 'window_group_0_14_v_5_reg_12378_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:5628]
INFO: [Synth 8-4471] merging register 'window_group_0_9_va_5_reg_12153_reg[15:0]' into 'window_group_0_14_v_5_reg_12378_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:5682]
INFO: [Synth 8-4471] merging register 'reg_2121_reg[15:0]' into 'reg_2166_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:5436]
INFO: [Synth 8-4471] merging register 'window_group_1_11_v_4_reg_11740_reg[15:0]' into 'window_group_1_12_v_4_reg_11785_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:5178]
INFO: [Synth 8-4471] merging register 'window_group_0_13_v_4_reg_12328_reg[15:0]' into 'window_group_0_14_v_4_reg_12373_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:5627]
INFO: [Synth 8-4471] merging register 'window_group_0_9_va_4_reg_12148_reg[15:0]' into 'window_group_0_14_v_4_reg_12373_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:5681]
INFO: [Synth 8-4471] merging register 'reg_2116_reg[15:0]' into 'reg_2161_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:5435]
INFO: [Synth 8-4471] merging register 'window_group_1_11_v_3_reg_11735_reg[15:0]' into 'window_group_1_12_v_3_reg_11780_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:5177]
INFO: [Synth 8-4471] merging register 'window_group_0_13_v_3_reg_12323_reg[15:0]' into 'window_group_0_14_v_3_reg_12368_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:5626]
INFO: [Synth 8-4471] merging register 'window_group_0_9_va_3_reg_12143_reg[15:0]' into 'window_group_0_14_v_3_reg_12368_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:5680]
INFO: [Synth 8-4471] merging register 'reg_2111_reg[15:0]' into 'reg_2156_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:5434]
INFO: [Synth 8-4471] merging register 'window_group_1_11_v_2_reg_11730_reg[15:0]' into 'window_group_1_12_v_2_reg_11775_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:5176]
INFO: [Synth 8-4471] merging register 'window_group_0_13_v_2_reg_12318_reg[15:0]' into 'window_group_0_14_v_2_reg_12363_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:5625]
INFO: [Synth 8-4471] merging register 'window_group_0_9_va_2_reg_12138_reg[15:0]' into 'window_group_0_14_v_2_reg_12363_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:5679]
INFO: [Synth 8-4471] merging register 'reg_2106_reg[15:0]' into 'reg_2151_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:5433]
INFO: [Synth 8-4471] merging register 'window_group_1_11_v_1_reg_11725_reg[15:0]' into 'window_group_1_12_v_1_reg_11770_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:5175]
INFO: [Synth 8-4471] merging register 'window_group_0_13_v_1_reg_12313_reg[15:0]' into 'window_group_0_14_v_1_reg_12358_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:5624]
INFO: [Synth 8-4471] merging register 'window_group_0_9_va_1_reg_12133_reg[15:0]' into 'window_group_0_14_v_1_reg_12358_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:5678]
INFO: [Synth 8-4471] merging register 'reg_2101_reg[15:0]' into 'reg_2146_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:5432]
INFO: [Synth 8-4471] merging register 'window_group_1_11_v_reg_11720_reg[15:0]' into 'window_group_1_12_v_reg_11765_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:5183]
INFO: [Synth 8-4471] merging register 'window_group_0_13_v_reg_12308_reg[15:0]' into 'window_group_0_14_v_reg_12353_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:5632]
INFO: [Synth 8-4471] merging register 'window_group_0_9_va_reg_12128_reg[15:0]' into 'window_group_0_14_v_reg_12353_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:5686]
INFO: [Synth 8-4471] merging register 'reg_2096_reg[15:0]' into 'reg_2141_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:5431]
INFO: [Synth 8-4471] merging register 'window_group_1_10_v_8_reg_11715_reg[15:0]' into 'window_group_1_12_v_8_reg_11805_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:5173]
INFO: [Synth 8-4471] merging register 'window_group_0_12_v_8_reg_12303_reg[15:0]' into 'window_group_0_14_v_8_reg_12393_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:5622]
INFO: [Synth 8-4471] merging register 'window_group_0_8_va_8_reg_12123_reg[15:0]' into 'window_group_0_14_v_8_reg_12393_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:5676]
INFO: [Synth 8-4471] merging register 'reg_2091_reg[15:0]' into 'reg_2181_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:5430]
INFO: [Synth 8-4471] merging register 'window_group_1_10_v_7_reg_11710_reg[15:0]' into 'window_group_1_12_v_7_reg_11800_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:5172]
INFO: [Synth 8-4471] merging register 'window_group_0_12_v_7_reg_12298_reg[15:0]' into 'window_group_0_14_v_7_reg_12388_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:5621]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln203_reg_11330_reg' and it is trimmed from '11' to '10' bits. [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/780c/hdl/verilog/yolo_conv_top.v:5296]
DSP Report: Generating DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U10/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A''*B2.
DSP Report: register kernel_weight_fp_loa_reg_3510_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U10/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_0_0_val_V_r_1_reg_3460_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U10/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_0_0_val_V_r_1_reg_3460_pp0_iter1_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U10/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator yolo_conv_top_mul_mul_14s_16s_30_1_1_U10/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U10/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U11/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A''*B2.
DSP Report: register kernel_weight_fp_loa_1_reg_3515_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U11/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_0_1_val_V_r_1_reg_3455_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U11/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_0_1_val_V_r_1_reg_3455_pp0_iter1_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U11/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator yolo_conv_top_mul_mul_14s_16s_30_1_1_U11/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U11/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U12/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A''*B2.
DSP Report: register kernel_weight_fp_loa_2_reg_3520_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U12/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_0_2_val_V_r_1_reg_3450_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U12/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_0_2_val_V_r_1_reg_3450_pp0_iter1_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U12/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator yolo_conv_top_mul_mul_14s_16s_30_1_1_U12/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U12/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U13/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A''*B2.
DSP Report: register kernel_weight_fp_loa_3_reg_3525_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U13/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_1_0_val_V_r_1_reg_3445_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U13/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_1_0_val_V_r_1_reg_3445_pp0_iter1_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U13/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator yolo_conv_top_mul_mul_14s_16s_30_1_1_U13/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U13/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U14/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A''*B2.
DSP Report: register kernel_weight_fp_loa_4_reg_3530_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U14/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_1_1_val_V_r_1_reg_3440_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U14/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_1_1_val_V_r_1_reg_3440_pp0_iter1_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U14/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator yolo_conv_top_mul_mul_14s_16s_30_1_1_U14/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U14/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U15/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A''*B2.
DSP Report: register kernel_weight_fp_loa_5_reg_3535_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U15/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_1_2_val_V_r_1_reg_3435_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U15/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_1_2_val_V_r_1_reg_3435_pp0_iter1_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U15/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator yolo_conv_top_mul_mul_14s_16s_30_1_1_U15/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U15/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U16/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A''*B2.
DSP Report: register kernel_weight_fp_loa_6_reg_3540_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U16/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_2_0_val_V_r_1_reg_3430_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U16/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_2_0_val_V_r_1_reg_3430_pp0_iter1_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U16/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator yolo_conv_top_mul_mul_14s_16s_30_1_1_U16/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U16/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U17/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A''*B2.
DSP Report: register kernel_weight_fp_loa_7_reg_3545_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U17/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_2_1_val_V_r_1_reg_3425_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U17/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_2_1_val_V_r_1_reg_3425_pp0_iter1_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U17/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator yolo_conv_top_mul_mul_14s_16s_30_1_1_U17/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U17/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U18/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A''*B2.
DSP Report: register kernel_weight_fp_loa_8_reg_3550_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U18/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_2_2_val_V_r_1_reg_3420_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U18/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_2_2_val_V_r_1_reg_3420_pp0_iter1_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U18/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator yolo_conv_top_mul_mul_14s_16s_30_1_1_U18/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U18/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U10/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A''*B2.
DSP Report: register kernel_weight_fp_loa_reg_3510_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U10/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_0_0_val_V_r_1_reg_3460_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U10/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_0_0_val_V_r_1_reg_3460_pp0_iter1_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U10/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator yolo_conv_top_mul_mul_14s_16s_30_1_1_U10/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U10/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U11/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A''*B2.
DSP Report: register kernel_weight_fp_loa_1_reg_3515_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U11/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_0_1_val_V_r_1_reg_3455_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U11/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_0_1_val_V_r_1_reg_3455_pp0_iter1_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U11/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator yolo_conv_top_mul_mul_14s_16s_30_1_1_U11/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U11/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U12/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A''*B2.
DSP Report: register kernel_weight_fp_loa_2_reg_3520_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U12/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_0_2_val_V_r_1_reg_3450_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U12/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_0_2_val_V_r_1_reg_3450_pp0_iter1_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U12/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator yolo_conv_top_mul_mul_14s_16s_30_1_1_U12/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U12/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U13/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A''*B2.
DSP Report: register kernel_weight_fp_loa_3_reg_3525_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U13/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_1_0_val_V_r_1_reg_3445_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U13/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_1_0_val_V_r_1_reg_3445_pp0_iter1_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U13/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator yolo_conv_top_mul_mul_14s_16s_30_1_1_U13/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U13/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U14/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A''*B2.
DSP Report: register kernel_weight_fp_loa_4_reg_3530_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U14/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_1_1_val_V_r_1_reg_3440_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U14/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_1_1_val_V_r_1_reg_3440_pp0_iter1_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U14/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator yolo_conv_top_mul_mul_14s_16s_30_1_1_U14/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U14/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U15/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A''*B2.
DSP Report: register kernel_weight_fp_loa_5_reg_3535_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U15/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_1_2_val_V_r_1_reg_3435_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U15/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_1_2_val_V_r_1_reg_3435_pp0_iter1_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U15/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator yolo_conv_top_mul_mul_14s_16s_30_1_1_U15/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U15/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U16/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A''*B2.
DSP Report: register kernel_weight_fp_loa_6_reg_3540_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U16/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_2_0_val_V_r_1_reg_3430_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U16/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_2_0_val_V_r_1_reg_3430_pp0_iter1_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U16/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator yolo_conv_top_mul_mul_14s_16s_30_1_1_U16/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U16/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U17/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A''*B2.
DSP Report: register kernel_weight_fp_loa_7_reg_3545_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U17/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_2_1_val_V_r_1_reg_3425_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U17/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_2_1_val_V_r_1_reg_3425_pp0_iter1_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U17/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator yolo_conv_top_mul_mul_14s_16s_30_1_1_U17/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U17/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U18/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A''*B2.
DSP Report: register kernel_weight_fp_loa_8_reg_3550_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U18/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_2_2_val_V_r_1_reg_3420_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U18/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register window_2_2_val_V_r_1_reg_3420_pp0_iter1_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U18/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator yolo_conv_top_mul_mul_14s_16s_30_1_1_U18/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP yolo_conv_top_mul_mul_14s_16s_30_1_1_U18/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_6ns_16s_22_1_1_U62/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p, operation Mode is: A*(B:0x1a).
DSP Report: operator yolo_conv_top_mul_mul_6ns_16s_22_1_1_U62/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p is absorbed into DSP yolo_conv_top_mul_mul_6ns_16s_22_1_1_U62/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_6ns_16s_22_1_1_U61/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p, operation Mode is: A*(B:0x1a).
DSP Report: operator yolo_conv_top_mul_mul_6ns_16s_22_1_1_U61/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p is absorbed into DSP yolo_conv_top_mul_mul_6ns_16s_22_1_1_U61/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_6ns_16s_22_1_1_U63/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p, operation Mode is: A*(B:0x1a).
DSP Report: operator yolo_conv_top_mul_mul_6ns_16s_22_1_1_U63/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p is absorbed into DSP yolo_conv_top_mul_mul_6ns_16s_22_1_1_U63/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_6ns_16s_22_1_1_U64/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p, operation Mode is: A*(B:0x1a).
DSP Report: operator yolo_conv_top_mul_mul_6ns_16s_22_1_1_U64/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p is absorbed into DSP yolo_conv_top_mul_mul_6ns_16s_22_1_1_U64/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_6ns_16s_22_1_1_U65/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p, operation Mode is: A*(B:0x1a).
DSP Report: operator yolo_conv_top_mul_mul_6ns_16s_22_1_1_U65/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p is absorbed into DSP yolo_conv_top_mul_mul_6ns_16s_22_1_1_U65/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_6ns_16s_22_1_1_U66/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p, operation Mode is: A*(B:0x1a).
DSP Report: operator yolo_conv_top_mul_mul_6ns_16s_22_1_1_U66/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p is absorbed into DSP yolo_conv_top_mul_mul_6ns_16s_22_1_1_U66/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_6ns_16s_22_1_1_U68/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p, operation Mode is: A*(B:0x1a).
DSP Report: operator yolo_conv_top_mul_mul_6ns_16s_22_1_1_U68/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p is absorbed into DSP yolo_conv_top_mul_mul_6ns_16s_22_1_1_U68/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_6ns_16s_22_1_1_U67/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p, operation Mode is: A*(B:0x1a).
DSP Report: operator yolo_conv_top_mul_mul_6ns_16s_22_1_1_U67/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p is absorbed into DSP yolo_conv_top_mul_mul_6ns_16s_22_1_1_U67/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_6ns_16s_22_1_1_U69/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p, operation Mode is: A*(B:0x1a).
DSP Report: operator yolo_conv_top_mul_mul_6ns_16s_22_1_1_U69/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p is absorbed into DSP yolo_conv_top_mul_mul_6ns_16s_22_1_1_U69/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_6ns_16s_22_1_1_U70/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p, operation Mode is: A*(B:0x1a).
DSP Report: operator yolo_conv_top_mul_mul_6ns_16s_22_1_1_U70/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p is absorbed into DSP yolo_conv_top_mul_mul_6ns_16s_22_1_1_U70/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_6ns_16s_22_1_1_U71/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p, operation Mode is: A*(B:0x1a).
DSP Report: operator yolo_conv_top_mul_mul_6ns_16s_22_1_1_U71/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p is absorbed into DSP yolo_conv_top_mul_mul_6ns_16s_22_1_1_U71/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_6ns_16s_22_1_1_U72/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p, operation Mode is: A*(B:0x1a).
DSP Report: operator yolo_conv_top_mul_mul_6ns_16s_22_1_1_U72/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p is absorbed into DSP yolo_conv_top_mul_mul_6ns_16s_22_1_1_U72/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_6ns_16s_22_1_1_U73/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p, operation Mode is: A*(B:0x1a).
DSP Report: operator yolo_conv_top_mul_mul_6ns_16s_22_1_1_U73/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p is absorbed into DSP yolo_conv_top_mul_mul_6ns_16s_22_1_1_U73/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_6ns_16s_22_1_1_U74/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p, operation Mode is: A*(B:0x1a).
DSP Report: operator yolo_conv_top_mul_mul_6ns_16s_22_1_1_U74/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p is absorbed into DSP yolo_conv_top_mul_mul_6ns_16s_22_1_1_U74/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_6ns_16s_22_1_1_U75/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p, operation Mode is: A*(B:0x1a).
DSP Report: operator yolo_conv_top_mul_mul_6ns_16s_22_1_1_U75/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p is absorbed into DSP yolo_conv_top_mul_mul_6ns_16s_22_1_1_U75/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_6ns_16s_22_1_1_U76/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p, operation Mode is: A*(B:0x1a).
DSP Report: operator yolo_conv_top_mul_mul_6ns_16s_22_1_1_U76/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p is absorbed into DSP yolo_conv_top_mul_mul_6ns_16s_22_1_1_U76/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p.
WARNING: [Synth 8-3331] design yolo_conv_top has unconnected port inStream_TLAST[0]
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/tmp_reg_3564_reg[0]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/tmp_249_reg_3580_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/mul_ln1118_reg_3555_reg[28]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/tmp_249_reg_3580_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/tmp_248_reg_3575_reg[3]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/tmp_249_reg_3580_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/tmp_248_reg_3575_reg[4]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/tmp_249_reg_3580_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/mul_ln1118_reg_3555_reg[29]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/tmp_249_reg_3580_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/tmp_248_reg_3575_reg[2]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/tmp_249_reg_3580_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/mul_ln1118_reg_3555_reg[27]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/tmp_249_reg_3580_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/tmp_248_reg_3575_reg[1]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/tmp_249_reg_3580_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/mul_ln1118_reg_3555_reg[26]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/tmp_249_reg_3580_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/tmp_248_reg_3575_reg[0]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/tmp_249_reg_3580_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/mul_ln1118_reg_3555_reg[25]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/tmp_249_reg_3580_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/mul_ln1118_reg_3555_reg[24]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/tmp_249_reg_3580_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/mul_ln1118_reg_3555_reg[5]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/trunc_ln718_reg_3570_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/mul_ln1118_reg_3555_reg[6]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/trunc_ln718_reg_3570_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/mul_ln1118_reg_3555_reg[4]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/trunc_ln718_reg_3570_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/mul_ln1118_reg_3555_reg[3]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/trunc_ln718_reg_3570_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/mul_ln1118_reg_3555_reg[2]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/trunc_ln718_reg_3570_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/mul_ln1118_reg_3555_reg[1]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/trunc_ln718_reg_3570_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/mul_ln1118_reg_3555_reg[0]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/trunc_ln718_reg_3570_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/tmp_251_reg_3595_reg[0]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/tmp_258_reg_3611_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/mul_ln1118_16_reg_3586_reg[28]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/tmp_258_reg_3611_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/tmp_257_reg_3606_reg[3]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/tmp_258_reg_3611_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/tmp_257_reg_3606_reg[4]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/tmp_258_reg_3611_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/mul_ln1118_16_reg_3586_reg[29]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/tmp_258_reg_3611_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/tmp_257_reg_3606_reg[2]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/tmp_258_reg_3611_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/mul_ln1118_16_reg_3586_reg[27]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/tmp_258_reg_3611_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/tmp_257_reg_3606_reg[1]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/tmp_258_reg_3611_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/mul_ln1118_16_reg_3586_reg[26]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/tmp_258_reg_3611_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/tmp_257_reg_3606_reg[0]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/tmp_258_reg_3611_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/mul_ln1118_16_reg_3586_reg[25]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/tmp_258_reg_3611_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/mul_ln1118_16_reg_3586_reg[24]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/tmp_258_reg_3611_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/mul_ln1118_16_reg_3586_reg[5]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/trunc_ln718_16_reg_3601_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/mul_ln1118_16_reg_3586_reg[6]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/trunc_ln718_16_reg_3601_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/mul_ln1118_16_reg_3586_reg[4]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/trunc_ln718_16_reg_3601_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/mul_ln1118_16_reg_3586_reg[3]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/trunc_ln718_16_reg_3601_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/mul_ln1118_16_reg_3586_reg[2]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/trunc_ln718_16_reg_3601_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/mul_ln1118_16_reg_3586_reg[1]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/trunc_ln718_16_reg_3601_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/mul_ln1118_16_reg_3586_reg[0]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/trunc_ln718_16_reg_3601_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/tmp_262_reg_3626_reg[0]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/tmp_269_reg_3642_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/mul_ln1118_17_reg_3617_reg[28]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/tmp_269_reg_3642_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/tmp_268_reg_3637_reg[3]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/tmp_269_reg_3642_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/tmp_268_reg_3637_reg[4]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/tmp_269_reg_3642_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/mul_ln1118_17_reg_3617_reg[29]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/tmp_269_reg_3642_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/tmp_268_reg_3637_reg[2]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/tmp_269_reg_3642_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/mul_ln1118_17_reg_3617_reg[27]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/tmp_269_reg_3642_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/tmp_268_reg_3637_reg[1]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/tmp_269_reg_3642_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/mul_ln1118_17_reg_3617_reg[26]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/tmp_269_reg_3642_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/tmp_268_reg_3637_reg[0]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/tmp_269_reg_3642_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/mul_ln1118_17_reg_3617_reg[25]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/tmp_269_reg_3642_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/mul_ln1118_17_reg_3617_reg[24]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/tmp_269_reg_3642_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/mul_ln1118_17_reg_3617_reg[5]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/trunc_ln718_17_reg_3632_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/mul_ln1118_17_reg_3617_reg[6]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/trunc_ln718_17_reg_3632_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/mul_ln1118_17_reg_3617_reg[4]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/trunc_ln718_17_reg_3632_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/mul_ln1118_17_reg_3617_reg[3]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/trunc_ln718_17_reg_3632_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/mul_ln1118_17_reg_3617_reg[2]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/trunc_ln718_17_reg_3632_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/mul_ln1118_17_reg_3617_reg[1]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/trunc_ln718_17_reg_3632_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/mul_ln1118_17_reg_3617_reg[0]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/trunc_ln718_17_reg_3632_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/mul_ln1118_18_reg_3648_reg[28]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/tmp_279_reg_3668_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/tmp_279_reg_3668_reg[3]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/tmp_280_reg_3673_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/mul_ln1118_18_reg_3648_reg[29]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/tmp_279_reg_3668_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/tmp_279_reg_3668_reg[4]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/tmp_280_reg_3673_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/mul_ln1118_18_reg_3648_reg[27]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/tmp_279_reg_3668_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/tmp_279_reg_3668_reg[2]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/tmp_280_reg_3673_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/mul_ln1118_18_reg_3648_reg[26]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/tmp_279_reg_3668_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/tmp_279_reg_3668_reg[1]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/tmp_280_reg_3673_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/mul_ln1118_18_reg_3648_reg[25]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/tmp_279_reg_3668_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/tmp_279_reg_3668_reg[0]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/tmp_280_reg_3673_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/mul_ln1118_18_reg_3648_reg[24]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/tmp_280_reg_3673_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/tmp_280_reg_3673_reg[4]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/tmp_273_reg_3657_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/mul_ln1118_18_reg_3648_reg[5]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/trunc_ln718_18_reg_3663_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/mul_ln1118_18_reg_3648_reg[6]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/trunc_ln718_18_reg_3663_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/mul_ln1118_18_reg_3648_reg[4]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/trunc_ln718_18_reg_3663_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/mul_ln1118_18_reg_3648_reg[3]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/trunc_ln718_18_reg_3663_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/mul_ln1118_18_reg_3648_reg[2]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/trunc_ln718_18_reg_3663_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/mul_ln1118_18_reg_3648_reg[1]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/trunc_ln718_18_reg_3663_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/mul_ln1118_18_reg_3648_reg[0]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/trunc_ln718_18_reg_3663_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/mul_ln1118_19_reg_3679_reg[28]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/tmp_290_reg_3699_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/tmp_290_reg_3699_reg[3]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/tmp_291_reg_3704_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/mul_ln1118_19_reg_3679_reg[29]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/tmp_290_reg_3699_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/tmp_290_reg_3699_reg[4]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/tmp_291_reg_3704_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/mul_ln1118_19_reg_3679_reg[27]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/tmp_290_reg_3699_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/tmp_290_reg_3699_reg[2]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/tmp_291_reg_3704_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/mul_ln1118_19_reg_3679_reg[26]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/tmp_290_reg_3699_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/tmp_290_reg_3699_reg[1]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/tmp_291_reg_3704_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/mul_ln1118_19_reg_3679_reg[25]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/tmp_290_reg_3699_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/tmp_290_reg_3699_reg[0]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/tmp_291_reg_3704_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/mul_ln1118_19_reg_3679_reg[24]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/tmp_291_reg_3704_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/tmp_291_reg_3704_reg[4]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/tmp_284_reg_3688_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/mul_ln1118_19_reg_3679_reg[5]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/trunc_ln718_19_reg_3694_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/mul_ln1118_19_reg_3679_reg[6]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/trunc_ln718_19_reg_3694_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/mul_ln1118_19_reg_3679_reg[4]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/trunc_ln718_19_reg_3694_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/mul_ln1118_19_reg_3679_reg[3]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/trunc_ln718_19_reg_3694_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/mul_ln1118_19_reg_3679_reg[2]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/trunc_ln718_19_reg_3694_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/mul_ln1118_19_reg_3679_reg[1]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/trunc_ln718_19_reg_3694_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/mul_ln1118_19_reg_3679_reg[0]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/trunc_ln718_19_reg_3694_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/mul_ln1118_20_reg_3710_reg[28]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/tmp_301_reg_3730_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/tmp_301_reg_3730_reg[3]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/tmp_302_reg_3735_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/mul_ln1118_20_reg_3710_reg[29]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/tmp_301_reg_3730_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/tmp_301_reg_3730_reg[4]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/tmp_302_reg_3735_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/grp_window_macc_fu_1212/mul_ln1118_20_reg_3710_reg[27]' (FDE) to 'inst/i_0/grp_window_macc_fu_1212/tmp_301_reg_3730_reg[2]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\mul_ln203_reg_11299_reg[-1111111107] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_0/grp_window_macc_fu_1212/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_0/grp_window_macc_fu_1180/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_0/grp_window_macc_fu_1148/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_0/grp_window_macc_fu_1132/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_1/\grp_window_macc_fu_1196/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\yolo_conv_top_AXILiteS_s_axi_U/rdata_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2/grp_out_stream_merge_fu_1228/\or_ln228_reg_850_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/grp_out_stream_merge_fu_1228/\shl_ln1_reg_808_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\zext_ln104_reg_12493_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\zext_ln104_reg_12493_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\zext_ln104_reg_12493_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\zext_ln104_reg_12493_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\zext_ln104_reg_12493_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\zext_ln104_reg_12493_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\zext_ln104_reg_12493_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\zext_ln104_2_reg_12458_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\zext_ln104_2_reg_12458_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\zext_ln104_2_reg_12458_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\zext_ln104_2_reg_12458_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\zext_ln106_2_reg_11958_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\zext_ln106_2_reg_11958_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2/\zext_ln106_2_reg_11958_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\zext_ln106_2_reg_11958_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\zext_ln106_1_reg_11951_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\zext_ln106_1_reg_11951_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2/\zext_ln106_1_reg_11951_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2/\zext_ln106_1_reg_11951_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\zext_ln106_1_reg_11951_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\zext_ln106_1_reg_11951_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\zext_ln104_1_reg_12451_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\zext_ln104_1_reg_12451_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\zext_ln104_1_reg_12451_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\zext_ln104_1_reg_12451_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\zext_ln104_1_reg_12451_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\zext_ln104_1_reg_12451_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\zext_ln106_reg_12463_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\zext_ln106_reg_12463_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2/\zext_ln106_reg_12463_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\zext_ln106_reg_12463_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2/\zext_ln106_reg_12463_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\zext_ln106_reg_12463_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\zext_ln106_reg_12463_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2/\add_ln104_8_reg_12520_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2/\add_ln1_reg_11945_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\add_ln_reg_12443_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\add_ln1_reg_11945_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2/\add_ln1_reg_11945_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\add_ln_reg_12443_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2/\add_ln106_1_reg_11968_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\add_ln_reg_12443_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\add_ln106_4_reg_11983_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\add_ln104_3_reg_12488_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2/\add_ln106_4_reg_11983_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2/\add_ln104_3_reg_12488_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\mul_ln203_reg_11299_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\add_ln104_4_reg_12500_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\add_ln106_6_reg_12555_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\add_ln106_13_reg_12605_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2/\add_ln104_5_reg_12505_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2/\add_ln106_6_reg_12555_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2/\add_ln106_13_reg_12605_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\add_ln104_11_reg_12570_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\add_ln106_11_reg_12595_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2/\add_ln104_11_reg_12570_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2/\add_ln106_11_reg_12595_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2/\add_ln104_9_reg_12560_reg[4] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:30 ; elapsed = 00:01:38 . Memory (MB): peak = 2096.051 ; gain = 551.926 ; free physical = 1165 ; free virtual = 11976
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+----------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                             | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|yolo_conv_top_line_buff_group_0_va_ram: | ram_reg    | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_line_buff_group_0_va_ram: | ram_reg    | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_line_buff_group_0_va_ram: | ram_reg    | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_line_buff_group_1_va_ram: | ram_reg    | 512 x 16(READ_FIRST)   | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_line_buff_group_1_va_ram: | ram_reg    | 512 x 16(READ_FIRST)   | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_line_buff_group_1_va_ram: | ram_reg    | 512 x 16(READ_FIRST)   | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+----------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+---------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|window_macc                                  | A''*B2      | 16     | 14     | -      | -      | 30     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|window_macc                                  | A''*B2      | 16     | 14     | -      | -      | 30     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|window_macc                                  | A''*B2      | 16     | 14     | -      | -      | 30     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|window_macc                                  | A''*B2      | 16     | 14     | -      | -      | 30     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|window_macc                                  | A''*B2      | 16     | 14     | -      | -      | 30     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|window_macc                                  | A''*B2      | 16     | 14     | -      | -      | 30     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|window_macc                                  | A''*B2      | 16     | 14     | -      | -      | 30     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|window_macc                                  | A''*B2      | 16     | 14     | -      | -      | 30     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|window_macc                                  | A''*B2      | 16     | 14     | -      | -      | 30     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|window_macc                                  | A''*B2      | 16     | 14     | -      | -      | 30     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|window_macc                                  | A''*B2      | 16     | 14     | -      | -      | 30     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|window_macc                                  | A''*B2      | 16     | 14     | -      | -      | 30     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|window_macc                                  | A''*B2      | 16     | 14     | -      | -      | 30     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|window_macc                                  | A''*B2      | 16     | 14     | -      | -      | 30     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|window_macc                                  | A''*B2      | 16     | 14     | -      | -      | 30     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|window_macc                                  | A''*B2      | 16     | 14     | -      | -      | 30     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|window_macc                                  | A''*B2      | 16     | 14     | -      | -      | 30     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|window_macc                                  | A''*B2      | 16     | 14     | -      | -      | 30     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|window_macc                                  | A''*B2      | 16     | 14     | -      | -      | 30     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|window_macc                                  | A''*B2      | 16     | 14     | -      | -      | 30     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|window_macc                                  | A''*B2      | 16     | 14     | -      | -      | 30     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|window_macc                                  | A''*B2      | 16     | 14     | -      | -      | 30     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|window_macc                                  | A''*B2      | 16     | 14     | -      | -      | 30     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|window_macc                                  | A''*B2      | 16     | 14     | -      | -      | 30     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|window_macc                                  | A''*B2      | 16     | 14     | -      | -      | 30     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|window_macc                                  | A''*B2      | 16     | 14     | -      | -      | 30     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|window_macc                                  | A''*B2      | 16     | 14     | -      | -      | 30     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|window_macc                                  | A''*B2      | 16     | 14     | -      | -      | 30     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|window_macc                                  | A''*B2      | 16     | 14     | -      | -      | 30     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|window_macc                                  | A''*B2      | 16     | 14     | -      | -      | 30     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|window_macc                                  | A''*B2      | 16     | 14     | -      | -      | 30     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|window_macc                                  | A''*B2      | 16     | 14     | -      | -      | 30     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|window_macc                                  | A''*B2      | 16     | 14     | -      | -      | 30     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|window_macc                                  | A''*B2      | 16     | 14     | -      | -      | 30     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|window_macc                                  | A''*B2      | 16     | 14     | -      | -      | 30     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|window_macc                                  | A''*B2      | 16     | 14     | -      | -      | 30     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|window_macc                                  | A''*B2      | 16     | 14     | -      | -      | 30     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|window_macc                                  | A''*B2      | 16     | 14     | -      | -      | 30     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|window_macc                                  | A''*B2      | 16     | 14     | -      | -      | 30     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|window_macc                                  | A''*B2      | 16     | 14     | -      | -      | 30     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|window_macc                                  | A''*B2      | 16     | 14     | -      | -      | 30     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|window_macc                                  | A''*B2      | 16     | 14     | -      | -      | 30     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|window_macc                                  | A''*B2      | 16     | 14     | -      | -      | 30     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|window_macc                                  | A''*B2      | 16     | 14     | -      | -      | 30     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|window_macc                                  | A''*B2      | 16     | 14     | -      | -      | 30     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|window_macc                                  | A''*B2      | 16     | 14     | -      | -      | 30     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|window_macc                                  | A''*B2      | 16     | 14     | -      | -      | 30     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|window_macc                                  | A''*B2      | 16     | 14     | -      | -      | 30     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|window_macc                                  | A''*B2      | 16     | 14     | -      | -      | 30     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|window_macc                                  | A''*B2      | 16     | 14     | -      | -      | 30     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|window_macc                                  | A''*B2      | 16     | 14     | -      | -      | 30     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|window_macc                                  | A''*B2      | 16     | 14     | -      | -      | 30     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|window_macc                                  | A''*B2      | 16     | 14     | -      | -      | 30     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|window_macc                                  | A''*B2      | 16     | 14     | -      | -      | 30     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1 | A*(B:0x1a)  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1 | A*(B:0x1a)  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1 | A*(B:0x1a)  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1 | A*(B:0x1a)  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1 | A*(B:0x1a)  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1 | A*(B:0x1a)  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1 | A*(B:0x1a)  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1 | A*(B:0x1a)  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1 | A*(B:0x1a)  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1 | A*(B:0x1a)  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1 | A*(B:0x1a)  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1 | A*(B:0x1a)  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1 | A*(B:0x1a)  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1 | A*(B:0x1a)  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1 | A*(B:0x1a)  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1 | A*(B:0x1a)  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+---------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/i_0/i_0/line_buff_group_0_va_U/yolo_conv_top_line_buff_group_0_va_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/i_1/line_buff_group_0_va_1_U/yolo_conv_top_line_buff_group_0_va_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/i_1/line_buff_group_0_va_1_U/yolo_conv_top_line_buff_group_0_va_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/i_2/line_buff_group_0_va_2_U/yolo_conv_top_line_buff_group_0_va_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/i_2/line_buff_group_0_va_2_U/yolo_conv_top_line_buff_group_0_va_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/i_3/line_buff_group_1_va_U/yolo_conv_top_line_buff_group_1_va_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/i_4/line_buff_group_1_va_1_U/yolo_conv_top_line_buff_group_1_va_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/i_4/line_buff_group_1_va_1_U/yolo_conv_top_line_buff_group_1_va_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/i_5/line_buff_group_1_va_2_U/yolo_conv_top_line_buff_group_1_va_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/i_5/line_buff_group_1_va_2_U/yolo_conv_top_line_buff_group_1_va_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/grp_window_macc_fu_1132/window_macc_kernel_weight_fp_rom_Ui_0/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/grp_window_macc_fu_1132/window_macc_kernel_weight_fp_rom_Ui_1/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/grp_window_macc_fu_1132/window_macc_kernel_weight_fp_rom_Ui_2/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/grp_window_macc_fu_1132/window_macc_kernel_weight_fp_rom_Ui_3/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/grp_window_macc_fu_1132/window_macc_kernel_weight_fp_rom_Ui_4/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/grp_window_macc_fu_1132/window_macc_kernel_weight_fp_rom_Ui_5/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q5_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/grp_window_macc_fu_1132/window_macc_kernel_weight_fp_rom_Ui_6/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q6_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/grp_window_macc_fu_1132/window_macc_kernel_weight_fp_rom_Ui_7/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q7_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/grp_window_macc_fu_1132/window_macc_kernel_weight_fp_rom_Ui_8/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q8_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/grp_window_macc_fu_1148/window_macc_kernel_weight_fp_rom_Ui_0/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/grp_window_macc_fu_1148/window_macc_kernel_weight_fp_rom_Ui_1/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/grp_window_macc_fu_1148/window_macc_kernel_weight_fp_rom_Ui_2/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/grp_window_macc_fu_1148/window_macc_kernel_weight_fp_rom_Ui_3/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/grp_window_macc_fu_1148/window_macc_kernel_weight_fp_rom_Ui_4/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/grp_window_macc_fu_1148/window_macc_kernel_weight_fp_rom_Ui_5/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q5_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/grp_window_macc_fu_1148/window_macc_kernel_weight_fp_rom_Ui_6/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q6_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/grp_window_macc_fu_1148/window_macc_kernel_weight_fp_rom_Ui_7/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q7_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/grp_window_macc_fu_1148/window_macc_kernel_weight_fp_rom_Ui_8/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q8_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/grp_window_macc_fu_1180/window_macc_kernel_weight_fp_rom_Ui_0/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/grp_window_macc_fu_1180/window_macc_kernel_weight_fp_rom_Ui_1/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/grp_window_macc_fu_1180/window_macc_kernel_weight_fp_rom_Ui_2/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/grp_window_macc_fu_1180/window_macc_kernel_weight_fp_rom_Ui_3/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/grp_window_macc_fu_1180/window_macc_kernel_weight_fp_rom_Ui_4/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/grp_window_macc_fu_1180/window_macc_kernel_weight_fp_rom_Ui_5/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q5_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/grp_window_macc_fu_1180/window_macc_kernel_weight_fp_rom_Ui_6/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q6_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/grp_window_macc_fu_1180/window_macc_kernel_weight_fp_rom_Ui_7/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q7_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/grp_window_macc_fu_1180/window_macc_kernel_weight_fp_rom_Ui_8/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q8_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/grp_window_macc_fu_1212/window_macc_kernel_weight_fp_rom_Ui_0/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/grp_window_macc_fu_1212/window_macc_kernel_weight_fp_rom_Ui_1/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/grp_window_macc_fu_1212/window_macc_kernel_weight_fp_rom_Ui_2/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/grp_window_macc_fu_1212/window_macc_kernel_weight_fp_rom_Ui_3/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/grp_window_macc_fu_1212/window_macc_kernel_weight_fp_rom_Ui_4/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/grp_window_macc_fu_1212/window_macc_kernel_weight_fp_rom_Ui_5/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q5_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/grp_window_macc_fu_1212/window_macc_kernel_weight_fp_rom_Ui_6/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q6_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/grp_window_macc_fu_1212/window_macc_kernel_weight_fp_rom_Ui_7/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q7_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/grp_window_macc_fu_1212/window_macc_kernel_weight_fp_rom_Ui_8/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q8_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1/window_macc_kernel_weight_fp_rom_Ui_0/grp_window_macc_fu_1196/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1/window_macc_kernel_weight_fp_rom_Ui_1/grp_window_macc_fu_1196/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1/window_macc_kernel_weight_fp_rom_Ui_2/grp_window_macc_fu_1196/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1/window_macc_kernel_weight_fp_rom_Ui_3/grp_window_macc_fu_1196/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1/window_macc_kernel_weight_fp_rom_Ui_4/grp_window_macc_fu_1196/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1/window_macc_kernel_weight_fp_rom_Ui_5/grp_window_macc_fu_1196/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q5_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1/window_macc_kernel_weight_fp_rom_Ui_6/grp_window_macc_fu_1196/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q6_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1/window_macc_kernel_weight_fp_rom_Ui_7/grp_window_macc_fu_1196/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q7_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1/window_macc_kernel_weight_fp_rom_Ui_8/grp_window_macc_fu_1196/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q8_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1/window_macc_kernel_weight_fp_rom_Ui_201/grp_window_macc_fu_1164/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1/window_macc_kernel_weight_fp_rom_Ui_202/grp_window_macc_fu_1164/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1/window_macc_kernel_weight_fp_rom_Ui_203/grp_window_macc_fu_1164/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1/window_macc_kernel_weight_fp_rom_Ui_204/grp_window_macc_fu_1164/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1/window_macc_kernel_weight_fp_rom_Ui_205/grp_window_macc_fu_1164/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1/window_macc_kernel_weight_fp_rom_Ui_206/grp_window_macc_fu_1164/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q5_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1/window_macc_kernel_weight_fp_rom_Ui_207/grp_window_macc_fu_1164/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q6_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1/window_macc_kernel_weight_fp_rom_Ui_208/grp_window_macc_fu_1164/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q7_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1/window_macc_kernel_weight_fp_rom_Ui_209/grp_window_macc_fu_1164/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q8_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |yolo_conv_top__GB0 |           1|     12261|
|2     |yolo_conv_top__GB1 |           1|      4935|
|3     |yolo_conv_top__GB2 |           1|     11033|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:39 ; elapsed = 00:01:48 . Memory (MB): peak = 2096.051 ; gain = 551.926 ; free physical = 855 ; free virtual = 11666
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:56 ; elapsed = 00:02:05 . Memory (MB): peak = 2096.051 ; gain = 551.926 ; free physical = 419 ; free virtual = 11234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+----------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                             | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|yolo_conv_top_line_buff_group_0_va_ram: | ram_reg    | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_line_buff_group_0_va_ram: | ram_reg    | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_line_buff_group_0_va_ram: | ram_reg    | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_line_buff_group_1_va_ram: | ram_reg    | 512 x 16(READ_FIRST)   | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_line_buff_group_1_va_ram: | ram_reg    | 512 x 16(READ_FIRST)   | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_line_buff_group_1_va_ram: | ram_reg    | 512 x 16(READ_FIRST)   | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+----------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |yolo_conv_top__GB1 |           1|      4935|
|2     |yolo_conv_top_GT0  |           1|     23294|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/grp_window_macc_fu_1196/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_window_macc_fu_1196/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_window_macc_fu_1196/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_window_macc_fu_1196/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_window_macc_fu_1196/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_window_macc_fu_1196/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_window_macc_fu_1196/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q6_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_window_macc_fu_1196/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q6_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_window_macc_fu_1196/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q8_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_window_macc_fu_1196/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q8_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_window_macc_fu_1164/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_window_macc_fu_1164/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_window_macc_fu_1164/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_window_macc_fu_1164/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_window_macc_fu_1164/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q5_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_window_macc_fu_1164/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q5_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_window_macc_fu_1164/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q7_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_window_macc_fu_1164/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q7_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/line_buff_group_0_va_U/yolo_conv_top_line_buff_group_0_va_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/line_buff_group_0_va_1_U/yolo_conv_top_line_buff_group_0_va_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/line_buff_group_0_va_1_U/yolo_conv_top_line_buff_group_0_va_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/line_buff_group_0_va_2_U/yolo_conv_top_line_buff_group_0_va_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/line_buff_group_0_va_2_U/yolo_conv_top_line_buff_group_0_va_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/line_buff_group_1_va_U/yolo_conv_top_line_buff_group_1_va_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/line_buff_group_1_va_1_U/yolo_conv_top_line_buff_group_1_va_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/line_buff_group_1_va_1_U/yolo_conv_top_line_buff_group_1_va_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/line_buff_group_1_va_2_U/yolo_conv_top_line_buff_group_1_va_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/line_buff_group_1_va_2_U/yolo_conv_top_line_buff_group_1_va_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q6_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q6_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-6837' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:08 ; elapsed = 00:02:19 . Memory (MB): peak = 2102.699 ; gain = 558.574 ; free physical = 307 ; free virtual = 11146
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:13 ; elapsed = 00:02:24 . Memory (MB): peak = 2102.699 ; gain = 558.574 ; free physical = 171 ; free virtual = 11051
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:13 ; elapsed = 00:02:25 . Memory (MB): peak = 2102.699 ; gain = 558.574 ; free physical = 160 ; free virtual = 11040
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:16 ; elapsed = 00:02:27 . Memory (MB): peak = 2102.699 ; gain = 558.574 ; free physical = 132 ; free virtual = 10991
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:16 ; elapsed = 00:02:27 . Memory (MB): peak = 2102.699 ; gain = 558.574 ; free physical = 130 ; free virtual = 10988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:16 ; elapsed = 00:02:28 . Memory (MB): peak = 2102.699 ; gain = 558.574 ; free physical = 151 ; free virtual = 10988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:16 ; elapsed = 00:02:28 . Memory (MB): peak = 2102.699 ; gain = 558.574 ; free physical = 146 ; free virtual = 10985
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------+----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name   | RTL Name                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------+----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|yolo_conv_top | select_ln49_2_reg_11237_pp0_iter4_reg_reg[0] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_conv_top | select_ln49_3_reg_11267_pp0_iter3_reg_reg[0] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+--------------+----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |  1119|
|2     |DSP48E1    |    54|
|3     |DSP48E1_1  |    16|
|4     |LUT1       |   275|
|5     |LUT2       |   596|
|6     |LUT3       |  2194|
|7     |LUT4       |  1986|
|8     |LUT5       |  1836|
|9     |LUT6       |  1415|
|10    |MUXF7      |     1|
|11    |RAMB18E1   |     4|
|12    |RAMB18E1_1 |    27|
|13    |RAMB18E1_2 |     2|
|14    |SRL16E     |     2|
|15    |FDRE       |  5223|
|16    |FDSE       |  1297|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------------------------------------------+-------------------------------------------------+------+
|      |Instance                                               |Module                                           |Cells |
+------+-------------------------------------------------------+-------------------------------------------------+------+
|1     |top                                                    |                                                 | 16047|
|2     |  inst                                                 |yolo_conv_top                                    | 16047|
|3     |    grp_out_stream_merge_fu_1228                       |out_stream_merge                                 |   614|
|4     |    grp_window_macc_fu_1132                            |window_macc                                      |  1430|
|5     |      kernel_weight_fp_U                               |window_macc_kernel_weight_fp_169                 |    83|
|6     |        window_macc_kernel_weight_fp_rom_U             |window_macc_kernel_weight_fp_rom_188             |    83|
|7     |      yolo_conv_top_mul_mul_14s_16s_30_1_1_U10         |yolo_conv_top_mul_mul_14s_16s_30_1_1_170         |    14|
|8     |        yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U |yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_187 |    14|
|9     |      yolo_conv_top_mul_mul_14s_16s_30_1_1_U11         |yolo_conv_top_mul_mul_14s_16s_30_1_1_171         |    14|
|10    |        yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U |yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_186 |    14|
|11    |      yolo_conv_top_mul_mul_14s_16s_30_1_1_U12         |yolo_conv_top_mul_mul_14s_16s_30_1_1_172         |    14|
|12    |        yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U |yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_185 |    14|
|13    |      yolo_conv_top_mul_mul_14s_16s_30_1_1_U13         |yolo_conv_top_mul_mul_14s_16s_30_1_1_173         |    14|
|14    |        yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U |yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_184 |    14|
|15    |      yolo_conv_top_mul_mul_14s_16s_30_1_1_U14         |yolo_conv_top_mul_mul_14s_16s_30_1_1_174         |    14|
|16    |        yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U |yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_183 |    14|
|17    |      yolo_conv_top_mul_mul_14s_16s_30_1_1_U15         |yolo_conv_top_mul_mul_14s_16s_30_1_1_175         |    14|
|18    |        yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U |yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_182 |    14|
|19    |      yolo_conv_top_mul_mul_14s_16s_30_1_1_U16         |yolo_conv_top_mul_mul_14s_16s_30_1_1_176         |    14|
|20    |        yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U |yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_181 |    14|
|21    |      yolo_conv_top_mul_mul_14s_16s_30_1_1_U17         |yolo_conv_top_mul_mul_14s_16s_30_1_1_177         |    14|
|22    |        yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U |yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_180 |    14|
|23    |      yolo_conv_top_mul_mul_14s_16s_30_1_1_U18         |yolo_conv_top_mul_mul_14s_16s_30_1_1_178         |    14|
|24    |        yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U |yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_179 |    14|
|25    |    grp_window_macc_fu_1148                            |window_macc_0                                    |  1580|
|26    |      kernel_weight_fp_U                               |window_macc_kernel_weight_fp_149                 |    85|
|27    |        window_macc_kernel_weight_fp_rom_U             |window_macc_kernel_weight_fp_rom_168             |    85|
|28    |      yolo_conv_top_mul_mul_14s_16s_30_1_1_U10         |yolo_conv_top_mul_mul_14s_16s_30_1_1_150         |    31|
|29    |        yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U |yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_167 |    31|
|30    |      yolo_conv_top_mul_mul_14s_16s_30_1_1_U11         |yolo_conv_top_mul_mul_14s_16s_30_1_1_151         |    30|
|31    |        yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U |yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_166 |    30|
|32    |      yolo_conv_top_mul_mul_14s_16s_30_1_1_U12         |yolo_conv_top_mul_mul_14s_16s_30_1_1_152         |    30|
|33    |        yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U |yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_165 |    30|
|34    |      yolo_conv_top_mul_mul_14s_16s_30_1_1_U13         |yolo_conv_top_mul_mul_14s_16s_30_1_1_153         |    30|
|35    |        yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U |yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_164 |    30|
|36    |      yolo_conv_top_mul_mul_14s_16s_30_1_1_U14         |yolo_conv_top_mul_mul_14s_16s_30_1_1_154         |    30|
|37    |        yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U |yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_163 |    30|
|38    |      yolo_conv_top_mul_mul_14s_16s_30_1_1_U15         |yolo_conv_top_mul_mul_14s_16s_30_1_1_155         |    30|
|39    |        yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U |yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_162 |    30|
|40    |      yolo_conv_top_mul_mul_14s_16s_30_1_1_U16         |yolo_conv_top_mul_mul_14s_16s_30_1_1_156         |    30|
|41    |        yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U |yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_161 |    30|
|42    |      yolo_conv_top_mul_mul_14s_16s_30_1_1_U17         |yolo_conv_top_mul_mul_14s_16s_30_1_1_157         |    30|
|43    |        yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U |yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_160 |    30|
|44    |      yolo_conv_top_mul_mul_14s_16s_30_1_1_U18         |yolo_conv_top_mul_mul_14s_16s_30_1_1_158         |    32|
|45    |        yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U |yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_159 |    32|
|46    |    grp_window_macc_fu_1164                            |window_macc_1                                    |  1355|
|47    |      kernel_weight_fp_U                               |window_macc_kernel_weight_fp_129                 |    80|
|48    |        window_macc_kernel_weight_fp_rom_U             |window_macc_kernel_weight_fp_rom_148             |    80|
|49    |      yolo_conv_top_mul_mul_14s_16s_30_1_1_U10         |yolo_conv_top_mul_mul_14s_16s_30_1_1_130         |    14|
|50    |        yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U |yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_147 |    14|
|51    |      yolo_conv_top_mul_mul_14s_16s_30_1_1_U11         |yolo_conv_top_mul_mul_14s_16s_30_1_1_131         |    14|
|52    |        yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U |yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_146 |    14|
|53    |      yolo_conv_top_mul_mul_14s_16s_30_1_1_U12         |yolo_conv_top_mul_mul_14s_16s_30_1_1_132         |    14|
|54    |        yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U |yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_145 |    14|
|55    |      yolo_conv_top_mul_mul_14s_16s_30_1_1_U13         |yolo_conv_top_mul_mul_14s_16s_30_1_1_133         |    14|
|56    |        yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U |yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_144 |    14|
|57    |      yolo_conv_top_mul_mul_14s_16s_30_1_1_U14         |yolo_conv_top_mul_mul_14s_16s_30_1_1_134         |    14|
|58    |        yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U |yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_143 |    14|
|59    |      yolo_conv_top_mul_mul_14s_16s_30_1_1_U15         |yolo_conv_top_mul_mul_14s_16s_30_1_1_135         |    14|
|60    |        yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U |yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_142 |    14|
|61    |      yolo_conv_top_mul_mul_14s_16s_30_1_1_U16         |yolo_conv_top_mul_mul_14s_16s_30_1_1_136         |    14|
|62    |        yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U |yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_141 |    14|
|63    |      yolo_conv_top_mul_mul_14s_16s_30_1_1_U17         |yolo_conv_top_mul_mul_14s_16s_30_1_1_137         |    14|
|64    |        yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U |yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_140 |    14|
|65    |      yolo_conv_top_mul_mul_14s_16s_30_1_1_U18         |yolo_conv_top_mul_mul_14s_16s_30_1_1_138         |    14|
|66    |        yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U |yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_139 |    14|
|67    |    grp_window_macc_fu_1180                            |window_macc_2                                    |  1547|
|68    |      kernel_weight_fp_U                               |window_macc_kernel_weight_fp_109                 |    80|
|69    |        window_macc_kernel_weight_fp_rom_U             |window_macc_kernel_weight_fp_rom_128             |    80|
|70    |      yolo_conv_top_mul_mul_14s_16s_30_1_1_U10         |yolo_conv_top_mul_mul_14s_16s_30_1_1_110         |    30|
|71    |        yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U |yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_127 |    30|
|72    |      yolo_conv_top_mul_mul_14s_16s_30_1_1_U11         |yolo_conv_top_mul_mul_14s_16s_30_1_1_111         |    30|
|73    |        yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U |yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_126 |    30|
|74    |      yolo_conv_top_mul_mul_14s_16s_30_1_1_U12         |yolo_conv_top_mul_mul_14s_16s_30_1_1_112         |    30|
|75    |        yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U |yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_125 |    30|
|76    |      yolo_conv_top_mul_mul_14s_16s_30_1_1_U13         |yolo_conv_top_mul_mul_14s_16s_30_1_1_113         |    30|
|77    |        yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U |yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_124 |    30|
|78    |      yolo_conv_top_mul_mul_14s_16s_30_1_1_U14         |yolo_conv_top_mul_mul_14s_16s_30_1_1_114         |    30|
|79    |        yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U |yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_123 |    30|
|80    |      yolo_conv_top_mul_mul_14s_16s_30_1_1_U15         |yolo_conv_top_mul_mul_14s_16s_30_1_1_115         |    30|
|81    |        yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U |yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_122 |    30|
|82    |      yolo_conv_top_mul_mul_14s_16s_30_1_1_U16         |yolo_conv_top_mul_mul_14s_16s_30_1_1_116         |    30|
|83    |        yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U |yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_121 |    30|
|84    |      yolo_conv_top_mul_mul_14s_16s_30_1_1_U17         |yolo_conv_top_mul_mul_14s_16s_30_1_1_117         |    30|
|85    |        yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U |yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_120 |    30|
|86    |      yolo_conv_top_mul_mul_14s_16s_30_1_1_U18         |yolo_conv_top_mul_mul_14s_16s_30_1_1_118         |    33|
|87    |        yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U |yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_119 |    33|
|88    |    grp_window_macc_fu_1196                            |window_macc_3                                    |  1294|
|89    |      kernel_weight_fp_U                               |window_macc_kernel_weight_fp_89                  |    77|
|90    |        window_macc_kernel_weight_fp_rom_U             |window_macc_kernel_weight_fp_rom_108             |    77|
|91    |      yolo_conv_top_mul_mul_14s_16s_30_1_1_U10         |yolo_conv_top_mul_mul_14s_16s_30_1_1_90          |    14|
|92    |        yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U |yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_107 |    14|
|93    |      yolo_conv_top_mul_mul_14s_16s_30_1_1_U11         |yolo_conv_top_mul_mul_14s_16s_30_1_1_91          |    14|
|94    |        yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U |yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_106 |    14|
|95    |      yolo_conv_top_mul_mul_14s_16s_30_1_1_U12         |yolo_conv_top_mul_mul_14s_16s_30_1_1_92          |    14|
|96    |        yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U |yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_105 |    14|
|97    |      yolo_conv_top_mul_mul_14s_16s_30_1_1_U13         |yolo_conv_top_mul_mul_14s_16s_30_1_1_93          |    14|
|98    |        yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U |yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_104 |    14|
|99    |      yolo_conv_top_mul_mul_14s_16s_30_1_1_U14         |yolo_conv_top_mul_mul_14s_16s_30_1_1_94          |    14|
|100   |        yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U |yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_103 |    14|
|101   |      yolo_conv_top_mul_mul_14s_16s_30_1_1_U15         |yolo_conv_top_mul_mul_14s_16s_30_1_1_95          |    14|
|102   |        yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U |yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_102 |    14|
|103   |      yolo_conv_top_mul_mul_14s_16s_30_1_1_U16         |yolo_conv_top_mul_mul_14s_16s_30_1_1_96          |    14|
|104   |        yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U |yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_101 |    14|
|105   |      yolo_conv_top_mul_mul_14s_16s_30_1_1_U17         |yolo_conv_top_mul_mul_14s_16s_30_1_1_97          |    14|
|106   |        yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U |yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_100 |    14|
|107   |      yolo_conv_top_mul_mul_14s_16s_30_1_1_U18         |yolo_conv_top_mul_mul_14s_16s_30_1_1_98          |    14|
|108   |        yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U |yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_99  |    14|
|109   |    grp_window_macc_fu_1212                            |window_macc_4                                    |  1310|
|110   |      kernel_weight_fp_U                               |window_macc_kernel_weight_fp                     |    78|
|111   |        window_macc_kernel_weight_fp_rom_U             |window_macc_kernel_weight_fp_rom                 |    78|
|112   |      yolo_conv_top_mul_mul_14s_16s_30_1_1_U10         |yolo_conv_top_mul_mul_14s_16s_30_1_1             |    14|
|113   |        yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U |yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_88  |    14|
|114   |      yolo_conv_top_mul_mul_14s_16s_30_1_1_U11         |yolo_conv_top_mul_mul_14s_16s_30_1_1_73          |    14|
|115   |        yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U |yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_87  |    14|
|116   |      yolo_conv_top_mul_mul_14s_16s_30_1_1_U12         |yolo_conv_top_mul_mul_14s_16s_30_1_1_74          |    14|
|117   |        yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U |yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_86  |    14|
|118   |      yolo_conv_top_mul_mul_14s_16s_30_1_1_U13         |yolo_conv_top_mul_mul_14s_16s_30_1_1_75          |    14|
|119   |        yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U |yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_85  |    14|
|120   |      yolo_conv_top_mul_mul_14s_16s_30_1_1_U14         |yolo_conv_top_mul_mul_14s_16s_30_1_1_76          |    14|
|121   |        yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U |yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_84  |    14|
|122   |      yolo_conv_top_mul_mul_14s_16s_30_1_1_U15         |yolo_conv_top_mul_mul_14s_16s_30_1_1_77          |    14|
|123   |        yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U |yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_83  |    14|
|124   |      yolo_conv_top_mul_mul_14s_16s_30_1_1_U16         |yolo_conv_top_mul_mul_14s_16s_30_1_1_78          |    14|
|125   |        yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U |yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_82  |    14|
|126   |      yolo_conv_top_mul_mul_14s_16s_30_1_1_U17         |yolo_conv_top_mul_mul_14s_16s_30_1_1_79          |    14|
|127   |        yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U |yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_81  |    14|
|128   |      yolo_conv_top_mul_mul_14s_16s_30_1_1_U18         |yolo_conv_top_mul_mul_14s_16s_30_1_1_80          |    14|
|129   |        yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U |yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0     |    14|
|130   |    line_buff_group_0_va_1_U                           |yolo_conv_top_line_buff_group_0_va               |     1|
|131   |      yolo_conv_top_line_buff_group_0_va_ram_U         |yolo_conv_top_line_buff_group_0_va_ram_72        |     1|
|132   |    line_buff_group_0_va_2_U                           |yolo_conv_top_line_buff_group_0_va_5             |    21|
|133   |      yolo_conv_top_line_buff_group_0_va_ram_U         |yolo_conv_top_line_buff_group_0_va_ram_71        |    21|
|134   |    line_buff_group_0_va_U                             |yolo_conv_top_line_buff_group_0_va_6             |    11|
|135   |      yolo_conv_top_line_buff_group_0_va_ram_U         |yolo_conv_top_line_buff_group_0_va_ram           |    11|
|136   |    line_buff_group_1_va_1_U                           |yolo_conv_top_line_buff_group_1_va               |    33|
|137   |      yolo_conv_top_line_buff_group_1_va_ram_U         |yolo_conv_top_line_buff_group_1_va_ram_70        |    33|
|138   |    line_buff_group_1_va_2_U                           |yolo_conv_top_line_buff_group_1_va_7             |    51|
|139   |      yolo_conv_top_line_buff_group_1_va_ram_U         |yolo_conv_top_line_buff_group_1_va_ram_69        |    51|
|140   |    line_buff_group_1_va_U                             |yolo_conv_top_line_buff_group_1_va_8             |    82|
|141   |      yolo_conv_top_line_buff_group_1_va_ram_U         |yolo_conv_top_line_buff_group_1_va_ram           |    82|
|142   |    out_stream_group_0_s_fifo_U                        |fifo_w16_d2_A                                    |    60|
|143   |      U_fifo_w16_d2_A_ram                              |fifo_w16_d2_A_shiftReg_68                        |    49|
|144   |    out_stream_group_10_fifo_U                         |fifo_w16_d2_A_9                                  |    59|
|145   |      U_fifo_w16_d2_A_ram                              |fifo_w16_d2_A_shiftReg_67                        |    49|
|146   |    out_stream_group_11_fifo_U                         |fifo_w16_d2_A_10                                 |    44|
|147   |      U_fifo_w16_d2_A_ram                              |fifo_w16_d2_A_shiftReg_66                        |    33|
|148   |    out_stream_group_12_fifo_U                         |fifo_w16_d2_A_11                                 |    60|
|149   |      U_fifo_w16_d2_A_ram                              |fifo_w16_d2_A_shiftReg_65                        |    49|
|150   |    out_stream_group_13_fifo_U                         |fifo_w16_d2_A_12                                 |    44|
|151   |      U_fifo_w16_d2_A_ram                              |fifo_w16_d2_A_shiftReg_64                        |    33|
|152   |    out_stream_group_14_fifo_U                         |fifo_w16_d2_A_13                                 |    61|
|153   |      U_fifo_w16_d2_A_ram                              |fifo_w16_d2_A_shiftReg_63                        |    49|
|154   |    out_stream_group_15_fifo_U                         |fifo_w16_d2_A_14                                 |    59|
|155   |      U_fifo_w16_d2_A_ram                              |fifo_w16_d2_A_shiftReg_62                        |    49|
|156   |    out_stream_group_1_s_fifo_U                        |fifo_w16_d2_A_15                                 |    59|
|157   |      U_fifo_w16_d2_A_ram                              |fifo_w16_d2_A_shiftReg_61                        |    49|
|158   |    out_stream_group_2_s_fifo_U                        |fifo_w16_d2_A_16                                 |    58|
|159   |      U_fifo_w16_d2_A_ram                              |fifo_w16_d2_A_shiftReg_60                        |    49|
|160   |    out_stream_group_3_s_fifo_U                        |fifo_w16_d2_A_17                                 |    44|
|161   |      U_fifo_w16_d2_A_ram                              |fifo_w16_d2_A_shiftReg_59                        |    33|
|162   |    out_stream_group_4_s_fifo_U                        |fifo_w16_d2_A_18                                 |    58|
|163   |      U_fifo_w16_d2_A_ram                              |fifo_w16_d2_A_shiftReg_58                        |    49|
|164   |    out_stream_group_5_s_fifo_U                        |fifo_w16_d2_A_19                                 |    44|
|165   |      U_fifo_w16_d2_A_ram                              |fifo_w16_d2_A_shiftReg_57                        |    33|
|166   |    out_stream_group_6_s_fifo_U                        |fifo_w16_d2_A_20                                 |    62|
|167   |      U_fifo_w16_d2_A_ram                              |fifo_w16_d2_A_shiftReg_56                        |    49|
|168   |    out_stream_group_7_s_fifo_U                        |fifo_w16_d2_A_21                                 |    58|
|169   |      U_fifo_w16_d2_A_ram                              |fifo_w16_d2_A_shiftReg_55                        |    49|
|170   |    out_stream_group_8_s_fifo_U                        |fifo_w16_d2_A_22                                 |    61|
|171   |      U_fifo_w16_d2_A_ram                              |fifo_w16_d2_A_shiftReg_54                        |    49|
|172   |    out_stream_group_9_s_fifo_U                        |fifo_w16_d2_A_23                                 |    61|
|173   |      U_fifo_w16_d2_A_ram                              |fifo_w16_d2_A_shiftReg                           |    49|
|174   |    yolo_conv_top_AXILiteS_s_axi_U                     |yolo_conv_top_AXILiteS_s_axi                     |    67|
|175   |    yolo_conv_top_mul_mul_6ns_16s_22_1_1_U61           |yolo_conv_top_mul_mul_6ns_16s_22_1_1             |     8|
|176   |      yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U   |yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_53  |     8|
|177   |    yolo_conv_top_mul_mul_6ns_16s_22_1_1_U62           |yolo_conv_top_mul_mul_6ns_16s_22_1_1_24          |     8|
|178   |      yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U   |yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_52  |     8|
|179   |    yolo_conv_top_mul_mul_6ns_16s_22_1_1_U63           |yolo_conv_top_mul_mul_6ns_16s_22_1_1_25          |     8|
|180   |      yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U   |yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_51  |     8|
|181   |    yolo_conv_top_mul_mul_6ns_16s_22_1_1_U64           |yolo_conv_top_mul_mul_6ns_16s_22_1_1_26          |     8|
|182   |      yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U   |yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_50  |     8|
|183   |    yolo_conv_top_mul_mul_6ns_16s_22_1_1_U65           |yolo_conv_top_mul_mul_6ns_16s_22_1_1_27          |     8|
|184   |      yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U   |yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_49  |     8|
|185   |    yolo_conv_top_mul_mul_6ns_16s_22_1_1_U66           |yolo_conv_top_mul_mul_6ns_16s_22_1_1_28          |     9|
|186   |      yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U   |yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_48  |     9|
|187   |    yolo_conv_top_mul_mul_6ns_16s_22_1_1_U67           |yolo_conv_top_mul_mul_6ns_16s_22_1_1_29          |     8|
|188   |      yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U   |yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_47  |     8|
|189   |    yolo_conv_top_mul_mul_6ns_16s_22_1_1_U68           |yolo_conv_top_mul_mul_6ns_16s_22_1_1_30          |     8|
|190   |      yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U   |yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_46  |     8|
|191   |    yolo_conv_top_mul_mul_6ns_16s_22_1_1_U69           |yolo_conv_top_mul_mul_6ns_16s_22_1_1_31          |    25|
|192   |      yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U   |yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_45  |    25|
|193   |    yolo_conv_top_mul_mul_6ns_16s_22_1_1_U70           |yolo_conv_top_mul_mul_6ns_16s_22_1_1_32          |     8|
|194   |      yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U   |yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_44  |     8|
|195   |    yolo_conv_top_mul_mul_6ns_16s_22_1_1_U71           |yolo_conv_top_mul_mul_6ns_16s_22_1_1_33          |     8|
|196   |      yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U   |yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_43  |     8|
|197   |    yolo_conv_top_mul_mul_6ns_16s_22_1_1_U72           |yolo_conv_top_mul_mul_6ns_16s_22_1_1_34          |     8|
|198   |      yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U   |yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_42  |     8|
|199   |    yolo_conv_top_mul_mul_6ns_16s_22_1_1_U73           |yolo_conv_top_mul_mul_6ns_16s_22_1_1_35          |     8|
|200   |      yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U   |yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_41  |     8|
|201   |    yolo_conv_top_mul_mul_6ns_16s_22_1_1_U74           |yolo_conv_top_mul_mul_6ns_16s_22_1_1_36          |     8|
|202   |      yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U   |yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_40  |     8|
|203   |    yolo_conv_top_mul_mul_6ns_16s_22_1_1_U75           |yolo_conv_top_mul_mul_6ns_16s_22_1_1_37          |     8|
|204   |      yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U   |yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_39  |     8|
|205   |    yolo_conv_top_mul_mul_6ns_16s_22_1_1_U76           |yolo_conv_top_mul_mul_6ns_16s_22_1_1_38          |     8|
|206   |      yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U   |yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1     |     8|
+------+-------------------------------------------------------+-------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:16 ; elapsed = 00:02:28 . Memory (MB): peak = 2102.699 ; gain = 558.574 ; free physical = 143 ; free virtual = 10982
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:10 ; elapsed = 00:02:22 . Memory (MB): peak = 2102.699 ; gain = 392.996 ; free physical = 199 ; free virtual = 11041
Synthesis Optimization Complete : Time (s): cpu = 00:02:17 ; elapsed = 00:02:28 . Memory (MB): peak = 2102.707 ; gain = 558.574 ; free physical = 199 ; free virtual = 11040
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1223 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2106.668 ; gain = 0.000 ; free physical = 130 ; free virtual = 10980
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
453 Infos, 139 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:28 ; elapsed = 00:02:40 . Memory (MB): peak = 2106.668 ; gain = 716.055 ; free physical = 235 ; free virtual = 11074
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2106.668 ; gain = 0.000 ; free physical = 236 ; free virtual = 11075
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.runs/design_1_yolo_conv_top_0_0_synth_1/design_1_yolo_conv_top_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_yolo_conv_top_0_0, cache-ID = d6fe1002b02b3f86
INFO: [Coretcl 2-1174] Renamed 205 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2130.680 ; gain = 0.000 ; free physical = 234 ; free virtual = 11145
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019/yolo_conv_max_fp_prj_2019.runs/design_1_yolo_conv_top_0_0_synth_1/design_1_yolo_conv_top_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_yolo_conv_top_0_0_utilization_synth.rpt -pb design_1_yolo_conv_top_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jun 24 10:31:14 2019...
