#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002188cceec50 .scope module, "simple_tb" "simple_tb" 2 2;
 .timescale -9 -11;
v000002188cd71580_0 .var "clk", 0 0;
v000002188cd72200_0 .net "sum", 7 0, v000002188cd720c0_0;  1 drivers
S_000002188cceede0 .scope module, "s" "simple" 2 15, 3 1 0, S_000002188cceec50;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "sum";
v000002188cd76220_0 .net "clk", 0 0, v000002188cd71580_0;  1 drivers
v000002188cd720c0_0 .var "sum", 7 0;
E_000002188cceca00 .event posedge, v000002188cd76220_0;
    .scope S_000002188cceede0;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002188cd720c0_0, 0;
    %end;
    .thread T_0;
    .scope S_000002188cceede0;
T_1 ;
    %wait E_000002188cceca00;
    %load/vec4 v000002188cd720c0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000002188cd720c0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_000002188cceec50;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002188cd71580_0, 0, 1;
    %vpi_call 2 10 "$monitor", "sum = %b ", v000002188cd72200_0 {0 0 0};
    %delay 50000, 0;
    %vpi_call 2 11 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_000002188cceec50;
T_3 ;
    %delay 500, 0;
    %load/vec4 v000002188cd71580_0;
    %inv;
    %store/vec4 v000002188cd71580_0, 0, 1;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "simple_tb.v";
    "simple.v";
