/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [17:0] _02_;
  wire [5:0] _03_;
  wire [5:0] _04_;
  reg [7:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [8:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [64:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_3z;
  wire [7:0] celloutsig_0_4z;
  wire [11:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [10:0] celloutsig_1_13z;
  wire [7:0] celloutsig_1_18z;
  wire [11:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[76] ? in_data[5] : in_data[41];
  assign celloutsig_0_10z = celloutsig_0_2z ? celloutsig_0_3z[4] : celloutsig_0_9z[2];
  assign celloutsig_1_2z = ~(in_data[144] | in_data[133]);
  assign celloutsig_0_1z = ~celloutsig_0_0z;
  assign celloutsig_1_0z = ~in_data[171];
  assign celloutsig_0_7z = _00_ | ~(celloutsig_0_0z);
  assign celloutsig_0_12z = celloutsig_0_2z | ~(celloutsig_0_11z[7]);
  assign celloutsig_0_16z = _01_ | ~(celloutsig_0_2z);
  assign celloutsig_1_7z = celloutsig_1_5z | ~(in_data[176]);
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _02_ <= 18'h00000;
    else _02_ <= { in_data[127:115], celloutsig_1_0z, celloutsig_1_1z };
  reg [5:0] _16_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _16_ <= 6'h00;
    else _16_ <= { celloutsig_0_3z[5:1], celloutsig_0_2z };
  assign { _03_[5:4], _00_, _03_[2:0] } = _16_;
  reg [5:0] _17_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _17_ <= 6'h00;
    else _17_ <= { in_data[63:61], celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_7z };
  assign { _04_[5], _01_, _04_[3:0] } = _17_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _05_ <= 8'h00;
    else _05_ <= in_data[106:99];
  assign celloutsig_1_1z = in_data[191:188] / { 1'h1, in_data[172], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_3z = in_data[73:68] / { 1'h1, in_data[5:2], celloutsig_0_2z };
  assign celloutsig_0_8z = celloutsig_0_4z[6:1] === { celloutsig_0_3z[5:1], celloutsig_0_0z };
  assign celloutsig_0_17z = { celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_2z } === { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_8z };
  assign celloutsig_0_14z = celloutsig_0_3z[3:1] <= celloutsig_0_4z[5:3];
  assign celloutsig_1_13z = in_data[184:174] * { _02_[11:9], _05_ };
  assign celloutsig_0_9z = { celloutsig_0_4z[7:6], celloutsig_0_8z } * { celloutsig_0_4z[6], celloutsig_0_7z, celloutsig_0_8z };
  assign celloutsig_0_11z = in_data[88:80] * { celloutsig_0_6z[7:4], celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_9z };
  assign celloutsig_1_3z = { celloutsig_1_1z[0], celloutsig_1_1z, celloutsig_1_2z } * { celloutsig_1_1z[1], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_18z = celloutsig_1_13z[6] ? { in_data[104:98], celloutsig_1_7z } : { _02_[16:12], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_8z };
  assign celloutsig_0_15z = celloutsig_0_1z & celloutsig_0_2z;
  assign celloutsig_0_20z = _04_[1] & celloutsig_0_4z[0];
  assign celloutsig_0_21z = celloutsig_0_18z[53] & celloutsig_0_3z[2];
  assign celloutsig_1_5z = in_data[154] & celloutsig_1_3z[5];
  assign celloutsig_1_8z = celloutsig_1_0z & in_data[129];
  assign celloutsig_0_2z = ~^ { in_data[56:32], celloutsig_0_1z };
  assign celloutsig_0_4z = { in_data[28:22], celloutsig_0_0z } >> in_data[9:2];
  assign celloutsig_1_19z = in_data[177:166] >>> { _05_[6:4], celloutsig_1_18z, celloutsig_1_2z };
  assign celloutsig_0_6z = { celloutsig_0_4z[4:1], celloutsig_0_4z } >>> { in_data[72:62], celloutsig_0_2z };
  assign celloutsig_0_18z = { celloutsig_0_11z[8:1], celloutsig_0_8z, _04_[5], _01_, _04_[3:0], _03_[5:4], _00_, _03_[2:0], celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_6z } >>> { in_data[46:32], celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_1z, _04_[5], _01_, _04_[3:0], celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_17z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_11z };
  assign _03_[3] = _00_;
  assign _04_[4] = _01_;
  assign { out_data[135:128], out_data[107:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_20z, celloutsig_0_21z };
endmodule
