IP Upgrade report for Entrega_2_FPGA_NIOS
Wed Sep 23 11:13:52 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. IP Upgrade Summary
  3. Successfully Upgraded IP Components
  4. IP Upgrade Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------+
; IP Upgrade Summary                                                             ;
+------------------------------+-------------------------------------------------+
; IP Components Upgrade Status ; Passed - Wed Sep 23 11:13:52 2020               ;
; Quartus Prime Version        ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                ; Entrega_2_FPGA_NIOS                             ;
; Top-level Entity Name        ; Lab3_FPGA_IP                                    ;
; Family                       ; Cyclone V                                       ;
+------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Successfully Upgraded IP Components                                                                              ;
+-------------+----------------+---------+----------------------+----------------------+-----------------+---------+
; Entity Name ; Component Name ; Version ; Original Source File ; Generation File Path ; New Source File ; Message ;
+-------------+----------------+---------+----------------------+----------------------+-----------------+---------+
; MotorPasso  ; Qsys           ; N/A     ; MotorPasso.qsys      ; MotorPasso.qsys      ;                 ;         ;
+-------------+----------------+---------+----------------------+----------------------+-----------------+---------+


+---------------------+
; IP Upgrade Messages ;
+---------------------+
Info (11902): Backing up file "MotorPasso.qsys" to "MotorPasso.BAK.qsys"
Info (11837): Started upgrading IP component Qsys with file "MotorPasso.qsys"
Info: 2020.09.23.11:13:51 Info: Starting to upgrade the IP cores in the Platform Designer system
Info: 2020.09.23.11:13:51 Info: Finished upgrading the ip cores
Info (11131): Completed upgrading IP component Qsys with file "MotorPasso.qsys"
Info (23030): Evaluation of Tcl script /home/labarqcomp/intelFPGA/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 1062 megabytes
    Info: Processing ended: Wed Sep 23 11:13:52 2020
    Info: Elapsed time: 00:00:58
    Info: Total CPU time (on all processors): 00:00:46


