
ubuntu-preinstalled/sg_write_same:     file format elf32-littlearm


Disassembly of section .init:

00000aa0 <.init>:
 aa0:	push	{r3, lr}
 aa4:	bl	1984 <set_scsi_pt_cdb@plt+0xce4>
 aa8:	pop	{r3, pc}

Disassembly of section .plt:

00000aac <sg_ll_readcap_10@plt-0x14>:
 aac:	push	{lr}		; (str lr, [sp, #-4]!)
 ab0:	ldr	lr, [pc, #4]	; abc <sg_ll_readcap_10@plt-0x4>
 ab4:	add	lr, pc, lr
 ab8:	ldr	pc, [lr, #8]!
 abc:	andeq	r2, r1, ip, ror #8

00000ac0 <sg_ll_readcap_10@plt>:
 ac0:	add	ip, pc, #0, 12
 ac4:	add	ip, ip, #73728	; 0x12000
 ac8:	ldr	pc, [ip, #1132]!	; 0x46c

00000acc <get_scsi_pt_os_err@plt>:
 acc:	add	ip, pc, #0, 12
 ad0:	add	ip, ip, #73728	; 0x12000
 ad4:	ldr	pc, [ip, #1124]!	; 0x464

00000ad8 <sg_ll_readcap_16@plt>:
 ad8:	add	ip, pc, #0, 12
 adc:	add	ip, ip, #73728	; 0x12000
 ae0:	ldr	pc, [ip, #1116]!	; 0x45c

00000ae4 <sg_set_binary_mode@plt>:
 ae4:	add	ip, pc, #0, 12
 ae8:	add	ip, ip, #73728	; 0x12000
 aec:	ldr	pc, [ip, #1108]!	; 0x454

00000af0 <strcmp@plt>:
 af0:	add	ip, pc, #0, 12
 af4:	add	ip, ip, #73728	; 0x12000
 af8:	ldr	pc, [ip, #1100]!	; 0x44c

00000afc <__cxa_finalize@plt>:
 afc:	add	ip, pc, #0, 12
 b00:	add	ip, ip, #73728	; 0x12000
 b04:	ldr	pc, [ip, #1092]!	; 0x444

00000b08 <set_scsi_pt_data_out@plt>:
 b08:	add	ip, pc, #0, 12
 b0c:	add	ip, ip, #73728	; 0x12000
 b10:	ldr	pc, [ip, #1084]!	; 0x43c

00000b14 <read@plt>:
 b14:	add	ip, pc, #0, 12
 b18:	add	ip, ip, #73728	; 0x12000
 b1c:	ldr	pc, [ip, #1076]!	; 0x434

00000b20 <free@plt>:
 b20:	add	ip, pc, #0, 12
 b24:	add	ip, ip, #73728	; 0x12000
 b28:	ldr	pc, [ip, #1068]!	; 0x42c

00000b2c <construct_scsi_pt_obj@plt>:
 b2c:	add	ip, pc, #0, 12
 b30:	add	ip, ip, #73728	; 0x12000
 b34:	ldr	pc, [ip, #1060]!	; 0x424

00000b38 <sg_cmds_close_device@plt>:
 b38:	add	ip, pc, #0, 12
 b3c:	add	ip, ip, #73728	; 0x12000
 b40:	ldr	pc, [ip, #1052]!	; 0x41c

00000b44 <__stack_chk_fail@plt>:
 b44:	add	ip, pc, #0, 12
 b48:	add	ip, ip, #73728	; 0x12000
 b4c:	ldr	pc, [ip, #1044]!	; 0x414

00000b50 <pr2serr@plt>:
 b50:	add	ip, pc, #0, 12
 b54:	add	ip, ip, #73728	; 0x12000
 b58:	ldr	pc, [ip, #1036]!	; 0x40c

00000b5c <perror@plt>:
 b5c:	add	ip, pc, #0, 12
 b60:	add	ip, ip, #73728	; 0x12000
 b64:	ldr	pc, [ip, #1028]!	; 0x404

00000b68 <open64@plt>:
 b68:	add	ip, pc, #0, 12
 b6c:	add	ip, ip, #73728	; 0x12000
 b70:	ldr	pc, [ip, #1020]!	; 0x3fc

00000b74 <__libc_start_main@plt>:
 b74:	add	ip, pc, #0, 12
 b78:	add	ip, ip, #73728	; 0x12000
 b7c:	ldr	pc, [ip, #1012]!	; 0x3f4

00000b80 <__gmon_start__@plt>:
 b80:	add	ip, pc, #0, 12
 b84:	add	ip, ip, #73728	; 0x12000
 b88:	ldr	pc, [ip, #1004]!	; 0x3ec

00000b8c <getopt_long@plt>:
 b8c:	add	ip, pc, #0, 12
 b90:	add	ip, ip, #73728	; 0x12000
 b94:	ldr	pc, [ip, #996]!	; 0x3e4

00000b98 <sg_if_can2stderr@plt>:
 b98:	add	ip, pc, #0, 12
 b9c:	add	ip, ip, #73728	; 0x12000
 ba0:	ldr	pc, [ip, #988]!	; 0x3dc

00000ba4 <do_scsi_pt@plt>:
 ba4:	add	ip, pc, #0, 12
 ba8:	add	ip, ip, #73728	; 0x12000
 bac:	ldr	pc, [ip, #980]!	; 0x3d4

00000bb0 <__errno_location@plt>:
 bb0:	add	ip, pc, #0, 12
 bb4:	add	ip, ip, #73728	; 0x12000
 bb8:	ldr	pc, [ip, #972]!	; 0x3cc

00000bbc <destruct_scsi_pt_obj@plt>:
 bbc:	add	ip, pc, #0, 12
 bc0:	add	ip, ip, #73728	; 0x12000
 bc4:	ldr	pc, [ip, #964]!	; 0x3c4

00000bc8 <memset@plt>:
 bc8:	add	ip, pc, #0, 12
 bcc:	add	ip, ip, #73728	; 0x12000
 bd0:	ldr	pc, [ip, #956]!	; 0x3bc

00000bd4 <strncpy@plt>:
 bd4:	add	ip, pc, #0, 12
 bd8:	add	ip, ip, #73728	; 0x12000
 bdc:	ldr	pc, [ip, #948]!	; 0x3b4

00000be0 <sg_get_llnum@plt>:
 be0:	add	ip, pc, #0, 12
 be4:	add	ip, ip, #73728	; 0x12000
 be8:	ldr	pc, [ip, #940]!	; 0x3ac

00000bec <sg_convert_errno@plt>:
 bec:	add	ip, pc, #0, 12
 bf0:	add	ip, ip, #73728	; 0x12000
 bf4:	ldr	pc, [ip, #932]!	; 0x3a4

00000bf8 <set_scsi_pt_sense@plt>:
 bf8:	add	ip, pc, #0, 12
 bfc:	add	ip, ip, #73728	; 0x12000
 c00:	ldr	pc, [ip, #924]!	; 0x39c

00000c04 <safe_strerror@plt>:
 c04:	add	ip, pc, #0, 12
 c08:	add	ip, ip, #73728	; 0x12000
 c0c:	ldr	pc, [ip, #916]!	; 0x394

00000c10 <get_scsi_pt_sense_len@plt>:
 c10:	add	ip, pc, #0, 12
 c14:	add	ip, ip, #73728	; 0x12000
 c18:	ldr	pc, [ip, #908]!	; 0x38c

00000c1c <sg_cmds_process_resp@plt>:
 c1c:	add	ip, pc, #0, 12
 c20:	add	ip, ip, #73728	; 0x12000
 c24:	ldr	pc, [ip, #900]!	; 0x384

00000c28 <sg_get_category_sense_str@plt>:
 c28:	add	ip, pc, #0, 12
 c2c:	add	ip, ip, #73728	; 0x12000
 c30:	ldr	pc, [ip, #892]!	; 0x37c

00000c34 <sg_get_num@plt>:
 c34:	add	ip, pc, #0, 12
 c38:	add	ip, ip, #73728	; 0x12000
 c3c:	ldr	pc, [ip, #884]!	; 0x374

00000c40 <hex2stderr@plt>:
 c40:	add	ip, pc, #0, 12
 c44:	add	ip, ip, #73728	; 0x12000
 c48:	ldr	pc, [ip, #876]!	; 0x36c

00000c4c <sg_cmds_open_device@plt>:
 c4c:	add	ip, pc, #0, 12
 c50:	add	ip, ip, #73728	; 0x12000
 c54:	ldr	pc, [ip, #868]!	; 0x364

00000c58 <__xstat64@plt>:
 c58:	add	ip, pc, #0, 12
 c5c:	add	ip, ip, #73728	; 0x12000
 c60:	ldr	pc, [ip, #860]!	; 0x35c

00000c64 <sg_memalign@plt>:
 c64:	add	ip, pc, #0, 12
 c68:	add	ip, ip, #73728	; 0x12000
 c6c:	ldr	pc, [ip, #852]!	; 0x354

00000c70 <abort@plt>:
 c70:	add	ip, pc, #0, 12
 c74:	add	ip, ip, #73728	; 0x12000
 c78:	ldr	pc, [ip, #844]!	; 0x34c

00000c7c <close@plt>:
 c7c:	add	ip, pc, #0, 12
 c80:	add	ip, ip, #73728	; 0x12000
 c84:	ldr	pc, [ip, #836]!	; 0x344

00000c88 <__snprintf_chk@plt>:
 c88:	add	ip, pc, #0, 12
 c8c:	add	ip, ip, #73728	; 0x12000
 c90:	ldr	pc, [ip, #828]!	; 0x33c

00000c94 <sg_get_sense_info_fld@plt>:
 c94:	add	ip, pc, #0, 12
 c98:	add	ip, ip, #73728	; 0x12000
 c9c:	ldr	pc, [ip, #820]!	; 0x334

00000ca0 <set_scsi_pt_cdb@plt>:
 ca0:	add	ip, pc, #0, 12
 ca4:	add	ip, ip, #73728	; 0x12000
 ca8:	ldr	pc, [ip, #812]!	; 0x32c

Disassembly of section .text:

00000cac <.text>:
     cac:	svcmi	0x00f0e92d
     cb0:	sfmmi	f7, 3, [ip, #-692]!	; 0xfffffd4c
     cb4:	bl	1b3f038 <set_scsi_pt_cdb@plt+0x1b3e398>
     cb8:			; <UNDEFINED> instruction: 0xf8dfae28
     cbc:	strcs	ip, [r0], #-2924	; 0xfffff494
     cc0:	blge	2920c0 <set_scsi_pt_cdb@plt+0x291420>
     cc4:	bge	3a5cec <set_scsi_pt_cdb@plt+0x3a504c>
     cc8:	strmi	r9, [r7], -r9, lsl #6
     ccc:	strmi	r9, [r8], r5, lsl #4
     cd0:	vst3.8	{d25-d27}, [pc], r7
     cd4:			; <UNDEFINED> instruction: 0xf85e7298
     cd8:	ldrtmi	ip, [r0], -ip
     cdc:	bllt	133f060 <set_scsi_pt_cdb@plt+0x133e3c0>
     ce0:			; <UNDEFINED> instruction: 0xf8df4621
     ce4:			; <UNDEFINED> instruction: 0xf8dcab4c
     ce8:			; <UNDEFINED> instruction: 0xf8cdc000
     cec:			; <UNDEFINED> instruction: 0xf04fc464
     cf0:	andsvs	r0, ip, r0, lsl #24
     cf4:	strls	r4, [r6], #-1275	; 0xfffffb05
     cf8:	svc	0x0066f7ff
     cfc:	ldrbtmi	r9, [sl], #3333	; 0xd05
     d00:	blcc	c3f084 <set_scsi_pt_cdb@plt+0xc3e3e4>
     d04:	andcs	r4, r1, #168820736	; 0xa100000
     d08:	ldrbtmi	r6, [fp], #-242	; 0xffffff0e
     d0c:	movwls	r2, #16906	; 0x420a
     d10:	eorscs	r6, ip, #536870915	; 0x20000003
     d14:	strls	r6, [r0, #-306]	; 0xfffffece
     d18:			; <UNDEFINED> instruction: 0x4652465b
     d1c:	ldrtmi	r4, [r8], -r1, asr #12
     d20:	andls	pc, r0, r5, asr #17
     d24:	svc	0x0032f7ff
     d28:			; <UNDEFINED> instruction: 0xf0001c44
     d2c:			; <UNDEFINED> instruction: 0xf1a080e6
     d30:	bcs	e41634 <set_scsi_pt_cdb@plt+0xe40994>
     d34:	sbcshi	pc, r4, r0, lsl #4
     d38:			; <UNDEFINED> instruction: 0xf002e8df
     d3c:	sbcsle	sp, r2, #-1342177269	; 0xb000000b
     d40:	sbcsle	sp, r2, #536870925	; 0x2000000d
     d44:	sbcsle	sp, r2, #536870925	; 0x2000000d
     d48:	ldrblt	fp, [r2, #2258]	; 0x8d2
     d4c:	svcge	0x00d2b2d2
     d50:	blls	fe7a93f8 <set_scsi_pt_cdb@plt+0xfe7a8758>
     d54:	sbcsle	sp, r2, #536870925	; 0x2000000d
     d58:	sbcsle	sp, r2, #536870925	; 0x2000000d
     d5c:	addsle	sp, r8, #536870925	; 0x2000000d
     d60:	sbcsle	sp, r2, #536870925	; 0x2000000d
     d64:	rsbsle	fp, r8, #137216	; 0x21800
     d68:			; <UNDEFINED> instruction: 0x56d264d2
     d6c:	sbcsle	sp, r2, #536870925	; 0x2000000d
     d70:	svccc	0x00d245d2
     d74:	bls	108234 <set_scsi_pt_cdb@plt+0x107594>
     d78:	bcc	fef3f0fc <set_scsi_pt_cdb@plt+0xfef3e45c>
     d7c:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
     d80:	svc	0x0058f7ff
     d84:	mvnsvs	r2, r0, lsl #16
     d88:			; <UNDEFINED> instruction: 0xf8dfdac5
     d8c:	strcs	r0, [r1], #-2736	; 0xfffff550
     d90:			; <UNDEFINED> instruction: 0xf7ff4478
     d94:			; <UNDEFINED> instruction: 0xe092eede
     d98:			; <UNDEFINED> instruction: 0xf8df9a04
     d9c:	ldmpl	r3, {r2, r3, r4, r7, r9, fp, ip, sp}^
     da0:			; <UNDEFINED> instruction: 0xf7ff6818
     da4:	stmdacs	r7, {r3, r6, r8, r9, sl, fp, sp, lr, pc}
     da8:	ldmible	r4!, {r4, r5, r7, r8, sp, lr}
     dac:	beq	fe43f130 <set_scsi_pt_cdb@plt+0xfe43e490>
     db0:	ldrbtmi	r2, [r8], #-1025	; 0xfffffbff
     db4:	mcr	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
     db8:	ldmdbvs	r3!, {r0, r7, sp, lr, pc}^
     dbc:	cmnvc	r2, r1, lsl #4
     dc0:	cmnvs	r3, r3, lsl r4
     dc4:	bls	13ac68 <set_scsi_pt_cdb@plt+0x139fc8>
     dc8:	bcc	1b3f14c <set_scsi_pt_cdb@plt+0x1b3e4ac>
     dcc:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
     dd0:	svc	0x0030f7ff
     dd4:	teqvs	r0, r0, lsl #16
     dd8:			; <UNDEFINED> instruction: 0xf8dfda9d
     ddc:	strcs	r0, [r1], #-2664	; 0xfffff598
     de0:			; <UNDEFINED> instruction: 0xf7ff4478
     de4:	strht	lr, [sl], #-230	; 0xffffff1a
     de8:			; <UNDEFINED> instruction: 0xf8df9a04
     dec:	ldmpl	r3, {r2, r3, r6, r9, fp, ip, sp}^
     df0:			; <UNDEFINED> instruction: 0xf7ff6818
     df4:	stmdacs	r0, {r5, r8, r9, sl, fp, sp, lr, pc}
     df8:	vshr.s64	q11, q8, #64
     dfc:	movwcs	r8, #5023	; 0x139f
     e00:	str	r9, [r8, r8, lsl #6]
     e04:			; <UNDEFINED> instruction: 0xf8df9a04
     e08:	ldmpl	r3, {r4, r5, r9, fp, ip, sp}^
     e0c:			; <UNDEFINED> instruction: 0xf7ff6818
     e10:	strmi	lr, [fp], -r8, ror #29
     e14:			; <UNDEFINED> instruction: 0x46021c59
     e18:			; <UNDEFINED> instruction: 0xf1b2bf08
     e1c:			; <UNDEFINED> instruction: 0xf0003fff
     e20:	stmib	r6, {r0, r1, r4, r7, r8, r9, pc}^
     e24:	movwcs	r2, #4874	; 0x130a
     e28:	ldrb	r9, [r4, -r7, lsl #6]!
     e2c:			; <UNDEFINED> instruction: 0xf8df2101
     e30:	tstls	r6, r8, lsl #20
     e34:	stmdbls	r4, {r2, r4, r5, fp, sp, pc}
     e38:	stmiapl	fp, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sp}^
     e3c:			; <UNDEFINED> instruction: 0xf7ff6819
     e40:			; <UNDEFINED> instruction: 0xf886eeca
     e44:	strb	r9, [r6, -pc, lsr #2]!
     e48:			; <UNDEFINED> instruction: 0xf8df9a04
     e4c:	ldmpl	r3, {r2, r3, r5, r6, r7, r8, fp, ip, sp}^
     e50:			; <UNDEFINED> instruction: 0xf7ff6818
     e54:	ldmdacs	pc!, {r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
     e58:			; <UNDEFINED> instruction: 0xf67f60b0
     e5c:			; <UNDEFINED> instruction: 0xf8dfaf5c
     e60:	strcs	r0, [r1], #-2536	; 0xfffff618
     e64:			; <UNDEFINED> instruction: 0xf7ff4478
     e68:	eor	lr, r8, r4, ror lr
     e6c:	eorsvc	r2, r3, r1, lsl #6
     e70:	movwcs	lr, #5969	; 0x1751
     e74:			; <UNDEFINED> instruction: 0xe74e71b3
     e78:	teqvc	r3, r1, lsl #6
     e7c:	bvs	cfabb0 <set_scsi_pt_cdb@plt+0xcf9f10>
     e80:			; <UNDEFINED> instruction: 0xf0402b0a
     e84:			; <UNDEFINED> instruction: 0x232081c3
     e88:	smlaldx	r6, r4, r3, r2
     e8c:	blcs	29b760 <set_scsi_pt_cdb@plt+0x29aac0>
     e90:			; <UNDEFINED> instruction: 0x81bcf040
     e94:	eorsvs	r2, r3, #16, 6	; 0x40000000
     e98:	movwcs	lr, #5949	; 0x173d
     e9c:			; <UNDEFINED> instruction: 0xe73a71f3
     ea0:	rscsvc	r2, r3, r1, lsl #6
     ea4:	movwcs	lr, #5943	; 0x1737
     ea8:			; <UNDEFINED> instruction: 0xe7347073
     eac:	adcsvc	r2, r3, r1, lsl #6
     eb0:			; <UNDEFINED> instruction: 0xf8dfe731
     eb4:	strcs	r0, [r0], #-2456	; 0xfffff668
     eb8:			; <UNDEFINED> instruction: 0xf7ff4478
     ebc:			; <UNDEFINED> instruction: 0xf8dfee4a
     ec0:			; <UNDEFINED> instruction: 0xf8df2990
     ec4:	ldrbtmi	r3, [sl], #-2404	; 0xfffff69c
     ec8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
     ecc:	strbtcc	pc, [r4], #-2269	; 0xfffff723	; <UNPREDICTABLE>
     ed0:			; <UNDEFINED> instruction: 0xf040405a
     ed4:			; <UNDEFINED> instruction: 0x4620843e
     ed8:	sfmmi	f7, 3, [ip, #-52]!	; 0xffffffcc
     edc:	svchi	0x00f0e8bd
     ee0:			; <UNDEFINED> instruction: 0xf8df4601
     ee4:	strcs	r0, [r1], #-2416	; 0xfffff690
     ee8:			; <UNDEFINED> instruction: 0xf7ff4478
     eec:			; <UNDEFINED> instruction: 0xf8dfee32
     ef0:	ldrbtmi	r0, [r8], #-2408	; 0xfffff698
     ef4:	mcr	7, 1, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
     ef8:	bls	13ae84 <set_scsi_pt_cdb@plt+0x13a1e4>
     efc:			; <UNDEFINED> instruction: 0xf8df4604
     f00:	strls	r3, [r5, #-2396]	; 0xfffff6a4
     f04:	andge	pc, r3, r2, asr r8	; <UNPREDICTABLE>
     f08:	ldrdcs	pc, [r0], -sl
     f0c:	vrshr.s64	d20, d26, #64
     f10:			; <UNDEFINED> instruction: 0xf04f80cf
     f14:	ldmibvc	r3!, {r8, fp}^
     f18:	bvs	ced38c <set_scsi_pt_cdb@plt+0xcec6ec>
     f1c:			; <UNDEFINED> instruction: 0xf0402b0a
     f20:	ldmdbvc	r3!, {r0, r2, r8, pc}^
     f24:			; <UNDEFINED> instruction: 0xf0002b00
     f28:	ldmibvc	r3!, {r1, r2, r5, r6, r7, pc}
     f2c:			; <UNDEFINED> instruction: 0xf0402b00
     f30:			; <UNDEFINED> instruction: 0xf1b980dd
     f34:			; <UNDEFINED> instruction: 0xf0000f00
     f38:	blls	1a1630 <set_scsi_pt_cdb@plt+0x1a0990>
     f3c:			; <UNDEFINED> instruction: 0xb014f8d6
     f40:			; <UNDEFINED> instruction: 0xf0402b00
     f44:	blls	1e12e4 <set_scsi_pt_cdb@plt+0x1e0644>
     f48:			; <UNDEFINED> instruction: 0xf0402b00
     f4c:	blls	2212dc <set_scsi_pt_cdb@plt+0x22063c>
     f50:			; <UNDEFINED> instruction: 0xf0002b00
     f54:	ldmdavc	r3!, {r1, r2, r4, r5, r8, r9, pc}^
     f58:			; <UNDEFINED> instruction: 0xf0002b00
     f5c:	ldmibvs	r3!, {r3, r8, pc}^
     f60:			; <UNDEFINED> instruction: 0xf0402b00
     f64:	ldrmi	r8, [sl], sl, ror #1
     f68:	tstcs	r0, sl, asr r6
     f6c:			; <UNDEFINED> instruction: 0xf7ff4648
     f70:			; <UNDEFINED> instruction: 0xf1b0ee6e
     f74:	vmlal.s8	q8, d0, d0
     f78:	ldmdavc	r5!, {r0, r1, r4, r5, r8, pc}^
     f7c:			; <UNDEFINED> instruction: 0xf0402d00
     f80:	ldmibvs	r3!, {r1, r6, r8, pc}^
     f84:			; <UNDEFINED> instruction: 0xf1bbbb5b
     f88:			; <UNDEFINED> instruction: 0xf0000f00
     f8c:			; <UNDEFINED> instruction: 0xf10b81e7
     f90:	movwls	r3, #17407	; 0x43ff
     f94:	svcge	0x00759b04
     f98:	stmdbeq	r0!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
     f9c:	mrscs	r2, R8_usr
     fa0:	movwls	r4, #13888	; 0x3640
     fa4:	strls	r2, [r0, -r1, lsl #6]
     fa8:	movwls	lr, #6605	; 0x19cd
     fac:			; <UNDEFINED> instruction: 0xf7ff2300
     fb0:	stmdacs	r6, {r2, r4, r7, r8, sl, fp, sp, lr, pc}
     fb4:	sbchi	pc, r8, r0
     fb8:			; <UNDEFINED> instruction: 0xf0402800
     fbc:			; <UNDEFINED> instruction: 0xf1bb81b3
     fc0:	vpmax.f32	d0, d0, d3
     fc4:	blvc	f61ca0 <set_scsi_pt_cdb@plt+0xf61000>
     fc8:			; <UNDEFINED> instruction: 0xf01568bb
     fcc:	blt	6c23d8 <set_scsi_pt_cdb@plt+0x6c1738>
     fd0:	strdle	r6, [r4], -r3
     fd4:	bcs	1b6a4 <set_scsi_pt_cdb@plt+0x1aa04>
     fd8:	movwcc	sp, #36097	; 0x8d01
     fdc:	ldmibvs	r0!, {r0, r1, r4, r5, r6, r7, r8, sp, lr}^
     fe0:	vsub.i8	d18, d0, d0
     fe4:			; <UNDEFINED> instruction: 0xf5b082e8
     fe8:	vpmax.f32	d3, d16, d0
     fec:			; <UNDEFINED> instruction: 0xf1bb816e
     ff0:	bls	244c04 <set_scsi_pt_cdb@plt+0x243f64>
     ff4:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
     ff8:	movwcs	fp, #4052	; 0xfd4
     ffc:			; <UNDEFINED> instruction: 0xf7ff2301
    1000:	andls	lr, r4, r2, lsr lr
    1004:			; <UNDEFINED> instruction: 0xf0002800
    1008:			; <UNDEFINED> instruction: 0xf8968344
    100c:	blcs	d0d4 <set_scsi_pt_cdb@plt+0xc434>
    1010:	msrhi	SPSR_sc, r0
    1014:	svceq	0x0000f1ba
    1018:	sbcshi	pc, r9, #0
    101c:			; <UNDEFINED> instruction: 0xf7ff2000
    1020:	stmdacs	r0, {r1, r5, r6, r8, sl, fp, sp, lr, pc}
    1024:	cmnhi	fp, #192, 4	; <UNPREDICTABLE>
    1028:	strdcs	r6, [r0], -r2
    102c:			; <UNDEFINED> instruction: 0xf7ff9904
    1030:	mcrne	13, 0, lr, cr3, cr2, {3}
    1034:	orrshi	pc, r9, #192, 4
    1038:	addmi	r6, fp, #3948544	; 0x3c4000
    103c:	orrhi	pc, fp, #192, 4
    1040:	svccs	0x000a6a37
    1044:	rschi	pc, r9, r0
    1048:	eorcs	sl, r0, #8000	; 0x1f40
    104c:	strtmi	r2, [r8], -r0, lsl #2
    1050:	ldc	7, cr15, [sl, #1020]!	; 0x3fc
    1054:			; <UNDEFINED> instruction: 0xf0002f20
    1058:	sfmle	f0, 1, [r2], {53}	; 0x35
    105c:			; <UNDEFINED> instruction: 0xf0002f10
    1060:			; <UNDEFINED> instruction: 0xf8df818a
    1064:			; <UNDEFINED> instruction: 0x463907fc
    1068:			; <UNDEFINED> instruction: 0xf7ff4478
    106c:	bge	fe17c63c <set_scsi_pt_cdb@plt+0xfe17b99c>
    1070:			; <UNDEFINED> instruction: 0x465b2150
    1074:	andls	r4, r4, #32, 12	; 0x2000000
    1078:	ldcl	7, cr15, [r6, #1020]	; 0x3fc
    107c:	ubfxeq	pc, pc, #17, #5
    1080:	bls	11296c <set_scsi_pt_cdb@plt+0x111ccc>
    1084:			; <UNDEFINED> instruction: 0xf7ff4478
    1088:	blls	27c620 <set_scsi_pt_cdb@plt+0x27b980>
    108c:	tstlt	r8, r8, lsl r8
    1090:	stcl	7, cr15, [r6, #-1020]	; 0xfffffc04
    1094:			; <UNDEFINED> instruction: 0xf7ff4640
    1098:	stmdacs	r0, {r4, r6, r8, sl, fp, sp, lr, pc}
    109c:	subshi	pc, sl, #192, 4
    10a0:	blcs	1b674 <set_scsi_pt_cdb@plt+0x1a9d4>
    10a4:	addhi	pc, sp, r0
    10a8:	svclt	0x00b82c00
    10ac:	str	r2, [r6, -r3, ror #8]
    10b0:			; <UNDEFINED> instruction: 0xf8581c53
    10b4:	adcsmi	r9, fp, #34	; 0x22
    10b8:	andcc	pc, r0, sl, asr #17
    10bc:	svcge	0x002bf6bf
    10c0:	sbfxmi	pc, pc, #17, #5
    10c4:			; <UNDEFINED> instruction: 0xf858447c
    10c8:	strtmi	r1, [r0], -r3, lsr #32
    10cc:	stcl	7, cr15, [r0, #-1020]	; 0xfffffc04
    10d0:	ldrdcc	pc, [r0], -sl
    10d4:			; <UNDEFINED> instruction: 0xf8ca3301
    10d8:	adcsmi	r3, fp, #0
    10dc:			; <UNDEFINED> instruction: 0xf8dfdbf3
    10e0:	strcs	r0, [r1], #-1932	; 0xfffff874
    10e4:			; <UNDEFINED> instruction: 0xf7ff4478
    10e8:			; <UNDEFINED> instruction: 0xe6e8ed34
    10ec:			; <UNDEFINED> instruction: 0x0780f8df
    10f0:			; <UNDEFINED> instruction: 0xf7ff4478
    10f4:	ldmibvc	r3!, {r1, r2, r3, r5, r8, sl, fp, sp, lr, pc}
    10f8:			; <UNDEFINED> instruction: 0xf43f2b00
    10fc:			; <UNDEFINED> instruction: 0xf8dfaf1a
    1100:	strcs	r1, [r0], #-1908	; 0xfffff88c
    1104:			; <UNDEFINED> instruction: 0x0770f8df
    1108:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    110c:	stc	7, cr15, [r0, #-1020]!	; 0xfffffc04
    1110:	ldmdavc	r3!, {r0, r2, r4, r6, r7, r9, sl, sp, lr, pc}^
    1114:	blls	1ade88 <set_scsi_pt_cdb@plt+0x1ad1e8>
    1118:			; <UNDEFINED> instruction: 0xf43f2b00
    111c:			; <UNDEFINED> instruction: 0xf8dfaf20
    1120:	ldrcs	r0, [pc], #-1884	; 1128 <set_scsi_pt_cdb@plt+0x488>
    1124:			; <UNDEFINED> instruction: 0xf7ff4478
    1128:			; <UNDEFINED> instruction: 0xe6c8ed14
    112c:	smmlseq	r0, pc, r8, pc	; <UNPREDICTABLE>
    1130:	ldrbtmi	r2, [r8], #-1055	; 0xfffffbe1
    1134:	stc	7, cr15, [ip, #-1020]	; 0xfffffc04
    1138:			; <UNDEFINED> instruction: 0xf8dfe6c1
    113c:	ldrcs	r0, [pc], #-1864	; 1144 <set_scsi_pt_cdb@plt+0x4a4>
    1140:			; <UNDEFINED> instruction: 0xf7ff4478
    1144:	ldrt	lr, [sl], r6, lsl #26
    1148:			; <UNDEFINED> instruction: 0x073cf8df
    114c:			; <UNDEFINED> instruction: 0xf7ff4478
    1150:	blls	13c558 <set_scsi_pt_cdb@plt+0x13b8b8>
    1154:	mrscs	r2, R8_usr
    1158:			; <UNDEFINED> instruction: 0xf8cd4640
    115c:	movwls	r9, #12292	; 0x3004
    1160:	strls	r2, [r0, -r1, lsl #6]
    1164:	movwcs	r9, #770	; 0x302
    1168:	ldc	7, cr15, [r6], #1020	; 0x3fc
    116c:			; <UNDEFINED> instruction: 0xf896e724
    1170:	blcs	d238 <set_scsi_pt_cdb@plt+0xc598>
    1174:	mrcge	4, 7, APSR_nzcv, cr7, cr15, {1}
    1178:			; <UNDEFINED> instruction: 0x1710f8df
    117c:	ldrbtmi	sl, [r9], #-3892	; 0xfffff0cc
    1180:			; <UNDEFINED> instruction: 0xf7ff4638
    1184:	stmdacs	r0, {r1, r2, r4, r5, r7, sl, fp, sp, lr, pc}
    1188:			; <UNDEFINED> instruction: 0xf04fbf0c
    118c:			; <UNDEFINED> instruction: 0xf04f0a01
    1190:			; <UNDEFINED> instruction: 0xf43f0a00
    1194:	stcls	14, cr10, [r5, #-932]	; 0xfffffc5c
    1198:	tstcs	r0, r8, ror #4
    119c:			; <UNDEFINED> instruction: 0xf7ff4628
    11a0:			; <UNDEFINED> instruction: 0x462aed14
    11a4:	andcs	r4, r3, r9, lsr r6
    11a8:	ldcl	7, cr15, [r6, #-1020]	; 0xfffffc04
    11ac:	vmlal.s8	q9, d0, d0
    11b0:	ldmibvs	r3!, {r2, r7, r9, pc}^
    11b4:			; <UNDEFINED> instruction: 0xf73f2b00
    11b8:	blls	16cd1c <set_scsi_pt_cdb@plt+0x16c07c>
    11bc:	mvnsvs	r6, fp, lsl fp
    11c0:			; <UNDEFINED> instruction: 0xf8dfe6d2
    11c4:	strtmi	r0, [r1], -ip, asr #13
    11c8:			; <UNDEFINED> instruction: 0xf7ff4478
    11cc:	stmdacs	r0, {r1, r2, r5, r6, r7, sl, fp, sp, lr, pc}
    11d0:	svcge	0x006af47f
    11d4:	ssateq	pc, #29, pc, asr #17	; <UNPREDICTABLE>
    11d8:			; <UNDEFINED> instruction: 0xf7ff4478
    11dc:			; <UNDEFINED> instruction: 0xe763ecba
    11e0:			; <UNDEFINED> instruction: 0xf1c86973
    11e4:	blcs	31ec <set_scsi_pt_cdb@plt+0x254c>
    11e8:	bichi	pc, r5, r0, asr #32
    11ec:			; <UNDEFINED> instruction: 0xf7ff4640
    11f0:	blls	27c5f0 <set_scsi_pt_cdb@plt+0x27b950>
    11f4:			; <UNDEFINED> instruction: 0x4604681b
    11f8:			; <UNDEFINED> instruction: 0xf43f2b00
    11fc:	ssaxmi	sl, r8, r1
    1200:	stc	7, cr15, [lr], {255}	; 0xff
    1204:	movwcs	lr, #1868	; 0x74c
    1208:	ldr	r9, [r9, -r4, lsl #6]
    120c:	pkhtbeq	pc, r8, pc, asr #17	; <UNPREDICTABLE>
    1210:	ldrbtmi	r2, [r8], #-1055	; 0xfffffbe1
    1214:	ldc	7, cr15, [ip], {255}	; 0xff
    1218:	ldmvs	r0!, {r0, r4, r6, r9, sl, sp, lr, pc}^
    121c:			; <UNDEFINED> instruction: 0xf5b06971
    1220:			; <UNDEFINED> instruction: 0xf2803f80
    1224:	ldmib	r6, {r1, r2, r3, r4, r7, pc}^
    1228:	ldmdane	r2, {r1, r3, r8, r9, sp}
    122c:	mvnvc	lr, #68608	; 0x10c00
    1230:	svclt	0x00082b01
    1234:			; <UNDEFINED> instruction: 0xf0802a00
    1238:	ldmdavc	r3!, {r0, r9, pc}^
    123c:			; <UNDEFINED> instruction: 0xf0402b00
    1240:	ldmdbvc	r3!, {r1, r4, r5, r9, pc}
    1244:	ldmibvc	r3!, {r0, r1, r3, r4, r8, ip, sp, pc}^
    1248:			; <UNDEFINED> instruction: 0xf0002b00
    124c:	ldmibvs	r3!, {r2, r3, r5, r9, pc}
    1250:	ldmdavc	r0!, {r0, r2, r3, r4, r5, r6, r8, sl, fp, sp, pc}
    1254:	subcs	r2, r1, #0, 2
    1258:	cmpeq	fp, pc, ror r1
    125c:	orrne	lr, r0, sp, asr #19
    1260:	orrne	lr, r2, sp, asr #19
    1264:	sbcslt	r9, fp, #132, 2	; 0x21
    1268:	rsbvc	r7, fp, sl, lsr #32
    126c:			; <UNDEFINED> instruction: 0xf043b110
    1270:	rsbvc	r0, fp, r0, lsl r3
    1274:	tstlt	fp, r3, lsr r9
    1278:			; <UNDEFINED> instruction: 0xf043786b
    127c:	rsbvc	r0, fp, r8, lsl #6
    1280:			; <UNDEFINED> instruction: 0xb11b78f3
    1284:			; <UNDEFINED> instruction: 0xf043786b
    1288:	rsbvc	r0, fp, r4, lsl #6
    128c:			; <UNDEFINED> instruction: 0xb11b78b3
    1290:			; <UNDEFINED> instruction: 0xf043786b
    1294:	rsbvc	r0, fp, r2, lsl #6
    1298:	movwcs	lr, #10710	; 0x29d6
    129c:			; <UNDEFINED> instruction: 0xf0026ab1
    12a0:	blt	16c1b24 <set_scsi_pt_cdb@plt+0x16c0e84>
    12a4:			; <UNDEFINED> instruction: 0x71aaba09
    12a8:	andne	pc, r2, r5, asr #17
    12ac:	andcc	pc, r7, r5, lsr #17
    12b0:			; <UNDEFINED> instruction: 0xf8dfe09a
    12b4:	strcs	r0, [r1], #-1512	; 0xfffffa18
    12b8:			; <UNDEFINED> instruction: 0xf7ff4478
    12bc:			; <UNDEFINED> instruction: 0xf8dfec4a
    12c0:	ldrbtmi	r0, [r8], #-1504	; 0xfffffa20
    12c4:	mcrr	7, 15, pc, r4, cr15	; <UNPREDICTABLE>
    12c8:			; <UNDEFINED> instruction: 0x4601e5f9
    12cc:	ldrbeq	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
    12d0:	addcc	pc, r0, #1325400064	; 0x4f000000
    12d4:	ldrbtmi	r2, [r8], #-1025	; 0xfffffbff
    12d8:	ldc	7, cr15, [sl], #-1020	; 0xfffffc04
    12dc:			; <UNDEFINED> instruction: 0xf1bbe6d5
    12e0:	tstle	r8, r0, lsl #30
    12e4:			; <UNDEFINED> instruction: 0xf43f2d00
    12e8:	ldmibvs	r3!, {r0, r1, r3, r5, r7, r9, sl, fp, sp, pc}
    12ec:			; <UNDEFINED> instruction: 0xf77f2b00
    12f0:	ldmibvs	r3!, {r0, r1, r2, r5, r7, r9, sl, fp, sp, pc}^
    12f4:	rscscc	pc, pc, #79	; 0x4f
    12f8:	blcc	227310 <set_scsi_pt_cdb@plt+0x226670>
    12fc:	sbcpl	r1, r2, r1, asr #17
    1300:			; <UNDEFINED> instruction: 0xf1bb604a
    1304:			; <UNDEFINED> instruction: 0xf43f0f00
    1308:			; <UNDEFINED> instruction: 0xf8dfae9b
    130c:	ldrbtmi	r0, [r8], #-1436	; 0xfffffa64
    1310:	ldc	7, cr15, [lr], {255}	; 0xff
    1314:			; <UNDEFINED> instruction: 0xf8dfe694
    1318:	ldmibvs	r1!, {r2, r4, r7, r8, sl}^
    131c:			; <UNDEFINED> instruction: 0xf7ff4478
    1320:	bfi	lr, r8, #24, #8
    1324:			; <UNDEFINED> instruction: 0xf0321f42
    1328:			; <UNDEFINED> instruction: 0xf0400204
    132c:			; <UNDEFINED> instruction: 0xf1bb816d
    1330:			; <UNDEFINED> instruction: 0xf0400f00
    1334:	blls	121a74 <set_scsi_pt_cdb@plt+0x120dd4>
    1338:	ldrbmi	r2, [r9], -r1, lsl #4
    133c:	movwls	r4, #9792	; 0x2640
    1340:	stmib	sp, {r3, r8, r9, sp}^
    1344:	ldrtmi	r3, [fp], -r0, lsl #4
    1348:			; <UNDEFINED> instruction: 0xf7ff465a
    134c:	stmdacs	r0, {r1, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    1350:	orrhi	pc, pc, r0, asr #32
    1354:	blt	6db548 <set_scsi_pt_cdb@plt+0x6da8a8>
    1358:			; <UNDEFINED> instruction: 0xe64061f3
    135c:	andslt	pc, r0, sp, asr #17
    1360:	stmdbcs	r0, {r3, r4, r9, sl, sp, lr, pc}
    1364:	bicshi	pc, r4, r0, asr #32
    1368:	andcs	sl, r0, #8000	; 0x1f40
    136c:	addcs	lr, r0, #3358720	; 0x334000
    1370:	addcs	lr, r2, #3358720	; 0x334000
    1374:	ldmibvs	r3!, {r2, r7, r9, ip, pc}
    1378:	ldmdavc	r2!, {r0, r1, r4, r7, r8, sp}
    137c:	cmpeq	fp, r9, lsr #32
    1380:	ldrdvc	fp, [fp], #-43	; 0xffffffd5	; <UNPREDICTABLE>
    1384:			; <UNDEFINED> instruction: 0xf043b112
    1388:	rsbvc	r0, fp, r0, lsl r3
    138c:	tstlt	fp, r3, lsr r9
    1390:			; <UNDEFINED> instruction: 0xf043786b
    1394:	rsbvc	r0, fp, r8, lsl #6
    1398:			; <UNDEFINED> instruction: 0xb11b78f3
    139c:			; <UNDEFINED> instruction: 0xf043786b
    13a0:	rsbvc	r0, fp, r4, lsl #6
    13a4:			; <UNDEFINED> instruction: 0xb11b78b3
    13a8:			; <UNDEFINED> instruction: 0xf043786b
    13ac:	rsbvc	r0, fp, r2, lsl #6
    13b0:	tstlt	fp, r3, ror r8
    13b4:			; <UNDEFINED> instruction: 0xf043786b
    13b8:	rsbvc	r0, fp, r1, lsl #6
    13bc:	ldrdcc	lr, [sl, -r6]
    13c0:	ldrcs	sl, [r0, -ip, lsl #20]
    13c4:	movwls	fp, #55835	; 0xda1b
    13c8:	blt	252c1c <set_scsi_pt_cdb@plt+0x251f7c>
    13cc:	blgt	e5804 <set_scsi_pt_cdb@plt+0xe4b64>
    13d0:	andcc	lr, r2, #3506176	; 0x358000
    13d4:	mvnsne	pc, sp, asr #17
    13d8:			; <UNDEFINED> instruction: 0xf003ba12
    13dc:			; <UNDEFINED> instruction: 0xf8cd031f
    13e0:			; <UNDEFINED> instruction: 0xf8c501f6
    13e4:			; <UNDEFINED> instruction: 0x73ab200a
    13e8:	blcs	5b9bc <set_scsi_pt_cdb@plt+0x5ad1c>
    13ec:	ldmdbvs	r3!, {r0, r1, r2, r6, sl, fp, ip, lr, pc}^
    13f0:	vstrle	d2, [ip, #-12]
    13f4:	blcs	1bbc8 <set_scsi_pt_cdb@plt+0x1af28>
    13f8:			; <UNDEFINED> instruction: 0xf8dfdd09
    13fc:	ldrbtmi	r0, [r8], #-1204	; 0xfffffb4c
    1400:	bl	fe9bf404 <set_scsi_pt_cdb@plt+0xfe9be764>
    1404:	stmdals	r4, {r0, r4, r5, r6, r7, r8, fp, sp, lr}
    1408:			; <UNDEFINED> instruction: 0xf7ff2201
    140c:			; <UNDEFINED> instruction: 0xf7ffec1a
    1410:	strmi	lr, [r1], lr, lsl #23
    1414:			; <UNDEFINED> instruction: 0xf0002800
    1418:			; <UNDEFINED> instruction: 0xf50d81da
    141c:			; <UNDEFINED> instruction: 0x46297a19
    1420:	stcge	6, cr4, [fp, #-232]	; 0xffffff18
    1424:	ldc	7, cr15, [ip], #-1020	; 0xfffffc04
    1428:	subcs	r4, r0, #84934656	; 0x5100000
    142c:			; <UNDEFINED> instruction: 0xf7ff4648
    1430:	stmdbls	r4, {r2, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    1434:			; <UNDEFINED> instruction: 0x464869f2
    1438:	bl	19bf43c <set_scsi_pt_cdb@plt+0x19be79c>
    143c:	movwcs	lr, #18902	; 0x49d6
    1440:	strbmi	r4, [r8], -r1, asr #12
    1444:	bl	febbf448 <set_scsi_pt_cdb@plt+0xfebbe7a8>
    1448:	tstcs	r1, r4, ror r9
    144c:			; <UNDEFINED> instruction: 0xf8df9101
    1450:	movwcs	r1, #1124	; 0x464
    1454:	ldrbtmi	r9, [r9], #-1026	; 0xfffffbfe
    1458:	andge	pc, r0, sp, asr #17
    145c:	strmi	r9, [r2], -r3, lsl #10
    1460:			; <UNDEFINED> instruction: 0xf7ff4648
    1464:	mcrrne	11, 13, lr, r3, cr12
    1468:			; <UNDEFINED> instruction: 0xf0004604
    146c:	strcc	r8, [r2], #-157	; 0xffffff63
    1470:	addhi	pc, fp, r0
    1474:	strcs	r4, [r0], #-1608	; 0xfffff9b8
    1478:	bl	fe83f47c <set_scsi_pt_cdb@plt+0xfe83e7dc>
    147c:			; <UNDEFINED> instruction: 0xf8dfe605
    1480:			; <UNDEFINED> instruction: 0x46390438
    1484:			; <UNDEFINED> instruction: 0xf04f46a9
    1488:	ldrbtmi	r0, [r8], #-2560	; 0xfffff600
    148c:	bl	183f490 <set_scsi_pt_cdb@plt+0x183e7f0>
    1490:	strtcc	pc, [r8], #-2271	; 0xfffff721
    1494:	strtmi	r9, [lr], -r5, lsl #12
    1498:			; <UNDEFINED> instruction: 0x4625447b
    149c:			; <UNDEFINED> instruction: 0xf819461c
    14a0:			; <UNDEFINED> instruction: 0xf10a1b01
    14a4:	strtmi	r0, [r0], -r1, lsl #20
    14a8:	bl	14bf4ac <set_scsi_pt_cdb@plt+0x14be80c>
    14ac:	ldrhle	r4, [r6, #90]!	; 0x5a
    14b0:	ldrtmi	r4, [r5], -ip, lsr #12
    14b4:			; <UNDEFINED> instruction: 0xf8df9e05
    14b8:	ldmibvs	r1!, {r3, sl}^
    14bc:			; <UNDEFINED> instruction: 0xf7ff4478
    14c0:	ldr	lr, [r4, r8, asr #22]
    14c4:	ldrhtcs	r6, [pc], #-147
    14c8:	ldmvs	r2!, {r0, r4, r5, fp, ip, sp, lr}
    14cc:	eorvc	r0, r8, fp, asr r1
    14d0:	andseq	pc, pc, #2
    14d4:	sbcslt	r7, fp, #-2147483606	; 0x8000002a
    14d8:	adcvc	r2, fp, #24, 4	; 0x80000001
    14dc:	vst4.<illegal width 64>	{d23,d25,d27,d29}, [pc :128], sl
    14e0:			; <UNDEFINED> instruction: 0x812a6250
    14e4:			; <UNDEFINED> instruction: 0xf043b111
    14e8:	adcvc	r0, fp, #16, 6	; 0x40000000
    14ec:	tstlt	fp, r3, lsr r9
    14f0:			; <UNDEFINED> instruction: 0xf0437aab
    14f4:	adcvc	r0, fp, #8, 6	; 0x20000000
    14f8:			; <UNDEFINED> instruction: 0xb11b78f3
    14fc:			; <UNDEFINED> instruction: 0xf0437aab
    1500:	adcvc	r0, fp, #4, 6	; 0x10000000
    1504:			; <UNDEFINED> instruction: 0xb11b78b3
    1508:			; <UNDEFINED> instruction: 0xf0437aab
    150c:	adcvc	r0, fp, #134217728	; 0x8000000
    1510:	tstlt	fp, r3, ror r8
    1514:			; <UNDEFINED> instruction: 0xf0437aab
    1518:	adcvc	r0, fp, #67108864	; 0x4000000
    151c:	bvs	fec6c154 <set_scsi_pt_cdb@plt+0xfec6b4b4>
    1520:	blt	25c0f0 <set_scsi_pt_cdb@plt+0x25b450>
    1524:	blt	4a5960 <set_scsi_pt_cdb@plt+0x4a4cc0>
    1528:	ldm	r3, {r2, r3, r9, ip, pc}
    152c:	bge	fe001540 <set_scsi_pt_cdb@plt+0xfe0008a0>
    1530:	stm	r2, {r0, r1, r4, r5, r6, r7, fp, sp, lr}
    1534:	blt	6c1548 <set_scsi_pt_cdb@plt+0x6c08a8>
    1538:	ldrb	r6, [r5, -fp, ror #3]
    153c:	strcs	r4, [r1], #-2273	; 0xfffff71f
    1540:			; <UNDEFINED> instruction: 0xf7ff4478
    1544:	ldrt	lr, [sl], #2822	; 0xb06
    1548:	strcs	r4, [r1], #-2271	; 0xfffff721
    154c:			; <UNDEFINED> instruction: 0xf7ff4478
    1550:	ldrt	lr, [r4], #2816	; 0xb00
    1554:	strtmi	r4, [r8], -r5, asr #4
    1558:	bl	153f55c <set_scsi_pt_cdb@plt+0x153e8bc>
    155c:	ldmmi	fp, {r0, r9, sl, lr}^
    1560:			; <UNDEFINED> instruction: 0xf7ff4478
    1564:			; <UNDEFINED> instruction: 0x2c00eaf6
    1568:	cfldrsge	mvf15, [sl, #508]	; 0x1fc
    156c:			; <UNDEFINED> instruction: 0xf7ff4628
    1570:			; <UNDEFINED> instruction: 0x4604eb3e
    1574:			; <UNDEFINED> instruction: 0x4640e594
    1578:	bl	113f57c <set_scsi_pt_cdb@plt+0x113e8dc>
    157c:	strmi	r4, [r2], -r9, asr #12
    1580:	ldrbtmi	r4, [r8], #-2259	; 0xfffff72d
    1584:	b	ff93f588 <set_scsi_pt_cdb@plt+0xff93e8e8>
    1588:	stmdavs	ip!, {r4, r5, r9, sl, sp, lr, pc}
    158c:	subsle	r2, pc, r3, lsl #24
    1590:	tsteq	r4, #164, 2	; 0x29	; <UNPREDICTABLE>
    1594:			; <UNDEFINED> instruction: 0xf67f2b01
    1598:	strbmi	sl, [r8], -sp, ror #30
    159c:	bl	3bf5a0 <set_scsi_pt_cdb@plt+0x3be900>
    15a0:			; <UNDEFINED> instruction: 0xf43f2c00
    15a4:	strb	sl, [r2, #-3442]!	; 0xfffff28e
    15a8:			; <UNDEFINED> instruction: 0xf7ff4648
    15ac:			; <UNDEFINED> instruction: 0x4648ea90
    15b0:	bl	13f5b4 <set_scsi_pt_cdb@plt+0x13e914>
    15b4:	stmiami	r7, {r0, r1, r3, r4, r6, r8, sl, sp, lr, pc}^
    15b8:	ldrbtmi	r2, [r8], #-1025	; 0xfffffbff
    15bc:	b	ff23f5c0 <set_scsi_pt_cdb@plt+0xff23e920>
    15c0:	stmiami	r5, {r0, r1, r5, r6, r8, sl, sp, lr, pc}^
    15c4:	ldrbtmi	r2, [r8], #-1055	; 0xfffffbe1
    15c8:	b	ff0bf5cc <set_scsi_pt_cdb@plt+0xff0be92c>
    15cc:	cfldrsge	mvf14, [r4, #-476]!	; 0xfffffe24
    15d0:			; <UNDEFINED> instruction: 0x46284651
    15d4:	b	ff23f5d8 <set_scsi_pt_cdb@plt+0xff23e938>
    15d8:	vmull.p8	<illegal reg q8.5>, d0, d7
    15dc:			; <UNDEFINED> instruction: 0xf7ff80e2
    15e0:	stmdacs	r0, {r1, r7, r9, fp, sp, lr, pc}
    15e4:	sbcshi	pc, r8, r0, asr #5
    15e8:			; <UNDEFINED> instruction: 0x463869f2
    15ec:			; <UNDEFINED> instruction: 0xf7ff9904
    15f0:			; <UNDEFINED> instruction: 0x1e03ea92
    15f4:	rscshi	pc, fp, r0, asr #5
    15f8:	addsmi	r6, r9, #3948544	; 0x3c4000
    15fc:	rschi	pc, sp, r0, lsl #6
    1600:			; <UNDEFINED> instruction: 0xf7ff4638
    1604:	ldr	lr, [fp, #-2876]	; 0xfffff4c4
    1608:	svceq	0x0000f1bb
    160c:	cfstrdge	mvd15, [r7], #252	; 0xfc
    1610:	ldrbmi	sl, [fp], -r5, lsl #31
    1614:			; <UNDEFINED> instruction: 0x463a2150
    1618:	bl	1bf61c <set_scsi_pt_cdb@plt+0x1be97c>
    161c:	ldrtmi	r4, [r9], -pc, lsr #17
    1620:			; <UNDEFINED> instruction: 0xf7ff4478
    1624:	stmiami	lr!, {r1, r2, r4, r7, r9, fp, sp, lr, pc}
    1628:			; <UNDEFINED> instruction: 0xf7ff4478
    162c:	ldrb	lr, [r6], #2706	; 0xa92
    1630:			; <UNDEFINED> instruction: 0x21202201
    1634:			; <UNDEFINED> instruction: 0xf7ff4638
    1638:	strb	lr, [r4], #2820	; 0xb04
    163c:			; <UNDEFINED> instruction: 0xf43f2900
    1640:	stmibmi	r8!, {r0, r1, r4, r7, r9, sl, fp, sp, pc}
    1644:	ldrbtmi	r4, [r9], #-2216	; 0xfffff758
    1648:			; <UNDEFINED> instruction: 0xf7ff4478
    164c:	str	lr, [fp], r2, lsl #21
    1650:	andcs	r4, r0, #72, 12	; 0x4800000
    1654:	stmib	sp, {r8, r9, sp}^
    1658:			; <UNDEFINED> instruction: 0xf7ff230c
    165c:			; <UNDEFINED> instruction: 0xac0ceada
    1660:	strmi	r4, [r1], -r2, lsr #12
    1664:			; <UNDEFINED> instruction: 0xf7ff4650
    1668:	stmdacs	r0, {r1, r2, r4, r8, r9, fp, sp, lr, pc}
    166c:	stmdavs	ip!, {r1, r2, r5, r6, r8, ip, lr, pc}
    1670:	svcge	0x0085e793
    1674:	cmpcs	r0, fp, asr r6
    1678:			; <UNDEFINED> instruction: 0xf7ff463a
    167c:	ldmmi	fp, {r1, r2, r4, r6, r7, r9, fp, sp, lr, pc}
    1680:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
    1684:	b	193f688 <set_scsi_pt_cdb@plt+0x193e9e8>
    1688:	ldrbtmi	r4, [r8], #-2201	; 0xfffff767
    168c:	b	183f690 <set_scsi_pt_cdb@plt+0x183e9f0>
    1690:	ldmmi	r8, {r0, r2, r5, r7, sl, sp, lr, pc}
    1694:	ldrbtmi	r6, [r8], #-2545	; 0xfffff60f
    1698:	b	16bf69c <set_scsi_pt_cdb@plt+0x16be9fc>
    169c:			; <UNDEFINED> instruction: 0xf7ff200c
    16a0:	strmi	lr, [r4], -r6, lsr #21
    16a4:	stmdbcs	r0, {r0, r4, r5, r6, r7, sl, sp, lr, pc}
    16a8:	mrcge	4, 2, APSR_nzcv, cr14, cr15, {1}
    16ac:	ldmmi	r3, {r1, r4, r7, r8, fp, lr}
    16b0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    16b4:	b	133f6b8 <set_scsi_pt_cdb@plt+0x133ea18>
    16b8:			; <UNDEFINED> instruction: 0xf7ffe656
    16bc:	stmdavs	r4, {r1, r3, r4, r5, r6, r9, fp, sp, lr, pc}
    16c0:	svceq	0x0000f1bb
    16c4:			; <UNDEFINED> instruction: 0x4620d130
    16c8:	b	fe43f6cc <set_scsi_pt_cdb@plt+0xfe43ea2c>
    16cc:			; <UNDEFINED> instruction: 0xf7ff4604
    16d0:	stmmi	fp, {r1, r2, r4, r5, r6, r7, r8, r9, fp, ip, sp, pc}
    16d4:	stmdbeq	r8, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    16d8:	ldrbtmi	r9, [r8], #-517	; 0xfffffdfb
    16dc:	b	e3f6e0 <set_scsi_pt_cdb@plt+0xe3ea40>
    16e0:	andcs	r9, r1, #4, 22	; 0x1000
    16e4:	bls	165ef0 <set_scsi_pt_cdb@plt+0x165250>
    16e8:	movwls	r4, #9792	; 0x2640
    16ec:			; <UNDEFINED> instruction: 0xf8cd463b
    16f0:	ldrmi	r9, [r1], -r0
    16f4:	stmib	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    16f8:			; <UNDEFINED> instruction: 0xd1ba2800
    16fc:	svceq	0x0003f1bb
    1700:	mcrge	7, 1, pc, cr8, cr15, {3}	; <UNPREDICTABLE>
    1704:	strbmi	r2, [r9], -r1, lsl #4
    1708:			; <UNDEFINED> instruction: 0xf7ff4638
    170c:			; <UNDEFINED> instruction: 0xe621ea9a
    1710:	ldmdami	sp!, {r2, r3, r4, r5, r6, r8, fp, lr}^
    1714:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    1718:	b	6bf71c <set_scsi_pt_cdb@plt+0x6bea7c>
    171c:	ldmdami	fp!, {r2, r5, r9, sl, sp, lr, pc}^
    1720:			; <UNDEFINED> instruction: 0xf7ff4478
    1724:	ldrbt	lr, [pc], #-2588	; 172c <set_scsi_pt_cdb@plt+0xa8c>
    1728:			; <UNDEFINED> instruction: 0xf7ff4620
    172c:	ldrtmi	lr, [r9], -ip, ror #20
    1730:	ldmdami	r7!, {r1, r9, sl, lr}^
    1734:			; <UNDEFINED> instruction: 0xf7ff4478
    1738:	strb	lr, [r4, ip, lsl #20]
    173c:	strcc	lr, [r0], #-2516	; 0xfffff62c
    1740:			; <UNDEFINED> instruction: 0x461a4874
    1744:	strcc	lr, [r0], #-2509	; 0xfffff633
    1748:			; <UNDEFINED> instruction: 0x46234478
    174c:	b	3f750 <set_scsi_pt_cdb@plt+0x3eab0>
    1750:			; <UNDEFINED> instruction: 0xf7ffe78d
    1754:	ldmdami	r0!, {r3, r4, r5, r6, r7, r8, fp, sp, lr, pc}^
    1758:	ldrbtmi	sl, [r8], #-2612	; 0xfffff5cc
    175c:	ldmib	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1760:	ldrbtmi	r4, [r8], #-2158	; 0xfffff792
    1764:	ldmib	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1768:			; <UNDEFINED> instruction: 0xf7ffe46a
    176c:	vldrge	s28, [r9, #136]	; 0x88
    1770:	stmdavs	r0, {r2, r4, r5, r8, r9, sl, fp, sp, pc}
    1774:	b	ebf778 <set_scsi_pt_cdb@plt+0xebead8>
    1778:	vst1.16	{d20-d21}, [pc :128], r9
    177c:	ldrbtmi	r7, [sl], #-768	; 0xfffffd00
    1780:	stmib	sp, {r0, r3, r4, r9, sl, lr}^
    1784:	andcs	r2, r1, #0, 14
    1788:	strtmi	r4, [r8], -r4, lsl #12
    178c:	b	1f3f790 <set_scsi_pt_cdb@plt+0x1f3eaf0>
    1790:			; <UNDEFINED> instruction: 0xf7ff4628
    1794:	ldrbt	lr, [r8], #-2532	; 0xfffff61c
    1798:	ldrbtmi	r4, [r8], #-2146	; 0xfffff79e
    179c:	ldmib	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    17a0:			; <UNDEFINED> instruction: 0xf7ffe722
    17a4:	svcmi	0x0060ea06
    17a8:	stmdavs	r0, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    17ac:	b	7bf7b0 <set_scsi_pt_cdb@plt+0x7beb10>
    17b0:	cfldr32ge	mvfx9, [r9, #4]
    17b4:	movwvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    17b8:	andcs	r4, r1, #26214400	; 0x1900000
    17bc:	strmi	r9, [r4], -r0, lsl #14
    17c0:			; <UNDEFINED> instruction: 0xf7ff4628
    17c4:	strtmi	lr, [r8], -r2, ror #20
    17c8:	stmib	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    17cc:	ldmdami	r7, {r0, r2, r3, r4, r6, sl, sp, lr, pc}^
    17d0:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
    17d4:	ldmib	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    17d8:	ldmdami	r5, {r0, r3, r6, sl, sp, lr, pc}^
    17dc:	ldrbtmi	r4, [r8], #-1578	; 0xfffff9d6
    17e0:	ldmib	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    17e4:	ldrbtmi	r4, [r8], #-2131	; 0xfffff7ad
    17e8:	ldmib	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    17ec:			; <UNDEFINED> instruction: 0xf7ffe708
    17f0:	stmdavs	r0, {r5, r6, r7, r8, fp, sp, lr, pc}
    17f4:	ldmib	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    17f8:			; <UNDEFINED> instruction: 0xf8df9501
    17fc:	ldfged	f4, [r9, #240]	; 0xf0
    1800:	movwvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    1804:	ldrbtmi	r2, [ip], #513	; 0x201
    1808:			; <UNDEFINED> instruction: 0xf8cd4619
    180c:	strmi	ip, [r4], -r0
    1810:			; <UNDEFINED> instruction: 0xf7ff4628
    1814:			; <UNDEFINED> instruction: 0x4628ea3a
    1818:	stmib	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    181c:			; <UNDEFINED> instruction: 0xf7ff4638
    1820:	ldrt	lr, [r2], #-2606	; 0xfffff5d2
    1824:	andeq	r2, r1, r4, ror #4
    1828:	strheq	r0, [r0], -ip
    182c:	andeq	r2, r1, r0, lsl r3
    1830:	muleq	r0, sl, sp
    1834:	andeq	r2, r1, sl, lsl r2
    1838:	ldrdeq	r0, [r0], -r4
    183c:	andeq	r1, r0, ip, lsl r6
    1840:	ldrdeq	r1, [r0], -sl
    1844:	andeq	r1, r0, ip, lsl #11
    1848:	andeq	r0, r0, r0, asr ip
    184c:	andeq	r0, r0, r8, lsl ip
    1850:	andeq	r2, r1, lr, asr r0
    1854:	andeq	r1, r0, r4, ror #9
    1858:	ldrdeq	r0, [r0], -lr
    185c:	andeq	r0, r0, r0, asr #1
    1860:	ldrdeq	r1, [r0], -r4
    1864:	andeq	r1, r0, r4, lsr #17
    1868:	andeq	r1, r0, ip, lsr #6
    186c:	andeq	r0, r0, ip, ror #19
    1870:	andeq	r1, r0, r0, lsr #6
    1874:	andeq	r1, r0, ip, lsr r3
    1878:	andeq	r1, r0, sl, asr #6
    187c:	andeq	r1, r0, r8, lsr #7
    1880:	andeq	r1, r0, lr, lsl #4
    1884:			; <UNDEFINED> instruction: 0x000013b0
    1888:	andeq	r1, r0, r4, lsr #8
    188c:			; <UNDEFINED> instruction: 0x000013b2
    1890:	andeq	r1, r0, r8, lsl #15
    1894:	muleq	r0, r0, r7
    1898:	andeq	r1, r0, lr, lsr #2
    189c:			; <UNDEFINED> instruction: 0x000011b8
    18a0:	andeq	r0, r0, lr, lsl #16
    18a4:	muleq	r0, r2, r3
    18a8:	andeq	r1, r0, r6, ror #8
    18ac:	andeq	r1, r0, ip, lsr #8
    18b0:	andeq	r1, r0, r6, lsr #9
    18b4:	andeq	r1, r0, lr, lsl #9
    18b8:	ldrdeq	r1, [r0], -r6
    18bc:	andeq	r1, r0, r4, ror #7
    18c0:	andeq	r1, r0, r8, asr #7
    18c4:	andeq	r0, r0, r4, ror #27
    18c8:			; <UNDEFINED> instruction: 0x00000dbc
    18cc:	ldrdeq	r1, [r0], -ip
    18d0:	andeq	r0, r0, sl, asr #31
    18d4:	andeq	r1, r0, lr, rrx
    18d8:	andeq	r0, r0, r2, asr #29
    18dc:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    18e0:	andeq	r0, r0, r8, asr #31
    18e4:	andeq	r1, r0, r2, ror #2
    18e8:	andeq	r1, r0, ip, lsr #3
    18ec:	andeq	r0, r0, r6, asr pc
    18f0:	andeq	r0, r0, r6, ror #30
    18f4:	andeq	r1, r0, r2
    18f8:	strdeq	r1, [r0], -r8
    18fc:	andeq	r1, r0, r6, ror #2
    1900:	andeq	r0, r0, r6, asr #29
    1904:	muleq	r0, r4, r0
    1908:	strheq	r1, [r0], -lr
    190c:			; <UNDEFINED> instruction: 0x00000fb4
    1910:	andeq	r0, r0, r0, lsl #28
    1914:	andeq	r1, r0, r8, lsr #3
    1918:	andeq	r1, r0, r6, asr r2
    191c:	andeq	r1, r0, lr, ror r2
    1920:	muleq	r0, lr, pc	; <UNPREDICTABLE>
    1924:	andeq	r0, r0, sl, lsr pc
    1928:	andeq	r0, r0, r0, asr #30
    192c:	strdeq	r1, [r0], -r2
    1930:	ldrdeq	r1, [r0], -r2
    1934:	strdeq	r1, [r0], -sl
    1938:	andeq	r0, r0, r6, lsl pc
    193c:	bleq	3da80 <set_scsi_pt_cdb@plt+0x3cde0>
    1940:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1944:	strbtmi	fp, [sl], -r2, lsl #24
    1948:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    194c:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1950:	ldrmi	sl, [sl], #776	; 0x308
    1954:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1958:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    195c:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1960:			; <UNDEFINED> instruction: 0xf85a4b06
    1964:	stmdami	r6, {r0, r1, ip, sp}
    1968:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    196c:	stmdb	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1970:	ldmdb	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1974:			; <UNDEFINED> instruction: 0x000115b4
    1978:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    197c:	andeq	r0, r0, r8, asr #1
    1980:	andeq	r0, r0, ip, asr #1
    1984:	ldr	r3, [pc, #20]	; 19a0 <set_scsi_pt_cdb@plt+0xd00>
    1988:	ldr	r2, [pc, #20]	; 19a4 <set_scsi_pt_cdb@plt+0xd04>
    198c:	add	r3, pc, r3
    1990:	ldr	r2, [r3, r2]
    1994:	cmp	r2, #0
    1998:	bxeq	lr
    199c:	b	b80 <__gmon_start__@plt>
    19a0:	muleq	r1, r4, r5
    19a4:	andeq	r0, r0, r4, asr #1
    19a8:	blmi	1d39c8 <set_scsi_pt_cdb@plt+0x1d2d28>
    19ac:	bmi	1d2b94 <set_scsi_pt_cdb@plt+0x1d1ef4>
    19b0:	addmi	r4, r3, #2063597568	; 0x7b000000
    19b4:	andle	r4, r3, sl, ror r4
    19b8:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    19bc:	ldrmi	fp, [r8, -r3, lsl #2]
    19c0:	svclt	0x00004770
    19c4:	andeq	r1, r1, r8, lsl #15
    19c8:	andeq	r1, r1, r4, lsl #15
    19cc:	andeq	r1, r1, r0, ror r5
    19d0:	strheq	r0, [r0], -r8
    19d4:	stmdbmi	r9, {r3, fp, lr}
    19d8:	bmi	252bc0 <set_scsi_pt_cdb@plt+0x251f20>
    19dc:	bne	252bc8 <set_scsi_pt_cdb@plt+0x251f28>
    19e0:	svceq	0x00cb447a
    19e4:			; <UNDEFINED> instruction: 0x01a1eb03
    19e8:	andle	r1, r3, r9, asr #32
    19ec:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    19f0:	ldrmi	fp, [r8, -r3, lsl #2]
    19f4:	svclt	0x00004770
    19f8:	andeq	r1, r1, ip, asr r7
    19fc:	andeq	r1, r1, r8, asr r7
    1a00:	andeq	r1, r1, r4, asr #10
    1a04:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1a08:	blmi	2aee30 <set_scsi_pt_cdb@plt+0x2ae190>
    1a0c:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1a10:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1a14:	blmi	26ffc8 <set_scsi_pt_cdb@plt+0x26f328>
    1a18:	ldrdlt	r5, [r3, -r3]!
    1a1c:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1a20:			; <UNDEFINED> instruction: 0xf7ff6818
    1a24:			; <UNDEFINED> instruction: 0xf7ffe86c
    1a28:	blmi	1c192c <set_scsi_pt_cdb@plt+0x1c0c8c>
    1a2c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1a30:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1a34:	andeq	r1, r1, r6, lsr #14
    1a38:	andeq	r1, r1, r4, lsl r5
    1a3c:	strheq	r0, [r0], -r4
    1a40:	andeq	r1, r1, r2, ror #11
    1a44:	andeq	r1, r1, r6, lsl #14
    1a48:	svclt	0x0000e7c4
    1a4c:	mvnsmi	lr, #737280	; 0xb4000
    1a50:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    1a54:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    1a58:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    1a5c:	stmda	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1a60:	blne	1d92c5c <set_scsi_pt_cdb@plt+0x1d91fbc>
    1a64:	strhle	r1, [sl], -r6
    1a68:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    1a6c:	svccc	0x0004f855
    1a70:	strbmi	r3, [sl], -r1, lsl #8
    1a74:	ldrtmi	r4, [r8], -r1, asr #12
    1a78:	adcmi	r4, r6, #152, 14	; 0x2600000
    1a7c:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    1a80:	svclt	0x000083f8
    1a84:			; <UNDEFINED> instruction: 0x000113be
    1a88:			; <UNDEFINED> instruction: 0x000113b4
    1a8c:	svclt	0x00004770

Disassembly of section .fini:

00001a90 <.fini>:
    1a90:	push	{r3, lr}
    1a94:	pop	{r3, pc}
