Release 14.7 Map P.20131013 (lin64)
Xilinx Mapping Report File for Design 'papilio_pro_top'

Design Information
------------------
Command Line   : map -intstyle ise -w -mt 2 -p xc6slx9-2-tqg144 -detail -ir off
-ignore_keep_hierarchy -pr b -timing -ol high -logic_opt on -o papilio_pro.ncd
papilio_pro.ngd papilio_pro.pcf 
Target Device  : xc6slx9
Target Package : tqg144
Target Speed   : -2
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Mon Apr  9 11:25:29 2018

Design Summary
--------------
Number of errors:      0
Number of warnings:    9
Slice Logic Utilization:
  Number of Slice Registers:                 2,456 out of  11,440   21%
    Number used as Flip Flops:               2,456
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      2,854 out of   5,720   49%
    Number used as logic:                    2,724 out of   5,720   47%
      Number using O6 output only:           1,988
      Number using O5 output only:             166
      Number using O5 and O6:                  570
      Number used as ROM:                        0
    Number used as Memory:                      44 out of   1,440    3%
      Number used as Dual Port RAM:              0
      Number used as Single Port RAM:            0
      Number used as Shift Register:            44
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                 40
    Number used exclusively as route-thrus:     86
      Number with same-slice register load:     74
      Number with same-slice carry load:        12
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,100 out of   1,430   76%
  Number of MUXCYs used:                       616 out of   2,860   21%
  Number of LUT Flip Flop pairs used:        3,483
    Number with an unused Flip Flop:         1,235 out of   3,483   35%
    Number with an unused LUT:                 629 out of   3,483   18%
    Number of fully used LUT-FF pairs:       1,619 out of   3,483   46%
    Number of unique control sets:             186
    Number of slice register sites lost
      to control set restrictions:             732 out of  11,440    6%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        95 out of     102   93%
    Number of LOCed IOBs:                       95 out of      95  100%
    IOB Flip Flops:                            105

Specific Feature Utilization:
  Number of RAMB16BWERs:                        12 out of      32   37%
  Number of RAMB8BWERs:                          1 out of      64    1%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3%
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18%
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                  16 out of     200    8%
    Number used as ILOGIC2s:                    16
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     200    0%
  Number of OLOGIC2/OSERDES2s:                  89 out of     200   44%
    Number used as OLOGIC2s:                    89
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            4 out of      16   25%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       2   50%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.59

Peak Memory Usage:  874 MB
Total REAL time to MAP completion:  55 secs 
Total CPU time to MAP completion (all processors):   56 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Pack:2693 - The I/O component SPI_SCK has conflicting DRIVE property
   values. The symbol "SPI_SCK" has property value "8." The symbol
   "ospiclk/obufi" has property value "12." The system will use the property
   value attached to symbol "SPI_SCK."
WARNING:Pack:2693 - The I/O component LED has conflicting DRIVE property values.
   The symbol "LED" has property value "8." The symbol "oled/obufi" has property
   value "12." The system will use the property value attached to symbol "LED."
WARNING:Pack:2693 - The I/O component TXD has conflicting DRIVE property values.
   The symbol "TXD" has property value "8." The symbol "obuftx/obufi" has
   property value "12." The system will use the property value attached to
   symbol "TXD."
WARNING:Pack:2693 - The I/O component SPI_MOSI has conflicting DRIVE property
   values. The symbol "SPI_MOSI" has property value "8." The symbol
   "ospimosi/obufi" has property value "12." The system will use the property
   value attached to symbol "SPI_MOSI."
WARNING:Pack:2693 - The I/O component SPI_CS has conflicting DRIVE property
   values. The symbol "SPI_CS" has property value "8." The symbol "ospics/obufi"
   has property value "12." The system will use the property value attached to
   symbol "SPI_CS."
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on block:<zpuino/core/cache/cachemem/Mram_RAM1>:<RAMB16BWER_RAMB16BWER>.  The
   block is configured to use input parity pin DIBP0. There is dangling output
   for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on block:<zpuino/core/cache/cachemem/Mram_RAM2>:<RAMB16BWER_RAMB16BWER>.  The
   block is configured to use input parity pin DIBP0. There is dangling output
   for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on block:<zpuino/core/cache/cachemem/Mram_RAM3>:<RAMB16BWER_RAMB16BWER>.  The
   block is configured to use input parity pin DIBP0. There is dangling output
   for parity pin DOPB0.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.

Section 3 - Informational
-------------------------
INFO:Map:220 - The command line option -timing is automatically supported for
   this architecture. Therefore, it is not necessary to specify this option.
INFO:Map:284 - Map is running with the multi-threading option on. Map currently
   supports the use of up to 2 processors. Based on the the user options and
   machine load, Map will use 2 processors during this run.
INFO:MapLib:562 - No environment variables are currently set.
INFO:MapLib:159 - Net Timing constraints on signal CLK are pushed forward
   through input buffer.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range: 1.140 to
   1.260 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
   2 block(s) optimized away
 179 Block(s) redundant

Section 5 - Removed Logic
-------------------------

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC

Redundant Block(s):
TYPE 		BLOCK
LUT1 		sram_inst/ctrl/Madd_r_rf_counter[31]_GND_187_o_add_22_OUT_cy<30>_rt
LUT1 		sram_inst/ctrl/Madd_r_rf_counter[31]_GND_187_o_add_22_OUT_cy<29>_rt
LUT1 		sram_inst/ctrl/Madd_r_rf_counter[31]_GND_187_o_add_22_OUT_cy<28>_rt
LUT1 		sram_inst/ctrl/Madd_r_rf_counter[31]_GND_187_o_add_22_OUT_cy<27>_rt
LUT1 		sram_inst/ctrl/Madd_r_rf_counter[31]_GND_187_o_add_22_OUT_cy<26>_rt
LUT1 		sram_inst/ctrl/Madd_r_rf_counter[31]_GND_187_o_add_22_OUT_cy<25>_rt
LUT1 		sram_inst/ctrl/Madd_r_rf_counter[31]_GND_187_o_add_22_OUT_cy<24>_rt
LUT1 		sram_inst/ctrl/Madd_r_rf_counter[31]_GND_187_o_add_22_OUT_cy<23>_rt
LUT1 		sram_inst/ctrl/Madd_r_rf_counter[31]_GND_187_o_add_22_OUT_cy<22>_rt
LUT1 		sram_inst/ctrl/Madd_r_rf_counter[31]_GND_187_o_add_22_OUT_cy<21>_rt
LUT1 		sram_inst/ctrl/Madd_r_rf_counter[31]_GND_187_o_add_22_OUT_cy<20>_rt
LUT1 		sram_inst/ctrl/Madd_r_rf_counter[31]_GND_187_o_add_22_OUT_cy<19>_rt
LUT1 		sram_inst/ctrl/Madd_r_rf_counter[31]_GND_187_o_add_22_OUT_cy<18>_rt
LUT1 		sram_inst/ctrl/Madd_r_rf_counter[31]_GND_187_o_add_22_OUT_cy<17>_rt
LUT1 		sram_inst/ctrl/Madd_r_rf_counter[31]_GND_187_o_add_22_OUT_cy<16>_rt
LUT1 		sram_inst/ctrl/Madd_r_rf_counter[31]_GND_187_o_add_22_OUT_cy<15>_rt
LUT1 		sram_inst/ctrl/Madd_r_rf_counter[31]_GND_187_o_add_22_OUT_cy<14>_rt
LUT1 		sram_inst/ctrl/Madd_r_rf_counter[31]_GND_187_o_add_22_OUT_cy<13>_rt
LUT1 		sram_inst/ctrl/Madd_r_rf_counter[31]_GND_187_o_add_22_OUT_cy<12>_rt
LUT1 		sram_inst/ctrl/Madd_r_rf_counter[31]_GND_187_o_add_22_OUT_cy<11>_rt
LUT1 		sram_inst/ctrl/Madd_r_rf_counter[31]_GND_187_o_add_22_OUT_cy<10>_rt
LUT1 		sram_inst/ctrl/Madd_r_rf_counter[31]_GND_187_o_add_22_OUT_cy<9>_rt
LUT1 		sram_inst/ctrl/Madd_r_rf_counter[31]_GND_187_o_add_22_OUT_cy<8>_rt
LUT1 		sram_inst/ctrl/Madd_r_rf_counter[31]_GND_187_o_add_22_OUT_cy<7>_rt
LUT1 		sram_inst/ctrl/Madd_r_rf_counter[31]_GND_187_o_add_22_OUT_cy<6>_rt
LUT1 		sram_inst/ctrl/Madd_r_rf_counter[31]_GND_187_o_add_22_OUT_cy<5>_rt
LUT1 		sram_inst/ctrl/Madd_r_rf_counter[31]_GND_187_o_add_22_OUT_cy<4>_rt
LUT1 		sram_inst/ctrl/Madd_r_rf_counter[31]_GND_187_o_add_22_OUT_cy<3>_rt
LUT1 		sram_inst/ctrl/Madd_r_rf_counter[31]_GND_187_o_add_22_OUT_cy<2>_rt
LUT1 		sram_inst/ctrl/Madd_r_rf_counter[31]_GND_187_o_add_22_OUT_cy<1>_rt
LUT1 		zpuino/core/Madd_prefr_sp[12]_GND_51_o_add_227_OUT_cy<9>_rt
LUT1 		zpuino/core/Madd_prefr_sp[12]_GND_51_o_add_227_OUT_cy<8>_rt
LUT1 		zpuino/core/Madd_prefr_sp[12]_GND_51_o_add_227_OUT_cy<7>_rt
LUT1 		zpuino/core/Madd_prefr_sp[12]_GND_51_o_add_227_OUT_cy<6>_rt
LUT1 		zpuino/core/Madd_prefr_sp[12]_GND_51_o_add_227_OUT_cy<5>_rt
LUT1 		zpuino/core/Madd_prefr_spnext[12]_GND_51_o_add_186_OUT_cy<9>_rt
LUT1 		zpuino/core/Madd_prefr_spnext[12]_GND_51_o_add_186_OUT_cy<8>_rt
LUT1 		zpuino/core/Madd_prefr_spnext[12]_GND_51_o_add_186_OUT_cy<7>_rt
LUT1 		zpuino/core/Madd_prefr_spnext[12]_GND_51_o_add_186_OUT_cy<6>_rt
LUT1 		zpuino/core/Madd_prefr_spnext[12]_GND_51_o_add_186_OUT_cy<5>_rt
LUT1 		zpuino/core/Madd_pcnext_cy<21>_rt
LUT1 		zpuino/core/Madd_pcnext_cy<20>_rt
LUT1 		zpuino/core/Madd_pcnext_cy<19>_rt
LUT1 		zpuino/core/Madd_pcnext_cy<18>_rt
LUT1 		zpuino/core/Madd_pcnext_cy<17>_rt
LUT1 		zpuino/core/Madd_pcnext_cy<16>_rt
LUT1 		zpuino/core/Madd_pcnext_cy<15>_rt
LUT1 		zpuino/core/Madd_pcnext_cy<14>_rt
LUT1 		zpuino/core/Madd_pcnext_cy<13>_rt
LUT1 		zpuino/core/Madd_pcnext_cy<12>_rt
LUT1 		zpuino/core/Madd_pcnext_cy<11>_rt
LUT1 		zpuino/core/Madd_pcnext_cy<10>_rt
LUT1 		zpuino/core/Madd_pcnext_cy<9>_rt
LUT1 		zpuino/core/Madd_pcnext_cy<8>_rt
LUT1 		zpuino/core/Madd_pcnext_cy<7>_rt
LUT1 		zpuino/core/Madd_pcnext_cy<6>_rt
LUT1 		zpuino/core/Madd_pcnext_cy<5>_rt
LUT1 		zpuino/core/Madd_pcnext_cy<4>_rt
LUT1 		zpuino/core/Madd_pcnext_cy<3>_rt
LUT1 		zpuino/core/Madd_pcnext_cy<2>_rt
LUT1 		zpuino/core/Madd_pcnext_cy<1>_rt
LUT1 		slot8/rx_inst/baudgen/Msub_GND_143_o_GND_143_o_sub_2_OUT<15:0>_cy<0>_rt
LUT1
		uart_inst/rx_inst/baudgen/Msub_GND_143_o_GND_143_o_sub_2_OUT<15:0>_cy<0>_rt
LUT1 		uart_inst/tx_timer/Msub_GND_143_o_GND_143_o_sub_2_OUT<15:0>_cy<0>_rt
LUT1 		uart_inst/rx_timer/Msub_GND_143_o_GND_143_o_sub_2_OUT<15:0>_cy<0>_rt
LUT1 		slot8/tx_timer/Msub_GND_143_o_GND_143_o_sub_2_OUT<15:0>_cy<0>_rt
LUT1 		slot8/rx_timer/Msub_GND_143_o_GND_143_o_sub_2_OUT<15:0>_cy<0>_rt
LUT1 		uart_inst/fifo_instance/Mcount_rdaddr_cy<9>_rt
LUT1 		uart_inst/fifo_instance/Mcount_rdaddr_cy<8>_rt
LUT1 		uart_inst/fifo_instance/Mcount_rdaddr_cy<7>_rt
LUT1 		uart_inst/fifo_instance/Mcount_rdaddr_cy<6>_rt
LUT1 		uart_inst/fifo_instance/Mcount_rdaddr_cy<5>_rt
LUT1 		uart_inst/fifo_instance/Mcount_rdaddr_cy<4>_rt
LUT1 		uart_inst/fifo_instance/Mcount_rdaddr_cy<3>_rt
LUT1 		uart_inst/fifo_instance/Mcount_rdaddr_cy<2>_rt
LUT1 		uart_inst/fifo_instance/Mcount_rdaddr_cy<1>_rt
LUT1 		uart_inst/fifo_instance/Mcount_wraddr_cy<9>_rt
LUT1 		uart_inst/fifo_instance/Mcount_wraddr_cy<8>_rt
LUT1 		uart_inst/fifo_instance/Mcount_wraddr_cy<7>_rt
LUT1 		uart_inst/fifo_instance/Mcount_wraddr_cy<6>_rt
LUT1 		uart_inst/fifo_instance/Mcount_wraddr_cy<5>_rt
LUT1 		uart_inst/fifo_instance/Mcount_wraddr_cy<4>_rt
LUT1 		uart_inst/fifo_instance/Mcount_wraddr_cy<3>_rt
LUT1 		uart_inst/fifo_instance/Mcount_wraddr_cy<2>_rt
LUT1 		uart_inst/fifo_instance/Mcount_wraddr_cy<1>_rt
LUT1 		slot8/fifo_instance/Mcount_rdaddr_cy<9>_rt
LUT1 		slot8/fifo_instance/Mcount_rdaddr_cy<8>_rt
LUT1 		slot8/fifo_instance/Mcount_rdaddr_cy<7>_rt
LUT1 		slot8/fifo_instance/Mcount_rdaddr_cy<6>_rt
LUT1 		slot8/fifo_instance/Mcount_rdaddr_cy<5>_rt
LUT1 		slot8/fifo_instance/Mcount_rdaddr_cy<4>_rt
LUT1 		slot8/fifo_instance/Mcount_rdaddr_cy<3>_rt
LUT1 		slot8/fifo_instance/Mcount_rdaddr_cy<2>_rt
LUT1 		slot8/fifo_instance/Mcount_rdaddr_cy<1>_rt
LUT1 		slot8/fifo_instance/Mcount_wraddr_cy<9>_rt
LUT1 		slot8/fifo_instance/Mcount_wraddr_cy<8>_rt
LUT1 		slot8/fifo_instance/Mcount_wraddr_cy<7>_rt
LUT1 		slot8/fifo_instance/Mcount_wraddr_cy<6>_rt
LUT1 		slot8/fifo_instance/Mcount_wraddr_cy<5>_rt
LUT1 		slot8/fifo_instance/Mcount_wraddr_cy<4>_rt
LUT1 		slot8/fifo_instance/Mcount_wraddr_cy<3>_rt
LUT1 		slot8/fifo_instance/Mcount_wraddr_cy<2>_rt
LUT1 		slot8/fifo_instance/Mcount_wraddr_cy<1>_rt
LUT1 		timers_inst/timer0_inst/Mcount_TSC_q_cy<30>_rt
LUT1 		timers_inst/timer0_inst/Mcount_TSC_q_cy<29>_rt
LUT1 		timers_inst/timer0_inst/Mcount_TSC_q_cy<28>_rt
LUT1 		timers_inst/timer0_inst/Mcount_TSC_q_cy<27>_rt
LUT1 		timers_inst/timer0_inst/Mcount_TSC_q_cy<26>_rt
LUT1 		timers_inst/timer0_inst/Mcount_TSC_q_cy<25>_rt
LUT1 		timers_inst/timer0_inst/Mcount_TSC_q_cy<24>_rt
LUT1 		timers_inst/timer0_inst/Mcount_TSC_q_cy<23>_rt
LUT1 		timers_inst/timer0_inst/Mcount_TSC_q_cy<22>_rt
LUT1 		timers_inst/timer0_inst/Mcount_TSC_q_cy<21>_rt
LUT1 		timers_inst/timer0_inst/Mcount_TSC_q_cy<20>_rt
LUT1 		timers_inst/timer0_inst/Mcount_TSC_q_cy<19>_rt
LUT1 		timers_inst/timer0_inst/Mcount_TSC_q_cy<18>_rt
LUT1 		timers_inst/timer0_inst/Mcount_TSC_q_cy<17>_rt
LUT1 		timers_inst/timer0_inst/Mcount_TSC_q_cy<16>_rt
LUT1 		timers_inst/timer0_inst/Mcount_TSC_q_cy<15>_rt
LUT1 		timers_inst/timer0_inst/Mcount_TSC_q_cy<14>_rt
LUT1 		timers_inst/timer0_inst/Mcount_TSC_q_cy<13>_rt
LUT1 		timers_inst/timer0_inst/Mcount_TSC_q_cy<12>_rt
LUT1 		timers_inst/timer0_inst/Mcount_TSC_q_cy<11>_rt
LUT1 		timers_inst/timer0_inst/Mcount_TSC_q_cy<10>_rt
LUT1 		timers_inst/timer0_inst/Mcount_TSC_q_cy<9>_rt
LUT1 		timers_inst/timer0_inst/Mcount_TSC_q_cy<8>_rt
LUT1 		timers_inst/timer0_inst/Mcount_TSC_q_cy<7>_rt
LUT1 		timers_inst/timer0_inst/Mcount_TSC_q_cy<6>_rt
LUT1 		timers_inst/timer0_inst/Mcount_TSC_q_cy<5>_rt
LUT1 		timers_inst/timer0_inst/Mcount_TSC_q_cy<4>_rt
LUT1 		timers_inst/timer0_inst/Mcount_TSC_q_cy<3>_rt
LUT1 		timers_inst/timer0_inst/Mcount_TSC_q_cy<2>_rt
LUT1 		timers_inst/timer0_inst/Mcount_TSC_q_cy<1>_rt
LUT1 		timers_inst/timer0_inst/pr.tmr0prescale_inst/Mcount_counter_cy<8>_rt
LUT1 		timers_inst/timer0_inst/pr.tmr0prescale_inst/Mcount_counter_cy<7>_rt
LUT1 		timers_inst/timer0_inst/pr.tmr0prescale_inst/Mcount_counter_cy<6>_rt
LUT1 		timers_inst/timer0_inst/pr.tmr0prescale_inst/Mcount_counter_cy<5>_rt
LUT1 		timers_inst/timer0_inst/pr.tmr0prescale_inst/Mcount_counter_cy<4>_rt
LUT1 		timers_inst/timer0_inst/pr.tmr0prescale_inst/Mcount_counter_cy<3>_rt
LUT1 		timers_inst/timer0_inst/pr.tmr0prescale_inst/Mcount_counter_cy<2>_rt
LUT1 		timers_inst/timer0_inst/pr.tmr0prescale_inst/Mcount_counter_cy<1>_rt
LUT1 		timers_inst/timer1_inst/pr.tmr0prescale_inst/Mcount_counter_cy<1>_rt
LUT1 		timers_inst/timer1_inst/pr.tmr0prescale_inst/Mcount_counter_cy<2>_rt
LUT1 		timers_inst/timer1_inst/pr.tmr0prescale_inst/Mcount_counter_cy<3>_rt
LUT1 		timers_inst/timer1_inst/pr.tmr0prescale_inst/Mcount_counter_cy<4>_rt
LUT1 		timers_inst/timer1_inst/pr.tmr0prescale_inst/Mcount_counter_cy<5>_rt
LUT1 		timers_inst/timer1_inst/pr.tmr0prescale_inst/Mcount_counter_cy<6>_rt
LUT1 		timers_inst/timer1_inst/pr.tmr0prescale_inst/Mcount_counter_cy<7>_rt
LUT1 		timers_inst/timer1_inst/pr.tmr0prescale_inst/Mcount_counter_cy<8>_rt
LUT1 		slot4/zspiclk/pr/Mcount_counter_cy<1>_rt
LUT1 		slot4/zspiclk/pr/Mcount_counter_cy<2>_rt
LUT1 		slot4/zspiclk/pr/Mcount_counter_cy<3>_rt
LUT1 		slot4/zspiclk/pr/Mcount_counter_cy<4>_rt
LUT1 		slot4/zspiclk/pr/Mcount_counter_cy<5>_rt
LUT1 		slot4/zspiclk/pr/Mcount_counter_cy<6>_rt
LUT1 		slot4/zspiclk/pr/Mcount_counter_cy<7>_rt
LUT1 		slot4/zspiclk/pr/Mcount_counter_cy<8>_rt
LUT1 		slot1/zspiclk/pr/Mcount_counter_cy<1>_rt
LUT1 		slot1/zspiclk/pr/Mcount_counter_cy<2>_rt
LUT1 		slot1/zspiclk/pr/Mcount_counter_cy<3>_rt
LUT1 		slot1/zspiclk/pr/Mcount_counter_cy<4>_rt
LUT1 		slot1/zspiclk/pr/Mcount_counter_cy<5>_rt
LUT1 		slot1/zspiclk/pr/Mcount_counter_cy<6>_rt
LUT1 		slot1/zspiclk/pr/Mcount_counter_cy<7>_rt
LUT1 		slot1/zspiclk/pr/Mcount_counter_cy<8>_rt
LUT1 		sram_inst/ctrl/Madd_r_rf_counter[31]_GND_187_o_add_22_OUT_xor<31>_rt
LUT1 		zpuino/core/Madd_prefr_sp[12]_GND_51_o_add_227_OUT_xor<10>_rt
LUT1 		zpuino/core/Madd_prefr_spnext[12]_GND_51_o_add_186_OUT_xor<10>_rt
LUT1 		zpuino/core/Madd_pcnext_xor<22>_rt
LUT1 		uart_inst/fifo_instance/Mcount_rdaddr_xor<10>_rt
LUT1 		uart_inst/fifo_instance/Mcount_wraddr_xor<10>_rt
LUT1 		slot8/fifo_instance/Mcount_rdaddr_xor<10>_rt
LUT1 		slot8/fifo_instance/Mcount_wraddr_xor<10>_rt
LUT1 		timers_inst/timer0_inst/Mcount_TSC_q_xor<31>_rt
LUT1 		timers_inst/timer0_inst/pr.tmr0prescale_inst/Mcount_counter_xor<9>_rt
LUT1 		timers_inst/timer1_inst/pr.tmr0prescale_inst/Mcount_counter_xor<9>_rt
LUT1 		slot4/zspiclk/pr/Mcount_counter_xor<9>_rt
LUT1 		slot1/zspiclk/pr/Mcount_counter_xor<9>_rt
INV 		sram_inst/ctrl/clock/CLKN1_INV_0

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| CLK                                | IOB              | INPUT     | LVTTL                |       |          |      |              |          |          |
| DRAM_ADDR<0>                       | IOB              | OUTPUT    | LVTTL                |       | 12       | FAST | OFF          |          |          |
| DRAM_ADDR<1>                       | IOB              | OUTPUT    | LVTTL                |       | 12       | FAST | OFF          |          |          |
| DRAM_ADDR<2>                       | IOB              | OUTPUT    | LVTTL                |       | 12       | FAST | OFF          |          |          |
| DRAM_ADDR<3>                       | IOB              | OUTPUT    | LVTTL                |       | 12       | FAST | OFF          |          |          |
| DRAM_ADDR<4>                       | IOB              | OUTPUT    | LVTTL                |       | 12       | FAST | OFF          |          |          |
| DRAM_ADDR<5>                       | IOB              | OUTPUT    | LVTTL                |       | 12       | FAST | OFF          |          |          |
| DRAM_ADDR<6>                       | IOB              | OUTPUT    | LVTTL                |       | 12       | FAST | OFF          |          |          |
| DRAM_ADDR<7>                       | IOB              | OUTPUT    | LVTTL                |       | 12       | FAST | OFF          |          |          |
| DRAM_ADDR<8>                       | IOB              | OUTPUT    | LVTTL                |       | 12       | FAST | OFF          |          |          |
| DRAM_ADDR<9>                       | IOB              | OUTPUT    | LVTTL                |       | 12       | FAST | OFF          |          |          |
| DRAM_ADDR<10>                      | IOB              | OUTPUT    | LVTTL                |       | 12       | FAST | OFF          |          |          |
| DRAM_ADDR<11>                      | IOB              | OUTPUT    | LVTTL                |       | 12       | FAST | OFF          |          |          |
| DRAM_ADDR<12>                      | IOB              | OUTPUT    | LVTTL                |       | 12       | FAST |              |          |          |
| DRAM_BA<0>                         | IOB              | OUTPUT    | LVTTL                |       | 12       | FAST | OFF          |          |          |
| DRAM_BA<1>                         | IOB              | OUTPUT    | LVTTL                |       | 12       | FAST | OFF          |          |          |
| DRAM_CAS_N                         | IOB              | OUTPUT    | LVTTL                |       | 12       | FAST | OFF          |          |          |
| DRAM_CKE                           | IOB              | OUTPUT    | LVTTL                |       | 12       | FAST |              |          |          |
| DRAM_CLK                           | IOB              | OUTPUT    | LVTTL                |       | 12       | FAST | ODDR         |          |          |
| DRAM_CS_N                          | IOB              | OUTPUT    | LVTTL                |       | 12       | FAST |              |          |          |
| DRAM_DQ<0>                         | IOB              | BIDIR     | LVTTL                |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| DRAM_DQ<1>                         | IOB              | BIDIR     | LVTTL                |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| DRAM_DQ<2>                         | IOB              | BIDIR     | LVTTL                |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| DRAM_DQ<3>                         | IOB              | BIDIR     | LVTTL                |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| DRAM_DQ<4>                         | IOB              | BIDIR     | LVTTL                |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| DRAM_DQ<5>                         | IOB              | BIDIR     | LVTTL                |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| DRAM_DQ<6>                         | IOB              | BIDIR     | LVTTL                |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| DRAM_DQ<7>                         | IOB              | BIDIR     | LVTTL                |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| DRAM_DQ<8>                         | IOB              | BIDIR     | LVTTL                |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| DRAM_DQ<9>                         | IOB              | BIDIR     | LVTTL                |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| DRAM_DQ<10>                        | IOB              | BIDIR     | LVTTL                |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| DRAM_DQ<11>                        | IOB              | BIDIR     | LVTTL                |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| DRAM_DQ<12>                        | IOB              | BIDIR     | LVTTL                |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| DRAM_DQ<13>                        | IOB              | BIDIR     | LVTTL                |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| DRAM_DQ<14>                        | IOB              | BIDIR     | LVTTL                |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| DRAM_DQ<15>                        | IOB              | BIDIR     | LVTTL                |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| DRAM_DQM<0>                        | IOB              | OUTPUT    | LVTTL                |       | 12       | FAST | OFF          |          |          |
| DRAM_DQM<1>                        | IOB              | OUTPUT    | LVTTL                |       | 12       | FAST | OFF          |          |          |
| DRAM_RAS_N                         | IOB              | OUTPUT    | LVTTL                |       | 12       | FAST | OFF          |          |          |
| DRAM_WE_N                          | IOB              | OUTPUT    | LVTTL                |       | 12       | FAST | OFF          |          |          |
| LED                                | IOB              | OUTPUT    | LVTTL                |       | 8        | SLOW | OFF          |          |          |
| RXD                                | IOB              | INPUT     | LVTTL                |       |          |      |              |          |          |
| SPI_CS                             | IOB              | OUTPUT    | LVTTL                |       | 8        | FAST | OFF          |          |          |
| SPI_MISO                           | IOB              | INPUT     | LVTTL                |       |          |      |              | PULLUP   |          |
| SPI_MOSI                           | IOB              | OUTPUT    | LVTTL                |       | 8        | FAST | OFF          |          |          |
| SPI_SCK                            | IOB              | OUTPUT    | LVTTL                |       | 8        | FAST | OFF          |          |          |
| TXD                                | IOB              | OUTPUT    | LVTTL                |       | 8        | FAST | OFF          |          |          |
| WING_A<0>                          | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW | OFF          |          |          |
| WING_A<1>                          | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW | OFF          |          |          |
| WING_A<2>                          | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW | OFF          |          |          |
| WING_A<3>                          | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW | OFF          |          |          |
| WING_A<4>                          | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW | OFF          |          |          |
| WING_A<5>                          | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW | OFF          |          |          |
| WING_A<6>                          | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW | OFF          |          |          |
| WING_A<7>                          | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW | OFF          |          |          |
| WING_A<8>                          | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW | OFF          |          |          |
| WING_A<9>                          | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW | OFF          |          |          |
| WING_A<10>                         | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW | OFF          |          |          |
| WING_A<11>                         | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW | OFF          |          |          |
| WING_A<12>                         | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW | OFF          |          |          |
| WING_A<13>                         | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW | OFF          |          |          |
| WING_A<14>                         | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW | OFF          |          |          |
| WING_A<15>                         | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW | OFF          |          |          |
| WING_B<0>                          | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW | OFF          |          |          |
| WING_B<1>                          | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW | OFF          |          |          |
| WING_B<2>                          | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW | OFF          |          |          |
| WING_B<3>                          | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW | OFF          |          |          |
| WING_B<4>                          | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW | OFF          |          |          |
| WING_B<5>                          | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW | OFF          |          |          |
| WING_B<6>                          | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW | OFF          |          |          |
| WING_B<7>                          | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW | OFF          |          |          |
| WING_B<8>                          | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW | OFF          |          |          |
| WING_B<9>                          | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW | OFF          |          |          |
| WING_B<10>                         | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW | OFF          |          |          |
| WING_B<11>                         | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW | OFF          |          |          |
| WING_B<12>                         | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW | OFF          |          |          |
| WING_B<13>                         | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW | OFF          |          |          |
| WING_B<14>                         | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW | OFF          |          |          |
| WING_B<15>                         | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW | OFF          |          |          |
| WING_C<0>                          | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW | OFF          |          |          |
| WING_C<1>                          | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW | OFF          |          |          |
| WING_C<2>                          | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW | OFF          |          |          |
| WING_C<3>                          | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW | OFF          |          |          |
| WING_C<4>                          | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW | OFF          |          |          |
| WING_C<5>                          | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW | OFF          |          |          |
| WING_C<6>                          | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW | OFF          |          |          |
| WING_C<7>                          | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW | OFF          |          |          |
| WING_C<8>                          | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW | OFF          |          |          |
| WING_C<9>                          | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW | OFF          |          |          |
| WING_C<10>                         | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW | OFF          |          |          |
| WING_C<11>                         | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW | OFF          |          |          |
| WING_C<12>                         | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW | OFF          |          |          |
| WING_C<13>                         | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW | OFF          |          |          |
| WING_C<14>                         | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW | OFF          |          |          |
| WING_C<15>                         | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW | OFF          |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
PLL_ADV "clkgen_inst/pll_base_inst":
BANDWIDTH:OPTIMIZED
CLK_FEEDBACK:CLKFBOUT
COMPENSATION:SYSTEM_SYNCHRONOUS
PLL_ADD_LEAKAGE:2
PLL_AVDD_COMP_SET:2
PLL_CLAMP_BYPASS:FALSE
PLL_CLAMP_REF_SEL:1
PLL_CLK0MX:0
PLL_CLK1MX:0
PLL_CLK2MX:0
PLL_CLK3MX:0
PLL_CLK4MX:0
PLL_CLK5MX:0
PLL_CLKBURST_CNT:0
PLL_CLKBURST_ENABLE:TRUE
PLL_CLKCNTRL:0
PLL_CLKFBMX:0
PLL_CLKFBOUT2_EDGE:TRUE
PLL_CLKFBOUT2_NOCOUNT:TRUE
PLL_CLKFBOUT_EDGE:TRUE
PLL_CLKFBOUT_EN:FALSE
PLL_CLKFBOUT_NOCOUNT:TRUE
PLL_CLKOUT0_EDGE:TRUE
PLL_CLKOUT0_EN:FALSE
PLL_CLKOUT0_NOCOUNT:TRUE
PLL_CLKOUT1_EDGE:TRUE
PLL_CLKOUT1_EN:FALSE
PLL_CLKOUT1_NOCOUNT:TRUE
PLL_CLKOUT2_EDGE:TRUE
PLL_CLKOUT2_EN:FALSE
PLL_CLKOUT2_NOCOUNT:TRUE
PLL_CLKOUT3_EDGE:TRUE
PLL_CLKOUT3_EN:FALSE
PLL_CLKOUT3_NOCOUNT:TRUE
PLL_CLKOUT4_EDGE:TRUE
PLL_CLKOUT4_EN:FALSE
PLL_CLKOUT4_NOCOUNT:TRUE
PLL_CLKOUT5_EDGE:TRUE
PLL_CLKOUT5_EN:FALSE
PLL_CLKOUT5_NOCOUNT:TRUE
PLL_CLK_LOST_DETECT:FALSE
PLL_CP:1
PLL_CP_BIAS_TRIP_SHIFT:TRUE
PLL_CP_REPL:1
PLL_CP_RES:0
PLL_DIRECT_PATH_CNTRL:TRUE
PLL_DIVCLK_EDGE:TRUE
PLL_DIVCLK_NOCOUNT:TRUE
PLL_DVDD_COMP_SET:2
PLL_EN:FALSE
PLL_EN_DLY:TRUE
PLL_EN_LEAKAGE:2
PLL_EN_TCLK0:TRUE
PLL_EN_TCLK1:TRUE
PLL_EN_TCLK2:TRUE
PLL_EN_TCLK3:TRUE
PLL_EN_VCO0:FALSE
PLL_EN_VCO1:FALSE
PLL_EN_VCO2:FALSE
PLL_EN_VCO3:FALSE
PLL_EN_VCO4:FALSE
PLL_EN_VCO5:FALSE
PLL_EN_VCO6:FALSE
PLL_EN_VCO7:FALSE
PLL_EN_VCO_DIV1:FALSE
PLL_EN_VCO_DIV6:TRUE
PLL_INTFB:0
PLL_IO_CLKSRC:0
PLL_LFHF:3
PLL_LOCK_FB_DLY:3
PLL_LOCK_REF_DLY:5
PLL_MAN_LF_EN:TRUE
PLL_NBTI_EN:TRUE
PLL_PFD_CNTRL:8
PLL_PFD_DLY:1
PLL_PWRD_CFG:FALSE
PLL_REG_INPUT:TRUE
PLL_RES:1
PLL_SEL_SLIPD:FALSE
PLL_SKEW_CNTRL:0
PLL_TEST_IN_WINDOW:FALSE
PLL_VDD_SEL:0
PLL_VLFHIGH_DIS:TRUE
CLKFBOUT_MULT = 30
CLKFBOUT_PHASE = 0.0
CLKIN1_PERIOD = 31.25
CLKIN2_PERIOD = 0
CLKOUT0_DIVIDE = 10
CLKOUT0_DUTY_CYCLE = 0.5
CLKOUT0_PHASE = 0.0
CLKOUT1_DIVIDE = 10
CLKOUT1_DUTY_CYCLE = 0.5
CLKOUT1_PHASE = 90.0
CLKOUT2_DIVIDE = 10
CLKOUT2_DUTY_CYCLE = 0.5
CLKOUT2_PHASE = 0.0
CLKOUT3_DIVIDE = 1
CLKOUT3_DUTY_CYCLE = 0.5
CLKOUT3_PHASE = 0.0
CLKOUT4_DIVIDE = 1
CLKOUT4_DUTY_CYCLE = 0.5
CLKOUT4_PHASE = 0.0
CLKOUT5_DIVIDE = 1
CLKOUT5_DUTY_CYCLE = 0.5
CLKOUT5_PHASE = 0.0
DIVCLK_DIVIDE = 1
REF_JITTER = 0.01



Section 12 - Control Set Information
------------------------------------
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Clock Signal | Reset Signal                              | Set Signal | Enable Signal                                       | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
| sysclk       |                                           |            |                                                     | 98               | 267            |
| sysclk       |                                           |            | GLOBAL_LOGIC1                                       | 8                | 50             |
| sysclk       |                                           |            | crc16_inst/_n0137_inv                               | 1                | 8              |
| sysclk       |                                           |            | crc16_inst/_n0144_inv                               | 7                | 32             |
| sysclk       |                                           |            | crc16_inst/_n0157_inv                               | 3                | 16             |
| sysclk       |                                           |            | crc16_inst/wb_rst_i_inv                             | 1                | 2              |
| sysclk       |                                           |            | gpio_inst/_n1295_inv                                | 13               | 50             |
| sysclk       |                                           |            | gpio_inst/_n1305_inv                                | 1                | 3              |
| sysclk       |                                           |            | gpio_inst/_n1315_inv                                | 1                | 3              |
| sysclk       |                                           |            | gpio_inst/_n1325_inv                                | 1                | 3              |
| sysclk       |                                           |            | gpio_inst/_n1335_inv                                | 1                | 3              |
| sysclk       |                                           |            | gpio_inst/_n1345_inv                                | 1                | 3              |
| sysclk       |                                           |            | gpio_inst/_n1355_inv                                | 1                | 3              |
| sysclk       |                                           |            | gpio_inst/_n1365_inv                                | 1                | 3              |
| sysclk       |                                           |            | gpio_inst/_n1375_inv                                | 1                | 3              |
| sysclk       |                                           |            | gpio_inst/_n1385_inv                                | 1                | 3              |
| sysclk       |                                           |            | gpio_inst/_n1395_inv                                | 1                | 3              |
| sysclk       |                                           |            | gpio_inst/_n1405_inv                                | 1                | 3              |
| sysclk       |                                           |            | gpio_inst/_n1415_inv                                | 1                | 3              |
| sysclk       |                                           |            | gpio_inst/_n1425_inv                                | 1                | 3              |
| sysclk       |                                           |            | gpio_inst/_n1435_inv                                | 1                | 3              |
| sysclk       |                                           |            | gpio_inst/_n1445_inv                                | 1                | 3              |
| sysclk       |                                           |            | gpio_inst/_n1455_inv                                | 1                | 3              |
| sysclk       |                                           |            | gpio_inst/_n1465_inv                                | 1                | 3              |
| sysclk       |                                           |            | gpio_inst/_n1475_inv                                | 1                | 3              |
| sysclk       |                                           |            | gpio_inst/_n1485_inv                                | 1                | 3              |
| sysclk       |                                           |            | gpio_inst/_n1495_inv                                | 1                | 3              |
| sysclk       |                                           |            | gpio_inst/_n1505_inv                                | 1                | 3              |
| sysclk       |                                           |            | gpio_inst/_n1515_inv                                | 1                | 3              |
| sysclk       |                                           |            | gpio_inst/_n1525_inv                                | 1                | 3              |
| sysclk       |                                           |            | gpio_inst/_n1535_inv                                | 1                | 3              |
| sysclk       |                                           |            | gpio_inst/_n1545_inv                                | 1                | 3              |
| sysclk       |                                           |            | gpio_inst/_n1555_inv                                | 1                | 3              |
| sysclk       |                                           |            | gpio_inst/_n1565_inv                                | 1                | 3              |
| sysclk       |                                           |            | gpio_inst/_n1575_inv                                | 1                | 3              |
| sysclk       |                                           |            | gpio_inst/_n1585_inv                                | 1                | 3              |
| sysclk       |                                           |            | gpio_inst/_n1595_inv                                | 1                | 3              |
| sysclk       |                                           |            | gpio_inst/_n1605_inv                                | 1                | 3              |
| sysclk       |                                           |            | gpio_inst/_n1615_inv                                | 1                | 3              |
| sysclk       |                                           |            | gpio_inst/_n1625_inv                                | 1                | 3              |
| sysclk       |                                           |            | gpio_inst/_n1635_inv                                | 1                | 3              |
| sysclk       |                                           |            | gpio_inst/_n1645_inv                                | 1                | 3              |
| sysclk       |                                           |            | gpio_inst/_n1655_inv                                | 1                | 3              |
| sysclk       |                                           |            | gpio_inst/_n1665_inv                                | 1                | 3              |
| sysclk       |                                           |            | gpio_inst/_n1675_inv                                | 1                | 3              |
| sysclk       |                                           |            | gpio_inst/_n1685_inv                                | 1                | 3              |
| sysclk       |                                           |            | gpio_inst/_n1695_inv                                | 1                | 3              |
| sysclk       |                                           |            | gpio_inst/_n1705_inv                                | 1                | 3              |
| sysclk       |                                           |            | gpio_inst/_n1715_inv                                | 1                | 3              |
| sysclk       |                                           |            | gpio_inst/_n1725_inv                                | 1                | 3              |
| sysclk       |                                           |            | gpio_inst/_n1735_inv                                | 1                | 3              |
| sysclk       |                                           |            | gpio_inst/_n1745_inv                                | 1                | 3              |
| sysclk       |                                           |            | gpio_inst/_n1755_inv                                | 1                | 3              |
| sysclk       |                                           |            | gpio_inst/_n1765_inv                                | 1                | 3              |
| sysclk       |                                           |            | gpio_inst/_n1775_inv                                | 1                | 3              |
| sysclk       |                                           |            | gpio_inst/_n1785_inv                                | 2                | 7              |
| sysclk       |                                           |            | gpio_inst/_n1795_inv                                | 2                | 7              |
| sysclk       |                                           |            | sigmadelta_inst/_n0092_inv                          | 30               | 122            |
| sysclk       |                                           |            | sigmadelta_inst/_n0098_inv                          | 1                | 1              |
| sysclk       |                                           |            | slot1/_n0096_inv                                    | 1                | 2              |
| sysclk       |                                           |            | slot1/_n0102_inv                                    | 3                | 5              |
| sysclk       |                                           |            | slot1/zspi/_n0085_inv                               | 9                | 32             |
| sysclk       |                                           |            | slot1/zspi/_n0091_inv                               | 8                | 32             |
| sysclk       |                                           |            | slot1/zspi/do_shift                                 | 1                | 1              |
| sysclk       |                                           |            | slot1/zspiclk/_n0042_inv                            | 1                | 1              |
| sysclk       |                                           |            | slot4/_n0096_inv                                    | 1                | 2              |
| sysclk       |                                           |            | slot4/_n0102_inv                                    | 3                | 5              |
| sysclk       |                                           |            | slot4/zspi/_n0085_inv                               | 9                | 32             |
| sysclk       |                                           |            | slot4/zspi/_n0091_inv                               | 8                | 32             |
| sysclk       |                                           |            | slot8/_n0050_inv                                    | 4                | 16             |
| sysclk       |                                           |            | slot8/rx_inst/_n0101_inv                            | 2                | 3              |
| sysclk       |                                           |            | slot8/rx_inst/_n0108_inv                            | 1                | 8              |
| sysclk       |                                           |            | slot8/rx_inst/_n0115_inv                            | 2                | 8              |
| sysclk       |                                           |            | slot8/rx_inst/baudgen/_n0020_inv                    | 1                | 4              |
| sysclk       |                                           |            | slot8/tx_core/_n0094                                | 2                | 8              |
| sysclk       |                                           |            | slot8/tx_core/_n0102_inv                            | 2                | 8              |
| sysclk       |                                           |            | slot8/tx_timer/_n0020_inv                           | 1                | 4              |
| sysclk       |                                           |            | sram_inst/ctrl/_n0453_inv                           | 1                | 2              |
| sysclk       |                                           |            | sram_inst/ctrl/_n0469_inv                           | 7                | 21             |
| sysclk       |                                           |            | sram_inst/ctrl/_n0475_inv                           | 9                | 36             |
| sysclk       |                                           |            | timers_inst/timer0_inst/_n0150_inv                  | 8                | 32             |
| sysclk       |                                           |            | timers_inst/timer0_inst/_n0153_inv                  | 1                | 2              |
| sysclk       |                                           |            | timers_inst/timer0_inst/_n0161_inv                  | 13               | 64             |
| sysclk       |                                           |            | timers_inst/timer0_inst/_n0176_inv                  | 7                | 32             |
| sysclk       |                                           |            | timers_inst/timer0_inst/_n0183_inv                  | 6                | 32             |
| sysclk       |                                           |            | timers_inst/timer0_inst/_n0198_inv                  | 1                | 1              |
| sysclk       |                                           |            | timers_inst/timer1_inst/_n0128_inv                  | 6                | 24             |
| sysclk       |                                           |            | timers_inst/timer1_inst/_n0131_inv                  | 1                | 2              |
| sysclk       |                                           |            | timers_inst/timer1_inst/_n0138_inv                  | 6                | 24             |
| sysclk       |                                           |            | timers_inst/timer1_inst/_n0145_inv                  | 5                | 24             |
| sysclk       |                                           |            | timers_inst/timer1_inst/_n0160_inv                  | 1                | 1              |
| sysclk       |                                           |            | uart_inst/_n0050_inv                                | 4                | 16             |
| sysclk       |                                           |            | uart_inst/rx_inst/_n0101_inv                        | 1                | 3              |
| sysclk       |                                           |            | uart_inst/rx_inst/_n0108_inv                        | 1                | 8              |
| sysclk       |                                           |            | uart_inst/rx_inst/_n0115_inv                        | 2                | 8              |
| sysclk       |                                           |            | uart_inst/rx_inst/baudgen/_n0020_inv                | 1                | 4              |
| sysclk       |                                           |            | uart_inst/tx_core/_n0094                            | 2                | 8              |
| sysclk       |                                           |            | uart_inst/tx_core/_n0102_inv                        | 2                | 8              |
| sysclk       |                                           |            | uart_inst/tx_timer/_n0020_inv                       | 1                | 4              |
| sysclk       |                                           |            | zpuino/core/_n1354                                  | 19               | 49             |
| sysclk       |                                           |            | zpuino/core/_n13541                                 | 17               | 44             |
| sysclk       |                                           |            | zpuino/core/_n1005_inv1                             | 1                | 7              |
| sysclk       |                                           |            | zpuino/core/_n1005_inv12                            | 15               | 40             |
| sysclk       |                                           |            | zpuino/core/_n1154_inv                              | 21               | 37             |
| sysclk       |                                           |            | zpuino/core/_n1177_inv                              | 28               | 64             |
| sysclk       |                                           |            | zpuino/core/cache/_n0191_inv                        | 1                | 4              |
| sysclk       |                                           |            | zpuino/core/decr_valid                              | 6                | 11             |
| sysclk       |                                           |            | zpuino/core/lsu/_n0051_inv                          | 24               | 63             |
| sysclk       |                                           |            | zpuino/core/shl/_n0048_inv4                         | 11               | 67             |
| sysclk       |                                           |            | zpuino/io/_n0229_inv                                | 1                | 1              |
| sysclk       |                                           |            | zpuino/io/_n0233_inv                                | 4                | 14             |
| sysclk       |                                           |            | zpuino/io/_n0237_inv                                | 8                | 32             |
| sysclk       | clkgen_inst/dcmlocked_inv                 |            |                                                     | 2                | 2              |
| sysclk       | clkgen_inst/rst1_q                        |            | rstgen/_n0021_inv                                   | 8                | 26             |
| sysclk       | clkgen_inst/rst1_q                        |            | rstgen/rx_inv                                       | 1                | 1              |
| sysclk       | crc16_inst/_n0129                         |            | crc16_inst/wb_rst_i_inv                             | 1                | 3              |
| sysclk       | rstgen/rstout1_1                          |            |                                                     | 35               | 58             |
| sysclk       | rstgen/rstout1_1                          |            | gpio_inst/gpio_tris_q_0_ce                          | 8                | 32             |
| sysclk       | rstgen/rstout1_1                          |            | gpio_inst/gpio_tris_q_32_ce                         | 4                | 16             |
| sysclk       | rstgen/rstout1_1                          |            | slot8/fifo_instance/rd_rdaddr[10]_AND_1213_o        | 1                | 5              |
| sysclk       | rstgen/rstout1_1                          |            | slot8/fifo_instance/wr_wraddr[10]_AND_1212_o        | 3                | 11             |
| sysclk       | rstgen/rstout1_1                          |            | slot8/rx_inst/rxmvfilter/_n0027_inv                 | 2                | 4              |
| sysclk       | rstgen/rstout1_1                          |            | slot8/tx_core/_n0129_inv                            | 1                | 1              |
| sysclk       | rstgen/rstout1_1                          |            | slot8/tx_timer/clkout                               | 2                | 5              |
| sysclk       | rstgen/rstout1_1                          |            | sram_inst/ctrl/_n0338                               | 8                | 16             |
| sysclk       | rstgen/rstout1_1                          |            | sram_inst/ctrl/_n0704_inv                           | 5                | 31             |
| sysclk       | rstgen/rstout1_1                          |            | sram_inst/ctrl/_n0713_inv                           | 1                | 1              |
| sysclk       | rstgen/rstout1_1                          |            | sram_inst/ctrl/_n0728_inv                           | 1                | 1              |
| sysclk       | rstgen/rstout1_1                          |            | sram_inst/ctrl/_n0732_inv                           | 5                | 12             |
| sysclk       | rstgen/rstout1_1                          |            | uart_inst/fifo_instance/rd_rdaddr[10]_AND_1213_o    | 2                | 11             |
| sysclk       | rstgen/rstout1_1                          |            | uart_inst/fifo_instance/wr_wraddr[10]_AND_1212_o    | 3                | 11             |
| sysclk       | rstgen/rstout1_1                          |            | uart_inst/rx_inst/rxmvfilter/_n0027_inv             | 2                | 4              |
| sysclk       | rstgen/rstout1_1                          |            | uart_inst/tx_core/_n0129_inv                        | 1                | 1              |
| sysclk       | rstgen/rstout1_1                          |            | uart_inst/tx_timer/clkout                           | 1                | 4              |
| sysclk       | rstgen/rstout1_1                          |            | zpuino/core/Mmux_cache_valid_GND_51_o_MUX_294_o1201 | 10               | 23             |
| sysclk       | rstgen/rstout1_1                          |            | zpuino/core/_n1005_inv1_21                          | 4                | 23             |
| sysclk       | rstgen/rstout1_1                          |            | zpuino/core/_n1261_inv                              | 1                | 1              |
| sysclk       | rstgen/rstout1_1                          |            | zpuino/core/_n1294_inv                              | 1                | 1              |
| sysclk       | rstgen/rstout1_1                          |            | zpuino/core/_n1338_inv                              | 1                | 1              |
| sysclk       | rstgen/rstout1_1                          |            | zpuino/core/_n1353_inv                              | 6                | 11             |
| sysclk       | rstgen/rstout1_1                          |            | zpuino/core/cache/_n0219_inv                        | 1                | 5              |
| sysclk       | rstgen/rstout1_1                          |            | zpuino/core/cache/_n0231_inv                        | 2                | 7              |
| sysclk       | rstgen/rstout1_1                          |            | zpuino/core/cache/busy_enable_AND_1037_o            | 1                | 1              |
| sysclk       | rstgen/rstout1_1                          |            | zpuino/io/ctlinst/_n0362_inv                        | 5                | 18             |
| sysclk       | rstgen/rstout1_1                          |            | zpuino/io/ctlinst/_n0368_inv                        | 1                | 1              |
| sysclk       | rstgen/rstout1_1                          |            | zpuino/io/ctlinst/_n0372_inv                        | 1                | 2              |
| sysclk       | rstgen/rstout1_1                          |            | zpuino/io/ctlinst/_n0376_inv                        | 1                | 1              |
| sysclk       | slot1/zspi/_n0076                         |            | slot1/zspi/_n0074                                   | 1                | 1              |
| sysclk       | slot1/zspiclk/prescale_reset              |            |                                                     | 5                | 24             |
| sysclk       | slot4/zspi/_n0076                         |            | slot4/zspi/_n0074                                   | 1                | 1              |
| sysclk       | slot4/zspiclk/prescale_reset              |            |                                                     | 6                | 24             |
| sysclk       | sysrst                                    |            |                                                     | 47               | 99             |
| sysclk       | sysrst                                    |            | crc16_inst/_n0164_inv                               | 4                | 16             |
| sysclk       | sysrst                                    |            | crc16_inst/_n0179_inv                               | 1                | 1              |
| sysclk       | sysrst                                    |            | gpio_inst/gpio_tris_q_32_ce                         | 1                | 2              |
| sysclk       | sysrst                                    |            | gpio_inst/ppspin_q_0_ce                             | 8                | 32             |
| sysclk       | sysrst                                    |            | gpio_inst/ppspin_q_100_ce                           | 8                | 32             |
| sysclk       | sysrst                                    |            | gpio_inst/ppspin_q_32_ce                            | 8                | 32             |
| sysclk       | sysrst                                    |            | gpio_inst/ppspin_q_64_ce                            | 8                | 32             |
| sysclk       | sysrst                                    |            | sigmadelta_inst/_n0095_inv                          | 1                | 1              |
| sysclk       | sysrst                                    |            | slot1/_n0099_inv                                    | 2                | 2              |
| sysclk       | sysrst                                    |            | slot1/spi_clk_en                                    | 1                | 1              |
| sysclk       | sysrst                                    |            | slot1/zspi/_n0100_inv                               | 2                | 6              |
| sysclk       | sysrst                                    |            | slot1/zspiclk/_n0045_inv                            | 1                | 3              |
| sysclk       | sysrst                                    |            | slot1/zspiclk/_n0049_inv                            | 1                | 1              |
| sysclk       | sysrst                                    |            | slot4/_n0099_inv                                    | 2                | 2              |
| sysclk       | sysrst                                    |            | slot4/spi_clk_en                                    | 1                | 1              |
| sysclk       | sysrst                                    |            | slot4/zspi/_n0100_inv                               | 2                | 6              |
| sysclk       | sysrst                                    |            | slot4/zspiclk/_n0045_inv                            | 1                | 3              |
| sysclk       | sysrst                                    |            | slot4/zspiclk/_n0049_inv                            | 1                | 1              |
| sysclk       | sysrst                                    |            | slot8/fifo_instance/rd_rdaddr[10]_AND_1213_o        | 6                | 17             |
| sysclk       | sysrst                                    |            | sram_inst/ctrl/_n0610_inv                           | 9                | 12             |
| sysclk       | sysrst                                    |            | sram_inst/ctrl/_n0700_inv                           | 1                | 2              |
| sysclk       | sysrst                                    |            | timers_inst/timer0_inst/_n0218_inv                  | 1                | 1              |
| sysclk       | sysrst                                    |            | timers_inst/timer0_inst/write_ctrl                  | 4                | 7              |
| sysclk       | sysrst                                    |            | timers_inst/timer1_inst/_n0173_inv                  | 1                | 1              |
| sysclk       | sysrst                                    |            | timers_inst/timer1_inst/write_ctrl                  | 5                | 7              |
| sysclk       | sysrst                                    |            | uart_inst/fifo_instance/rd_rdaddr[10]_AND_1213_o    | 3                | 11             |
| sysclk       | timers_inst/timer0_inst/_n0145            |            | timers_inst/timer0_inst/_n0205_inv                  | 8                | 32             |
| sysclk       | timers_inst/timer0_inst/tmrr_presrst      |            |                                                     | 8                | 24             |
| sysclk       | timers_inst/timer1_inst/_n0124            |            | timers_inst/timer1_inst/_n0181_inv                  | 6                | 24             |
| sysclk       | timers_inst/timer1_inst/tmrr_presrst      |            |                                                     | 7                | 24             |
| sysclk       | zpuino/core/Reset_OR_DriverANDClockEnable |            | zpuino/core/_n1357_inv1                             | 1                | 1              |
| sysclk       | zpuino/core/shl/_n0044                    |            | crc16_inst/wb_rst_i_inv                             | 1                | 3              |
| sysclk       | zpuino/io/_n0223                          |            | zpuino/io/_n0229_inv                                | 1                | 1              |
| sysclk       | zpuino/io/_n0226                          |            | zpuino/io/_n0229_inv                                | 1                | 1              |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 13 - Utilization by Hierarchy
-------------------------------------
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module                  | Partition | Slices*       | Slice Reg     | LUTs          | LUTRAM        | BRAM/FIFO | DSP48A1 | BUFG  | BUFIO | BUFR  | DCM   | PLL_ADV   | Full Hierarchical Name                                        |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| papilio_pro_top/        |           | 0/1460        | 0/2456        | 0/2854        | 0/44          | 0/13      | 0/4     | 0/3   | 0/0   | 0/0   | 0/0   | 0/1       | papilio_pro_top                                               |
| +clkgen_inst            |           | 3/3           | 2/2           | 1/1           | 0/0           | 0/0       | 0/0     | 3/3   | 0/0   | 0/0   | 0/0   | 1/1       | papilio_pro_top/clkgen_inst                                   |
| +crc16_inst             |           | 19/19         | 76/76         | 39/39         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/crc16_inst                                    |
| +gpio_inst              |           | 132/132       | 386/386       | 270/270       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/gpio_inst                                     |
| +ibufmiso               |           | 0/1           | 0/0           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/ibufmiso                                      |
| ++sync                  |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/ibufmiso/sync                                 |
| +ibufrx                 |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/ibufrx                                        |
| ++sync                  |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/ibufrx/sync                                   |
| +obuftx                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/obuftx                                        |
| +oled                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/oled                                          |
| +ospiclk                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/ospiclk                                       |
| +ospics                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/ospics                                        |
| +ospimosi               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/ospimosi                                      |
| +pin00                  |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin00                                         |
| ++sync                  |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin00/sync                                    |
| +pin01                  |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin01                                         |
| ++sync                  |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin01/sync                                    |
| +pin02                  |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin02                                         |
| ++sync                  |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin02/sync                                    |
| +pin03                  |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin03                                         |
| ++sync                  |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin03/sync                                    |
| +pin04                  |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin04                                         |
| ++sync                  |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin04/sync                                    |
| +pin05                  |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin05                                         |
| ++sync                  |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin05/sync                                    |
| +pin06                  |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin06                                         |
| ++sync                  |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin06/sync                                    |
| +pin07                  |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin07                                         |
| ++sync                  |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin07/sync                                    |
| +pin08                  |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin08                                         |
| ++sync                  |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin08/sync                                    |
| +pin09                  |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin09                                         |
| ++sync                  |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin09/sync                                    |
| +pin10                  |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin10                                         |
| ++sync                  |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin10/sync                                    |
| +pin11                  |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin11                                         |
| ++sync                  |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin11/sync                                    |
| +pin12                  |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin12                                         |
| ++sync                  |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin12/sync                                    |
| +pin13                  |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin13                                         |
| ++sync                  |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin13/sync                                    |
| +pin14                  |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin14                                         |
| ++sync                  |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin14/sync                                    |
| +pin15                  |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin15                                         |
| ++sync                  |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin15/sync                                    |
| +pin16                  |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin16                                         |
| ++sync                  |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin16/sync                                    |
| +pin17                  |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin17                                         |
| ++sync                  |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin17/sync                                    |
| +pin18                  |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin18                                         |
| ++sync                  |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin18/sync                                    |
| +pin19                  |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin19                                         |
| ++sync                  |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin19/sync                                    |
| +pin20                  |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin20                                         |
| ++sync                  |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin20/sync                                    |
| +pin21                  |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin21                                         |
| ++sync                  |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin21/sync                                    |
| +pin22                  |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin22                                         |
| ++sync                  |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin22/sync                                    |
| +pin23                  |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin23                                         |
| ++sync                  |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin23/sync                                    |
| +pin24                  |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin24                                         |
| ++sync                  |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin24/sync                                    |
| +pin25                  |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin25                                         |
| ++sync                  |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin25/sync                                    |
| +pin26                  |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin26                                         |
| ++sync                  |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin26/sync                                    |
| +pin27                  |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin27                                         |
| ++sync                  |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin27/sync                                    |
| +pin28                  |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin28                                         |
| ++sync                  |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin28/sync                                    |
| +pin29                  |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin29                                         |
| ++sync                  |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin29/sync                                    |
| +pin30                  |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin30                                         |
| ++sync                  |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin30/sync                                    |
| +pin31                  |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin31                                         |
| ++sync                  |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin31/sync                                    |
| +pin32                  |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin32                                         |
| ++sync                  |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin32/sync                                    |
| +pin33                  |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin33                                         |
| ++sync                  |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin33/sync                                    |
| +pin34                  |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin34                                         |
| ++sync                  |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin34/sync                                    |
| +pin35                  |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin35                                         |
| ++sync                  |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin35/sync                                    |
| +pin36                  |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin36                                         |
| ++sync                  |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin36/sync                                    |
| +pin37                  |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin37                                         |
| ++sync                  |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin37/sync                                    |
| +pin38                  |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin38                                         |
| ++sync                  |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin38/sync                                    |
| +pin39                  |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin39                                         |
| ++sync                  |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin39/sync                                    |
| +pin40                  |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin40                                         |
| ++sync                  |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin40/sync                                    |
| +pin41                  |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin41                                         |
| ++sync                  |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin41/sync                                    |
| +pin42                  |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin42                                         |
| ++sync                  |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin42/sync                                    |
| +pin43                  |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin43                                         |
| ++sync                  |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin43/sync                                    |
| +pin44                  |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin44                                         |
| ++sync                  |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin44/sync                                    |
| +pin45                  |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin45                                         |
| ++sync                  |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin45/sync                                    |
| +pin46                  |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin46                                         |
| ++sync                  |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin46/sync                                    |
| +pin47                  |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin47                                         |
| ++sync                  |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/pin47/sync                                    |
| +rstgen                 |           | 17/17         | 33/33         | 48/48         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/rstgen                                        |
| +sigmadelta_inst        |           | 50/62         | 156/194       | 40/76         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/sigmadelta_inst                               |
| ++chan0                 |           | 6/6           | 19/19         | 18/18         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/sigmadelta_inst/chan0                         |
| ++chan1                 |           | 6/6           | 19/19         | 18/18         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/sigmadelta_inst/chan1                         |
| +slot1                  |           | 13/54         | 12/118        | 7/79          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/slot1                                         |
| ++zspi                  |           | 26/26         | 73/73         | 44/44         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/slot1/zspi                                    |
| ++zspiclk               |           | 8/15          | 9/33          | 6/28          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/slot1/zspiclk                                 |
| +++pr                   |           | 7/7           | 24/24         | 22/22         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/slot1/zspiclk/pr                              |
| +slot4                  |           | 14/56         | 12/116        | 7/76          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/slot4                                         |
| ++zspi                  |           | 25/25         | 72/72         | 45/45         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/slot4/zspi                                    |
| ++zspiclk               |           | 9/17          | 8/32          | 6/24          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/slot4/zspiclk                                 |
| +++pr                   |           | 8/8           | 24/24         | 18/18         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/slot4/zspiclk/pr                              |
| +slot8                  |           | 8/68          | 18/131        | 2/129         | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/slot8                                         |
| ++fifo_instance         |           | 19/19         | 34/34         | 43/43         | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/slot8/fifo_instance                           |
| ++rx_inst               |           | 9/16          | 23/33         | 13/27         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/slot8/rx_inst                                 |
| +++baudgen              |           | 4/4           | 5/5           | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/slot8/rx_inst/baudgen                         |
| +++rxmvfilter           |           | 3/3           | 5/5           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/slot8/rx_inst/rxmvfilter                      |
| ++rx_timer              |           | 10/10         | 17/17         | 35/35         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/slot8/rx_timer                                |
| ++tx_core               |           | 11/11         | 24/24         | 14/14         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/slot8/tx_core                                 |
| ++tx_timer              |           | 4/4           | 5/5           | 8/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/slot8/tx_timer                                |
| +sram_inst              |           | 16/125        | 33/199        | 1/203         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/sram_inst                                     |
| ++ctrl                  |           | 109/109       | 166/166       | 202/202       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/sram_inst/ctrl                                |
| +++clock                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/sram_inst/ctrl/clock                          |
| +timers_inst            |           | 1/157         | 0/427         | 1/261         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/timers_inst                                   |
| ++timer0_inst           |           | 88/98         | 270/294       | 152/169       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/timers_inst/timer0_inst                       |
| +++pr.tmr0prescale_inst |           | 10/10         | 24/24         | 17/17         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/timers_inst/timer0_inst/pr.tmr0prescale_inst  |
| ++timer1_inst           |           | 49/58         | 109/133       | 75/91         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/timers_inst/timer1_inst                       |
| +++pr.tmr0prescale_inst |           | 9/9           | 24/24         | 16/16         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/timers_inst/timer1_inst/pr.tmr0prescale_inst  |
| +uart_inst              |           | 8/64          | 18/130        | 2/129         | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/uart_inst                                     |
| ++fifo_instance         |           | 16/16         | 34/34         | 44/44         | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/uart_inst/fifo_instance                       |
| ++rx_inst               |           | 7/14          | 23/33         | 13/27         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/uart_inst/rx_inst                             |
| +++baudgen              |           | 4/4           | 5/5           | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/uart_inst/rx_inst/baudgen                     |
| +++rxmvfilter           |           | 3/3           | 5/5           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/uart_inst/rx_inst/rxmvfilter                  |
| ++rx_timer              |           | 10/10         | 17/17         | 35/35         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/uart_inst/rx_timer                            |
| ++tx_core               |           | 12/12         | 23/23         | 13/13         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/uart_inst/tx_core                             |
| ++tx_timer              |           | 4/4           | 5/5           | 8/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/uart_inst/tx_timer                            |
| +zpuino                 |           | 4/653         | 0/595         | 4/1517        | 0/18          | 0/11      | 0/4     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/zpuino                                        |
| ++bootmux               |           | 15/15         | 0/0           | 17/17         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/zpuino/bootmux                                |
| ++core                  |           | 359/451       | 329/477       | 975/1111      | 0/18          | 0/5       | 0/4     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/zpuino/core                                   |
| +++cache                |           | 39/39         | 46/46         | 72/72         | 0/0           | 0/5       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/zpuino/core/cache                             |
| ++++cachemem            |           | 0/0           | 0/0           | 0/0           | 0/0           | 4/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/zpuino/core/cache/cachemem                    |
| ++++tagmem              |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/zpuino/core/cache/tagmem                      |
| +++lsu                  |           | 28/28         | 65/65         | 9/9           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/zpuino/core/lsu                               |
| +++shl                  |           | 25/25         | 37/37         | 55/55         | 18/18         | 0/0       | 4/4     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/zpuino/core/shl                               |
| ++io                    |           | 149/166       | 83/113        | 348/365       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/zpuino/io                                     |
| +++ctlinst              |           | 17/17         | 30/30         | 17/17         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/zpuino/io/ctlinst                             |
| ++iomemmux              |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/zpuino/iomemmux                               |
| ++memarb                |           | 12/12         | 2/2           | 15/15         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/zpuino/memarb                                 |
| ++npnadapt              |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/zpuino/npnadapt                               |
| ++prom                  |           | 3/3           | 2/2           | 3/3           | 0/0           | 0/2       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/zpuino/prom                                   |
| +++rom                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 2/2       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/zpuino/prom/rom                               |
| ++stack                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 4/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | papilio_pro_top/zpuino/stack                                  |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Slices can be packed with basic elements from multiple hierarchies.
  Therefore, a slice will be counted in every hierarchical module
  that each of its packed basic elements belong to.
** For each column, there are two numbers reported <A>/<B>.
   <A> is the number of elements that belong to that specific hierarchical module.
   <B> is the total number of elements from that hierarchical module and any lower level
   hierarchical modules below.
*** The LUTRAM column counts all LUTs used as memory including RAM, ROM, and shift registers.
