Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Nov 15 16:29:57 2023
| Host         : gs21-09 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 68 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 53 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.763        0.000                      0                  828        0.118        0.000                      0                  828        4.500        0.000                       0                   383  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              3.763        0.000                      0                  828        0.118        0.000                      0                  828        4.500        0.000                       0                   383  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.763ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.763ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/j_0_reg_171_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_3/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.710ns  (logic 1.568ns (27.460%)  route 4.142ns (72.540%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=382, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X21Y42         FDRE                                         r  bd_0_i/hls_inst/U0/j_0_reg_171_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y42         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/j_0_reg_171_reg[0]/Q
                         net (fo=12, routed)          1.128     2.557    bd_0_i/hls_inst/U0/j_0_reg_171[0]
    SLICE_X22Y44         LUT4 (Prop_lut4_I0_O)        0.124     2.681 r  bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_85/O
                         net (fo=1, routed)           0.000     2.681    bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_85_n_1
    SLICE_X22Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.194 r  bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_60/CO[3]
                         net (fo=1, routed)           0.000     3.194    bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_60_n_1
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.311 r  bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_42/CO[3]
                         net (fo=1, routed)           0.000     3.311    bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_42_n_1
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.428 r  bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_24/CO[3]
                         net (fo=1, routed)           0.000     3.428    bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_24_n_1
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.545 r  bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_16/CO[3]
                         net (fo=3, routed)           1.349     4.894    bd_0_i/hls_inst/U0/icmp_ln24_3_fu_249_p2
    SLICE_X24Y46         LUT6 (Prop_lut6_I1_O)        0.124     5.018 r  bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_1/O
                         net (fo=4, routed)           1.665     6.683    bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_1_n_1
    RAMB36_X2Y6          RAMB36E1                                     r  bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_3/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=382, unset)          0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    RAMB36_X2Y6          RAMB36E1                                     r  bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_3/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    10.446    bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_3
  -------------------------------------------------------------------
                         required time                         10.446    
                         arrival time                          -6.683    
  -------------------------------------------------------------------
                         slack                                  3.763    

Slack (MET) :             4.057ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/j_0_reg_171_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_2/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.416ns  (logic 1.568ns (28.953%)  route 3.848ns (71.047%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=382, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X21Y42         FDRE                                         r  bd_0_i/hls_inst/U0/j_0_reg_171_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y42         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/j_0_reg_171_reg[0]/Q
                         net (fo=12, routed)          1.128     2.557    bd_0_i/hls_inst/U0/j_0_reg_171[0]
    SLICE_X22Y44         LUT4 (Prop_lut4_I0_O)        0.124     2.681 r  bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_85/O
                         net (fo=1, routed)           0.000     2.681    bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_85_n_1
    SLICE_X22Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.194 r  bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_60/CO[3]
                         net (fo=1, routed)           0.000     3.194    bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_60_n_1
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.311 r  bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_42/CO[3]
                         net (fo=1, routed)           0.000     3.311    bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_42_n_1
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.428 r  bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_24/CO[3]
                         net (fo=1, routed)           0.000     3.428    bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_24_n_1
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.545 r  bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_16/CO[3]
                         net (fo=3, routed)           1.349     4.894    bd_0_i/hls_inst/U0/icmp_ln24_3_fu_249_p2
    SLICE_X24Y46         LUT6 (Prop_lut6_I1_O)        0.124     5.018 r  bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_1/O
                         net (fo=4, routed)           1.371     6.389    bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_1_n_1
    RAMB36_X1Y6          RAMB36E1                                     r  bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_2/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=382, unset)          0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    RAMB36_X1Y6          RAMB36E1                                     r  bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_2/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    10.446    bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_2
  -------------------------------------------------------------------
                         required time                         10.446    
                         arrival time                          -6.389    
  -------------------------------------------------------------------
                         slack                                  4.057    

Slack (MET) :             4.386ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_3/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.964ns  (logic 0.718ns (14.464%)  route 4.246ns (85.536%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=382, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X21Y48         FDSE                                         r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDSE (Prop_fdse_C_Q)         0.419     1.392 f  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/Q
                         net (fo=145, routed)         2.430     3.822    bd_0_i/hls_inst/U0/ap_CS_fsm_state1
    SLICE_X25Y33         LUT5 (Prop_lut5_I0_O)        0.299     4.121 r  bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_15/O
                         net (fo=4, routed)           1.816     5.937    bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_15_n_1
    RAMB36_X2Y6          RAMB36E1                                     r  bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_3/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=382, unset)          0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    RAMB36_X2Y6          RAMB36E1                                     r  bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_3/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    10.323    bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_3
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -5.937    
  -------------------------------------------------------------------
                         slack                                  4.386    

Slack (MET) :             4.416ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/j_0_reg_171_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.057ns  (logic 1.568ns (31.005%)  route 3.489ns (68.995%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=382, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X21Y42         FDRE                                         r  bd_0_i/hls_inst/U0/j_0_reg_171_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y42         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/j_0_reg_171_reg[0]/Q
                         net (fo=12, routed)          1.128     2.557    bd_0_i/hls_inst/U0/j_0_reg_171[0]
    SLICE_X22Y44         LUT4 (Prop_lut4_I0_O)        0.124     2.681 r  bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_85/O
                         net (fo=1, routed)           0.000     2.681    bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_85_n_1
    SLICE_X22Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.194 r  bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_60/CO[3]
                         net (fo=1, routed)           0.000     3.194    bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_60_n_1
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.311 r  bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_42/CO[3]
                         net (fo=1, routed)           0.000     3.311    bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_42_n_1
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.428 r  bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_24/CO[3]
                         net (fo=1, routed)           0.000     3.428    bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_24_n_1
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.545 r  bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_16/CO[3]
                         net (fo=3, routed)           1.349     4.894    bd_0_i/hls_inst/U0/icmp_ln24_3_fu_249_p2
    SLICE_X24Y46         LUT6 (Prop_lut6_I1_O)        0.124     5.018 r  bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_1/O
                         net (fo=4, routed)           1.012     6.030    bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_1_n_1
    RAMB36_X1Y7          RAMB36E1                                     r  bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=382, unset)          0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    RAMB36_X1Y7          RAMB36E1                                     r  bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    10.446    bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0
  -------------------------------------------------------------------
                         required time                         10.446    
                         arrival time                          -6.030    
  -------------------------------------------------------------------
                         slack                                  4.416    

Slack (MET) :             4.439ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/j_0_reg_171_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.034ns  (logic 1.568ns (31.151%)  route 3.466ns (68.849%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=382, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X21Y42         FDRE                                         r  bd_0_i/hls_inst/U0/j_0_reg_171_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y42         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/j_0_reg_171_reg[0]/Q
                         net (fo=12, routed)          1.128     2.557    bd_0_i/hls_inst/U0/j_0_reg_171[0]
    SLICE_X22Y44         LUT4 (Prop_lut4_I0_O)        0.124     2.681 r  bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_85/O
                         net (fo=1, routed)           0.000     2.681    bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_85_n_1
    SLICE_X22Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.194 r  bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_60/CO[3]
                         net (fo=1, routed)           0.000     3.194    bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_60_n_1
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.311 r  bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_42/CO[3]
                         net (fo=1, routed)           0.000     3.311    bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_42_n_1
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.428 r  bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_24/CO[3]
                         net (fo=1, routed)           0.000     3.428    bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_24_n_1
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.545 r  bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_16/CO[3]
                         net (fo=3, routed)           1.349     4.894    bd_0_i/hls_inst/U0/icmp_ln24_3_fu_249_p2
    SLICE_X24Y46         LUT6 (Prop_lut6_I1_O)        0.124     5.018 r  bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_1/O
                         net (fo=4, routed)           0.989     6.007    bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_1_n_1
    RAMB36_X2Y7          RAMB36E1                                     r  bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=382, unset)          0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    RAMB36_X2Y7          RAMB36E1                                     r  bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_1/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    10.446    bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_1
  -------------------------------------------------------------------
                         required time                         10.446    
                         arrival time                          -6.007    
  -------------------------------------------------------------------
                         slack                                  4.439    

Slack (MET) :             4.464ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/j_0_reg_171_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_2/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.886ns  (logic 0.704ns (14.409%)  route 4.182ns (85.591%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=382, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X21Y42         FDRE                                         r  bd_0_i/hls_inst/U0/j_0_reg_171_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y42         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/j_0_reg_171_reg[6]/Q
                         net (fo=11, routed)          1.059     2.488    bd_0_i/hls_inst/U0/j_0_reg_171[6]
    SLICE_X22Y42         LUT4 (Prop_lut4_I0_O)        0.124     2.612 f  bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_18/O
                         net (fo=15, routed)          1.738     4.350    bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_18_n_1
    SLICE_X28Y33         LUT5 (Prop_lut5_I1_O)        0.124     4.474 r  bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_11/O
                         net (fo=4, routed)           1.384     5.859    bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_11_n_1
    RAMB36_X1Y6          RAMB36E1                                     r  bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_2/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=382, unset)          0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    RAMB36_X1Y6          RAMB36E1                                     r  bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_2/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    10.323    bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_2
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -5.859    
  -------------------------------------------------------------------
                         slack                                  4.464    

Slack (MET) :             4.506ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/j_0_reg_171_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/pixel_1_fu_88_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.205ns  (logic 1.568ns (30.128%)  route 3.637ns (69.872%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=382, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X21Y42         FDRE                                         r  bd_0_i/hls_inst/U0/j_0_reg_171_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y42         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/j_0_reg_171_reg[0]/Q
                         net (fo=12, routed)          1.128     2.557    bd_0_i/hls_inst/U0/j_0_reg_171[0]
    SLICE_X22Y44         LUT4 (Prop_lut4_I0_O)        0.124     2.681 r  bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_85/O
                         net (fo=1, routed)           0.000     2.681    bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_85_n_1
    SLICE_X22Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.194 r  bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_60/CO[3]
                         net (fo=1, routed)           0.000     3.194    bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_60_n_1
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.311 r  bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_42/CO[3]
                         net (fo=1, routed)           0.000     3.311    bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_42_n_1
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.428 r  bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_24/CO[3]
                         net (fo=1, routed)           0.000     3.428    bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_24_n_1
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.545 r  bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_16/CO[3]
                         net (fo=3, routed)           1.181     4.726    bd_0_i/hls_inst/U0/icmp_ln24_3_fu_249_p2
    SLICE_X24Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.850 r  bd_0_i/hls_inst/U0/pixel_1_fu_88[0]_i_2/O
                         net (fo=14, routed)          1.328     6.178    bd_0_i/hls_inst/U0/pixel_1_fu_88
    SLICE_X27Y33         FDRE                                         r  bd_0_i/hls_inst/U0/pixel_1_fu_88_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=382, unset)          0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X27Y33         FDRE                                         r  bd_0_i/hls_inst/U0/pixel_1_fu_88_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X27Y33         FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/U0/pixel_1_fu_88_reg[0]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -6.178    
  -------------------------------------------------------------------
                         slack                                  4.506    

Slack (MET) :             4.506ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/j_0_reg_171_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/pixel_1_fu_88_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.205ns  (logic 1.568ns (30.128%)  route 3.637ns (69.872%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=382, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X21Y42         FDRE                                         r  bd_0_i/hls_inst/U0/j_0_reg_171_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y42         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/j_0_reg_171_reg[0]/Q
                         net (fo=12, routed)          1.128     2.557    bd_0_i/hls_inst/U0/j_0_reg_171[0]
    SLICE_X22Y44         LUT4 (Prop_lut4_I0_O)        0.124     2.681 r  bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_85/O
                         net (fo=1, routed)           0.000     2.681    bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_85_n_1
    SLICE_X22Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.194 r  bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_60/CO[3]
                         net (fo=1, routed)           0.000     3.194    bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_60_n_1
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.311 r  bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_42/CO[3]
                         net (fo=1, routed)           0.000     3.311    bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_42_n_1
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.428 r  bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_24/CO[3]
                         net (fo=1, routed)           0.000     3.428    bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_24_n_1
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.545 r  bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_16/CO[3]
                         net (fo=3, routed)           1.181     4.726    bd_0_i/hls_inst/U0/icmp_ln24_3_fu_249_p2
    SLICE_X24Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.850 r  bd_0_i/hls_inst/U0/pixel_1_fu_88[0]_i_2/O
                         net (fo=14, routed)          1.328     6.178    bd_0_i/hls_inst/U0/pixel_1_fu_88
    SLICE_X27Y33         FDRE                                         r  bd_0_i/hls_inst/U0/pixel_1_fu_88_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=382, unset)          0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X27Y33         FDRE                                         r  bd_0_i/hls_inst/U0/pixel_1_fu_88_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X27Y33         FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/U0/pixel_1_fu_88_reg[1]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -6.178    
  -------------------------------------------------------------------
                         slack                                  4.506    

Slack (MET) :             4.506ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/j_0_reg_171_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/pixel_1_fu_88_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.205ns  (logic 1.568ns (30.128%)  route 3.637ns (69.872%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=382, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X21Y42         FDRE                                         r  bd_0_i/hls_inst/U0/j_0_reg_171_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y42         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/j_0_reg_171_reg[0]/Q
                         net (fo=12, routed)          1.128     2.557    bd_0_i/hls_inst/U0/j_0_reg_171[0]
    SLICE_X22Y44         LUT4 (Prop_lut4_I0_O)        0.124     2.681 r  bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_85/O
                         net (fo=1, routed)           0.000     2.681    bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_85_n_1
    SLICE_X22Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.194 r  bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_60/CO[3]
                         net (fo=1, routed)           0.000     3.194    bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_60_n_1
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.311 r  bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_42/CO[3]
                         net (fo=1, routed)           0.000     3.311    bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_42_n_1
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.428 r  bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_24/CO[3]
                         net (fo=1, routed)           0.000     3.428    bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_24_n_1
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.545 r  bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_16/CO[3]
                         net (fo=3, routed)           1.181     4.726    bd_0_i/hls_inst/U0/icmp_ln24_3_fu_249_p2
    SLICE_X24Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.850 r  bd_0_i/hls_inst/U0/pixel_1_fu_88[0]_i_2/O
                         net (fo=14, routed)          1.328     6.178    bd_0_i/hls_inst/U0/pixel_1_fu_88
    SLICE_X27Y33         FDRE                                         r  bd_0_i/hls_inst/U0/pixel_1_fu_88_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=382, unset)          0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X27Y33         FDRE                                         r  bd_0_i/hls_inst/U0/pixel_1_fu_88_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X27Y33         FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/U0/pixel_1_fu_88_reg[2]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -6.178    
  -------------------------------------------------------------------
                         slack                                  4.506    

Slack (MET) :             4.506ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/j_0_reg_171_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/pixel_1_fu_88_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.205ns  (logic 1.568ns (30.128%)  route 3.637ns (69.872%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=382, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X21Y42         FDRE                                         r  bd_0_i/hls_inst/U0/j_0_reg_171_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y42         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/j_0_reg_171_reg[0]/Q
                         net (fo=12, routed)          1.128     2.557    bd_0_i/hls_inst/U0/j_0_reg_171[0]
    SLICE_X22Y44         LUT4 (Prop_lut4_I0_O)        0.124     2.681 r  bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_85/O
                         net (fo=1, routed)           0.000     2.681    bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_85_n_1
    SLICE_X22Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.194 r  bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_60/CO[3]
                         net (fo=1, routed)           0.000     3.194    bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_60_n_1
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.311 r  bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_42/CO[3]
                         net (fo=1, routed)           0.000     3.311    bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_42_n_1
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.428 r  bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_24/CO[3]
                         net (fo=1, routed)           0.000     3.428    bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_24_n_1
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.545 r  bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0_i_16/CO[3]
                         net (fo=3, routed)           1.181     4.726    bd_0_i/hls_inst/U0/icmp_ln24_3_fu_249_p2
    SLICE_X24Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.850 r  bd_0_i/hls_inst/U0/pixel_1_fu_88[0]_i_2/O
                         net (fo=14, routed)          1.328     6.178    bd_0_i/hls_inst/U0/pixel_1_fu_88
    SLICE_X27Y33         FDRE                                         r  bd_0_i/hls_inst/U0/pixel_1_fu_88_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=382, unset)          0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X27Y33         FDRE                                         r  bd_0_i/hls_inst/U0/pixel_1_fu_88_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X27Y33         FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/U0/pixel_1_fu_88_reg[3]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -6.178    
  -------------------------------------------------------------------
                         slack                                  4.506    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_last_V_U/obuf_inst/odata_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/ireg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.186ns (71.509%)  route 0.074ns (28.491%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=382, unset)          0.410     0.410    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_last_V_U/obuf_inst/ap_clk
    SLICE_X17Y46         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_last_V_U/obuf_inst/odata_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_last_V_U/obuf_inst/odata_int_reg[1]/Q
                         net (fo=4, routed)           0.074     0.625    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/ireg_reg[1]_0
    SLICE_X16Y46         LUT5 (Prop_lut5_I4_O)        0.045     0.670 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/ireg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.670    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/ireg[1]_i_1_n_1
    SLICE_X16Y46         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/ireg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=382, unset)          0.432     0.432    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/ap_clk
    SLICE_X16Y46         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/ireg_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X16Y46         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/ireg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.670    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_last_V_U/obuf_inst/odata_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/ireg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.964%)  route 0.076ns (29.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=382, unset)          0.410     0.410    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_last_V_U/obuf_inst/ap_clk
    SLICE_X17Y46         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_last_V_U/obuf_inst/odata_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_last_V_U/obuf_inst/odata_int_reg[1]/Q
                         net (fo=4, routed)           0.076     0.627    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/ireg_reg[1]_0
    SLICE_X16Y46         LUT6 (Prop_lut6_I5_O)        0.045     0.672 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/ireg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.672    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/ireg[0]_i_1_n_1
    SLICE_X16Y46         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/ireg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=382, unset)          0.432     0.432    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/ap_clk
    SLICE_X16Y46         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/ireg_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X16Y46         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/ireg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.672    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/odata_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=382, unset)          0.410     0.410    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ap_clk
    SLICE_X27Y37         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y37         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[4]/Q
                         net (fo=1, routed)           0.091     0.642    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg_n_1_[4]
    SLICE_X26Y37         LUT3 (Prop_lut3_I2_O)        0.045     0.687 r  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/odata_int[4]_i_1/O
                         net (fo=1, routed)           0.000     0.687    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/odata_int_reg[8]_7[4]
    SLICE_X26Y37         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/odata_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=382, unset)          0.432     0.432    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/ap_clk
    SLICE_X26Y37         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/odata_int_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X26Y37         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/odata_int_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.687    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/j_reg_396_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/j_0_reg_171_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=382, unset)          0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X21Y43         FDRE                                         r  bd_0_i/hls_inst/U0/j_reg_396_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y43         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/j_reg_396_reg[6]/Q
                         net (fo=1, routed)           0.110     0.661    bd_0_i/hls_inst/U0/j_reg_396[6]
    SLICE_X21Y42         FDRE                                         r  bd_0_i/hls_inst/U0/j_0_reg_171_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=382, unset)          0.432     0.432    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X21Y42         FDRE                                         r  bd_0_i/hls_inst/U0/j_0_reg_171_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X21Y42         FDRE (Hold_fdre_C_D)         0.072     0.504    bd_0_i/hls_inst/U0/j_0_reg_171_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/i_0_reg_160_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/i_reg_378_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.189ns (60.466%)  route 0.124ns (39.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=382, unset)          0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X31Y46         FDRE                                         r  bd_0_i/hls_inst/U0/i_0_reg_160_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/i_0_reg_160_reg[2]/Q
                         net (fo=11, routed)          0.124     0.675    bd_0_i/hls_inst/U0/i_0_reg_160_reg_n_1_[2]
    SLICE_X30Y46         LUT3 (Prop_lut3_I0_O)        0.048     0.723 r  bd_0_i/hls_inst/U0/i_reg_378[2]_i_1/O
                         net (fo=1, routed)           0.000     0.723    bd_0_i/hls_inst/U0/i_reg_378[2]_i_1_n_1
    SLICE_X30Y46         FDRE                                         r  bd_0_i/hls_inst/U0/i_reg_378_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=382, unset)          0.432     0.432    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X30Y46         FDRE                                         r  bd_0_i/hls_inst/U0/i_reg_378_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y46         FDRE (Hold_fdre_C_D)         0.131     0.563    bd_0_i/hls_inst/U0/i_reg_378_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.723    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/obuf_inst/odata_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.802%)  route 0.088ns (32.198%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=382, unset)          0.410     0.410    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ap_clk
    SLICE_X24Y38         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y38         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]/Q
                         net (fo=25, routed)          0.088     0.639    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/Q[0]
    SLICE_X25Y38         LUT5 (Prop_lut5_I1_O)        0.045     0.684 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/odata_int[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.684    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/obuf_inst/D[5]
    SLICE_X25Y38         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/obuf_inst/odata_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=382, unset)          0.432     0.432    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/obuf_inst/ap_clk
    SLICE_X25Y38         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/obuf_inst/odata_int_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X25Y38         FDRE (Hold_fdre_C_D)         0.092     0.524    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/obuf_inst/odata_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.684    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/j_reg_396_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/j_0_reg_171_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=382, unset)          0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X21Y41         FDRE                                         r  bd_0_i/hls_inst/U0/j_reg_396_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y41         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/j_reg_396_reg[0]/Q
                         net (fo=1, routed)           0.112     0.663    bd_0_i/hls_inst/U0/j_reg_396[0]
    SLICE_X21Y42         FDRE                                         r  bd_0_i/hls_inst/U0/j_0_reg_171_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=382, unset)          0.432     0.432    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X21Y42         FDRE                                         r  bd_0_i/hls_inst/U0/j_0_reg_171_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X21Y42         FDRE (Hold_fdre_C_D)         0.070     0.502    bd_0_i/hls_inst/U0/j_0_reg_171_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/i_reg_378_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/i_0_reg_160_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=382, unset)          0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X30Y45         FDRE                                         r  bd_0_i/hls_inst/U0/i_reg_378_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/U0/i_reg_378_reg[0]/Q
                         net (fo=1, routed)           0.100     0.674    bd_0_i/hls_inst/U0/i_reg_378[0]
    SLICE_X29Y45         FDRE                                         r  bd_0_i/hls_inst/U0/i_0_reg_160_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=382, unset)          0.432     0.432    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X29Y45         FDRE                                         r  bd_0_i/hls_inst/U0/i_0_reg_160_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X29Y45         FDRE (Hold_fdre_C_D)         0.070     0.502    bd_0_i/hls_inst/U0/i_0_reg_160_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.674    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/odata_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.188ns (57.474%)  route 0.139ns (42.526%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=382, unset)          0.410     0.410    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ap_clk
    SLICE_X27Y37         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y37         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[5]/Q
                         net (fo=1, routed)           0.139     0.690    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg_n_1_[5]
    SLICE_X26Y37         LUT3 (Prop_lut3_I2_O)        0.047     0.737 r  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/odata_int[5]_i_1/O
                         net (fo=1, routed)           0.000     0.737    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/odata_int_reg[8]_7[5]
    SLICE_X26Y37         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/odata_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=382, unset)          0.432     0.432    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/ap_clk
    SLICE_X26Y37         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/odata_int_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X26Y37         FDRE (Hold_fdre_C_D)         0.131     0.563    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/odata_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.737    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/i_reg_378_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/i_0_reg_160_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=382, unset)          0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X30Y46         FDRE                                         r  bd_0_i/hls_inst/U0/i_reg_378_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/U0/i_reg_378_reg[6]/Q
                         net (fo=1, routed)           0.100     0.674    bd_0_i/hls_inst/U0/i_reg_378[6]
    SLICE_X29Y46         FDRE                                         r  bd_0_i/hls_inst/U0/i_0_reg_160_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=382, unset)          0.432     0.432    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X29Y46         FDRE                                         r  bd_0_i/hls_inst/U0/i_0_reg_160_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X29Y46         FDRE (Hold_fdre_C_D)         0.066     0.498    bd_0_i/hls_inst/U0/i_0_reg_160_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.674    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y6   bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y6   bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7   bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7   bd_0_i/hls_inst/U0/pixel_1_fu_88_reg_rep_1/CLKARDCLK
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X26Y45  bd_0_i/hls_inst/U0/add_ln24_1_reg_370_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y45  bd_0_i/hls_inst/U0/add_ln24_1_reg_370_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y45  bd_0_i/hls_inst/U0/add_ln24_1_reg_370_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y45  bd_0_i/hls_inst/U0/add_ln24_1_reg_370_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y46  bd_0_i/hls_inst/U0/add_ln24_1_reg_370_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y46  bd_0_i/hls_inst/U0/add_ln24_1_reg_370_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X26Y45  bd_0_i/hls_inst/U0/add_ln24_1_reg_370_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y45  bd_0_i/hls_inst/U0/add_ln24_1_reg_370_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y45  bd_0_i/hls_inst/U0/add_ln24_1_reg_370_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y45  bd_0_i/hls_inst/U0/add_ln24_1_reg_370_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y46  bd_0_i/hls_inst/U0/add_ln24_1_reg_370_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y46  bd_0_i/hls_inst/U0/add_ln24_1_reg_370_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y46  bd_0_i/hls_inst/U0/add_ln24_1_reg_370_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y46  bd_0_i/hls_inst/U0/add_ln24_1_reg_370_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y47  bd_0_i/hls_inst/U0/add_ln24_1_reg_370_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y47  bd_0_i/hls_inst/U0/add_ln24_1_reg_370_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X26Y45  bd_0_i/hls_inst/U0/add_ln24_1_reg_370_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X26Y45  bd_0_i/hls_inst/U0/add_ln24_1_reg_370_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y45  bd_0_i/hls_inst/U0/add_ln24_1_reg_370_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y45  bd_0_i/hls_inst/U0/add_ln24_1_reg_370_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y45  bd_0_i/hls_inst/U0/add_ln24_1_reg_370_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y45  bd_0_i/hls_inst/U0/add_ln24_1_reg_370_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y45  bd_0_i/hls_inst/U0/add_ln24_1_reg_370_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y45  bd_0_i/hls_inst/U0/add_ln24_1_reg_370_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y46  bd_0_i/hls_inst/U0/add_ln24_1_reg_370_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y46  bd_0_i/hls_inst/U0/add_ln24_1_reg_370_reg[13]/C



