#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sun Jun 23 16:57:20 2024
# Process ID: 2574046
# Current directory: /home/ricky/asoc/final_project/fsic_fpga/vivado
# Command line: vivado -source vvd_caravel_fpga.tcl -mode tcl
# Log file: /home/ricky/asoc/final_project/fsic_fpga/vivado/vivado.log
# Journal file: /home/ricky/asoc/final_project/fsic_fpga/vivado/vivado.jou
# Running On: ricky-lab, OS: Linux, CPU Frequency: 4600.000 MHz, CPU Physical cores: 14, Host memory: 33393 MB
#-----------------------------------------------------------
INFO: [Common 17-1460] Use of init.tcl in /home/ricky/.Xilinx/Vivado/init.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script '/home/ricky/.Xilinx/Vivado/init.tcl'
source vvd_caravel_fpga.tcl
# proc checkRequiredFiles { origin_dir} {
#   set status true
# 
#   set files [list \
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/logic_analyzer/rtl/LogicAnalyzer.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/vip/RAM128.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/vip/RAM256.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/logic_analyzer/rtl/Sram.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/user_subsys/axil_slav/rtl/axil_slav.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/user_subsys/axis_mstr/rtl/axis_mstr.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/user_subsys/axis_slav/rtl/axis_slav.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/soc/chip_io.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_AES128_EN.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/config_ctrl/rtl/config_ctrl.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/rtl/fsic.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/fsic_clkrst/rtl/fsic_clkrst.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/io_serdes/rtl/fsic_coreclk_phase_cnt.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/io_serdes/rtl/fsic_io_serdes_rx.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/mprj_io/rtl/fsic_mprj_io.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/soc/gpio_control_block.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/soc/gpio_defaults_block.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/soc/housekeeping.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/soc/housekeeping_spi.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/io_serdes/rtl/io_serdes.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/user_subsys/irq_mux/rtl/irq_mux.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/user_subsys/la_mux/rtl/la_mux.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/soc/mgmt_core_wrapper.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/soc/mprj_io.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/axis_switch/rtl/sw_caravel.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/user_prj0.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj1/rtl/user_prj1.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/user_prj2.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj3/rtl/user_prj3.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/rtl/user_project_wrapper.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/user_subsys/rtl/user_subsys.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axil_axis.sv"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axilite_master.sv"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axilite_slave.sv"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axis_master.sv"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axis_slave.sv"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/soc/caravel.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_control_s_axi.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_entry_proc.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w1_d2_S.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w32_d2_S.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w32_d8_S.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w33_d128_A.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w64_d3_S.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_flow_control_loop_pipe_sequential_init.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_getinstream.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_getinstream_Pipeline_VITIS_LOOP_44_1.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_gmem0_m_axi.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_regslice_both.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_start_for_streamtoparallelwithburst_U0.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_streamtoparallelwithburst.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/fpga/rtl/PL/sw_fpga.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/fpga/rtl/PL/ps_axil.v"]"\
#  "[file normalize "$origin_dir/vitis_prj/verilog_spiflash/spiflash.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/header/user_defines.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/header/defines.v"]"\
#  "[file normalize "$origin_dir/fsic_defines.v"]"\
#   ]
#   foreach ifile $files {
#     if { ![file isfile $ifile] } {
#       puts " Could not find remote file $ifile "
#       set status false
#     }
#   }
# 
#   set paths [list \
#  "[file normalize "$origin_dir/[file normalize "$origin_dir/vitis_prj/hls_caravel_ps"]"]"\
#  "[file normalize "$origin_dir/[file normalize "$origin_dir/vitis_prj/hls_userdma"]"]"\
#  "[file normalize "$origin_dir/[file normalize "$origin_dir/vitis_prj/hls_output_pin"]"]"\
#   ]
#   foreach ipath $paths {
#     if { ![file isdirectory $ipath] } {
#       puts " Could not access $ipath "
#       set status false
#     }
#   }
# 
#   return $status
# }
# set origin_dir "."
# if { [info exists ::origin_dir_loc] } {
#   set origin_dir $::origin_dir_loc
# }
# set _xil_proj_name_ "vvd_caravel_fpga"
# if { [info exists ::user_project_name] } {
#   set _xil_proj_name_ $::user_project_name
# }
# variable script_file
# set script_file "vvd_caravel_fpga.tcl"
# proc print_help {} {
#   variable script_file
#   puts "\nDescription:"
#   puts "Recreate a Vivado project from this script. The created project will be"
#   puts "functionally equivalent to the original project for which this script was"
#   puts "generated. The script contains commands for creating a project, filesets,"
#   puts "runs, adding/importing sources and setting properties on various objects.\n"
#   puts "Syntax:"
#   puts "$script_file"
#   puts "$script_file -tclargs \[--origin_dir <path>\]"
#   puts "$script_file -tclargs \[--project_name <name>\]"
#   puts "$script_file -tclargs \[--help\]\n"
#   puts "Usage:"
#   puts "Name                   Description"
#   puts "-------------------------------------------------------------------------"
#   puts "\[--origin_dir <path>\]  Determine source file paths wrt this path. Default"
#   puts "                       origin_dir path value is \".\", otherwise, the value"
#   puts "                       that was set with the \"-paths_relative_to\" switch"
#   puts "                       when this script was generated.\n"
#   puts "\[--project_name <name>\] Create project with the specified name. Default"
#   puts "                       name is the name of the project from where this"
#   puts "                       script was generated.\n"
#   puts "\[--help\]               Print help information for this script"
#   puts "-------------------------------------------------------------------------\n"
#   exit 0
# }
# if { $::argc > 0 } {
#   for {set i 0} {$i < $::argc} {incr i} {
#     set option [string trim [lindex $::argv $i]]
#     switch -regexp -- $option {
#       "--origin_dir"   { incr i; set origin_dir [lindex $::argv $i] }
#       "--project_name" { incr i; set _xil_proj_name_ [lindex $::argv $i] }
#       "--help"         { print_help }
#       default {
#         if { [regexp {^-} $option] } {
#           puts "ERROR: Unknown option '$option' specified, please type '$script_file -tclargs --help' for usage info.\n"
#           return 1
#         }
#       }
#     }
#   }
# }
# set orig_proj_dir "[file normalize "$origin_dir/vvd_caravel_fpga"]"
# set validate_required 0
# if { $validate_required } {
#   if { [checkRequiredFiles $origin_dir] } {
#     puts "Tcl file $script_file is valid. All files required for project creation is accesable. "
#   } else {
#     puts "Tcl file $script_file is not valid. Not all files required for project creation is accesable. "
#     return
#   }
# }
# create_project ${_xil_proj_name_} ./${_xil_proj_name_} -part xc7z020clg400-1
# set proj_dir [get_property directory [current_project]]
# set obj [current_project]
# set_property -name "board_part_repo_paths" -value "[file normalize "$origin_dir/../../../../.Xilinx/Vivado/2023.2/xhub/board_store/xilinx_board_store"]" -objects $obj
# set_property -name "board_part" -value "tul.com.tw:pynq-z2:part0:1.0" -objects $obj
# set_property -name "default_lib" -value "xil_defaultlib" -objects $obj
# set_property -name "enable_resource_estimation" -value "0" -objects $obj
# set_property -name "enable_vhdl_2008" -value "1" -objects $obj
# set_property -name "feature_set" -value "FeatureSet_Classic" -objects $obj
# set_property -name "ip_cache_permissions" -value "read write" -objects $obj
# set_property -name "ip_output_repo" -value "$proj_dir/${_xil_proj_name_}.cache/ip" -objects $obj
# set_property -name "mem.enable_memory_map_generation" -value "1" -objects $obj
# set_property -name "platform.board_id" -value "pynq-z2" -objects $obj
# set_property -name "revised_directory_structure" -value "1" -objects $obj
# set_property -name "sim.central_dir" -value "$proj_dir/${_xil_proj_name_}.ip_user_files" -objects $obj
# set_property -name "sim.ip.auto_export_scripts" -value "1" -objects $obj
# set_property -name "simulator_language" -value "Mixed" -objects $obj
# set_property -name "sim_compile_state" -value "1" -objects $obj
# set_property -name "webtalk.activehdl_export_sim" -value "11" -objects $obj
# set_property -name "webtalk.ies_export_sim" -value "10" -objects $obj
# set_property -name "webtalk.modelsim_export_sim" -value "11" -objects $obj
# set_property -name "webtalk.questa_export_sim" -value "11" -objects $obj
# set_property -name "webtalk.riviera_export_sim" -value "11" -objects $obj
# set_property -name "webtalk.vcs_export_sim" -value "11" -objects $obj
# set_property -name "webtalk.xcelium_export_sim" -value "1" -objects $obj
# set_property -name "webtalk.xsim_export_sim" -value "11" -objects $obj
# set_property -name "webtalk.xsim_launch_sim" -value "25" -objects $obj
# set_property -name "xpm_libraries" -value "XPM_CDC XPM_FIFO XPM_MEMORY" -objects $obj
# if {[string equal [get_filesets -quiet sources_1] ""]} {
#   create_fileset -srcset sources_1
# }
# set obj [get_filesets sources_1]
# if { $obj != {} } {
#    set_property "ip_repo_paths" "[file normalize "$origin_dir/vitis_prj/hls_caravel_ps"] [file normalize "$origin_dir/vitis_prj/hls_userdma"] [file normalize "$origin_dir/vitis_prj/hls_output_pin"]" $obj
# 
#    # Rebuild user ip_repo's index before adding any source files
#    update_ip_catalog -rebuild
# }
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ricky/asoc/final_project/fsic_fpga/vivado/vitis_prj/hls_caravel_ps'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ricky/asoc/final_project/fsic_fpga/vivado/vitis_prj/hls_userdma'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ricky/asoc/final_project/fsic_fpga/vivado/vitis_prj/hls_output_pin'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
# set obj [get_filesets sources_1]
# set files [list \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/logic_analyzer/rtl/LogicAnalyzer.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/vip/RAM128.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/vip/RAM256.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/logic_analyzer/rtl/Sram.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/user_subsys/axil_slav/rtl/axil_slav.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/user_subsys/axis_mstr/rtl/axis_mstr.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/user_subsys/axis_slav/rtl/axis_slav.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/soc/chip_io.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_AES128_EN.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/config_ctrl/rtl/config_ctrl.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/rtl/fsic.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/fsic_clkrst/rtl/fsic_clkrst.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/io_serdes/rtl/fsic_coreclk_phase_cnt.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/io_serdes/rtl/fsic_io_serdes_rx.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/mprj_io/rtl/fsic_mprj_io.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/soc/gpio_control_block.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/soc/gpio_defaults_block.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/soc/housekeeping.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/soc/housekeeping_spi.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/io_serdes/rtl/io_serdes.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/user_subsys/irq_mux/rtl/irq_mux.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/user_subsys/la_mux/rtl/la_mux.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/soc/mgmt_core_wrapper.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/soc/mprj_io.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/axis_switch/rtl/sw_caravel.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/user_prj0.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj1/rtl/user_prj1.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/user_prj2.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj3/rtl/user_prj3.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/rtl/user_project_wrapper.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/user_subsys/rtl/user_subsys.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axil_axis.sv"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axilite_master.sv"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axilite_slave.sv"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axis_master.sv"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axis_slave.sv"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/soc/caravel.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_control_s_axi.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_entry_proc.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w1_d2_S.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w32_d2_S.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w32_d8_S.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w33_d128_A.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w64_d3_S.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_flow_control_loop_pipe_sequential_init.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_getinstream.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_getinstream_Pipeline_VITIS_LOOP_44_1.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_gmem0_m_axi.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_regslice_both.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_start_for_streamtoparallelwithburst_U0.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_streamtoparallelwithburst.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/fpga/rtl/PL/sw_fpga.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/fpga/rtl/PL/ps_axil.v"] \
#  [file normalize "${origin_dir}/vitis_prj/verilog_spiflash/spiflash.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/header/user_defines.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/header/defines.v"] \
#  [file normalize "${origin_dir}/fsic_defines.v"] \
# ]
# add_files -norecurse -fileset $obj $files
# set file "$origin_dir/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
# set file "$origin_dir/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axil_axis.sv"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
# set file "$origin_dir/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axilite_master.sv"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
# set file "$origin_dir/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axilite_slave.sv"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
# set file "$origin_dir/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axis_master.sv"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
# set file "$origin_dir/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axis_slave.sv"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
# set file "$origin_dir/vvd_srcs/caravel_soc/rtl/header/user_defines.v"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "Verilog Header" -objects $file_obj
# set_property -name "is_global_include" -value "1" -objects $file_obj
# set file "$origin_dir/vvd_srcs/caravel_soc/rtl/header/defines.v"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "Verilog Header" -objects $file_obj
# set_property -name "is_global_include" -value "1" -objects $file_obj
# set file "$origin_dir/fsic_defines.v"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "is_global_include" -value "1" -objects $file_obj
# set obj [get_filesets sources_1]
# set_property -name "dataflow_viewer_settings" -value "min_width=16" -objects $obj
# set_property -name "top" -value "design_1_wrapper" -objects $obj
# set_property -name "top_auto_set" -value "0" -objects $obj
# if {[string equal [get_filesets -quiet constrs_1] ""]} {
#   create_fileset -constrset constrs_1
# }
# set obj [get_filesets constrs_1]
# set obj [get_filesets constrs_1]
# if {[string equal [get_filesets -quiet sim_1] ""]} {
#   create_fileset -simset sim_1
# }
# set obj [get_filesets sim_1]
# set obj [get_filesets sim_1]
# set_property -name "top" -value "caravel" -objects $obj
# set_property -name "top_file" -value "vvd_srcs/caravel_soc/rtl/soc/caravel.v" -objects $obj
# set_property -name "top_lib" -value "xil_defaultlib" -objects $obj
# set obj [get_filesets utils_1]
# set obj [get_filesets utils_1]
# if { [get_files [list fsic_defines.v]] == "" } {
#   import_files -quiet -fileset sources_1 /home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v
# }
# if { [get_files [list defines.v]] == "" } {
#   import_files -quiet -fileset sources_1 /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v
# }
# if { [get_files [list user_defines.v]] == "" } {
#   import_files -quiet -fileset sources_1 /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v
# }
# if { [get_files [list LogicAnalyzer.v]] == "" } {
#   import_files -quiet -fileset sources_1 /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/logic_analyzer/rtl/LogicAnalyzer.v
# }
# if { [get_files [list RAM128.v]] == "" } {
#   import_files -quiet -fileset sources_1 /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/vip/RAM128.v
# }
# if { [get_files [list RAM256.v]] == "" } {
#   import_files -quiet -fileset sources_1 /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/vip/RAM256.v
# }
# if { [get_files [list Sram.v]] == "" } {
#   import_files -quiet -fileset sources_1 /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/logic_analyzer/rtl/Sram.v
# }
# if { [get_files [list VexRiscv_MinDebugCache.v]] == "" } {
#   import_files -quiet -fileset sources_1 /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v
# }
# if { [get_files [list axil_slav.v]] == "" } {
#   import_files -quiet -fileset sources_1 /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/axil_slav/rtl/axil_slav.v
# }
# if { [get_files [list axis_mstr.v]] == "" } {
#   import_files -quiet -fileset sources_1 /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/axis_mstr/rtl/axis_mstr.v
# }
# if { [get_files [list axis_slav.v]] == "" } {
#   import_files -quiet -fileset sources_1 /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/axis_slav/rtl/axis_slav.v
# }
# if { [get_files [list chip_io.v]] == "" } {
#   import_files -quiet -fileset sources_1 /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/chip_io.v
# }
# if { [get_files [list concat_AES128_EN.v]] == "" } {
#   import_files -quiet -fileset sources_1 /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_AES128_EN.v
# }
# if { [get_files [list config_ctrl.v]] == "" } {
#   import_files -quiet -fileset sources_1 /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/config_ctrl/rtl/config_ctrl.v
# }
# if { [get_files [list fsic.v]] == "" } {
#   import_files -quiet -fileset sources_1 /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/rtl/fsic.v
# }
# if { [get_files [list fsic_clkrst.v]] == "" } {
#   import_files -quiet -fileset sources_1 /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/fsic_clkrst/rtl/fsic_clkrst.v
# }
# if { [get_files [list fsic_coreclk_phase_cnt.v]] == "" } {
#   import_files -quiet -fileset sources_1 /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/io_serdes/rtl/fsic_coreclk_phase_cnt.v
# }
# if { [get_files [list fsic_io_serdes_rx.v]] == "" } {
#   import_files -quiet -fileset sources_1 /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/io_serdes/rtl/fsic_io_serdes_rx.v
# }
# if { [get_files [list fsic_mprj_io.v]] == "" } {
#   import_files -quiet -fileset sources_1 /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/mprj_io/rtl/fsic_mprj_io.v
# }
# if { [get_files [list gpio_control_block.v]] == "" } {
#   import_files -quiet -fileset sources_1 /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/gpio_control_block.v
# }
# if { [get_files [list gpio_defaults_block.v]] == "" } {
#   import_files -quiet -fileset sources_1 /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/gpio_defaults_block.v
# }
# if { [get_files [list housekeeping.v]] == "" } {
#   import_files -quiet -fileset sources_1 /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/housekeeping.v
# }
# if { [get_files [list housekeeping_spi.v]] == "" } {
#   import_files -quiet -fileset sources_1 /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/housekeeping_spi.v
# }
# if { [get_files [list io_serdes.v]] == "" } {
#   import_files -quiet -fileset sources_1 /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/io_serdes/rtl/io_serdes.v
# }
# if { [get_files [list irq_mux.v]] == "" } {
#   import_files -quiet -fileset sources_1 /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/irq_mux/rtl/irq_mux.v
# }
# if { [get_files [list la_mux.v]] == "" } {
#   import_files -quiet -fileset sources_1 /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/la_mux/rtl/la_mux.v
# }
# if { [get_files [list mgmt_core.v]] == "" } {
#   import_files -quiet -fileset sources_1 /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v
# }
# if { [get_files [list mgmt_core_wrapper.v]] == "" } {
#   import_files -quiet -fileset sources_1 /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core_wrapper.v
# }
# if { [get_files [list mprj_io.v]] == "" } {
#   import_files -quiet -fileset sources_1 /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/mprj_io.v
# }
# if { [get_files [list sw_caravel.v]] == "" } {
#   import_files -quiet -fileset sources_1 /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/axis_switch/rtl/sw_caravel.v
# }
# if { [get_files [list user_prj0.v]] == "" } {
#   import_files -quiet -fileset sources_1 /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/user_prj0.v
# }
# if { [get_files [list user_prj1.v]] == "" } {
#   import_files -quiet -fileset sources_1 /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj1/rtl/user_prj1.v
# }
# if { [get_files [list user_prj2.v]] == "" } {
#   import_files -quiet -fileset sources_1 /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/user_prj2.v
# }
# if { [get_files [list user_prj3.v]] == "" } {
#   import_files -quiet -fileset sources_1 /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj3/rtl/user_prj3.v
# }
# if { [get_files [list user_project_wrapper.v]] == "" } {
#   import_files -quiet -fileset sources_1 /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/rtl/user_project_wrapper.v
# }
# if { [get_files [list user_subsys.v]] == "" } {
#   import_files -quiet -fileset sources_1 /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/rtl/user_subsys.v
# }
# if { [get_files [list axi_ctrl_logic.sv]] == "" } {
#   import_files -quiet -fileset sources_1 /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv
# }
# if { [get_files [list axil_axis.sv]] == "" } {
#   import_files -quiet -fileset sources_1 /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axil_axis.sv
# }
# if { [get_files [list axilite_master.sv]] == "" } {
#   import_files -quiet -fileset sources_1 /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axilite_master.sv
# }
# if { [get_files [list axilite_slave.sv]] == "" } {
#   import_files -quiet -fileset sources_1 /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axilite_slave.sv
# }
# if { [get_files [list axis_master.sv]] == "" } {
#   import_files -quiet -fileset sources_1 /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axis_master.sv
# }
# if { [get_files [list axis_slave.sv]] == "" } {
#   import_files -quiet -fileset sources_1 /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axis_slave.sv
# }
# if { [get_files [list caravel.v]] == "" } {
#   import_files -quiet -fileset sources_1 /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/caravel.v
# }
# if { [get_files [list fsic_defines.v]] == "" } {
#   import_files -quiet -fileset sources_1 /home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v
# }
# if { [get_files [list defines.v]] == "" } {
#   import_files -quiet -fileset sources_1 /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v
# }
# if { [get_files [list user_defines.v]] == "" } {
#   import_files -quiet -fileset sources_1 /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v
# }
# if { [get_files [list fsic_coreclk_phase_cnt.v]] == "" } {
#   import_files -quiet -fileset sources_1 /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/io_serdes/rtl/fsic_coreclk_phase_cnt.v
# }
# if { [get_files [list fsic_io_serdes_rx.v]] == "" } {
#   import_files -quiet -fileset sources_1 /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/io_serdes/rtl/fsic_io_serdes_rx.v
# }
# if { [get_files [list io_serdes.v]] == "" } {
#   import_files -quiet -fileset sources_1 /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/io_serdes/rtl/io_serdes.v
# }
# if { [get_files [list ladmatr.v]] == "" } {
#   import_files -quiet -fileset sources_1 /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr.v
# }
# if { [get_files [list ladmatr_control_s_axi.v]] == "" } {
#   import_files -quiet -fileset sources_1 /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_control_s_axi.v
# }
# if { [get_files [list ladmatr_entry_proc.v]] == "" } {
#   import_files -quiet -fileset sources_1 /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_entry_proc.v
# }
# if { [get_files [list ladmatr_fifo_w1_d2_S.v]] == "" } {
#   import_files -quiet -fileset sources_1 /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w1_d2_S.v
# }
# if { [get_files [list ladmatr_fifo_w32_d2_S.v]] == "" } {
#   import_files -quiet -fileset sources_1 /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w32_d2_S.v
# }
# if { [get_files [list ladmatr_fifo_w32_d8_S.v]] == "" } {
#   import_files -quiet -fileset sources_1 /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w32_d8_S.v
# }
# if { [get_files [list ladmatr_fifo_w33_d128_A.v]] == "" } {
#   import_files -quiet -fileset sources_1 /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w33_d128_A.v
# }
# if { [get_files [list ladmatr_fifo_w64_d3_S.v]] == "" } {
#   import_files -quiet -fileset sources_1 /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w64_d3_S.v
# }
# if { [get_files [list ladmatr_flow_control_loop_pipe_sequential_init.v]] == "" } {
#   import_files -quiet -fileset sources_1 /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_flow_control_loop_pipe_sequential_init.v
# }
# if { [get_files [list ladmatr_getinstream.v]] == "" } {
#   import_files -quiet -fileset sources_1 /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_getinstream.v
# }
# if { [get_files [list ladmatr_getinstream_Pipeline_VITIS_LOOP_44_1.v]] == "" } {
#   import_files -quiet -fileset sources_1 /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_getinstream_Pipeline_VITIS_LOOP_44_1.v
# }
# if { [get_files [list ladmatr_gmem0_m_axi.v]] == "" } {
#   import_files -quiet -fileset sources_1 /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_gmem0_m_axi.v
# }
# if { [get_files [list ladmatr_regslice_both.v]] == "" } {
#   import_files -quiet -fileset sources_1 /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_regslice_both.v
# }
# if { [get_files [list ladmatr_start_for_streamtoparallelwithburst_U0.v]] == "" } {
#   import_files -quiet -fileset sources_1 /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_start_for_streamtoparallelwithburst_U0.v
# }
# if { [get_files [list ladmatr_streamtoparallelwithburst.v]] == "" } {
#   import_files -quiet -fileset sources_1 /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_streamtoparallelwithburst.v
# }
# if { [get_files [list ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2.v]] == "" } {
#   import_files -quiet -fileset sources_1 /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2.v
# }
# if { [get_files [list sw_fpga.v]] == "" } {
#   import_files -quiet -fileset sources_1 /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/sw_fpga.v
# }
# if { [get_files [list axi_ctrl_logic.sv]] == "" } {
#   import_files -quiet -fileset sources_1 /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv
# }
# if { [get_files [list axil_axis.sv]] == "" } {
#   import_files -quiet -fileset sources_1 /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axil_axis.sv
# }
# if { [get_files [list axilite_master.sv]] == "" } {
#   import_files -quiet -fileset sources_1 /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axilite_master.sv
# }
# if { [get_files [list axilite_slave.sv]] == "" } {
#   import_files -quiet -fileset sources_1 /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axilite_slave.sv
# }
# if { [get_files [list axis_master.sv]] == "" } {
#   import_files -quiet -fileset sources_1 /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axis_master.sv
# }
# if { [get_files [list axis_slave.sv]] == "" } {
#   import_files -quiet -fileset sources_1 /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axis_slave.sv
# }
# if { [get_files [list ps_axil.v]] == "" } {
#   import_files -quiet -fileset sources_1 /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/ps_axil.v
# }
# if { [get_files [list fsic_defines.v]] == "" } {
#   import_files -quiet -fileset sources_1 /home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v
# }
# if { [get_files [list defines.v]] == "" } {
#   import_files -quiet -fileset sources_1 /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v
# }
# if { [get_files [list user_defines.v]] == "" } {
#   import_files -quiet -fileset sources_1 /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v
# }
# if { [get_files [list spiflash.v]] == "" } {
#   import_files -quiet -fileset sources_1 /home/ricky/asoc/final_project/fsic_fpga/vivado/vitis_prj/verilog_spiflash/spiflash.v
# }
# proc cr_bd_design_1 { parentCell } {
# # The design that will be created by this Tcl proc contains the following 
# # module references:
# # caravel, ps_axil, spiflash
# 
# 
# 
#   # CHANGE DESIGN NAME HERE
#   set design_name design_1
# 
#   common::send_gid_msg -ssname BD::TCL -id 2010 -severity "INFO" "Currently there is no design <$design_name> in project, so creating one..."
# 
#   create_bd_design $design_name
# 
#   set bCheckIPsPassed 1
#   ##################################################################
#   # CHECK IPs
#   ##################################################################
#   set bCheckIPs 1
#   if { $bCheckIPs == 1 } {
#      set list_check_ips "\ 
#   xilinx.com:ip:axi_quad_spi:3.2\
#   xilinx.com:ip:blk_mem_gen:8.4\
#   xilinx.com:hls:caravel_ps:0.0\
#   xilinx.com:ip:clk_wiz:6.0\
#   xilinx.com:hls:output_pin:0.0\
#   xilinx.com:ip:processing_system7:5.5\
#   xilinx.com:ip:proc_sys_reset:5.0\
#   xilinx.com:hls:userdma:1.0\
#   "
# 
#    set list_ips_missing ""
#    common::send_gid_msg -ssname BD::TCL -id 2011 -severity "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."
# 
#    foreach ip_vlnv $list_check_ips {
#       set ip_obj [get_ipdefs -all $ip_vlnv]
#       if { $ip_obj eq "" } {
#          lappend list_ips_missing $ip_vlnv
#       }
#    }
# 
#    if { $list_ips_missing ne "" } {
#       catch {common::send_gid_msg -ssname BD::TCL -id 2012 -severity "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
#       set bCheckIPsPassed 0
#    }
# 
#   }
# 
#   ##################################################################
#   # CHECK Modules
#   ##################################################################
#   set bCheckModules 1
#   if { $bCheckModules == 1 } {
#      set list_check_mods "\ 
#   caravel\
#   ps_axil\
#   spiflash\
#   "
# 
#    set list_mods_missing ""
#    common::send_gid_msg -ssname BD::TCL -id 2020 -severity "INFO" "Checking if the following modules exist in the project's sources: $list_check_mods ."
# 
#    foreach mod_vlnv $list_check_mods {
#       if { [can_resolve_reference $mod_vlnv] == 0 } {
#          lappend list_mods_missing $mod_vlnv
#       }
#    }
# 
#    if { $list_mods_missing ne "" } {
#       catch {common::send_gid_msg -ssname BD::TCL -id 2021 -severity "ERROR" "The following module(s) are not found in the project: $list_mods_missing" }
#       common::send_gid_msg -ssname BD::TCL -id 2022 -severity "INFO" "Please add source files for the missing module(s) above."
#       set bCheckIPsPassed 0
#    }
# }
# 
#   if { $bCheckIPsPassed != 1 } {
#     common::send_gid_msg -ssname BD::TCL -id 2023 -severity "WARNING" "Will not continue with creation of design due to the error(s) above."
#     return 3
#   }
# 
#   variable script_folder
# 
#   if { $parentCell eq "" } {
#      set parentCell [get_bd_cells /]
#   }
# 
#   # Get object for parentCell
#   set parentObj [get_bd_cells $parentCell]
#   if { $parentObj == "" } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
#      return
#   }
# 
#   # Make sure parentObj is hier blk
#   set parentType [get_property TYPE $parentObj]
#   if { $parentType ne "hier" } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
#      return
#   }
# 
#   # Save current instance; Restore later
#   set oldCurInst [current_bd_instance .]
# 
#   # Set parent object as current
#   current_bd_instance $parentObj
# 
# 
#   # Create interface ports
#   set DDR_0 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 DDR_0 ]
# 
#   set FIXED_IO_0 [ create_bd_intf_port -mode Master -vlnv xilinx.com:display_processing_system7:fixedio_rtl:1.0 FIXED_IO_0 ]
# 
# 
#   # Create ports
# 
#   # Create instance: axi_mem_intercon, and set properties
#   set axi_mem_intercon [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_mem_intercon ]
#   set_property -dict [list \
#     CONFIG.NUM_MI {1} \
#     CONFIG.NUM_SI {3} \
#   ] $axi_mem_intercon
# 
# 
#   # Create instance: axi_quad_spi_0, and set properties
#   set axi_quad_spi_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_quad_spi:3.2 axi_quad_spi_0 ]
#   set_property -dict [list \
#     CONFIG.C_SCK_RATIO {8} \
#     CONFIG.C_USE_STARTUP {0} \
#   ] $axi_quad_spi_0
# 
# 
#   # Create instance: blk_mem_gen_0, and set properties
#   set blk_mem_gen_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0 ]
#   set_property -dict [list \
#     CONFIG.Enable_B {Use_ENB_Pin} \
#     CONFIG.Memory_Type {True_Dual_Port_RAM} \
#     CONFIG.Port_B_Clock {100} \
#     CONFIG.Port_B_Enable_Rate {100} \
#     CONFIG.Port_B_Write_Rate {50} \
#     CONFIG.Use_RSTB_Pin {true} \
#   ] $blk_mem_gen_0
# 
# 
#   # Create instance: caravel_0, and set properties
#   set block_name caravel
#   set block_cell_name caravel_0
#   if { [catch {set caravel_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
#      return 1
#    } elseif { $caravel_0 eq "" } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
#      return 1
#    }
#   
#   # Create instance: caravel_ps_0, and set properties
#   set caravel_ps_0 [ create_bd_cell -type ip -vlnv xilinx.com:hls:caravel_ps:0.0 caravel_ps_0 ]
# 
#   # Create instance: clk_wiz_0, and set properties
#   set clk_wiz_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0 ]
#   set_property -dict [list \
#     CONFIG.CLKIN1_JITTER_PS {40.0} \
#     CONFIG.CLKOUT1_JITTER {925.151} \
#     CONFIG.CLKOUT1_PHASE_ERROR {919.522} \
#     CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {5} \
#     CONFIG.CLKOUT2_JITTER {761.006} \
#     CONFIG.CLKOUT2_PHASE_ERROR {919.522} \
#     CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {20} \
#     CONFIG.CLKOUT2_USED {true} \
#     CONFIG.MMCM_CLKFBOUT_MULT_F {64.000} \
#     CONFIG.MMCM_CLKIN1_PERIOD {4.000} \
#     CONFIG.MMCM_CLKIN2_PERIOD {10.0} \
#     CONFIG.MMCM_CLKOUT0_DIVIDE_F {128.000} \
#     CONFIG.MMCM_CLKOUT1_DIVIDE {32} \
#     CONFIG.MMCM_DIVCLK_DIVIDE {25} \
#     CONFIG.NUM_OUT_CLKS {2} \
#     CONFIG.RESET_PORT {resetn} \
#     CONFIG.RESET_TYPE {ACTIVE_LOW} \
#   ] $clk_wiz_0
# 
# 
#   # Create instance: output_pin_0, and set properties
#   set output_pin_0 [ create_bd_cell -type ip -vlnv xilinx.com:hls:output_pin:0.0 output_pin_0 ]
# 
#   # Create instance: processing_system7_0, and set properties
#   set processing_system7_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0 ]
#   set_property -dict [list \
#     CONFIG.PCW_ACT_APU_PERIPHERAL_FREQMHZ {650.000000} \
#     CONFIG.PCW_ACT_CAN0_PERIPHERAL_FREQMHZ {23.8095} \
#     CONFIG.PCW_ACT_CAN1_PERIPHERAL_FREQMHZ {23.8095} \
#     CONFIG.PCW_ACT_CAN_PERIPHERAL_FREQMHZ {10.000000} \
#     CONFIG.PCW_ACT_DCI_PERIPHERAL_FREQMHZ {10.096154} \
#     CONFIG.PCW_ACT_ENET0_PERIPHERAL_FREQMHZ {125.000000} \
#     CONFIG.PCW_ACT_ENET1_PERIPHERAL_FREQMHZ {10.000000} \
#     CONFIG.PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ {250.000000} \
#     CONFIG.PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ {10.000000} \
#     CONFIG.PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ {10.000000} \
#     CONFIG.PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ {10.000000} \
#     CONFIG.PCW_ACT_I2C_PERIPHERAL_FREQMHZ {50} \
#     CONFIG.PCW_ACT_PCAP_PERIPHERAL_FREQMHZ {200.000000} \
#     CONFIG.PCW_ACT_QSPI_PERIPHERAL_FREQMHZ {200.000000} \
#     CONFIG.PCW_ACT_SDIO_PERIPHERAL_FREQMHZ {50.000000} \
#     CONFIG.PCW_ACT_SMC_PERIPHERAL_FREQMHZ {10.000000} \
#     CONFIG.PCW_ACT_SPI_PERIPHERAL_FREQMHZ {10.000000} \
#     CONFIG.PCW_ACT_TPIU_PERIPHERAL_FREQMHZ {200.000000} \
#     CONFIG.PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ {108.333336} \
#     CONFIG.PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ {108.333336} \
#     CONFIG.PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ {108.333336} \
#     CONFIG.PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ {108.333336} \
#     CONFIG.PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ {108.333336} \
#     CONFIG.PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ {108.333336} \
#     CONFIG.PCW_ACT_TTC_PERIPHERAL_FREQMHZ {50} \
#     CONFIG.PCW_ACT_UART_PERIPHERAL_FREQMHZ {100.000000} \
#     CONFIG.PCW_ACT_USB0_PERIPHERAL_FREQMHZ {60} \
#     CONFIG.PCW_ACT_USB1_PERIPHERAL_FREQMHZ {60} \
#     CONFIG.PCW_ACT_WDT_PERIPHERAL_FREQMHZ {108.333336} \
#     CONFIG.PCW_APU_CLK_RATIO_ENABLE {6:2:1} \
#     CONFIG.PCW_APU_PERIPHERAL_FREQMHZ {650} \
#     CONFIG.PCW_CAN0_PERIPHERAL_CLKSRC {External} \
#     CONFIG.PCW_CAN0_PERIPHERAL_ENABLE {0} \
#     CONFIG.PCW_CAN1_PERIPHERAL_CLKSRC {External} \
#     CONFIG.PCW_CAN1_PERIPHERAL_ENABLE {0} \
#     CONFIG.PCW_CAN_PERIPHERAL_CLKSRC {IO PLL} \
#     CONFIG.PCW_CAN_PERIPHERAL_VALID {0} \
#     CONFIG.PCW_CLK0_FREQ {250000000} \
#     CONFIG.PCW_CLK1_FREQ {10000000} \
#     CONFIG.PCW_CLK2_FREQ {10000000} \
#     CONFIG.PCW_CLK3_FREQ {10000000} \
#     CONFIG.PCW_CPU_CPU_6X4X_MAX_RANGE {667} \
#     CONFIG.PCW_CPU_PERIPHERAL_CLKSRC {ARM PLL} \
#     CONFIG.PCW_CRYSTAL_PERIPHERAL_FREQMHZ {50} \
#     CONFIG.PCW_DCI_PERIPHERAL_CLKSRC {DDR PLL} \
#     CONFIG.PCW_DCI_PERIPHERAL_FREQMHZ {10.159} \
#     CONFIG.PCW_DDR_PERIPHERAL_CLKSRC {DDR PLL} \
#     CONFIG.PCW_DDR_RAM_BASEADDR {0x00100000} \
#     CONFIG.PCW_DDR_RAM_HIGHADDR {0x1FFFFFFF} \
#     CONFIG.PCW_DM_WIDTH {4} \
#     CONFIG.PCW_DQS_WIDTH {4} \
#     CONFIG.PCW_DQ_WIDTH {32} \
#     CONFIG.PCW_ENET0_BASEADDR {0xE000B000} \
#     CONFIG.PCW_ENET0_ENET0_IO {MIO 16 .. 27} \
#     CONFIG.PCW_ENET0_GRP_MDIO_ENABLE {1} \
#     CONFIG.PCW_ENET0_GRP_MDIO_IO {MIO 52 .. 53} \
#     CONFIG.PCW_ENET0_HIGHADDR {0xE000BFFF} \
#     CONFIG.PCW_ENET0_PERIPHERAL_CLKSRC {IO PLL} \
#     CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {1} \
#     CONFIG.PCW_ENET0_PERIPHERAL_FREQMHZ {1000 Mbps} \
#     CONFIG.PCW_ENET0_RESET_ENABLE {1} \
#     CONFIG.PCW_ENET0_RESET_IO {MIO 9} \
#     CONFIG.PCW_ENET1_PERIPHERAL_CLKSRC {IO PLL} \
#     CONFIG.PCW_ENET1_PERIPHERAL_ENABLE {0} \
#     CONFIG.PCW_ENET_RESET_ENABLE {1} \
#     CONFIG.PCW_ENET_RESET_POLARITY {Active Low} \
#     CONFIG.PCW_ENET_RESET_SELECT {Share reset pin} \
#     CONFIG.PCW_EN_4K_TIMER {0} \
#     CONFIG.PCW_EN_CAN0 {0} \
#     CONFIG.PCW_EN_CAN1 {0} \
#     CONFIG.PCW_EN_CLK0_PORT {1} \
#     CONFIG.PCW_EN_CLK1_PORT {0} \
#     CONFIG.PCW_EN_CLK2_PORT {0} \
#     CONFIG.PCW_EN_CLK3_PORT {0} \
#     CONFIG.PCW_EN_CLKTRIG0_PORT {0} \
#     CONFIG.PCW_EN_CLKTRIG1_PORT {0} \
#     CONFIG.PCW_EN_CLKTRIG2_PORT {0} \
#     CONFIG.PCW_EN_CLKTRIG3_PORT {0} \
#     CONFIG.PCW_EN_DDR {1} \
#     CONFIG.PCW_EN_EMIO_CAN0 {0} \
#     CONFIG.PCW_EN_EMIO_CAN1 {0} \
#     CONFIG.PCW_EN_EMIO_CD_SDIO0 {0} \
#     CONFIG.PCW_EN_EMIO_CD_SDIO1 {0} \
#     CONFIG.PCW_EN_EMIO_ENET0 {0} \
#     CONFIG.PCW_EN_EMIO_ENET1 {0} \
#     CONFIG.PCW_EN_EMIO_GPIO {0} \
#     CONFIG.PCW_EN_EMIO_I2C0 {0} \
#     CONFIG.PCW_EN_EMIO_I2C1 {0} \
#     CONFIG.PCW_EN_EMIO_MODEM_UART0 {0} \
#     CONFIG.PCW_EN_EMIO_MODEM_UART1 {0} \
#     CONFIG.PCW_EN_EMIO_PJTAG {0} \
#     CONFIG.PCW_EN_EMIO_SDIO0 {0} \
#     CONFIG.PCW_EN_EMIO_SDIO1 {0} \
#     CONFIG.PCW_EN_EMIO_SPI0 {0} \
#     CONFIG.PCW_EN_EMIO_SPI1 {0} \
#     CONFIG.PCW_EN_EMIO_SRAM_INT {0} \
#     CONFIG.PCW_EN_EMIO_TRACE {0} \
#     CONFIG.PCW_EN_EMIO_TTC0 {0} \
#     CONFIG.PCW_EN_EMIO_TTC1 {0} \
#     CONFIG.PCW_EN_EMIO_UART0 {0} \
#     CONFIG.PCW_EN_EMIO_UART1 {0} \
#     CONFIG.PCW_EN_EMIO_WDT {0} \
#     CONFIG.PCW_EN_EMIO_WP_SDIO0 {0} \
#     CONFIG.PCW_EN_EMIO_WP_SDIO1 {0} \
#     CONFIG.PCW_EN_ENET0 {1} \
#     CONFIG.PCW_EN_ENET1 {0} \
#     CONFIG.PCW_EN_GPIO {1} \
#     CONFIG.PCW_EN_I2C0 {0} \
#     CONFIG.PCW_EN_I2C1 {0} \
#     CONFIG.PCW_EN_MODEM_UART0 {0} \
#     CONFIG.PCW_EN_MODEM_UART1 {0} \
#     CONFIG.PCW_EN_PJTAG {0} \
#     CONFIG.PCW_EN_PTP_ENET0 {0} \
#     CONFIG.PCW_EN_PTP_ENET1 {0} \
#     CONFIG.PCW_EN_QSPI {1} \
#     CONFIG.PCW_EN_RST0_PORT {1} \
#     CONFIG.PCW_EN_RST1_PORT {0} \
#     CONFIG.PCW_EN_RST2_PORT {0} \
#     CONFIG.PCW_EN_RST3_PORT {0} \
#     CONFIG.PCW_EN_SDIO0 {1} \
#     CONFIG.PCW_EN_SDIO1 {0} \
#     CONFIG.PCW_EN_SMC {0} \
#     CONFIG.PCW_EN_SPI0 {0} \
#     CONFIG.PCW_EN_SPI1 {0} \
#     CONFIG.PCW_EN_TRACE {0} \
#     CONFIG.PCW_EN_TTC0 {0} \
#     CONFIG.PCW_EN_TTC1 {0} \
#     CONFIG.PCW_EN_UART0 {1} \
#     CONFIG.PCW_EN_UART1 {0} \
#     CONFIG.PCW_EN_USB0 {1} \
#     CONFIG.PCW_EN_USB1 {0} \
#     CONFIG.PCW_EN_WDT {0} \
#     CONFIG.PCW_FCLK0_PERIPHERAL_CLKSRC {IO PLL} \
#     CONFIG.PCW_FCLK1_PERIPHERAL_CLKSRC {IO PLL} \
#     CONFIG.PCW_FCLK2_PERIPHERAL_CLKSRC {IO PLL} \
#     CONFIG.PCW_FCLK3_PERIPHERAL_CLKSRC {IO PLL} \
#     CONFIG.PCW_FCLK_CLK0_BUF {TRUE} \
#     CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {250} \
#     CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {50} \
#     CONFIG.PCW_FPGA2_PERIPHERAL_FREQMHZ {50} \
#     CONFIG.PCW_FPGA3_PERIPHERAL_FREQMHZ {50} \
#     CONFIG.PCW_FPGA_FCLK0_ENABLE {1} \
#     CONFIG.PCW_GPIO_BASEADDR {0xE000A000} \
#     CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE {0} \
#     CONFIG.PCW_GPIO_HIGHADDR {0xE000AFFF} \
#     CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {1} \
#     CONFIG.PCW_GPIO_MIO_GPIO_IO {MIO} \
#     CONFIG.PCW_GPIO_PERIPHERAL_ENABLE {0} \
#     CONFIG.PCW_I2C0_PERIPHERAL_ENABLE {0} \
#     CONFIG.PCW_I2C1_PERIPHERAL_ENABLE {0} \
#     CONFIG.PCW_I2C_RESET_ENABLE {0} \
#     CONFIG.PCW_I2C_RESET_POLARITY {Active Low} \
#     CONFIG.PCW_IMPORT_BOARD_PRESET {None} \
#     CONFIG.PCW_INCLUDE_ACP_TRANS_CHECK {0} \
#     CONFIG.PCW_MIO_0_IOTYPE {LVCMOS 3.3V} \
#     CONFIG.PCW_MIO_0_PULLUP {enabled} \
#     CONFIG.PCW_MIO_0_SLEW {slow} \
#     CONFIG.PCW_MIO_10_IOTYPE {LVCMOS 3.3V} \
#     CONFIG.PCW_MIO_10_PULLUP {enabled} \
#     CONFIG.PCW_MIO_10_SLEW {slow} \
#     CONFIG.PCW_MIO_11_IOTYPE {LVCMOS 3.3V} \
#     CONFIG.PCW_MIO_11_PULLUP {enabled} \
#     CONFIG.PCW_MIO_11_SLEW {slow} \
#     CONFIG.PCW_MIO_12_IOTYPE {LVCMOS 3.3V} \
#     CONFIG.PCW_MIO_12_PULLUP {enabled} \
#     CONFIG.PCW_MIO_12_SLEW {slow} \
#     CONFIG.PCW_MIO_13_IOTYPE {LVCMOS 3.3V} \
#     CONFIG.PCW_MIO_13_PULLUP {enabled} \
#     CONFIG.PCW_MIO_13_SLEW {slow} \
#     CONFIG.PCW_MIO_14_IOTYPE {LVCMOS 3.3V} \
#     CONFIG.PCW_MIO_14_PULLUP {enabled} \
#     CONFIG.PCW_MIO_14_SLEW {slow} \
#     CONFIG.PCW_MIO_15_IOTYPE {LVCMOS 3.3V} \
#     CONFIG.PCW_MIO_15_PULLUP {enabled} \
#     CONFIG.PCW_MIO_15_SLEW {slow} \
#     CONFIG.PCW_MIO_16_IOTYPE {LVCMOS 1.8V} \
#     CONFIG.PCW_MIO_16_PULLUP {enabled} \
#     CONFIG.PCW_MIO_16_SLEW {slow} \
#     CONFIG.PCW_MIO_17_IOTYPE {LVCMOS 1.8V} \
#     CONFIG.PCW_MIO_17_PULLUP {enabled} \
#     CONFIG.PCW_MIO_17_SLEW {slow} \
#     CONFIG.PCW_MIO_18_IOTYPE {LVCMOS 1.8V} \
#     CONFIG.PCW_MIO_18_PULLUP {enabled} \
#     CONFIG.PCW_MIO_18_SLEW {slow} \
#     CONFIG.PCW_MIO_19_IOTYPE {LVCMOS 1.8V} \
#     CONFIG.PCW_MIO_19_PULLUP {enabled} \
#     CONFIG.PCW_MIO_19_SLEW {slow} \
#     CONFIG.PCW_MIO_1_IOTYPE {LVCMOS 3.3V} \
#     CONFIG.PCW_MIO_1_PULLUP {enabled} \
#     CONFIG.PCW_MIO_1_SLEW {slow} \
#     CONFIG.PCW_MIO_20_IOTYPE {LVCMOS 1.8V} \
#     CONFIG.PCW_MIO_20_PULLUP {enabled} \
#     CONFIG.PCW_MIO_20_SLEW {slow} \
#     CONFIG.PCW_MIO_21_IOTYPE {LVCMOS 1.8V} \
#     CONFIG.PCW_MIO_21_PULLUP {enabled} \
#     CONFIG.PCW_MIO_21_SLEW {slow} \
#     CONFIG.PCW_MIO_22_IOTYPE {LVCMOS 1.8V} \
#     CONFIG.PCW_MIO_22_PULLUP {enabled} \
#     CONFIG.PCW_MIO_22_SLEW {slow} \
#     CONFIG.PCW_MIO_23_IOTYPE {LVCMOS 1.8V} \
#     CONFIG.PCW_MIO_23_PULLUP {enabled} \
#     CONFIG.PCW_MIO_23_SLEW {slow} \
#     CONFIG.PCW_MIO_24_IOTYPE {LVCMOS 1.8V} \
#     CONFIG.PCW_MIO_24_PULLUP {enabled} \
#     CONFIG.PCW_MIO_24_SLEW {slow} \
#     CONFIG.PCW_MIO_25_IOTYPE {LVCMOS 1.8V} \
#     CONFIG.PCW_MIO_25_PULLUP {enabled} \
#     CONFIG.PCW_MIO_25_SLEW {slow} \
#     CONFIG.PCW_MIO_26_IOTYPE {LVCMOS 1.8V} \
#     CONFIG.PCW_MIO_26_PULLUP {enabled} \
#     CONFIG.PCW_MIO_26_SLEW {slow} \
#     CONFIG.PCW_MIO_27_IOTYPE {LVCMOS 1.8V} \
#     CONFIG.PCW_MIO_27_PULLUP {enabled} \
#     CONFIG.PCW_MIO_27_SLEW {slow} \
#     CONFIG.PCW_MIO_28_IOTYPE {LVCMOS 1.8V} \
#     CONFIG.PCW_MIO_28_PULLUP {enabled} \
#     CONFIG.PCW_MIO_28_SLEW {slow} \
#     CONFIG.PCW_MIO_29_IOTYPE {LVCMOS 1.8V} \
#     CONFIG.PCW_MIO_29_PULLUP {enabled} \
#     CONFIG.PCW_MIO_29_SLEW {slow} \
#     CONFIG.PCW_MIO_2_IOTYPE {LVCMOS 3.3V} \
#     CONFIG.PCW_MIO_2_SLEW {slow} \
#     CONFIG.PCW_MIO_30_IOTYPE {LVCMOS 1.8V} \
#     CONFIG.PCW_MIO_30_PULLUP {enabled} \
#     CONFIG.PCW_MIO_30_SLEW {slow} \
#     CONFIG.PCW_MIO_31_IOTYPE {LVCMOS 1.8V} \
#     CONFIG.PCW_MIO_31_PULLUP {enabled} \
#     CONFIG.PCW_MIO_31_SLEW {slow} \
#     CONFIG.PCW_MIO_32_IOTYPE {LVCMOS 1.8V} \
#     CONFIG.PCW_MIO_32_PULLUP {enabled} \
#     CONFIG.PCW_MIO_32_SLEW {slow} \
#     CONFIG.PCW_MIO_33_IOTYPE {LVCMOS 1.8V} \
#     CONFIG.PCW_MIO_33_PULLUP {enabled} \
#     CONFIG.PCW_MIO_33_SLEW {slow} \
#     CONFIG.PCW_MIO_34_IOTYPE {LVCMOS 1.8V} \
#     CONFIG.PCW_MIO_34_PULLUP {enabled} \
#     CONFIG.PCW_MIO_34_SLEW {slow} \
#     CONFIG.PCW_MIO_35_IOTYPE {LVCMOS 1.8V} \
#     CONFIG.PCW_MIO_35_PULLUP {enabled} \
#     CONFIG.PCW_MIO_35_SLEW {slow} \
#     CONFIG.PCW_MIO_36_IOTYPE {LVCMOS 1.8V} \
#     CONFIG.PCW_MIO_36_PULLUP {enabled} \
#     CONFIG.PCW_MIO_36_SLEW {slow} \
#     CONFIG.PCW_MIO_37_IOTYPE {LVCMOS 1.8V} \
#     CONFIG.PCW_MIO_37_PULLUP {enabled} \
#     CONFIG.PCW_MIO_37_SLEW {slow} \
#     CONFIG.PCW_MIO_38_IOTYPE {LVCMOS 1.8V} \
#     CONFIG.PCW_MIO_38_PULLUP {enabled} \
#     CONFIG.PCW_MIO_38_SLEW {slow} \
#     CONFIG.PCW_MIO_39_IOTYPE {LVCMOS 1.8V} \
#     CONFIG.PCW_MIO_39_PULLUP {enabled} \
#     CONFIG.PCW_MIO_39_SLEW {slow} \
#     CONFIG.PCW_MIO_3_IOTYPE {LVCMOS 3.3V} \
#     CONFIG.PCW_MIO_3_SLEW {slow} \
#     CONFIG.PCW_MIO_40_IOTYPE {LVCMOS 1.8V} \
#     CONFIG.PCW_MIO_40_PULLUP {enabled} \
#     CONFIG.PCW_MIO_40_SLEW {slow} \
#     CONFIG.PCW_MIO_41_IOTYPE {LVCMOS 1.8V} \
#     CONFIG.PCW_MIO_41_PULLUP {enabled} \
#     CONFIG.PCW_MIO_41_SLEW {slow} \
#     CONFIG.PCW_MIO_42_IOTYPE {LVCMOS 1.8V} \
#     CONFIG.PCW_MIO_42_PULLUP {enabled} \
#     CONFIG.PCW_MIO_42_SLEW {slow} \
#     CONFIG.PCW_MIO_43_IOTYPE {LVCMOS 1.8V} \
#     CONFIG.PCW_MIO_43_PULLUP {enabled} \
#     CONFIG.PCW_MIO_43_SLEW {slow} \
#     CONFIG.PCW_MIO_44_IOTYPE {LVCMOS 1.8V} \
#     CONFIG.PCW_MIO_44_PULLUP {enabled} \
#     CONFIG.PCW_MIO_44_SLEW {slow} \
#     CONFIG.PCW_MIO_45_IOTYPE {LVCMOS 1.8V} \
#     CONFIG.PCW_MIO_45_PULLUP {enabled} \
#     CONFIG.PCW_MIO_45_SLEW {slow} \
#     CONFIG.PCW_MIO_46_IOTYPE {LVCMOS 1.8V} \
#     CONFIG.PCW_MIO_46_PULLUP {enabled} \
#     CONFIG.PCW_MIO_46_SLEW {slow} \
#     CONFIG.PCW_MIO_47_IOTYPE {LVCMOS 1.8V} \
#     CONFIG.PCW_MIO_47_PULLUP {enabled} \
#     CONFIG.PCW_MIO_47_SLEW {slow} \
#     CONFIG.PCW_MIO_48_IOTYPE {LVCMOS 1.8V} \
#     CONFIG.PCW_MIO_48_PULLUP {enabled} \
#     CONFIG.PCW_MIO_48_SLEW {slow} \
#     CONFIG.PCW_MIO_49_IOTYPE {LVCMOS 1.8V} \
#     CONFIG.PCW_MIO_49_PULLUP {enabled} \
#     CONFIG.PCW_MIO_49_SLEW {slow} \
#     CONFIG.PCW_MIO_4_IOTYPE {LVCMOS 3.3V} \
#     CONFIG.PCW_MIO_4_SLEW {slow} \
#     CONFIG.PCW_MIO_50_IOTYPE {LVCMOS 1.8V} \
#     CONFIG.PCW_MIO_50_PULLUP {enabled} \
#     CONFIG.PCW_MIO_50_SLEW {slow} \
#     CONFIG.PCW_MIO_51_IOTYPE {LVCMOS 1.8V} \
#     CONFIG.PCW_MIO_51_PULLUP {enabled} \
#     CONFIG.PCW_MIO_51_SLEW {slow} \
#     CONFIG.PCW_MIO_52_IOTYPE {LVCMOS 1.8V} \
#     CONFIG.PCW_MIO_52_PULLUP {enabled} \
#     CONFIG.PCW_MIO_52_SLEW {slow} \
#     CONFIG.PCW_MIO_53_IOTYPE {LVCMOS 1.8V} \
#     CONFIG.PCW_MIO_53_PULLUP {enabled} \
#     CONFIG.PCW_MIO_53_SLEW {slow} \
#     CONFIG.PCW_MIO_5_IOTYPE {LVCMOS 3.3V} \
#     CONFIG.PCW_MIO_5_SLEW {slow} \
#     CONFIG.PCW_MIO_6_IOTYPE {LVCMOS 3.3V} \
#     CONFIG.PCW_MIO_6_SLEW {slow} \
#     CONFIG.PCW_MIO_7_IOTYPE {LVCMOS 3.3V} \
#     CONFIG.PCW_MIO_7_SLEW {slow} \
#     CONFIG.PCW_MIO_8_IOTYPE {LVCMOS 3.3V} \
#     CONFIG.PCW_MIO_8_SLEW {slow} \
#     CONFIG.PCW_MIO_9_IOTYPE {LVCMOS 3.3V} \
#     CONFIG.PCW_MIO_9_PULLUP {enabled} \
#     CONFIG.PCW_MIO_9_SLEW {slow} \
#     CONFIG.PCW_MIO_PRIMITIVE {54} \
#     CONFIG.PCW_MIO_TREE_PERIPHERALS {GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#Quad SPI Flash#ENET Reset#GPIO#GPIO#GPIO#GPIO#UART 0#UART 0#Enet\
# 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#USB Reset#SD 0#GPIO#GPIO#GPIO#GPIO#Enet\
# 0#Enet 0} \
#     CONFIG.PCW_MIO_TREE_SIGNALS {gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#qspi_fbclk#reset#gpio[10]#gpio[11]#gpio[12]#gpio[13]#rx#tx#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#reset#cd#gpio[48]#gpio[49]#gpio[50]#gpio[51]#mdc#mdio}\
# \
#     CONFIG.PCW_M_AXI_GP0_ENABLE_STATIC_REMAP {0} \
#     CONFIG.PCW_M_AXI_GP0_ID_WIDTH {12} \
#     CONFIG.PCW_M_AXI_GP0_SUPPORT_NARROW_BURST {0} \
#     CONFIG.PCW_M_AXI_GP0_THREAD_ID_WIDTH {12} \
#     CONFIG.PCW_NAND_CYCLES_T_AR {1} \
#     CONFIG.PCW_NAND_CYCLES_T_CLR {1} \
#     CONFIG.PCW_NAND_CYCLES_T_RC {11} \
#     CONFIG.PCW_NAND_CYCLES_T_REA {1} \
#     CONFIG.PCW_NAND_CYCLES_T_RR {1} \
#     CONFIG.PCW_NAND_CYCLES_T_WC {11} \
#     CONFIG.PCW_NAND_CYCLES_T_WP {1} \
#     CONFIG.PCW_NOR_CS0_T_CEOE {1} \
#     CONFIG.PCW_NOR_CS0_T_PC {1} \
#     CONFIG.PCW_NOR_CS0_T_RC {11} \
#     CONFIG.PCW_NOR_CS0_T_TR {1} \
#     CONFIG.PCW_NOR_CS0_T_WC {11} \
#     CONFIG.PCW_NOR_CS0_T_WP {1} \
#     CONFIG.PCW_NOR_CS0_WE_TIME {0} \
#     CONFIG.PCW_NOR_CS1_T_CEOE {1} \
#     CONFIG.PCW_NOR_CS1_T_PC {1} \
#     CONFIG.PCW_NOR_CS1_T_RC {11} \
#     CONFIG.PCW_NOR_CS1_T_TR {1} \
#     CONFIG.PCW_NOR_CS1_T_WC {11} \
#     CONFIG.PCW_NOR_CS1_T_WP {1} \
#     CONFIG.PCW_NOR_CS1_WE_TIME {0} \
#     CONFIG.PCW_NOR_SRAM_CS0_T_CEOE {1} \
#     CONFIG.PCW_NOR_SRAM_CS0_T_PC {1} \
#     CONFIG.PCW_NOR_SRAM_CS0_T_RC {11} \
#     CONFIG.PCW_NOR_SRAM_CS0_T_TR {1} \
#     CONFIG.PCW_NOR_SRAM_CS0_T_WC {11} \
#     CONFIG.PCW_NOR_SRAM_CS0_T_WP {1} \
#     CONFIG.PCW_NOR_SRAM_CS0_WE_TIME {0} \
#     CONFIG.PCW_NOR_SRAM_CS1_T_CEOE {1} \
#     CONFIG.PCW_NOR_SRAM_CS1_T_PC {1} \
#     CONFIG.PCW_NOR_SRAM_CS1_T_RC {11} \
#     CONFIG.PCW_NOR_SRAM_CS1_T_TR {1} \
#     CONFIG.PCW_NOR_SRAM_CS1_T_WC {11} \
#     CONFIG.PCW_NOR_SRAM_CS1_T_WP {1} \
#     CONFIG.PCW_NOR_SRAM_CS1_WE_TIME {0} \
#     CONFIG.PCW_OVERRIDE_BASIC_CLOCK {0} \
#     CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY0 {0.279} \
#     CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY1 {0.260} \
#     CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY2 {0.085} \
#     CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY3 {0.092} \
#     CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0 {-0.051} \
#     CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1 {-0.006} \
#     CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2 {-0.009} \
#     CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3 {-0.033} \
#     CONFIG.PCW_PACKAGE_NAME {clg400} \
#     CONFIG.PCW_PCAP_PERIPHERAL_CLKSRC {IO PLL} \
#     CONFIG.PCW_PCAP_PERIPHERAL_FREQMHZ {200} \
#     CONFIG.PCW_PERIPHERAL_BOARD_PRESET {part0} \
#     CONFIG.PCW_PJTAG_PERIPHERAL_ENABLE {0} \
#     CONFIG.PCW_PLL_BYPASSMODE_ENABLE {0} \
#     CONFIG.PCW_PRESET_BANK0_VOLTAGE {LVCMOS 3.3V} \
#     CONFIG.PCW_PRESET_BANK1_VOLTAGE {LVCMOS 1.8V} \
#     CONFIG.PCW_PS7_SI_REV {PRODUCTION} \
#     CONFIG.PCW_QSPI_GRP_FBCLK_ENABLE {1} \
#     CONFIG.PCW_QSPI_GRP_FBCLK_IO {MIO 8} \
#     CONFIG.PCW_QSPI_GRP_IO1_ENABLE {0} \
#     CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} \
#     CONFIG.PCW_QSPI_GRP_SINGLE_SS_IO {MIO 1 .. 6} \
#     CONFIG.PCW_QSPI_GRP_SS1_ENABLE {0} \
#     CONFIG.PCW_QSPI_INTERNAL_HIGHADDRESS {0xFCFFFFFF} \
#     CONFIG.PCW_QSPI_PERIPHERAL_CLKSRC {IO PLL} \
#     CONFIG.PCW_QSPI_PERIPHERAL_ENABLE {1} \
#     CONFIG.PCW_QSPI_PERIPHERAL_FREQMHZ {200} \
#     CONFIG.PCW_QSPI_QSPI_IO {MIO 1 .. 6} \
#     CONFIG.PCW_SD0_GRP_CD_ENABLE {1} \
#     CONFIG.PCW_SD0_GRP_CD_IO {MIO 47} \
#     CONFIG.PCW_SD0_GRP_POW_ENABLE {0} \
#     CONFIG.PCW_SD0_GRP_WP_ENABLE {0} \
#     CONFIG.PCW_SD0_PERIPHERAL_ENABLE {1} \
#     CONFIG.PCW_SD0_SD0_IO {MIO 40 .. 45} \
#     CONFIG.PCW_SD1_PERIPHERAL_ENABLE {0} \
#     CONFIG.PCW_SDIO0_BASEADDR {0xE0100000} \
#     CONFIG.PCW_SDIO0_HIGHADDR {0xE0100FFF} \
#     CONFIG.PCW_SDIO_PERIPHERAL_CLKSRC {IO PLL} \
#     CONFIG.PCW_SDIO_PERIPHERAL_FREQMHZ {50} \
#     CONFIG.PCW_SDIO_PERIPHERAL_VALID {1} \
#     CONFIG.PCW_SINGLE_QSPI_DATA_MODE {x4} \
#     CONFIG.PCW_SMC_CYCLE_T0 {NA} \
#     CONFIG.PCW_SMC_CYCLE_T1 {NA} \
#     CONFIG.PCW_SMC_CYCLE_T2 {NA} \
#     CONFIG.PCW_SMC_CYCLE_T3 {NA} \
#     CONFIG.PCW_SMC_CYCLE_T4 {NA} \
#     CONFIG.PCW_SMC_CYCLE_T5 {NA} \
#     CONFIG.PCW_SMC_CYCLE_T6 {NA} \
#     CONFIG.PCW_SMC_PERIPHERAL_CLKSRC {IO PLL} \
#     CONFIG.PCW_SMC_PERIPHERAL_VALID {0} \
#     CONFIG.PCW_SPI0_PERIPHERAL_ENABLE {0} \
#     CONFIG.PCW_SPI1_PERIPHERAL_ENABLE {0} \
#     CONFIG.PCW_SPI_PERIPHERAL_CLKSRC {IO PLL} \
#     CONFIG.PCW_SPI_PERIPHERAL_VALID {0} \
#     CONFIG.PCW_S_AXI_HP0_DATA_WIDTH {64} \
#     CONFIG.PCW_S_AXI_HP0_ID_WIDTH {6} \
#     CONFIG.PCW_TPIU_PERIPHERAL_CLKSRC {External} \
#     CONFIG.PCW_TRACE_INTERNAL_WIDTH {2} \
#     CONFIG.PCW_TRACE_PERIPHERAL_ENABLE {0} \
#     CONFIG.PCW_TTC0_CLK0_PERIPHERAL_CLKSRC {CPU_1X} \
#     CONFIG.PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0 {1} \
#     CONFIG.PCW_TTC0_CLK1_PERIPHERAL_CLKSRC {CPU_1X} \
#     CONFIG.PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0 {1} \
#     CONFIG.PCW_TTC0_CLK2_PERIPHERAL_CLKSRC {CPU_1X} \
#     CONFIG.PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0 {1} \
#     CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {0} \
#     CONFIG.PCW_TTC1_CLK0_PERIPHERAL_CLKSRC {CPU_1X} \
#     CONFIG.PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0 {1} \
#     CONFIG.PCW_TTC1_CLK1_PERIPHERAL_CLKSRC {CPU_1X} \
#     CONFIG.PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0 {1} \
#     CONFIG.PCW_TTC1_CLK2_PERIPHERAL_CLKSRC {CPU_1X} \
#     CONFIG.PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0 {1} \
#     CONFIG.PCW_TTC1_PERIPHERAL_ENABLE {0} \
#     CONFIG.PCW_UART0_BASEADDR {0xE0000000} \
#     CONFIG.PCW_UART0_BAUD_RATE {115200} \
#     CONFIG.PCW_UART0_GRP_FULL_ENABLE {0} \
#     CONFIG.PCW_UART0_HIGHADDR {0xE0000FFF} \
#     CONFIG.PCW_UART0_PERIPHERAL_ENABLE {1} \
#     CONFIG.PCW_UART0_UART0_IO {MIO 14 .. 15} \
#     CONFIG.PCW_UART1_PERIPHERAL_ENABLE {0} \
#     CONFIG.PCW_UART_PERIPHERAL_CLKSRC {IO PLL} \
#     CONFIG.PCW_UART_PERIPHERAL_FREQMHZ {100} \
#     CONFIG.PCW_UART_PERIPHERAL_VALID {1} \
#     CONFIG.PCW_UIPARAM_ACT_DDR_FREQ_MHZ {525.000000} \
#     CONFIG.PCW_UIPARAM_DDR_ADV_ENABLE {0} \
#     CONFIG.PCW_UIPARAM_DDR_AL {0} \
#     CONFIG.PCW_UIPARAM_DDR_BL {8} \
#     CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY0 {0.279} \
#     CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY1 {0.260} \
#     CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY2 {0.085} \
#     CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY3 {0.092} \
#     CONFIG.PCW_UIPARAM_DDR_BUS_WIDTH {16 Bit} \
#     CONFIG.PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM {27.95} \
#     CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH {80.4535} \
#     CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY {160} \
#     CONFIG.PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM {27.95} \
#     CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH {80.4535} \
#     CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY {160} \
#     CONFIG.PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM {0} \
#     CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH {80.4535} \
#     CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY {160} \
#     CONFIG.PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM {0} \
#     CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH {80.4535} \
#     CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY {160} \
#     CONFIG.PCW_UIPARAM_DDR_CLOCK_STOP_EN {0} \
#     CONFIG.PCW_UIPARAM_DDR_DQS_0_LENGTH_MM {32.14} \
#     CONFIG.PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH {105.056} \
#     CONFIG.PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY {160} \
#     CONFIG.PCW_UIPARAM_DDR_DQS_1_LENGTH_MM {31.12} \
#     CONFIG.PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH {66.904} \
#     CONFIG.PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY {160} \
#     CONFIG.PCW_UIPARAM_DDR_DQS_2_LENGTH_MM {0} \
#     CONFIG.PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH {89.1715} \
#     CONFIG.PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY {160} \
#     CONFIG.PCW_UIPARAM_DDR_DQS_3_LENGTH_MM {0} \
#     CONFIG.PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH {113.63} \
#     CONFIG.PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY {160} \
#     CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 {-0.051} \
#     CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 {-0.006} \
#     CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 {-0.009} \
#     CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 {-0.033} \
#     CONFIG.PCW_UIPARAM_DDR_DQ_0_LENGTH_MM {32.2} \
#     CONFIG.PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH {98.503} \
#     CONFIG.PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY {160} \
#     CONFIG.PCW_UIPARAM_DDR_DQ_1_LENGTH_MM {31.08} \
#     CONFIG.PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH {68.5855} \
#     CONFIG.PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY {160} \
#     CONFIG.PCW_UIPARAM_DDR_DQ_2_LENGTH_MM {0} \
#     CONFIG.PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH {90.295} \
#     CONFIG.PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY {160} \
#     CONFIG.PCW_UIPARAM_DDR_DQ_3_LENGTH_MM {0} \
#     CONFIG.PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH {103.977} \
#     CONFIG.PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY {160} \
#     CONFIG.PCW_UIPARAM_DDR_ECC {Disabled} \
#     CONFIG.PCW_UIPARAM_DDR_ENABLE {1} \
#     CONFIG.PCW_UIPARAM_DDR_FREQ_MHZ {525} \
#     CONFIG.PCW_UIPARAM_DDR_HIGH_TEMP {Normal (0-85)} \
#     CONFIG.PCW_UIPARAM_DDR_MEMORY_TYPE {DDR 3} \
#     CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41J256M16 RE-125} \
#     CONFIG.PCW_UIPARAM_DDR_TRAIN_DATA_EYE {1} \
#     CONFIG.PCW_UIPARAM_DDR_TRAIN_READ_GATE {1} \
#     CONFIG.PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL {1} \
#     CONFIG.PCW_UIPARAM_DDR_USE_INTERNAL_VREF {0} \
#     CONFIG.PCW_UIPARAM_GENERATE_SUMMARY {NA} \
#     CONFIG.PCW_USB0_BASEADDR {0xE0102000} \
#     CONFIG.PCW_USB0_HIGHADDR {0xE0102fff} \
#     CONFIG.PCW_USB0_PERIPHERAL_ENABLE {1} \
#     CONFIG.PCW_USB0_RESET_ENABLE {1} \
#     CONFIG.PCW_USB0_RESET_IO {MIO 46} \
#     CONFIG.PCW_USB0_USB0_IO {MIO 28 .. 39} \
#     CONFIG.PCW_USB1_PERIPHERAL_ENABLE {0} \
#     CONFIG.PCW_USB_RESET_ENABLE {1} \
#     CONFIG.PCW_USB_RESET_POLARITY {Active Low} \
#     CONFIG.PCW_USB_RESET_SELECT {Share reset pin} \
#     CONFIG.PCW_USE_AXI_FABRIC_IDLE {0} \
#     CONFIG.PCW_USE_AXI_NONSECURE {0} \
#     CONFIG.PCW_USE_CORESIGHT {0} \
#     CONFIG.PCW_USE_CROSS_TRIGGER {0} \
#     CONFIG.PCW_USE_CR_FABRIC {1} \
#     CONFIG.PCW_USE_DDR_BYPASS {0} \
#     CONFIG.PCW_USE_DEBUG {0} \
#     CONFIG.PCW_USE_DMA0 {0} \
#     CONFIG.PCW_USE_DMA1 {0} \
#     CONFIG.PCW_USE_DMA2 {0} \
#     CONFIG.PCW_USE_DMA3 {0} \
#     CONFIG.PCW_USE_EXPANDED_IOP {0} \
#     CONFIG.PCW_USE_FABRIC_INTERRUPT {0} \
#     CONFIG.PCW_USE_HIGH_OCM {0} \
#     CONFIG.PCW_USE_M_AXI_GP0 {1} \
#     CONFIG.PCW_USE_M_AXI_GP1 {0} \
#     CONFIG.PCW_USE_PROC_EVENT_BUS {0} \
#     CONFIG.PCW_USE_PS_SLCR_REGISTERS {0} \
#     CONFIG.PCW_USE_S_AXI_ACP {0} \
#     CONFIG.PCW_USE_S_AXI_GP0 {0} \
#     CONFIG.PCW_USE_S_AXI_GP1 {0} \
#     CONFIG.PCW_USE_S_AXI_HP0 {1} \
#     CONFIG.PCW_USE_S_AXI_HP1 {0} \
#     CONFIG.PCW_USE_S_AXI_HP2 {0} \
#     CONFIG.PCW_USE_S_AXI_HP3 {0} \
#     CONFIG.PCW_USE_TRACE {0} \
#     CONFIG.PCW_VALUE_SILVERSION {3} \
#     CONFIG.PCW_WDT_PERIPHERAL_CLKSRC {CPU_1X} \
#     CONFIG.PCW_WDT_PERIPHERAL_DIVISOR0 {1} \
#     CONFIG.PCW_WDT_PERIPHERAL_ENABLE {0} \
#   ] $processing_system7_0
# 
# 
#   # Create instance: ps7_0_axi_periph, and set properties
#   set ps7_0_axi_periph [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 ps7_0_axi_periph ]
#   set_property CONFIG.NUM_MI {6} $ps7_0_axi_periph
# 
# 
#   # Create instance: ps_axil_0, and set properties
#   set block_name ps_axil
#   set block_cell_name ps_axil_0
#   if { [catch {set ps_axil_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
#      return 1
#    } elseif { $ps_axil_0 eq "" } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
#      return 1
#    }
#   
#   # Create instance: rst_ps7_0_10M, and set properties
#   set rst_ps7_0_10M [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_ps7_0_10M ]
# 
#   # Create instance: spiflash_0, and set properties
#   set block_name spiflash
#   set block_cell_name spiflash_0
#   if { [catch {set spiflash_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
#      return 1
#    } elseif { $spiflash_0 eq "" } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
#      return 1
#    }
#   
#   # Create instance: userdma_0, and set properties
#   set userdma_0 [ create_bd_cell -type ip -vlnv xilinx.com:hls:userdma:1.0 userdma_0 ]
# 
#   # Create interface connections
#   connect_bd_intf_net -intf_net axi_mem_intercon_M00_AXI [get_bd_intf_pins axi_mem_intercon/M00_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
#   connect_bd_intf_net -intf_net processing_system7_0_DDR [get_bd_intf_ports DDR_0] [get_bd_intf_pins processing_system7_0/DDR]
#   connect_bd_intf_net -intf_net processing_system7_0_FIXED_IO [get_bd_intf_ports FIXED_IO_0] [get_bd_intf_pins processing_system7_0/FIXED_IO]
#   connect_bd_intf_net -intf_net processing_system7_0_M_AXI_GP0 [get_bd_intf_pins processing_system7_0/M_AXI_GP0] [get_bd_intf_pins ps7_0_axi_periph/S00_AXI]
#   connect_bd_intf_net -intf_net ps7_0_axi_periph_M00_AXI [get_bd_intf_pins caravel_ps_0/s_axi_control] [get_bd_intf_pins ps7_0_axi_periph/M00_AXI]
#   connect_bd_intf_net -intf_net ps7_0_axi_periph_M01_AXI [get_bd_intf_pins output_pin_0/s_axi_control] [get_bd_intf_pins ps7_0_axi_periph/M01_AXI]
#   connect_bd_intf_net -intf_net ps7_0_axi_periph_M02_AXI [get_bd_intf_pins ps7_0_axi_periph/M02_AXI] [get_bd_intf_pins userdma_0/s_axi_control]
#   connect_bd_intf_net -intf_net ps7_0_axi_periph_M03_AXI [get_bd_intf_pins ps7_0_axi_periph/M03_AXI] [get_bd_intf_pins ps_axil_0/s_axi]
#   connect_bd_intf_net -intf_net ps7_0_axi_periph_M04_AXI [get_bd_intf_pins ps7_0_axi_periph/M04_AXI] [get_bd_intf_pins ps_axil_0/ladma_s]
#   connect_bd_intf_net -intf_net ps7_0_axi_periph_M05_AXI [get_bd_intf_pins axi_quad_spi_0/AXI_LITE] [get_bd_intf_pins ps7_0_axi_periph/M05_AXI]
#   connect_bd_intf_net -intf_net ps_axil_0_ladma_mm [get_bd_intf_pins axi_mem_intercon/S00_AXI] [get_bd_intf_pins ps_axil_0/ladma_mm]
#   connect_bd_intf_net -intf_net ps_axil_0_updma_so [get_bd_intf_pins userdma_0/inStreamTop] [get_bd_intf_pins ps_axil_0/updma_so]
#   connect_bd_intf_net -intf_net userdma_0_m_axi_gmem0 [get_bd_intf_pins userdma_0/m_axi_gmem0] [get_bd_intf_pins axi_mem_intercon/S01_AXI]
#   connect_bd_intf_net -intf_net userdma_0_m_axi_gmem1 [get_bd_intf_pins userdma_0/m_axi_gmem1] [get_bd_intf_pins axi_mem_intercon/S02_AXI]
#   connect_bd_intf_net -intf_net userdma_0_outStreamTop [get_bd_intf_pins userdma_0/outStreamTop] [get_bd_intf_pins ps_axil_0/updma_si]
# 
#   # Create port connections
#   connect_bd_net -net axi_quad_spi_0_io0_o [get_bd_pins axi_quad_spi_0/io0_o] [get_bd_pins ps_axil_0/qspi_io0_i]
#   connect_bd_net -net axi_quad_spi_0_sck_o [get_bd_pins axi_quad_spi_0/sck_o] [get_bd_pins ps_axil_0/qspi_sck_i]
#   connect_bd_net -net axi_quad_spi_0_ss_o [get_bd_pins axi_quad_spi_0/ss_o] [get_bd_pins ps_axil_0/qspi_ss_i]
#   connect_bd_net -net blk_mem_gen_0_douta [get_bd_pins blk_mem_gen_0/douta] [get_bd_pins spiflash_0/romcode_Dout_A]
#   connect_bd_net -net caravel_0_flash_clk [get_bd_pins caravel_0/flash_clk] [get_bd_pins spiflash_0/spiclk]
#   connect_bd_net -net caravel_0_flash_csb [get_bd_pins caravel_0/flash_csb] [get_bd_pins spiflash_0/csb]
#   connect_bd_net -net caravel_0_flash_io0 [get_bd_pins caravel_0/flash_io0] [get_bd_pins spiflash_0/io0]
#   connect_bd_net -net caravel_0_mprj_en [get_bd_pins caravel_0/mprj_en] [get_bd_pins caravel_ps_0/mprj_en]
#   connect_bd_net -net caravel_0_mprj_o [get_bd_pins caravel_0/mprj_o] [get_bd_pins ps_axil_0/caravel_mprj_in]
#   connect_bd_net -net clk_wiz_0_clk_out1 [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axi_mem_intercon/ACLK] [get_bd_pins axi_mem_intercon/M00_ACLK] [get_bd_pins axi_mem_intercon/S00_ACLK] [get_bd_pins axi_quad_spi_0/ext_spi_clk] [get_bd_pins axi_quad_spi_0/s_axi_aclk] [get_bd_pins caravel_0/clock] [get_bd_pins caravel_ps_0/ap_clk] [get_bd_pins output_pin_0/ap_clk] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] [get_bd_pins processing_system7_0/S_AXI_HP0_ACLK] [get_bd_pins ps7_0_axi_periph/ACLK] [get_bd_pins ps7_0_axi_periph/M00_ACLK] [get_bd_pins ps7_0_axi_periph/M01_ACLK] [get_bd_pins ps7_0_axi_periph/M02_ACLK] [get_bd_pins ps7_0_axi_periph/M03_ACLK] [get_bd_pins ps7_0_axi_periph/M04_ACLK] [get_bd_pins ps7_0_axi_periph/M05_ACLK] [get_bd_pins ps7_0_axi_periph/S00_ACLK] [get_bd_pins ps_axil_0/axi_clk] [get_bd_pins ps_axil_0/axi_clk_m] [get_bd_pins ps_axil_0/axi_clk_udso] [get_bd_pins ps_axil_0/axi_clk_usdi] [get_bd_pins ps_axil_0/axis_clk] [get_bd_pins rst_ps7_0_10M/slowest_sync_clk] [get_bd_pins spiflash_0/ap_clk] [get_bd_pins userdma_0/ap_clk] [get_bd_pins axi_mem_intercon/S01_ACLK] [get_bd_pins axi_mem_intercon/S02_ACLK]
#   connect_bd_net -net clk_wiz_0_clk_out2 [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins ps_axil_0/is_ioclk]
#   connect_bd_net -net output_pin_0_outpin [get_bd_pins output_pin_0/outpin] [get_bd_pins caravel_0/resetb]
#   connect_bd_net -net processing_system7_0_FCLK_CLK0 [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins clk_wiz_0/clk_in1]
#   connect_bd_net -net processing_system7_0_FCLK_RESET0_N [get_bd_pins processing_system7_0/FCLK_RESET0_N] [get_bd_pins clk_wiz_0/resetn] [get_bd_pins rst_ps7_0_10M/ext_reset_in]
#   connect_bd_net -net ps_axil_0_caravel_mprj_out [get_bd_pins ps_axil_0/caravel_mprj_out] [get_bd_pins caravel_0/mprj_i]
#   connect_bd_net -net ps_axil_0_qspi_io1_o [get_bd_pins ps_axil_0/qspi_io1_o] [get_bd_pins axi_quad_spi_0/io1_i]
#   connect_bd_net -net rst_ps7_0_100M_peripheral_aresetn [get_bd_pins rst_ps7_0_10M/peripheral_aresetn] [get_bd_pins axi_mem_intercon/ARESETN] [get_bd_pins axi_mem_intercon/M00_ARESETN] [get_bd_pins axi_mem_intercon/S00_ARESETN] [get_bd_pins axi_quad_spi_0/s_axi_aresetn] [get_bd_pins caravel_ps_0/ap_rst_n] [get_bd_pins output_pin_0/ap_rst_n] [get_bd_pins ps7_0_axi_periph/ARESETN] [get_bd_pins ps7_0_axi_periph/M00_ARESETN] [get_bd_pins ps7_0_axi_periph/M01_ARESETN] [get_bd_pins ps7_0_axi_periph/M02_ARESETN] [get_bd_pins ps7_0_axi_periph/M03_ARESETN] [get_bd_pins ps7_0_axi_periph/M04_ARESETN] [get_bd_pins ps7_0_axi_periph/M05_ARESETN] [get_bd_pins ps7_0_axi_periph/S00_ARESETN] [get_bd_pins ps_axil_0/axi_reset_m_n] [get_bd_pins ps_axil_0/axi_reset_n] [get_bd_pins ps_axil_0/axi_reset_udso_n] [get_bd_pins ps_axil_0/axi_reset_usdi_n] [get_bd_pins ps_axil_0/axis_rst_n] [get_bd_pins userdma_0/ap_rst_n] [get_bd_pins axi_mem_intercon/S01_ARESETN] [get_bd_pins axi_mem_intercon/S02_ARESETN]
#   connect_bd_net -net rst_ps7_0_50M_peripheral_reset [get_bd_pins rst_ps7_0_10M/peripheral_reset] [get_bd_pins spiflash_0/ap_rst]
#   connect_bd_net -net spiflash_0_io1 [get_bd_pins spiflash_0/io1] [get_bd_pins caravel_0/flash_io1]
#   connect_bd_net -net spiflash_0_romcode_Addr_A [get_bd_pins spiflash_0/romcode_Addr_A] [get_bd_pins blk_mem_gen_0/addra]
#   connect_bd_net -net spiflash_0_romcode_Clk_A [get_bd_pins spiflash_0/romcode_Clk_A] [get_bd_pins blk_mem_gen_0/clka]
#   connect_bd_net -net spiflash_0_romcode_Din_A [get_bd_pins spiflash_0/romcode_Din_A] [get_bd_pins blk_mem_gen_0/dina]
#   connect_bd_net -net spiflash_0_romcode_EN_A [get_bd_pins spiflash_0/romcode_EN_A] [get_bd_pins blk_mem_gen_0/ena]
#   connect_bd_net -net spiflash_0_romcode_Rst_A [get_bd_pins spiflash_0/romcode_Rst_A] [get_bd_pins blk_mem_gen_0/rsta]
#   connect_bd_net -net spiflash_0_romcode_WEN_A [get_bd_pins spiflash_0/romcode_WEN_A] [get_bd_pins blk_mem_gen_0/wea]
# 
#   # Create address segments
#   assign_bd_address -offset 0x44A00000 -range 0x00010000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs axi_quad_spi_0/AXI_LITE/Reg] -force
#   assign_bd_address -offset 0x40000000 -range 0x00010000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs caravel_ps_0/s_axi_control/Reg] -force
#   assign_bd_address -offset 0x40010000 -range 0x00010000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs output_pin_0/s_axi_control/Reg] -force
#   assign_bd_address -offset 0x60000000 -range 0x00008000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs ps_axil_0/s_axi/reg0] -force
#   assign_bd_address -offset 0x60008000 -range 0x00001000 -with_name SEG_ps_axil_0_reg0_1 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs ps_axil_0/ladma_s/reg0] -force
#   assign_bd_address -offset 0x60009000 -range 0x00001000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs userdma_0/s_axi_control/Reg] -force
#   assign_bd_address -offset 0x00000000 -range 0x20000000 -target_address_space [get_bd_addr_spaces ps_axil_0/ladma_mm] [get_bd_addr_segs processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM] -force
#   assign_bd_address -offset 0x00000000 -range 0x20000000 -target_address_space [get_bd_addr_spaces userdma_0/Data_m_axi_gmem0] [get_bd_addr_segs processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM] -force
#   assign_bd_address -offset 0x00000000 -range 0x20000000 -target_address_space [get_bd_addr_spaces userdma_0/Data_m_axi_gmem1] [get_bd_addr_segs processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM] -force
# 
#   # Perform GUI Layout
#   regenerate_bd_layout -layout_string {
#    "ActiveEmotionalView":"Default View",
#    "Default View_ScaleFactor":"0.262497",
#    "Default View_TopLeft":"19,-95",
#    "ExpandedHierarchyInLayout":"",
#    "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0 TLS
# #  -string -flagsOSRD
# preplace port DDR_0 -pg 1 -lvl 9 -x 4430 -y 1030 -defaultsOSRD
# preplace port FIXED_IO_0 -pg 1 -lvl 9 -x 4430 -y 1050 -defaultsOSRD
# preplace inst axi_mem_intercon -pg 1 -lvl 7 -x 3800 -y 1390 -defaultsOSRD
# preplace inst axi_quad_spi_0 -pg 1 -lvl 5 -x 2930 -y 890 -defaultsOSRD
# preplace inst blk_mem_gen_0 -pg 1 -lvl 4 -x 1350 -y 140 -defaultsOSRD
# preplace inst caravel_0 -pg 1 -lvl 4 -x 1350 -y 420 -defaultsOSRD
# preplace inst caravel_ps_0 -pg 1 -lvl 5 -x 2930 -y 510 -defaultsOSRD
# preplace inst clk_wiz_0 -pg 1 -lvl 1 -x 130 -y 1110 -defaultsOSRD
# preplace inst output_pin_0 -pg 1 -lvl 5 -x 2930 -y 670 -defaultsOSRD
# preplace inst processing_system7_0 -pg 1 -lvl 8 -x 4180 -y 1080 -defaultsOSRD
# preplace inst ps7_0_axi_periph -pg 1 -lvl 4 -x 1350 -y 752 -defaultsOSRD
# preplace inst ps_axil_0 -pg 1 -lvl 6 -x 3400 -y 890 -defaultsOSRD
# preplace inst rst_ps7_0_10M -pg 1 -lvl 2 -x 420 -y 590 -defaultsOSRD
# preplace inst spiflash_0 -pg 1 -lvl 3 -x 850 -y 160 -defaultsOSRD
# preplace inst userdma_0 -pg 1 -lvl 5 -x 2930 -y 1070 -defaultsOSRD
# preplace inst ps7_0_axi_periph|xbar -pg 1 -lvl 2 -x 1970 -y 982 -defaultsOSRD
# preplace inst ps7_0_axi_periph|s00_couplers -pg 1 -lvl 1 -x 1460 -y 952 -defaultsOSRD
# preplace inst ps7_0_axi_periph|m00_couplers -pg 1 -lvl 3 -x 2350 -y 662 -defaultsOSRD
# preplace inst ps7_0_axi_periph|m01_couplers -pg 1 -lvl 3 -x 2350 -y 832 -defaultsOSRD
# preplace inst ps7_0_axi_periph|m02_couplers -pg 1 -lvl 3 -x 2350 -y 1012 -defaultsOSRD
# preplace inst ps7_0_axi_periph|m03_couplers -pg 1 -lvl 3 -x 2350 -y 1192 -defaultsOSRD
# preplace inst ps7_0_axi_periph|m04_couplers -pg 1 -lvl 3 -x 2350 -y 1362 -defaultsOSRD
# preplace inst ps7_0_axi_periph|m05_couplers -pg 1 -lvl 3 -x 2350 -y 1532 -defaultsOSRD
# preplace inst ps7_0_axi_periph|s00_couplers|auto_pc -pg 1 -lvl 1 -x 1570 -y 962 -defaultsOSRD
# preplace netloc axi_quad_spi_0_io0_o 1 5 1 3140 820n
# preplace netloc axi_quad_spi_0_sck_o 1 5 1 3120 840n
# preplace netloc axi_quad_spi_0_ss_o 1 5 1 3150 860n
# preplace netloc blk_mem_gen_0_douta 1 2 2 640 40 1110
# preplace netloc caravel_0_flash_clk 1 2 3 640 280 NJ 280 2640
# preplace netloc caravel_0_flash_csb 1 2 3 630 290 NJ 290 2630
# preplace netloc caravel_0_flash_io0 1 2 3 620 300 NJ 300 2620
# preplace netloc caravel_0_mprj_en 1 4 1 2680 410n
# preplace netloc caravel_0_mprj_o 1 4 2 NJ 390 3200
# preplace netloc clk_wiz_0_clk_out1 1 1 7 230 410 600 410 1080 1650 2700 770 3180 1120 3640 1110 3960
# preplace netloc clk_wiz_0_clk_out2 1 1 5 230J 1670 NJ 1670 NJ 1670 NJ 1670 3190
# preplace netloc output_pin_0_outpin 1 3 3 1100 1680 NJ 1680 3110
# preplace netloc processing_system7_0_FCLK_CLK0 1 0 9 30 1690 NJ 1690 NJ 1690 NJ 1690 NJ 1690 NJ 1690 NJ 1690 NJ 1690 4410
# preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 9 30 1030 240 1660 NJ 1660 1060J 1700 NJ 1700 NJ 1700 NJ 1700 NJ 1700 4400
# preplace netloc ps_axil_0_caravel_mprj_out 1 3 4 1110 310 NJ 310 NJ 310 3640
# preplace netloc ps_axil_0_qspi_io1_o 1 5 2 3130J 660 3600
# preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 2 5 NJ 630 1070 1660 2730 780 3160 1130 3620
# preplace netloc rst_ps7_0_50M_peripheral_reset 1 2 1 610 130n
# preplace netloc spiflash_0_io1 1 3 1 1060 220n
# preplace netloc spiflash_0_romcode_Addr_A 1 3 1 1060 80n
# preplace netloc spiflash_0_romcode_Clk_A 1 3 1 1070 100n
# preplace netloc spiflash_0_romcode_Din_A 1 3 1 1090 120n
# preplace netloc spiflash_0_romcode_EN_A 1 3 1 1080 120n
# preplace netloc spiflash_0_romcode_Rst_A 1 3 1 1090 180n
# preplace netloc spiflash_0_romcode_WEN_A 1 3 1 1100 140n
# preplace netloc axi_mem_intercon_M00_AXI 1 7 1 3950 1070n
# preplace netloc processing_system7_0_DDR 1 8 1 NJ 1030
# preplace netloc processing_system7_0_FIXED_IO 1 8 1 NJ 1050
# preplace netloc processing_system7_0_M_AXI_GP0 1 3 6 1110 530 2650J 400 NJ 400 NJ 400 NJ 400 4400
# preplace netloc ps7_0_axi_periph_M00_AXI 1 4 1 2660 470n
# preplace netloc ps7_0_axi_periph_M01_AXI 1 4 1 2670 650n
# preplace netloc ps7_0_axi_periph_M02_AXI 1 4 1 2620 972n
# preplace netloc ps7_0_axi_periph_M03_AXI 1 4 2 2720J 760 N
# preplace netloc ps7_0_axi_periph_M04_AXI 1 4 2 2710J 750 3160
# preplace netloc ps7_0_axi_periph_M05_AXI 1 4 1 2740 860n
# preplace netloc ps_axil_0_ladma_mm 1 6 1 3650 860n
# preplace netloc ps_axil_0_updma_so 1 4 3 2750 410 NJ 410 3610
# preplace netloc userdma_0_m_axi_gmem0 1 5 2 3140J 1140 3630
# preplace netloc userdma_0_m_axi_gmem1 1 5 2 3130J 1150 3610
# preplace netloc userdma_0_outStreamTop 1 5 1 3170 720n
# preplace netloc ps7_0_axi_periph|ps7_0_axi_periph_ACLK_net 1 0 3 1270 1062 1820 862 2140
# preplace netloc ps7_0_axi_periph|ps7_0_axi_periph_ARESETN_net 1 0 3 1260 1072 1830 872 2150
# preplace netloc ps7_0_axi_periph|m00_couplers_to_ps7_0_axi_periph 1 3 1 N 662
# preplace netloc ps7_0_axi_periph|m01_couplers_to_ps7_0_axi_periph 1 3 1 N 832
# preplace netloc ps7_0_axi_periph|m02_couplers_to_ps7_0_axi_periph 1 3 1 N 972
# preplace netloc ps7_0_axi_periph|m03_couplers_to_ps7_0_axi_periph 1 3 1 N 1192
# preplace netloc ps7_0_axi_periph|m04_couplers_to_ps7_0_axi_periph 1 3 1 N 1362
# preplace netloc ps7_0_axi_periph|m05_couplers_to_ps7_0_axi_periph 1 3 1 N 1532
# preplace netloc ps7_0_axi_periph|ps7_0_axi_periph_to_s00_couplers 1 0 1 N 942
# preplace netloc ps7_0_axi_periph|s00_couplers_to_xbar 1 1 1 N 962
# preplace netloc ps7_0_axi_periph|xbar_to_m00_couplers 1 2 1 2110 622n
# preplace netloc ps7_0_axi_periph|xbar_to_m01_couplers 1 2 1 2160 792n
# preplace netloc ps7_0_axi_periph|xbar_to_m02_couplers 1 2 1 N 972
# preplace netloc ps7_0_axi_periph|xbar_to_m03_couplers 1 2 1 2120 992n
# preplace netloc ps7_0_axi_periph|xbar_to_m04_couplers 1 2 1 2130 1012n
# preplace netloc ps7_0_axi_periph|xbar_to_m05_couplers 1 2 1 2110 1032n
# preplace netloc ps7_0_axi_periph|s00_couplers|S_ACLK_1 1 0 1 1410 962n
# preplace netloc ps7_0_axi_periph|s00_couplers|S_ARESETN_1 1 0 1 1420 982n
# preplace netloc ps7_0_axi_periph|s00_couplers|auto_pc_to_s00_couplers 1 1 1 N 962
# preplace netloc ps7_0_axi_periph|s00_couplers|s00_couplers_to_auto_pc 1 0 1 N 942
# preplace netloc ps7_0_axi_periph|m02_couplers|m02_couplers_to_m02_couplers 1 0 1 N 972
# levelinfo -pg 1 0 130 420 850 1350 2930 3400 3800 4180 4430
# levelinfo -hier ps7_0_axi_periph * 1460 1970 2350 *
# levelinfo -hier ps7_0_axi_periph|s00_couplers * 1570 *
# levelinfo -hier ps7_0_axi_periph|m02_couplers * *
# pagesize -pg 1 -db -bbox -sgen 0 0 4560 1910
# pagesize -hier ps7_0_axi_periph -db -bbox -sgen 1230 562 2530 1622
# pagesize -hier ps7_0_axi_periph|s00_couplers -db -bbox -sgen 1380 882 1750 1042
# pagesize -hier ps7_0_axi_periph|m02_couplers -db -bbox -sgen 2270 942 2430 1082
# "
# }
# 
#   # Restore current instance
#   current_bd_instance $oldCurInst
# 
#   validate_bd_design
#   save_bd_design
#   close_bd_design $design_name 
# }
# cr_bd_design_1 ""
INFO: [BD::TCL 103-2010] Currently there is no design <design_1> in project, so creating one...
Wrote  : </home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD::TCL 103-2011] Checking if the following IPs exist in the project's IP catalog:  
  xilinx.com:ip:axi_quad_spi:3.2 xilinx.com:ip:blk_mem_gen:8.4 xilinx.com:hls:caravel_ps:0.0 xilinx.com:ip:clk_wiz:6.0 xilinx.com:hls:output_pin:0.0 xilinx.com:ip:processing_system7:5.5 xilinx.com:ip:proc_sys_reset:5.0 xilinx.com:hls:userdma:1.0  .
INFO: [BD::TCL 103-2020] Checking if the following modules exist in the project's sources:  
  caravel ps_axil spiflash  .
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'C_S_AXI4_ID_WIDTH' of cell '/axi_quad_spi_0' is ignored
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'flash_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clock' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clock' has no FREQ_HZ parameter.
WARNING: [IP_Flow 19-5661] Bus Interface 'flash_clk' does not have any bus interfaces associated with it.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'flash_clk': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [Device 21-403] Loading part xc7z020clg400-1
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_DIVCLK_DIVIDE' from '5' to '25' has been ignored for IP 'clk_wiz_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_CLKFBOUT_MULT_F' from '32.000' to '64.000' has been ignored for IP 'clk_wiz_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_CLKIN1_PERIOD' from '10.000' to '4.000' has been ignored for IP 'clk_wiz_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_CLKIN2_PERIOD' from '10.000' to '10.0' has been ignored for IP 'clk_wiz_0'
INFO: [PS7-6] Configuring Board Preset part0. Please wait ......
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_clk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_clk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_clk_m' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_clk_m' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_clk_udsi' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_clk_udsi' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_clk_udso' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_clk_udso' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_clk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_clk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'updma_si' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'updma_so' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ladma_mm' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ladma_s' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aa_mb_irq' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ladma_interrupt' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aa_mb_irq': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'ladma_interrupt': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'axi_reset_n'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_clk': Added interface parameter 'FREQ_HZ' with value '5000000'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_clk_m': Added interface parameter 'ASSOCIATED_BUSIF' with value 'ladma_mm'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_clk_m': Added interface parameter 'ASSOCIATED_RESET' with value 'axi_reset_m_n'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_clk_m': Added interface parameter 'FREQ_HZ' with value '5000000'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_clk_udsi': Added interface parameter 'ASSOCIATED_BUSIF' with value 'updma_si'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_clk_udsi': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_rst_n'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_clk_udsi': Added interface parameter 'FREQ_HZ' with value '5000000'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_clk_udso': Added interface parameter 'ASSOCIATED_BUSIF' with value 'updma_so'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_clk_udso': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_rst_n'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_clk_udso': Added interface parameter 'FREQ_HZ' with value '5000000'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'ladma_s'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_rst_n'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_clk': Added interface parameter 'FREQ_HZ' with value '5000000'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axi_clk' has a fixed FREQ_HZ of '5000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 'axi_clk_m' has a fixed FREQ_HZ of '5000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 'axi_clk_udsi' has a fixed FREQ_HZ of '5000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 'axi_clk_udso' has a fixed FREQ_HZ of '5000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_clk' has a fixed FREQ_HZ of '5000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [IP_Flow 19-5107] Inferred bus interface 'ap_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ap_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'ap_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'ap_rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'ap_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'ap_clk' has no FREQ_HZ parameter.
WARNING: [BD 41-1306] The connection to interface pin </axi_quad_spi_0/io0_o> is being overridden by the user with net <axi_quad_spi_0_io0_o>. This pin will not be connected as a part of interface connection <SPI_0>.
WARNING: [BD 41-1306] The connection to interface pin </axi_quad_spi_0/sck_o> is being overridden by the user with net <axi_quad_spi_0_sck_o>. This pin will not be connected as a part of interface connection <SPI_0>.
WARNING: [BD 41-1306] The connection to interface pin </axi_quad_spi_0/ss_o> is being overridden by the user with net <axi_quad_spi_0_ss_o>. This pin will not be connected as a part of interface connection <SPI_0>.
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_0/douta> is being overridden by the user with net <blk_mem_gen_0_douta>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </axi_quad_spi_0/io1_i> is being overridden by the user with net <ps_axil_0_qspi_io1_o>. This pin will not be connected as a part of interface connection <SPI_0>.
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_0/addra> is being overridden by the user with net <spiflash_0_romcode_Addr_A>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_0/clka> is being overridden by the user with net <spiflash_0_romcode_Clk_A>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_0/dina> is being overridden by the user with net <spiflash_0_romcode_Din_A>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_0/ena> is being overridden by the user with net <spiflash_0_romcode_EN_A>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_0/rsta> is being overridden by the user with net <spiflash_0_romcode_Rst_A>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_0/wea> is being overridden by the user with net <spiflash_0_romcode_WEN_A>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
Slave segment '/axi_quad_spi_0/AXI_LITE/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x44A0_0000 [ 64K ]>.
Slave segment '/caravel_ps_0/s_axi_control/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4000_0000 [ 64K ]>.
Slave segment '/output_pin_0/s_axi_control/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4001_0000 [ 64K ]>.
Slave segment '/ps_axil_0/s_axi/reg0' is being assigned into address space '/processing_system7_0/Data' at <0x6000_0000 [ 32K ]>.
Slave segment '/ps_axil_0/ladma_s/reg0' is being assigned into address space '/processing_system7_0/Data' at <0x6000_8000 [ 4K ]>.
Slave segment '/userdma_0/s_axi_control/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x6000_9000 [ 4K ]>.
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/ps_axil_0/ladma_mm' at <0x0000_0000 [ 512M ]>.
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/userdma_0/Data_m_axi_gmem0' at <0x0000_0000 [ 512M ]>.
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/userdma_0/Data_m_axi_gmem1' at <0x0000_0000 [ 512M ]>.
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_mem_intercon/s00_couplers/auto_us/S_AXI(0) and /ps_axil_0/ladma_mm(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_mem_intercon/s00_couplers/auto_us/S_AXI(0) and /ps_axil_0/ladma_mm(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /axi_mem_intercon/s00_couplers/auto_us/S_AXI(0) and /ps_axil_0/ladma_mm(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_mem_intercon/s00_couplers/auto_us/S_AXI(0) and /ps_axil_0/ladma_mm(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /axi_mem_intercon/s00_couplers/auto_us/S_AXI(0) and /ps_axil_0/ladma_mm(1)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/caravel_ps_0/mprj_out

Wrote  : </home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
# set_property REGISTERED_WITH_MANAGER "1" [get_files design_1.bd ] 
# set_property SYNTH_CHECKPOINT_MODE "Hierarchical" [get_files design_1.bd ] 
# if { [get_property IS_LOCKED [ get_files -norecurse [list design_1.bd]] ] == 1  } {
#   import_files -fileset sources_1 [file normalize "${origin_dir}/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" ]
# } else {
#   set wrapper_path [make_wrapper -fileset sources_1 -files [ get_files -norecurse [list design_1.bd]] -top]
#   add_files -norecurse -fileset sources_1 $wrapper_path
# }
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/caravel_ps_0/mprj_out

WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s02_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(2) - Only lower order bits will be connected.
Verilog Output written to : /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s02_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(2) - Only lower order bits will be connected.
Verilog Output written to : /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
# set idrFlowPropertiesConstraints ""
# catch {
#  set idrFlowPropertiesConstraints [get_param runs.disableIDRFlowPropertyConstraints]
#  set_param runs.disableIDRFlowPropertyConstraints 1
# }
# if {[string equal [get_runs -quiet synth_1] ""]} {
#     create_run -name synth_1 -part xc7z020clg400-1 -flow {Vivado Synthesis 2020} -strategy "Vivado Synthesis Defaults" -report_strategy {No Reports} -constrset constrs_1
# } else {
#   set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
#   set_property flow "Vivado Synthesis 2020" [get_runs synth_1]
# }
# set obj [get_runs synth_1]
# set_property set_report_strategy_name 1 $obj
# set_property report_strategy {Vivado Synthesis Default Reports} $obj
# set_property set_report_strategy_name 0 $obj
# if { [ string equal [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0] "" ] } {
#   create_report_config -report_name synth_1_synth_report_utilization_0 -report_type report_utilization:1.0 -steps synth_design -runs synth_1
# }
# set obj [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0]
# if { $obj != "" } {
# 
# }
# set obj [get_runs synth_1]
# set_property -name "auto_incremental_checkpoint" -value "1" -objects $obj
# set_property -name "strategy" -value "Vivado Synthesis Defaults" -objects $obj
# current_run -synthesis [get_runs synth_1]
# if {[string equal [get_runs -quiet impl_1] ""]} {
#     create_run -name impl_1 -part xc7z020clg400-1 -flow {Vivado Implementation 2020} -strategy "Vivado Implementation Defaults" -report_strategy {No Reports} -constrset constrs_1 -parent_run synth_1
# } else {
#   set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
#   set_property flow "Vivado Implementation 2020" [get_runs impl_1]
# }
# set obj [get_runs impl_1]
# set_property set_report_strategy_name 1 $obj
# set_property report_strategy {Vivado Implementation Default Reports} $obj
# set_property set_report_strategy_name 0 $obj
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0] "" ] } {
#   create_report_config -report_name impl_1_init_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps init_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0] "" ] } {
#   create_report_config -report_name impl_1_opt_report_drc_0 -report_type report_drc:1.0 -steps opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0]
# if { $obj != "" } {
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0] "" ] } {
#   create_report_config -report_name impl_1_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0] "" ] } {
#   create_report_config -report_name impl_1_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps power_opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0] "" ] } {
#   create_report_config -report_name impl_1_place_report_io_0 -report_type report_io:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0]
# if { $obj != "" } {
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0] "" ] } {
#   create_report_config -report_name impl_1_place_report_utilization_0 -report_type report_utilization:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0]
# if { $obj != "" } {
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0] "" ] } {
#   create_report_config -report_name impl_1_place_report_control_sets_0 -report_type report_control_sets:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0]
# if { $obj != "" } {
# set_property -name "options.verbose" -value "1" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0] "" ] } {
#   create_report_config -report_name impl_1_place_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1] "" ] } {
#   create_report_config -report_name impl_1_place_report_incremental_reuse_1 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0] "" ] } {
#   create_report_config -report_name impl_1_place_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0] "" ] } {
#   create_report_config -report_name impl_1_post_place_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_place_power_opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0] "" ] } {
#   create_report_config -report_name impl_1_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps phys_opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0] "" ] } {
#   create_report_config -report_name impl_1_route_report_drc_0 -report_type report_drc:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0]
# if { $obj != "" } {
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0] "" ] } {
#   create_report_config -report_name impl_1_route_report_methodology_0 -report_type report_methodology:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0]
# if { $obj != "" } {
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0] "" ] } {
#   create_report_config -report_name impl_1_route_report_power_0 -report_type report_power:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0]
# if { $obj != "" } {
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0] "" ] } {
#   create_report_config -report_name impl_1_route_report_route_status_0 -report_type report_route_status:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0]
# if { $obj != "" } {
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0] "" ] } {
#   create_report_config -report_name impl_1_route_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0]
# if { $obj != "" } {
# set_property -name "options.max_paths" -value "10" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0] "" ] } {
#   create_report_config -report_name impl_1_route_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0]
# if { $obj != "" } {
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0] "" ] } {
#   create_report_config -report_name impl_1_route_report_clock_utilization_0 -report_type report_clock_utilization:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0]
# if { $obj != "" } {
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_bus_skew_0] "" ] } {
#   create_report_config -report_name impl_1_route_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_bus_skew_0]
# if { $obj != "" } {
# set_property -name "options.warn_on_violation" -value "1" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0] "" ] } {
#   create_report_config -report_name impl_1_post_route_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_route_phys_opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0]
# if { $obj != "" } {
# set_property -name "options.max_paths" -value "10" -objects $obj
# set_property -name "options.warn_on_violation" -value "1" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_bus_skew_0] "" ] } {
#   create_report_config -report_name impl_1_post_route_phys_opt_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps post_route_phys_opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_bus_skew_0]
# if { $obj != "" } {
# set_property -name "options.warn_on_violation" -value "1" -objects $obj
# 
# }
# set obj [get_runs impl_1]
# set_property -name "strategy" -value "Vivado Implementation Defaults" -objects $obj
# set_property -name "steps.write_bitstream.args.readback_file" -value "0" -objects $obj
# set_property -name "steps.write_bitstream.args.verbose" -value "0" -objects $obj
# current_run -implementation [get_runs impl_1]
# catch {
#  if { $idrFlowPropertiesConstraints != {} } {
#    set_param runs.disableIDRFlowPropertyConstraints $idrFlowPropertiesConstraints
#  }
# }
# puts "INFO: Project created:${_xil_proj_name_}"
INFO: Project created:vvd_caravel_fpga
# if {[string equal [get_dashboard_gadgets  [ list "drc_1" ] ] ""]} {
# create_dashboard_gadget -name {drc_1} -type drc
# }
# set obj [get_dashboard_gadgets [ list "drc_1" ] ]
# set_property -name "reports" -value "impl_1#impl_1_route_report_drc_0" -objects $obj
# if {[string equal [get_dashboard_gadgets  [ list "methodology_1" ] ] ""]} {
# create_dashboard_gadget -name {methodology_1} -type methodology
# }
# set obj [get_dashboard_gadgets [ list "methodology_1" ] ]
# set_property -name "reports" -value "impl_1#impl_1_route_report_methodology_0" -objects $obj
# if {[string equal [get_dashboard_gadgets  [ list "power_1" ] ] ""]} {
# create_dashboard_gadget -name {power_1} -type power
# }
# set obj [get_dashboard_gadgets [ list "power_1" ] ]
# set_property -name "reports" -value "impl_1#impl_1_route_report_power_0" -objects $obj
# if {[string equal [get_dashboard_gadgets  [ list "timing_1" ] ] ""]} {
# create_dashboard_gadget -name {timing_1} -type timing
# }
# set obj [get_dashboard_gadgets [ list "timing_1" ] ]
# set_property -name "reports" -value "impl_1#impl_1_route_report_timing_summary_0" -objects $obj
# if {[string equal [get_dashboard_gadgets  [ list "utilization_1" ] ] ""]} {
# create_dashboard_gadget -name {utilization_1} -type utilization
# }
# set obj [get_dashboard_gadgets [ list "utilization_1" ] ]
# set_property -name "reports" -value "synth_1#synth_1_synth_report_utilization_0" -objects $obj
# set_property -name "run.step" -value "synth_design" -objects $obj
# set_property -name "run.type" -value "synthesis" -objects $obj
# if {[string equal [get_dashboard_gadgets  [ list "utilization_2" ] ] ""]} {
# create_dashboard_gadget -name {utilization_2} -type utilization
# }
# set obj [get_dashboard_gadgets [ list "utilization_2" ] ]
# set_property -name "reports" -value "impl_1#impl_1_place_report_utilization_0" -objects $obj
# move_dashboard_gadget -name {utilization_1} -row 0 -col 0
# move_dashboard_gadget -name {power_1} -row 1 -col 0
# move_dashboard_gadget -name {drc_1} -row 2 -col 0
# move_dashboard_gadget -name {timing_1} -row 0 -col 1
# move_dashboard_gadget -name {utilization_2} -row 1 -col 1
# move_dashboard_gadget -name {methodology_1} -row 2 -col 1
# update_compile_order -fileset sources_1
# launch_runs impl_1 -to_step write_bitstream -job 10
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/caravel_ps_0/mprj_out

WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s02_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(2) - Only lower order bits will be connected.
Verilog Output written to : /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s02_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(2) - Only lower order bits will be connected.
Verilog Output written to : /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_quad_spi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block caravel_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block caravel_ps_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block output_pin_0 .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps_axil_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_10M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block spiflash_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block userdma_0 .
Exporting to file /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_us_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_us_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_us_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_quad_spi_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_blk_mem_gen_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_caravel_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_caravel_ps_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_clk_wiz_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_output_pin_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_ps_axil_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_rst_ps7_0_10M_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_spiflash_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_userdma_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_xbar_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_xbar_1
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_xbar_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_userdma_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_us_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_us_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_us_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_quad_spi_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_blk_mem_gen_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_output_pin_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_spiflash_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_xbar_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_caravel_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_ps_axil_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_caravel_ps_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_rst_ps7_0_10M_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_clk_wiz_0_0
[Sun Jun 23 16:57:50 2024] Launched design_1_blk_mem_gen_0_0_synth_1, design_1_spiflash_0_0_synth_1, design_1_caravel_ps_0_0_synth_1, design_1_caravel_0_0_synth_1, design_1_xbar_1_synth_1, design_1_output_pin_0_0_synth_1, design_1_clk_wiz_0_0_synth_1, design_1_ps_axil_0_0_synth_1, design_1_auto_pc_1_synth_1, design_1_userdma_0_0_synth_1, design_1_axi_quad_spi_0_0_synth_1, design_1_rst_ps7_0_10M_0_synth_1, design_1_processing_system7_0_0_synth_1, design_1_auto_us_2_synth_1, design_1_auto_us_1_synth_1, design_1_auto_us_0_synth_1, design_1_auto_pc_0_synth_1, design_1_xbar_0_synth_1, synth_1...
Run output will be captured here:
design_1_blk_mem_gen_0_0_synth_1: /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/design_1_blk_mem_gen_0_0_synth_1/runme.log
design_1_spiflash_0_0_synth_1: /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/design_1_spiflash_0_0_synth_1/runme.log
design_1_caravel_ps_0_0_synth_1: /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/design_1_caravel_ps_0_0_synth_1/runme.log
design_1_caravel_0_0_synth_1: /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/design_1_caravel_0_0_synth_1/runme.log
design_1_xbar_1_synth_1: /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/design_1_xbar_1_synth_1/runme.log
design_1_output_pin_0_0_synth_1: /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/design_1_output_pin_0_0_synth_1/runme.log
design_1_clk_wiz_0_0_synth_1: /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/design_1_clk_wiz_0_0_synth_1/runme.log
design_1_ps_axil_0_0_synth_1: /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/design_1_ps_axil_0_0_synth_1/runme.log
design_1_auto_pc_1_synth_1: /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/design_1_auto_pc_1_synth_1/runme.log
design_1_userdma_0_0_synth_1: /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/design_1_userdma_0_0_synth_1/runme.log
design_1_axi_quad_spi_0_0_synth_1: /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/design_1_axi_quad_spi_0_0_synth_1/runme.log
design_1_rst_ps7_0_10M_0_synth_1: /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/design_1_rst_ps7_0_10M_0_synth_1/runme.log
design_1_processing_system7_0_0_synth_1: /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_auto_us_2_synth_1: /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/design_1_auto_us_2_synth_1/runme.log
design_1_auto_us_1_synth_1: /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/design_1_auto_us_1_synth_1/runme.log
design_1_auto_us_0_synth_1: /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/design_1_auto_us_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/design_1_auto_pc_0_synth_1/runme.log
design_1_xbar_0_synth_1: /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/design_1_xbar_0_synth_1/runme.log
synth_1: /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/synth_1/runme.log
[Sun Jun 23 16:57:50 2024] Launched impl_1...
Run output will be captured here: /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2376.176 ; gain = 191.078 ; free physical = 20738 ; free virtual = 28346
# wait_on_run impl_1
[Sun Jun 23 16:57:50 2024] Waiting for impl_1 to finish...

*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [Common 17-1460] Use of init.tcl in /home/ricky/.Xilinx/Vivado/init.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script '/home/ricky/.Xilinx/Vivado/init.tcl'
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ricky/asoc/final_project/fsic_fpga/vivado/vitis_prj/hls_caravel_ps'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ricky/asoc/final_project/fsic_fpga/vivado/vitis_prj/hls_userdma'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ricky/asoc/final_project/fsic_fpga/vivado/vitis_prj/hls_output_pin'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0.dcp' for cell 'design_1_i/axi_quad_spi_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0.dcp' for cell 'design_1_i/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_caravel_0_0/design_1_caravel_0_0.dcp' for cell 'design_1_i/caravel_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_caravel_ps_0_0/design_1_caravel_ps_0_0.dcp' for cell 'design_1_i/caravel_ps_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_output_pin_0_0/design_1_output_pin_0_0.dcp' for cell 'design_1_i/output_pin_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_ps_axil_0_0/design_1_ps_axil_0_0.dcp' for cell 'design_1_i/ps_axil_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_10M_0/design_1_rst_ps7_0_10M_0.dcp' for cell 'design_1_i/rst_ps7_0_10M'
INFO: [Project 1-454] Reading design checkpoint '/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_spiflash_0_0/design_1_spiflash_0_0.dcp' for cell 'design_1_i/spiflash_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_userdma_0_0/design_1_userdma_0_0.dcp' for cell 'design_1_i/userdma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.dcp' for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1.dcp' for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2.dcp' for cell 'design_1_i/axi_mem_intercon/s02_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1823.750 ; gain = 0.000 ; free physical = 19172 ; free virtual = 26903
INFO: [Netlist 29-17] Analyzing 1510 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/clk_wiz_0/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
Parsing XDC File [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_board.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_board.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Parsing XDC File [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Parsing XDC File [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:54]
Finished Parsing XDC File [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_10M_0/design_1_rst_ps7_0_10M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_10M/U0'
Finished Parsing XDC File [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_10M_0/design_1_rst_ps7_0_10M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_10M/U0'
Parsing XDC File [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_10M_0/design_1_rst_ps7_0_10M_0.xdc] for cell 'design_1_i/rst_ps7_0_10M/U0'
Finished Parsing XDC File [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_10M_0/design_1_rst_ps7_0_10M_0.xdc] for cell 'design_1_i/rst_ps7_0_10M/U0'
Parsing XDC File [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:54]
Finished Parsing XDC File [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc:54]
Finished Parsing XDC File [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Parsing XDC File [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc:54]
Finished Parsing XDC File [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst'
Parsing XDC File [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_clocks.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_clocks.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 17 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5572] Instance design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
INFO: [Project 1-1687] 49 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2901.000 ; gain = 0.000 ; free physical = 18530 ; free virtual = 26303
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 8 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 5 instances

34 Infos, 58 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2901.000 ; gain = 1505.156 ; free physical = 18531 ; free virtual = 26305
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2901.000 ; gain = 0.000 ; free physical = 18511 ; free virtual = 26285

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 18aebda64

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2901.000 ; gain = 0.000 ; free physical = 18500 ; free virtual = 26274

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 18aebda64

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2979.715 ; gain = 0.000 ; free physical = 18224 ; free virtual = 26002

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 18aebda64

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2979.715 ; gain = 0.000 ; free physical = 18223 ; free virtual = 26001
Phase 1 Initialization | Checksum: 18aebda64

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2979.715 ; gain = 0.000 ; free physical = 18223 ; free virtual = 26001

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 18aebda64

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2979.715 ; gain = 0.000 ; free physical = 18215 ; free virtual = 25994

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 18aebda64

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2979.715 ; gain = 0.000 ; free physical = 18212 ; free virtual = 25991
Phase 2 Timer Update And Timing Data Collection | Checksum: 18aebda64

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2979.715 ; gain = 0.000 ; free physical = 18212 ; free virtual = 25991

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 48 inverters resulting in an inversion of 253 pins
INFO: [Opt 31-138] Pushed 3 inverter(s) to 7 load pin(s).
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:design_1_i/caravel_0/inst/soc/core/multiregimpl2_regs0_reg
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 217f13578

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2979.715 ; gain = 0.000 ; free physical = 18210 ; free virtual = 25988
Retarget | Checksum: 217f13578
INFO: [Opt 31-389] Phase Retarget created 216 cells and removed 309 cells
INFO: [Opt 31-1021] In phase Retarget, 27 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:design_1_i/caravel_0/inst/soc/core/multiregimpl2_regs0_reg
INFO: [Opt 31-138] Pushed 7 inverter(s) to 21 load pin(s).
Phase 4 Constant propagation | Checksum: 1c1ea7299

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2979.715 ; gain = 0.000 ; free physical = 18212 ; free virtual = 25991
Constant propagation | Checksum: 1c1ea7299
INFO: [Opt 31-389] Phase Constant propagation created 768 cells and removed 1843 cells
INFO: [Opt 31-1021] In phase Constant propagation, 28 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1d9b73800

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2979.715 ; gain = 0.000 ; free physical = 18208 ; free virtual = 25985
Sweep | Checksum: 1d9b73800
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1237 cells
INFO: [Opt 31-1021] In phase Sweep, 101 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG design_1_i/caravel_0/inst/housekeeping/csclk_BUFG_inst to drive 571 load(s) on clock net design_1_i/caravel_0/inst/housekeeping/csclk_BUFG
INFO: [Opt 31-194] Inserted BUFG design_1_i/caravel_0/inst/housekeeping/serial_bb_clock_reg_0_BUFG_inst to drive 304 load(s) on clock net design_1_i/caravel_0/inst/housekeeping/serial_bb_clock_reg_0_BUFG
INFO: [Opt 31-194] Inserted BUFG design_1_i/caravel_0/inst/housekeeping/serial_bb_load_reg_0_BUFG_inst to drive 121 load(s) on clock net design_1_i/caravel_0/inst/housekeeping/serial_bb_load_reg_0_BUFG
INFO: [Opt 31-194] Inserted BUFG design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst to drive 104 load(s) on clock net design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o_BUFG[0]
INFO: [Opt 31-194] Inserted BUFG design_1_i/ps_axil_0/inst/PL_IS/serial_tclk_BUFG_inst to drive 105 load(s) on clock net design_1_i/ps_axil_0/inst/PL_IS/serial_tclk_BUFG
INFO: [Opt 31-194] Inserted BUFG design_1_i/caravel_0/inst/housekeeping/hkspi/flash_clk_BUFG_inst to drive 74 load(s) on clock net design_1_i/caravel_0/inst/housekeeping/hkspi/flash_clk_BUFG
INFO: [Opt 31-194] Inserted BUFG design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/sck_o_BUFG_inst to drive 47 load(s) on clock net design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/sck_o_BUFG
INFO: [Opt 31-194] Inserted BUFG design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/data_ss_reg[31]_i_2_n_0_BUFG_inst to drive 32 load(s) on clock net design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/data_ss_reg[31]_i_2_n_0_BUFG
INFO: [Opt 31-193] Inserted 8 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 1a24d7ac5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2979.715 ; gain = 0.000 ; free physical = 18206 ; free virtual = 25982
BUFG optimization | Checksum: 1a24d7ac5
INFO: [Opt 31-662] Phase BUFG optimization created 8 cells of which 8 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/fifo_burst/U_fifo_srl/mem_reg[2][0]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/incount_U/U_userdma_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][0]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/incount_U/U_userdma_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][10]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/incount_U/U_userdma_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][11]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/incount_U/U_userdma_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][12]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/incount_U/U_userdma_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][13]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/incount_U/U_userdma_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][14]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/incount_U/U_userdma_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][15]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/incount_U/U_userdma_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][16]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/incount_U/U_userdma_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][17]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/incount_U/U_userdma_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][18]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/incount_U/U_userdma_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][19]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/incount_U/U_userdma_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][1]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/incount_U/U_userdma_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][20]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/incount_U/U_userdma_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][21]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/incount_U/U_userdma_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][22]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/incount_U/U_userdma_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][23]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/incount_U/U_userdma_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][24]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/incount_U/U_userdma_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][25]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/incount_U/U_userdma_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][26]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/incount_U/U_userdma_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][27]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/incount_U/U_userdma_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][28]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/incount_U/U_userdma_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][29]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/incount_U/U_userdma_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][2]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/incount_U/U_userdma_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][30]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/incount_U/U_userdma_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][31]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/incount_U/U_userdma_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][3]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/incount_U/U_userdma_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][4]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/incount_U/U_userdma_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][5]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/incount_U/U_userdma_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][6]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/incount_U/U_userdma_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][7]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/incount_U/U_userdma_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][8]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/incount_U/U_userdma_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][9]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][14]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][15]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][16]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][17]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][18]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][19]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][20]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][21]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][22]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][23]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][24]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][25]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][26]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][27]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][28]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][29]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][30]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][31]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][32]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][33]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][34]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][35]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][36]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][37]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][38]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][39]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][40]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][41]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][42]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][43]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][44]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][45]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][46]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][47]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][48]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][49]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][50]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][51]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][52]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][53]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][54]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][55]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][56]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][57]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][58]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][59]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][60]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][61]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][62]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][63]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps_axil_0/inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][0]_srl8 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps_axil_0/inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][10]_srl8 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps_axil_0/inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][11]_srl8 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps_axil_0/inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][12]_srl8 due to none static srl address bits
INFO: [Common 17-14] Message 'Opt 31-1131' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1a24d7ac5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2979.715 ; gain = 0.000 ; free physical = 18207 ; free virtual = 25983
Shift Register Optimization | Checksum: 1a24d7ac5
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 39 pins
Phase 8 Post Processing Netlist | Checksum: 1af293160

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2979.715 ; gain = 0.000 ; free physical = 18214 ; free virtual = 25991
Post Processing Netlist | Checksum: 1af293160
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 34 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 23d6770de

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2979.715 ; gain = 0.000 ; free physical = 18213 ; free virtual = 25989

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2979.715 ; gain = 0.000 ; free physical = 18210 ; free virtual = 25987
Phase 9.2 Verifying Netlist Connectivity | Checksum: 23d6770de

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2979.715 ; gain = 0.000 ; free physical = 18210 ; free virtual = 25986
Phase 9 Finalization | Checksum: 23d6770de

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2979.715 ; gain = 0.000 ; free physical = 18209 ; free virtual = 25985
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             216  |             309  |                                             27  |
|  Constant propagation         |             768  |            1843  |                                             28  |
|  Sweep                        |               0  |            1237  |                                            101  |
|  BUFG optimization            |               8  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               1  |                                             34  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 23d6770de

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2979.715 ; gain = 0.000 ; free physical = 18209 ; free virtual = 25985
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2979.715 ; gain = 0.000 ; free physical = 18213 ; free virtual = 25989

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 15 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 10 newly gated: 8 Total Ports: 30
Ending PowerOpt Patch Enables Task | Checksum: 1e7533bcf

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3341.590 ; gain = 0.000 ; free physical = 17983 ; free virtual = 25758
Ending Power Optimization Task | Checksum: 1e7533bcf

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3341.590 ; gain = 361.875 ; free physical = 17983 ; free virtual = 25758

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 200affd05

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 3341.590 ; gain = 0.000 ; free physical = 17953 ; free virtual = 25733
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3341.590 ; gain = 0.000 ; free physical = 17953 ; free virtual = 25733
Ending Final Cleanup Task | Checksum: 200affd05

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3341.590 ; gain = 0.000 ; free physical = 17953 ; free virtual = 25733

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3341.590 ; gain = 0.000 ; free physical = 17953 ; free virtual = 25733
Ending Netlist Obfuscation Task | Checksum: 200affd05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3341.590 ; gain = 0.000 ; free physical = 17953 ; free virtual = 25733
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 158 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 3341.590 ; gain = 440.590 ; free physical = 17953 ; free virtual = 25733
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 3341.590 ; gain = 0.000 ; free physical = 17948 ; free virtual = 25728
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3341.590 ; gain = 0.000 ; free physical = 17948 ; free virtual = 25728
Writing XDEF routing.
Writing XDEF routing logical nets.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3341.590 ; gain = 0.000 ; free physical = 17945 ; free virtual = 25727
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3341.590 ; gain = 0.000 ; free physical = 17942 ; free virtual = 25727
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3341.590 ; gain = 0.000 ; free physical = 17942 ; free virtual = 25727
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3341.590 ; gain = 0.000 ; free physical = 17940 ; free virtual = 25726
Write Physdb Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3341.590 ; gain = 0.000 ; free physical = 17940 ; free virtual = 25726
INFO: [Common 17-1381] The checkpoint '/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-803] Only the first 20 REQP-1840 messages were issued by mandatory DRC reporting. An additional 1 messages have not been issued. Use 'set_property MAX_MESSAGES <number> [get_drc_check REQP-1840]' to change the number of messages that should be reported.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 43 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3341.590 ; gain = 0.000 ; free physical = 17930 ; free virtual = 25715
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11c8298a6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3341.590 ; gain = 0.000 ; free physical = 17930 ; free virtual = 25715
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3341.590 ; gain = 0.000 ; free physical = 17930 ; free virtual = 25715

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 6fed6f7b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3341.590 ; gain = 0.000 ; free physical = 17937 ; free virtual = 25723

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1537b836d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3341.590 ; gain = 0.000 ; free physical = 17921 ; free virtual = 25709

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1537b836d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3341.590 ; gain = 0.000 ; free physical = 17921 ; free virtual = 25709
Phase 1 Placer Initialization | Checksum: 1537b836d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3341.590 ; gain = 0.000 ; free physical = 17920 ; free virtual = 25709

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 116483d9b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3341.590 ; gain = 0.000 ; free physical = 17905 ; free virtual = 25691

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1920c5633

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3341.590 ; gain = 0.000 ; free physical = 17919 ; free virtual = 25705

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1920c5633

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3341.590 ; gain = 0.000 ; free physical = 17918 ; free virtual = 25704

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 24372970c

Time (s): cpu = 00:00:31 ; elapsed = 00:00:09 . Memory (MB): peak = 3341.590 ; gain = 0.000 ; free physical = 17940 ; free virtual = 25725

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 824 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 334 nets or LUTs. Breaked 0 LUT, combined 334 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3341.590 ; gain = 0.000 ; free physical = 17940 ; free virtual = 25726

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            334  |                   334  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            334  |                   334  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 22b80e0ad

Time (s): cpu = 00:00:33 ; elapsed = 00:00:11 . Memory (MB): peak = 3341.590 ; gain = 0.000 ; free physical = 17939 ; free virtual = 25724
Phase 2.4 Global Placement Core | Checksum: 1f205382d

Time (s): cpu = 00:00:36 ; elapsed = 00:00:12 . Memory (MB): peak = 3341.590 ; gain = 0.000 ; free physical = 17939 ; free virtual = 25730
Phase 2 Global Placement | Checksum: 1f205382d

Time (s): cpu = 00:00:36 ; elapsed = 00:00:12 . Memory (MB): peak = 3341.590 ; gain = 0.000 ; free physical = 17939 ; free virtual = 25730

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 28135942b

Time (s): cpu = 00:00:38 ; elapsed = 00:00:12 . Memory (MB): peak = 3341.590 ; gain = 0.000 ; free physical = 17929 ; free virtual = 25720

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 13fb851e5

Time (s): cpu = 00:00:41 ; elapsed = 00:00:13 . Memory (MB): peak = 3341.590 ; gain = 0.000 ; free physical = 17932 ; free virtual = 25724

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d87ad0d9

Time (s): cpu = 00:00:42 ; elapsed = 00:00:13 . Memory (MB): peak = 3341.590 ; gain = 0.000 ; free physical = 17929 ; free virtual = 25721

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1e4206e04

Time (s): cpu = 00:00:42 ; elapsed = 00:00:13 . Memory (MB): peak = 3341.590 ; gain = 0.000 ; free physical = 17929 ; free virtual = 25720

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2066acae0

Time (s): cpu = 00:00:46 ; elapsed = 00:00:17 . Memory (MB): peak = 3341.590 ; gain = 0.000 ; free physical = 17928 ; free virtual = 25719

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 26c8da8e5

Time (s): cpu = 00:00:46 ; elapsed = 00:00:17 . Memory (MB): peak = 3341.590 ; gain = 0.000 ; free physical = 17921 ; free virtual = 25712

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 281e3c2d4

Time (s): cpu = 00:00:46 ; elapsed = 00:00:17 . Memory (MB): peak = 3341.590 ; gain = 0.000 ; free physical = 17930 ; free virtual = 25721
Phase 3 Detail Placement | Checksum: 281e3c2d4

Time (s): cpu = 00:00:46 ; elapsed = 00:00:17 . Memory (MB): peak = 3341.590 ; gain = 0.000 ; free physical = 17930 ; free virtual = 25721

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 18eb585b0

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=14.506 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 266b4f604

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.64 . Memory (MB): peak = 3341.590 ; gain = 0.000 ; free physical = 18325 ; free virtual = 26111
INFO: [Place 46-33] Processed net design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/clear, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/caravel_0/inst/soc/core/int_rst, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 3 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 3, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 266b4f604

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 3341.590 ; gain = 0.000 ; free physical = 18323 ; free virtual = 26109
Phase 4.1.1.1 BUFG Insertion | Checksum: 18eb585b0

Time (s): cpu = 00:00:55 ; elapsed = 00:00:21 . Memory (MB): peak = 3341.590 ; gain = 0.000 ; free physical = 18325 ; free virtual = 26111

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=14.506. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 272b43e49

Time (s): cpu = 00:00:55 ; elapsed = 00:00:21 . Memory (MB): peak = 3341.590 ; gain = 0.000 ; free physical = 18330 ; free virtual = 26116

Time (s): cpu = 00:00:55 ; elapsed = 00:00:21 . Memory (MB): peak = 3341.590 ; gain = 0.000 ; free physical = 18329 ; free virtual = 26115
Phase 4.1 Post Commit Optimization | Checksum: 272b43e49

Time (s): cpu = 00:00:55 ; elapsed = 00:00:21 . Memory (MB): peak = 3341.590 ; gain = 0.000 ; free physical = 18335 ; free virtual = 26121

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 272b43e49

Time (s): cpu = 00:00:56 ; elapsed = 00:00:21 . Memory (MB): peak = 3341.590 ; gain = 0.000 ; free physical = 18332 ; free virtual = 26118

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                8x8|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 272b43e49

Time (s): cpu = 00:00:56 ; elapsed = 00:00:21 . Memory (MB): peak = 3341.590 ; gain = 0.000 ; free physical = 18331 ; free virtual = 26120
Phase 4.3 Placer Reporting | Checksum: 272b43e49

Time (s): cpu = 00:00:56 ; elapsed = 00:00:21 . Memory (MB): peak = 3341.590 ; gain = 0.000 ; free physical = 18333 ; free virtual = 26124

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3341.590 ; gain = 0.000 ; free physical = 18332 ; free virtual = 26123

Time (s): cpu = 00:00:56 ; elapsed = 00:00:21 . Memory (MB): peak = 3341.590 ; gain = 0.000 ; free physical = 18332 ; free virtual = 26123
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2b18d4564

Time (s): cpu = 00:00:56 ; elapsed = 00:00:21 . Memory (MB): peak = 3341.590 ; gain = 0.000 ; free physical = 18330 ; free virtual = 26121
Ending Placer Task | Checksum: 1c16098c0

Time (s): cpu = 00:00:56 ; elapsed = 00:00:21 . Memory (MB): peak = 3341.590 ; gain = 0.000 ; free physical = 18329 ; free virtual = 26120
113 Infos, 159 Warnings, 3 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:57 ; elapsed = 00:00:22 . Memory (MB): peak = 3341.590 ; gain = 0.000 ; free physical = 18329 ; free virtual = 26120
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3341.590 ; gain = 0.000 ; free physical = 18331 ; free virtual = 26122
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3341.590 ; gain = 0.000 ; free physical = 18327 ; free virtual = 26119
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3341.590 ; gain = 0.000 ; free physical = 18314 ; free virtual = 26114
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.77 . Memory (MB): peak = 3341.590 ; gain = 0.000 ; free physical = 18281 ; free virtual = 26113
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3341.590 ; gain = 0.000 ; free physical = 18281 ; free virtual = 26113
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3341.590 ; gain = 0.000 ; free physical = 18280 ; free virtual = 26112
Wrote Netlist Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3341.590 ; gain = 0.000 ; free physical = 18277 ; free virtual = 26112
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3341.590 ; gain = 0.000 ; free physical = 18276 ; free virtual = 26112
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.84 . Memory (MB): peak = 3341.590 ; gain = 0.000 ; free physical = 18281 ; free virtual = 26118
INFO: [Common 17-1381] The checkpoint '/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3341.590 ; gain = 0.000 ; free physical = 18309 ; free virtual = 26109
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
122 Infos, 159 Warnings, 3 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3341.590 ; gain = 0.000 ; free physical = 18303 ; free virtual = 26110
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.83 . Memory (MB): peak = 3341.590 ; gain = 0.000 ; free physical = 18269 ; free virtual = 26114
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3341.590 ; gain = 0.000 ; free physical = 18269 ; free virtual = 26114
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3341.590 ; gain = 0.000 ; free physical = 18269 ; free virtual = 26113
Wrote Netlist Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3341.590 ; gain = 0.000 ; free physical = 18266 ; free virtual = 26113
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3341.590 ; gain = 0.000 ; free physical = 18265 ; free virtual = 26113
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.9 . Memory (MB): peak = 3341.590 ; gain = 0.000 ; free physical = 18265 ; free virtual = 26113
INFO: [Common 17-1381] The checkpoint '/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: d3b2e977 ConstDB: 0 ShapeSum: edadaf49 RouteDB: 0
Post Restoration Checksum: NetGraph: 4bda6950 | NumContArr: 9d32c208 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 26e5f2092

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3341.590 ; gain = 0.000 ; free physical = 18215 ; free virtual = 26027

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 26e5f2092

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3341.590 ; gain = 0.000 ; free physical = 18211 ; free virtual = 26023

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 26e5f2092

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3341.590 ; gain = 0.000 ; free physical = 18211 ; free virtual = 26023
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 21a29e8dc

Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 3346.586 ; gain = 4.996 ; free physical = 18173 ; free virtual = 25990
INFO: [Route 35-416] Intermediate Timing Summary | WNS=14.702 | TNS=0.000  | WHS=-1.505 | THS=-757.464|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0804598 %
  Global Horizontal Routing Utilization  = 0.0669371 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 28772
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 28566
  Number of Partially Routed Nets     = 206
  Number of Node Overlaps             = 535

Phase 2 Router Initialization | Checksum: 19867292c

Time (s): cpu = 00:00:30 ; elapsed = 00:00:15 . Memory (MB): peak = 3362.719 ; gain = 21.129 ; free physical = 18162 ; free virtual = 25974

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 19867292c

Time (s): cpu = 00:00:30 ; elapsed = 00:00:15 . Memory (MB): peak = 3362.719 ; gain = 21.129 ; free physical = 18162 ; free virtual = 25974

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 2c11bd5c7

Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 3362.719 ; gain = 21.129 ; free physical = 18162 ; free virtual = 25974
Phase 3 Initial Routing | Checksum: 2c11bd5c7

Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 3362.719 ; gain = 21.129 ; free physical = 18161 ; free virtual = 25973

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2068
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=14.632 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 265aa8226

Time (s): cpu = 00:01:31 ; elapsed = 00:00:31 . Memory (MB): peak = 3774.719 ; gain = 433.129 ; free physical = 17756 ; free virtual = 25569

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 193
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.076 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1b7cb68c8

Time (s): cpu = 00:02:03 ; elapsed = 00:00:46 . Memory (MB): peak = 3774.719 ; gain = 433.129 ; free physical = 17752 ; free virtual = 25565
Phase 4 Rip-up And Reroute | Checksum: 1b7cb68c8

Time (s): cpu = 00:02:03 ; elapsed = 00:00:46 . Memory (MB): peak = 3774.719 ; gain = 433.129 ; free physical = 17755 ; free virtual = 25569

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1b7cb68c8

Time (s): cpu = 00:02:03 ; elapsed = 00:00:46 . Memory (MB): peak = 3774.719 ; gain = 433.129 ; free physical = 17757 ; free virtual = 25570

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b7cb68c8

Time (s): cpu = 00:02:03 ; elapsed = 00:00:46 . Memory (MB): peak = 3774.719 ; gain = 433.129 ; free physical = 17757 ; free virtual = 25570
Phase 5 Delay and Skew Optimization | Checksum: 1b7cb68c8

Time (s): cpu = 00:02:03 ; elapsed = 00:00:46 . Memory (MB): peak = 3774.719 ; gain = 433.129 ; free physical = 17757 ; free virtual = 25570

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 22065a82b

Time (s): cpu = 00:02:05 ; elapsed = 00:00:46 . Memory (MB): peak = 3774.719 ; gain = 433.129 ; free physical = 17757 ; free virtual = 25570
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.076 | TNS=0.000  | WHS=-0.050 | THS=-0.098 |


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 2da0208f3

Time (s): cpu = 00:02:05 ; elapsed = 00:00:47 . Memory (MB): peak = 3774.719 ; gain = 433.129 ; free physical = 17757 ; free virtual = 25570
Phase 6.1 Hold Fix Iter | Checksum: 2da0208f3

Time (s): cpu = 00:02:05 ; elapsed = 00:00:47 . Memory (MB): peak = 3774.719 ; gain = 433.129 ; free physical = 17757 ; free virtual = 25570

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.076 | TNS=0.000  | WHS=-0.050 | THS=-0.098 |

Phase 6.2 Additional Hold Fix | Checksum: 31faa056f

Time (s): cpu = 00:02:09 ; elapsed = 00:00:48 . Memory (MB): peak = 3774.719 ; gain = 433.129 ; free physical = 17740 ; free virtual = 25557

Phase 6.3 Non Free Resource Hold Fix Iter
Phase 6.3 Non Free Resource Hold Fix Iter | Checksum: 3813e8af1

Time (s): cpu = 00:02:09 ; elapsed = 00:00:48 . Memory (MB): peak = 3774.719 ; gain = 433.129 ; free physical = 17744 ; free virtual = 25562
Phase 6 Post Hold Fix | Checksum: 3813e8af1

Time (s): cpu = 00:02:09 ; elapsed = 00:00:48 . Memory (MB): peak = 3774.719 ; gain = 433.129 ; free physical = 17742 ; free virtual = 25560

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.48136 %
  Global Horizontal Routing Utilization  = 7.2653 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 3813e8af1

Time (s): cpu = 00:02:09 ; elapsed = 00:00:48 . Memory (MB): peak = 3774.719 ; gain = 433.129 ; free physical = 17751 ; free virtual = 25568

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 3813e8af1

Time (s): cpu = 00:02:09 ; elapsed = 00:00:48 . Memory (MB): peak = 3774.719 ; gain = 433.129 ; free physical = 17753 ; free virtual = 25571

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 3910ec462

Time (s): cpu = 00:02:11 ; elapsed = 00:00:49 . Memory (MB): peak = 3774.719 ; gain = 433.129 ; free physical = 17757 ; free virtual = 25575

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 2af851f75

Time (s): cpu = 00:02:13 ; elapsed = 00:00:50 . Memory (MB): peak = 3774.719 ; gain = 433.129 ; free physical = 17753 ; free virtual = 25570
INFO: [Route 35-57] Estimated Timing Summary | WNS=12.076 | TNS=0.000  | WHS=0.051  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2af851f75

Time (s): cpu = 00:02:13 ; elapsed = 00:00:50 . Memory (MB): peak = 3774.719 ; gain = 433.129 ; free physical = 17750 ; free virtual = 25567
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 1c39964b3

Time (s): cpu = 00:02:14 ; elapsed = 00:00:50 . Memory (MB): peak = 3774.719 ; gain = 433.129 ; free physical = 17758 ; free virtual = 25571
Ending Routing Task | Checksum: 1c39964b3

Time (s): cpu = 00:02:14 ; elapsed = 00:00:50 . Memory (MB): peak = 3774.719 ; gain = 433.129 ; free physical = 17758 ; free virtual = 25570

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
138 Infos, 159 Warnings, 3 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:16 ; elapsed = 00:00:51 . Memory (MB): peak = 3774.719 ; gain = 433.129 ; free physical = 17763 ; free virtual = 25576
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
148 Infos, 160 Warnings, 3 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3862.762 ; gain = 0.000 ; free physical = 17733 ; free virtual = 25570
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 3862.762 ; gain = 0.000 ; free physical = 17704 ; free virtual = 25571
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3862.762 ; gain = 0.000 ; free physical = 17704 ; free virtual = 25571
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3862.762 ; gain = 0.000 ; free physical = 17695 ; free virtual = 25567
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3862.762 ; gain = 0.000 ; free physical = 17692 ; free virtual = 25567
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3862.762 ; gain = 0.000 ; free physical = 17691 ; free virtual = 25567
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.95 . Memory (MB): peak = 3862.762 ; gain = 0.000 ; free physical = 17691 ; free virtual = 25567
INFO: [Common 17-1381] The checkpoint '/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A6)+((~A6)*(~A1)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A2)+((~A2)*(~A6)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A6' of cell design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A1)+((~A1)*(~A2)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/addr_ss_reg[27]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/addr_ss_reg[27]_i_1/O, cell design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/addr_ss_reg[27]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/bk_sm_valid_reg_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/bk_sm_valid_reg_i_1/O, cell design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/bk_sm_valid_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tuser_reg[0]_0 is a gated clock net sourced by a combinational pin design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/trig_int_reg_i_2/O, cell design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/trig_int_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/get_secnd_data_ss__0 is a gated clock net sourced by a combinational pin design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/get_secnd_data_ss_reg_i_2/O, cell design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/get_secnd_data_ss_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/mb_index_reg[9]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/mb_index_reg[9]_i_2/O, cell design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/mb_index_reg[9]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/rd_ss_complete__0 is a gated clock net sourced by a combinational pin design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/rd_ss_complete_reg_i_1/O, cell design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/rd_ss_complete_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/secnd_data_ss__0 is a gated clock net sourced by a combinational pin design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/secnd_data_ss_reg[31]_i_1/O, cell design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/secnd_data_ss_reg[31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/secnd_data_ss_valid_reg_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/secnd_data_ss_valid_reg_i_1/O, cell design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/secnd_data_ss_valid_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/set_bk_ss_ready__0 is a gated clock net sourced by a combinational pin design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/set_bk_ss_ready_reg_i_1/O, cell design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/set_bk_ss_ready_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/trig_lm_rd_reg_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/trig_lm_rd_reg_i_1/O, cell design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/trig_lm_rd_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/trig_lm_wr_reg_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/trig_lm_wr_reg_i_2/O, cell design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/trig_lm_wr_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/wait_rd_data_back17_out is a gated clock net sourced by a combinational pin design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/wait_rd_data_back_reg_i_2/O, cell design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/wait_rd_data_back_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/wstrb_ss_reg[3]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/wstrb_ss_reg[3]_i_1/O, cell design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/wstrb_ss_reg[3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_rdone_reg_1 is a gated clock net sourced by a combinational pin design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/rd_aa_reg_i_1/O, cell design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/rd_aa_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_rdone_reg_4 is a gated clock net sourced by a combinational pin design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/trig_sm_rd_reg_i_2/O, cell design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/trig_sm_rd_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_rstart_reg_1 is a gated clock net sourced by a combinational pin design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/wr_mb_reg_i_2/O, cell design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/wr_mb_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_rstart_reg_2 is a gated clock net sourced by a combinational pin design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/trig_sm_wr_reg_i_2/O, cell design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/trig_sm_wr_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/next_ss_reg is a gated clock net sourced by a combinational pin design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/do_nothing_reg_i_2/O, cell design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/do_nothing_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/next_ss_reg_0[0] is a gated clock net sourced by a combinational pin design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/aa_index_reg[9]_i_2/O, cell design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/aa_index_reg[9]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/next_ss_reg_2 is a gated clock net sourced by a combinational pin design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/rd_mb_reg_i_2/O, cell design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/rd_mb_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/next_ss_reg_3 is a gated clock net sourced by a combinational pin design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/rd_unsupp_reg_i_1/O, cell design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/rd_unsupp_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/next_ss_reg_4 is a gated clock net sourced by a combinational pin design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/wr_aa_reg_i_2/O, cell design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/wr_aa_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/sm/bk_ready_reg_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/sm/bk_ready_reg_i_1/O, cell design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/sm/bk_ready_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ss/axis_tready_reg_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ss/axis_tready_reg_i_1/O, cell design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ss/axis_tready_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/axi_araddr_o_reg[5]_0[0] is a gated clock net sourced by a combinational pin design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/rdata_reg[31]_i_2/O, cell design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/rdata_reg[31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/addr_ss_reg[27]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/addr_ss_reg[27]_i_1/O, cell design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/addr_ss_reg[27]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/bk_sm_valid_reg_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/bk_sm_valid_reg_i_1/O, cell design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/bk_sm_valid_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/data_ss_reg[31]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/data_ss_reg[31]_i_2/O, cell design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/data_ss_reg[31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tuser_reg[0]_0 is a gated clock net sourced by a combinational pin design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/trig_int_reg_i_2/O, cell design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/trig_int_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/get_secnd_data_ss__0 is a gated clock net sourced by a combinational pin design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/get_secnd_data_ss_reg_i_2/O, cell design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/get_secnd_data_ss_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/mb_index_reg[9]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/mb_index_reg[9]_i_2/O, cell design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/mb_index_reg[9]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/rd_ss_complete__0 is a gated clock net sourced by a combinational pin design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/rd_ss_complete_reg_i_1/O, cell design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/rd_ss_complete_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/secnd_data_ss__0 is a gated clock net sourced by a combinational pin design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/secnd_data_ss_reg[31]_i_1/O, cell design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/secnd_data_ss_reg[31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/secnd_data_ss_valid_reg_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/secnd_data_ss_valid_reg_i_1/O, cell design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/secnd_data_ss_valid_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/set_bk_ss_ready__0 is a gated clock net sourced by a combinational pin design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/set_bk_ss_ready_reg_i_1/O, cell design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/set_bk_ss_ready_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/trig_lm_rd_reg_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/trig_lm_rd_reg_i_1/O, cell design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/trig_lm_rd_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/trig_lm_wr_reg_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/trig_lm_wr_reg_i_2/O, cell design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/trig_lm_wr_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/wait_rd_data_back17_out is a gated clock net sourced by a combinational pin design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/wait_rd_data_back_reg_i_2/O, cell design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/wait_rd_data_back_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/wstrb_ss_reg[3]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/wstrb_ss_reg[3]_i_1/O, cell design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/wstrb_ss_reg[3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/ps_axil_0/inst/PL_AA/ls/cache_rdone_reg_1 is a gated clock net sourced by a combinational pin design_1_i/ps_axil_0/inst/PL_AA/ls/rd_aa_reg_i_1/O, cell design_1_i/ps_axil_0/inst/PL_AA/ls/rd_aa_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/ps_axil_0/inst/PL_AA/ls/cache_rdone_reg_3 is a gated clock net sourced by a combinational pin design_1_i/ps_axil_0/inst/PL_AA/ls/trig_sm_rd_reg_i_2/O, cell design_1_i/ps_axil_0/inst/PL_AA/ls/trig_sm_rd_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/ps_axil_0/inst/PL_AA/ls/cache_rstart_reg_1 is a gated clock net sourced by a combinational pin design_1_i/ps_axil_0/inst/PL_AA/ls/wr_mb_reg_i_2/O, cell design_1_i/ps_axil_0/inst/PL_AA/ls/wr_mb_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/ps_axil_0/inst/PL_AA/ls/cache_rstart_reg_2 is a gated clock net sourced by a combinational pin design_1_i/ps_axil_0/inst/PL_AA/ls/trig_sm_wr_reg_i_2/O, cell design_1_i/ps_axil_0/inst/PL_AA/ls/trig_sm_wr_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/ps_axil_0/inst/PL_AA/ls/next_ss_reg is a gated clock net sourced by a combinational pin design_1_i/ps_axil_0/inst/PL_AA/ls/do_nothing_reg_i_2/O, cell design_1_i/ps_axil_0/inst/PL_AA/ls/do_nothing_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/ps_axil_0/inst/PL_AA/ls/next_ss_reg_0[0] is a gated clock net sourced by a combinational pin design_1_i/ps_axil_0/inst/PL_AA/ls/aa_index_reg[9]_i_2/O, cell design_1_i/ps_axil_0/inst/PL_AA/ls/aa_index_reg[9]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/ps_axil_0/inst/PL_AA/ls/next_ss_reg_2 is a gated clock net sourced by a combinational pin design_1_i/ps_axil_0/inst/PL_AA/ls/rd_mb_reg_i_2/O, cell design_1_i/ps_axil_0/inst/PL_AA/ls/rd_mb_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/ps_axil_0/inst/PL_AA/ls/next_ss_reg_3 is a gated clock net sourced by a combinational pin design_1_i/ps_axil_0/inst/PL_AA/ls/rd_unsupp_reg_i_1/O, cell design_1_i/ps_axil_0/inst/PL_AA/ls/rd_unsupp_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/ps_axil_0/inst/PL_AA/ls/next_ss_reg_4 is a gated clock net sourced by a combinational pin design_1_i/ps_axil_0/inst/PL_AA/ls/wr_aa_reg_i_2/O, cell design_1_i/ps_axil_0/inst/PL_AA/ls/wr_aa_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/ps_axil_0/inst/PL_AA/sm/bk_ready_reg_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/ps_axil_0/inst/PL_AA/sm/bk_ready_reg_i_1/O, cell design_1_i/ps_axil_0/inst/PL_AA/sm/bk_ready_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/ps_axil_0/inst/PL_AA/ss/axis_tready_reg_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/ps_axil_0/inst/PL_AA/ss/axis_tready_reg_i_1/O, cell design_1_i/ps_axil_0/inst/PL_AA/ss/axis_tready_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC REQP-1571] connects_D: The FDRE cell design_1_i/caravel_0/inst/soc/core/multiregimpl2_regs0_reg has no driver for the D input pin. To protect against unwanted transitions in all flows, the D input pin is required to have a driver. To resolve this violation, modify the design so that the D input pin has an active signal or constant logic-level tie-off.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[10] (net: design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]) which is driven by a register (design_1_i/spiflash_0/inst/write_addr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[10] (net: design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]) which is driven by a register (design_1_i/spiflash_0/inst/wstart_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[11] (net: design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[7]) which is driven by a register (design_1_i/spiflash_0/inst/write_addr_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[11] (net: design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[7]) which is driven by a register (design_1_i/spiflash_0/inst/wstart_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[12] (net: design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[8]) which is driven by a register (design_1_i/spiflash_0/inst/write_addr_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[12] (net: design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[8]) which is driven by a register (design_1_i/spiflash_0/inst/wstart_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[13] (net: design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[9]) which is driven by a register (design_1_i/spiflash_0/inst/write_addr_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[13] (net: design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[9]) which is driven by a register (design_1_i/spiflash_0/inst/wstart_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[14] (net: design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[10]) which is driven by a register (design_1_i/spiflash_0/inst/write_addr_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[14] (net: design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[10]) which is driven by a register (design_1_i/spiflash_0/inst/wstart_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[5] (net: design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]) which is driven by a register (design_1_i/spiflash_0/inst/write_addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[5] (net: design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]) which is driven by a register (design_1_i/spiflash_0/inst/wstart_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[6] (net: design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]) which is driven by a register (design_1_i/spiflash_0/inst/write_addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[6] (net: design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]) which is driven by a register (design_1_i/spiflash_0/inst/wstart_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[7] (net: design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]) which is driven by a register (design_1_i/spiflash_0/inst/write_addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[7] (net: design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]) which is driven by a register (design_1_i/spiflash_0/inst/wstart_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[8] (net: design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]) which is driven by a register (design_1_i/spiflash_0/inst/write_addr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[8] (net: design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]) which is driven by a register (design_1_i/spiflash_0/inst/wstart_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[9] (net: design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]) which is driven by a register (design_1_i/spiflash_0/inst/write_addr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[9] (net: design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]) which is driven by a register (design_1_i/spiflash_0/inst/wstart_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg has an input control pin design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg/ENARDEN (net: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready) which is driven by a register (design_1_i/caravel_0/inst/housekeeping/wb_ack_o_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg has an input control pin design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg/ENARDEN (net: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready) which is driven by a register (design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/wbs_ack_o_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg has an input control pin design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/ENARDEN (net: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready) which is driven by a register (design_1_i/caravel_0/inst/housekeeping/wb_ack_o_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg has an input control pin design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/ENARDEN (net: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready) which is driven by a register (design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/wbs_ack_o_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1 has an input control pin design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[5] (net: design_1_i/caravel_0/inst/soc/core/VexRiscv/decode_RegFilePlugin_regFileReadAddress1[0]) which is driven by a register (design_1_i/caravel_0/inst/housekeeping/wb_ack_o_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1 has an input control pin design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[5] (net: design_1_i/caravel_0/inst/soc/core/VexRiscv/decode_RegFilePlugin_regFileReadAddress1[0]) which is driven by a register (design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/wbs_ack_o_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1 has an input control pin design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[6] (net: design_1_i/caravel_0/inst/soc/core/VexRiscv/decode_RegFilePlugin_regFileReadAddress1[1]) which is driven by a register (design_1_i/caravel_0/inst/housekeeping/wb_ack_o_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1 has an input control pin design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[6] (net: design_1_i/caravel_0/inst/soc/core/VexRiscv/decode_RegFilePlugin_regFileReadAddress1[1]) which is driven by a register (design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/wbs_ack_o_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1 has an input control pin design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[7] (net: design_1_i/caravel_0/inst/soc/core/VexRiscv/decode_RegFilePlugin_regFileReadAddress1[2]) which is driven by a register (design_1_i/caravel_0/inst/housekeeping/wb_ack_o_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1 has an input control pin design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[7] (net: design_1_i/caravel_0/inst/soc/core/VexRiscv/decode_RegFilePlugin_regFileReadAddress1[2]) which is driven by a register (design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/wbs_ack_o_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1 has an input control pin design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[8] (net: design_1_i/caravel_0/inst/soc/core/VexRiscv/decode_RegFilePlugin_regFileReadAddress1[3]) which is driven by a register (design_1_i/caravel_0/inst/housekeeping/wb_ack_o_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1 has an input control pin design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[8] (net: design_1_i/caravel_0/inst/soc/core/VexRiscv/decode_RegFilePlugin_regFileReadAddress1[3]) which is driven by a register (design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/wbs_ack_o_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1 has an input control pin design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[9] (net: design_1_i/caravel_0/inst/soc/core/VexRiscv/decode_RegFilePlugin_regFileReadAddress1[4]) which is driven by a register (design_1_i/caravel_0/inst/housekeeping/wb_ack_o_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1 has an input control pin design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[9] (net: design_1_i/caravel_0/inst/soc/core/VexRiscv/decode_RegFilePlugin_regFileReadAddress1[4]) which is driven by a register (design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/wbs_ack_o_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_2 has an input control pin design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[7] (net: design_1_i/caravel_0/inst/soc/core/VexRiscv/decode_RegFilePlugin_regFileReadAddress2[2]) which is driven by a register (design_1_i/caravel_0/inst/housekeeping/wb_ack_o_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_2 has an input control pin design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[7] (net: design_1_i/caravel_0/inst/soc/core/VexRiscv/decode_RegFilePlugin_regFileReadAddress2[2]) which is driven by a register (design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/wbs_ack_o_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_2 has an input control pin design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[8] (net: design_1_i/caravel_0/inst/soc/core/VexRiscv/decode_RegFilePlugin_regFileReadAddress2[3]) which is driven by a register (design_1_i/caravel_0/inst/housekeeping/wb_ack_o_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_2 has an input control pin design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[8] (net: design_1_i/caravel_0/inst/soc/core/VexRiscv/decode_RegFilePlugin_regFileReadAddress2[3]) which is driven by a register (design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/wbs_ack_o_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_2 has an input control pin design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[9] (net: design_1_i/caravel_0/inst/soc/core/VexRiscv/decode_RegFilePlugin_regFileReadAddress2[4]) which is driven by a register (design_1_i/caravel_0/inst/housekeeping/wb_ack_o_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_2 has an input control pin design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[9] (net: design_1_i/caravel_0/inst/soc/core/VexRiscv/decode_RegFilePlugin_regFileReadAddress2[4]) which is driven by a register (design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/wbs_ack_o_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 179 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/Q[2], design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/as_aa_tkeep[3:0], design_1_i/ps_axil_0/inst/PL_AS/as_aa_tkeep[3:0], design_1_i/ps_axil_0/inst/PL_AS/as_aa_tlast, design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/as_aa_tlast, design_1_i/ps_axil_0/inst/PL_AS/as_aa_tstrb[3:0], design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/as_aa_tstrb[3:0], design_1_i/ps_axil_0/inst/PL_AS/as_ad_tkeep[3:0], design_1_i/ps_axil_0/inst/PL_AS/as_ad_tstrb[3:0], design_1_i/ps_axil_0/inst/PL_AS/as_ad_tuser[1:0], design_1_i/ps_axil_0/inst/PL_AS/as_la_tready, design_1_i/ps_axil_0/inst/PL_AS/as_up_tkeep[3:0]... and (the first 15 of 44 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 97 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 97 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 3862.762 ; gain = 0.000 ; free physical = 17665 ; free virtual = 25516
INFO: [Common 17-206] Exiting Vivado at Sun Jun 23 17:02:10 2024...
[Sun Jun 23 17:02:10 2024] impl_1 finished
wait_on_runs: Time (s): cpu = 00:18:26 ; elapsed = 00:04:20 . Memory (MB): peak = 2376.176 ; gain = 0.000 ; free physical = 20378 ; free virtual = 28228
# open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2376.176 ; gain = 0.000 ; free physical = 20320 ; free virtual = 28175
INFO: [Netlist 29-17] Analyzing 1489 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/clk_wiz_0/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
Read ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2376.176 ; gain = 0.000 ; free physical = 20222 ; free virtual = 28078
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2799.039 ; gain = 0.000 ; free physical = 19680 ; free virtual = 27536
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2799.039 ; gain = 0.000 ; free physical = 19679 ; free virtual = 27534
Read PlaceDB: Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.6 . Memory (MB): peak = 2819.000 ; gain = 19.961 ; free physical = 19658 ; free virtual = 27513
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.000 ; gain = 0.000 ; free physical = 19658 ; free virtual = 27513
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2827.000 ; gain = 8.000 ; free physical = 19652 ; free virtual = 27507
Read Physdb Files: Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2827.000 ; gain = 27.961 ; free physical = 19651 ; free virtual = 27507
Restored from archive | CPU: 0.910000 secs | Memory: 37.768738 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2827.000 ; gain = 35.898 ; free physical = 19651 ; free virtual = 27507
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3195.180 ; gain = 0.000 ; free physical = 19658 ; free virtual = 27509
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 5 instances
  SRLC32E => SRL16E: 4 instances

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3195.180 ; gain = 819.004 ; free physical = 19653 ; free virtual = 27506
# report_timing_summary -file timing_report.log
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# exit
INFO: [Common 17-206] Exiting Vivado at Sun Jun 23 17:02:22 2024...
