

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Sat Aug 12 18:46:47 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        conv
* Solution:       Rp_apc_d1
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 40.00 ns | 33.795 ns |   5.00 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       29|       29| 1.160 us | 1.160 us |   29|   29|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Loop  |       27|       27|        24|          4|          1|     2|    yes   |
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     603|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|    139|    8589|    9600|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|    2903|    -|
|Register         |        0|      -|    7218|    1664|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|    139|   15807|   14770|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      4|       2|       4|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |conv_1_fadd_32ns_bkb_U1   |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U2   |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U3   |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U4   |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U5   |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U6   |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U7   |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U8   |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U9   |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U10  |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U11  |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U12  |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U13  |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U14  |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U15  |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U16  |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U17  |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U18  |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U19  |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U20  |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U21  |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U22  |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U23  |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U24  |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U25  |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U26  |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U27  |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U28  |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U29  |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fcmp_32ns_dEe_U57  |conv_1_fcmp_32ns_dEe  |        0|      0|    0|   66|    0|
    |conv_1_fcmp_32ns_dEe_U58  |conv_1_fcmp_32ns_dEe  |        0|      0|    0|   66|    0|
    |conv_1_fmul_32ns_cud_U30  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_fmul_32ns_cud_U31  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_fmul_32ns_cud_U32  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_fmul_32ns_cud_U33  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_fmul_32ns_cud_U34  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_fmul_32ns_cud_U35  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_fmul_32ns_cud_U36  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_fmul_32ns_cud_U37  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_fmul_32ns_cud_U38  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_fmul_32ns_cud_U39  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_fmul_32ns_cud_U40  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_fmul_32ns_cud_U41  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_fmul_32ns_cud_U42  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_fmul_32ns_cud_U43  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_fmul_32ns_cud_U44  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_fmul_32ns_cud_U45  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_fmul_32ns_cud_U46  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_fmul_32ns_cud_U47  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_fmul_32ns_cud_U48  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_fmul_32ns_cud_U49  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_fmul_32ns_cud_U50  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_fmul_32ns_cud_U51  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_fmul_32ns_cud_U52  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_fmul_32ns_cud_U53  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_fmul_32ns_cud_U54  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_fmul_32ns_cud_U55  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_fmul_32ns_cud_U56  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|    139| 8589| 9600|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |r_fu_1420_p2              |     +    |      0|  0|  10|           2|           1|
    |and_ln33_1_fu_1518_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln33_2_fu_1570_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln33_3_fu_1622_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln33_4_fu_1674_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln33_5_fu_1726_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln33_fu_1466_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln33_10_fu_1708_p2   |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln33_11_fu_1714_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln33_1_fu_1454_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln33_2_fu_1500_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln33_3_fu_1506_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln33_4_fu_1552_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln33_5_fu_1558_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln33_6_fu_1604_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln33_7_fu_1610_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln33_8_fu_1656_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln33_9_fu_1662_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln33_fu_1448_p2      |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln8_fu_1414_p2       |   icmp   |      0|  0|   9|           2|           3|
    |or_ln33_1_fu_1512_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln33_2_fu_1564_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln33_3_fu_1616_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln33_4_fu_1668_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln33_5_fu_1720_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln33_fu_1460_p2        |    or    |      0|  0|   2|           1|           1|
    |grp_fu_1026_p3            |  select  |      0|  0|  32|           1|          32|
    |grp_fu_1042_p3            |  select  |      0|  0|  32|           1|          32|
    |grp_fu_1059_p3            |  select  |      0|  0|  32|           1|          32|
    |grp_fu_1075_p3            |  select  |      0|  0|  32|           1|          32|
    |grp_fu_1093_p3            |  select  |      0|  0|  32|           1|          32|
    |grp_fu_1108_p3            |  select  |      0|  0|  32|           1|          32|
    |select_ln33_1_fu_1524_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln33_2_fu_1576_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln33_3_fu_1628_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln33_4_fu_1680_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln33_5_fu_1732_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln33_fu_1472_p3    |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 603|         215|         420|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter5       |   9|          2|    1|          2|
    |ap_phi_mux_r_0_phi_fu_596_p4  |   9|          2|    2|          4|
    |conv_out_0_address0           |  21|          4|    3|         12|
    |conv_out_0_address1           |  21|          4|    3|         12|
    |conv_out_0_d0                 |  21|          4|   32|        128|
    |conv_out_0_d1                 |  21|          4|   32|        128|
    |conv_out_1_address0           |  21|          4|    3|         12|
    |conv_out_1_address1           |  21|          4|    3|         12|
    |conv_out_1_d0                 |  21|          4|   32|        128|
    |conv_out_1_d1                 |  21|          4|   32|        128|
    |grp_fu_1013_p0                |  21|          4|   32|        128|
    |grp_fu_1019_p0                |  21|          4|   32|        128|
    |grp_fu_603_p0                 |  15|          3|   32|         96|
    |grp_fu_603_p1                 |  27|          5|   32|        160|
    |grp_fu_608_p0                 |  15|          3|   32|         96|
    |grp_fu_608_p1                 |  27|          5|   32|        160|
    |grp_fu_613_p0                 |  15|          3|   32|         96|
    |grp_fu_613_p1                 |  27|          5|   32|        160|
    |grp_fu_618_p0                 |  15|          3|   32|         96|
    |grp_fu_618_p1                 |  27|          5|   32|        160|
    |grp_fu_623_p0                 |  15|          3|   32|         96|
    |grp_fu_623_p1                 |  27|          5|   32|        160|
    |grp_fu_628_p0                 |  15|          3|   32|         96|
    |grp_fu_628_p1                 |  27|          5|   32|        160|
    |grp_fu_639_p0                 |  15|          3|   32|         96|
    |grp_fu_639_p1                 |  27|          5|   32|        160|
    |grp_fu_644_p0                 |  15|          3|   32|         96|
    |grp_fu_644_p1                 |  27|          5|   32|        160|
    |grp_fu_649_p0                 |  15|          3|   32|         96|
    |grp_fu_649_p1                 |  27|          5|   32|        160|
    |grp_fu_654_p0                 |  15|          3|   32|         96|
    |grp_fu_654_p1                 |  27|          5|   32|        160|
    |grp_fu_659_p0                 |  15|          3|   32|         96|
    |grp_fu_659_p1                 |  27|          5|   32|        160|
    |grp_fu_664_p0                 |  15|          3|   32|         96|
    |grp_fu_664_p1                 |  27|          5|   32|        160|
    |grp_fu_675_p0                 |  15|          3|   32|         96|
    |grp_fu_675_p1                 |  27|          5|   32|        160|
    |grp_fu_680_p0                 |  15|          3|   32|         96|
    |grp_fu_680_p1                 |  27|          5|   32|        160|
    |grp_fu_685_p0                 |  15|          3|   32|         96|
    |grp_fu_685_p1                 |  27|          5|   32|        160|
    |grp_fu_690_p0                 |  15|          3|   32|         96|
    |grp_fu_690_p1                 |  27|          5|   32|        160|
    |grp_fu_695_p0                 |  15|          3|   32|         96|
    |grp_fu_695_p1                 |  27|          5|   32|        160|
    |grp_fu_700_p0                 |  15|          3|   32|         96|
    |grp_fu_700_p1                 |  27|          5|   32|        160|
    |grp_fu_711_p0                 |  15|          3|   32|         96|
    |grp_fu_711_p1                 |  27|          5|   32|        160|
    |grp_fu_716_p0                 |  15|          3|   32|         96|
    |grp_fu_716_p1                 |  27|          5|   32|        160|
    |grp_fu_721_p0                 |  15|          3|   32|         96|
    |grp_fu_721_p1                 |  27|          5|   32|        160|
    |grp_fu_726_p0                 |  15|          3|   32|         96|
    |grp_fu_726_p1                 |  27|          5|   32|        160|
    |grp_fu_731_p0                 |  15|          3|   32|         96|
    |grp_fu_731_p1                 |  27|          5|   32|        160|
    |grp_fu_736_p0                 |  15|          3|   32|         96|
    |grp_fu_736_p1                 |  27|          5|   32|        160|
    |grp_fu_747_p0                 |  21|          4|   32|        128|
    |grp_fu_747_p1                 |  21|          4|   32|        128|
    |grp_fu_752_p0                 |  21|          4|   32|        128|
    |grp_fu_752_p1                 |  21|          4|   32|        128|
    |grp_fu_757_p0                 |  21|          4|   32|        128|
    |grp_fu_757_p1                 |  21|          4|   32|        128|
    |grp_fu_762_p0                 |  21|          4|   32|        128|
    |grp_fu_762_p1                 |  21|          4|   32|        128|
    |grp_fu_767_p0                 |  21|          4|   32|        128|
    |grp_fu_767_p1                 |  21|          4|   32|        128|
    |grp_fu_782_p0                 |  15|          3|   32|         96|
    |grp_fu_782_p1                 |  27|          5|   32|        160|
    |grp_fu_788_p0                 |  15|          3|   32|         96|
    |grp_fu_788_p1                 |  27|          5|   32|        160|
    |grp_fu_793_p0                 |  15|          3|   32|         96|
    |grp_fu_793_p1                 |  27|          5|   32|        160|
    |grp_fu_798_p0                 |  15|          3|   32|         96|
    |grp_fu_798_p1                 |  27|          5|   32|        160|
    |grp_fu_803_p0                 |  21|          4|   32|        128|
    |grp_fu_803_p1                 |  27|          5|   32|        160|
    |grp_fu_808_p0                 |  21|          4|   32|        128|
    |grp_fu_808_p1                 |  27|          5|   32|        160|
    |grp_fu_813_p0                 |  15|          3|   32|         96|
    |grp_fu_813_p1                 |  27|          5|   32|        160|
    |grp_fu_819_p0                 |  15|          3|   32|         96|
    |grp_fu_819_p1                 |  27|          5|   32|        160|
    |grp_fu_824_p0                 |  15|          3|   32|         96|
    |grp_fu_824_p1                 |  27|          5|   32|        160|
    |grp_fu_829_p0                 |  15|          3|   32|         96|
    |grp_fu_829_p1                 |  27|          5|   32|        160|
    |grp_fu_834_p0                 |  21|          4|   32|        128|
    |grp_fu_834_p1                 |  27|          5|   32|        160|
    |grp_fu_839_p0                 |  21|          4|   32|        128|
    |grp_fu_839_p1                 |  27|          5|   32|        160|
    |grp_fu_844_p0                 |  15|          3|   32|         96|
    |grp_fu_844_p1                 |  27|          5|   32|        160|
    |grp_fu_850_p0                 |  15|          3|   32|         96|
    |grp_fu_850_p1                 |  27|          5|   32|        160|
    |grp_fu_855_p0                 |  15|          3|   32|         96|
    |grp_fu_855_p1                 |  27|          5|   32|        160|
    |grp_fu_860_p0                 |  15|          3|   32|         96|
    |grp_fu_860_p1                 |  27|          5|   32|        160|
    |grp_fu_865_p0                 |  15|          3|   32|         96|
    |grp_fu_865_p1                 |  27|          5|   32|        160|
    |grp_fu_870_p0                 |  21|          4|   32|        128|
    |grp_fu_870_p1                 |  27|          5|   32|        160|
    |grp_fu_875_p0                 |  15|          3|   32|         96|
    |grp_fu_875_p1                 |  27|          5|   32|        160|
    |grp_fu_881_p0                 |  21|          4|   32|        128|
    |grp_fu_881_p1                 |  27|          5|   32|        160|
    |grp_fu_886_p0                 |  21|          4|   32|        128|
    |grp_fu_886_p1                 |  27|          5|   32|        160|
    |grp_fu_891_p0                 |  15|          3|   32|         96|
    |grp_fu_891_p1                 |  27|          5|   32|        160|
    |grp_fu_897_p0                 |  21|          4|   32|        128|
    |grp_fu_897_p1                 |  27|          5|   32|        160|
    |grp_fu_902_p0                 |  21|          4|   32|        128|
    |grp_fu_902_p1                 |  27|          5|   32|        160|
    |grp_fu_907_p0                 |  21|          4|   32|        128|
    |grp_fu_907_p1                 |  27|          5|   32|        160|
    |grp_fu_913_p0                 |  15|          3|   32|         96|
    |grp_fu_913_p1                 |  27|          5|   32|        160|
    |grp_fu_918_p0                 |  15|          3|   32|         96|
    |grp_fu_918_p1                 |  27|          5|   32|        160|
    |input_0_address0              |  27|          5|    3|         15|
    |input_0_address1              |  27|          5|    3|         15|
    |input_1_address0              |  27|          5|    3|         15|
    |input_1_address1              |  27|          5|    3|         15|
    |input_2_address0              |  27|          5|    3|         15|
    |input_2_address1              |  27|          5|    3|         15|
    |input_3_address0              |  27|          5|    3|         15|
    |input_3_address1              |  27|          5|    3|         15|
    |r_0_reg_592                   |   9|          2|    2|          4|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |2903|        551| 3818|      15609|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                 |   1|   0|    1|          0|
    |icmp_ln8_reg_1962                       |   1|   0|    1|          0|
    |r_0_reg_592                             |   2|   0|    2|          0|
    |r_reg_1966                              |   2|   0|    2|          0|
    |reg_1178                                |  32|   0|   32|          0|
    |reg_1189                                |  32|   0|   32|          0|
    |reg_1222                                |  32|   0|   32|          0|
    |reg_1389                                |  32|   0|   32|          0|
    |reg_1395                                |  32|   0|   32|          0|
    |reg_1402                                |  32|   0|   32|          0|
    |reg_1408                                |  32|   0|   32|          0|
    |tmp_1_0_0_0_1_1_reg_2086                |  32|   0|   32|          0|
    |tmp_1_0_0_0_1_reg_1981                  |  32|   0|   32|          0|
    |tmp_1_0_0_0_2_1_reg_2196                |  32|   0|   32|          0|
    |tmp_1_0_0_0_2_reg_2191                  |  32|   0|   32|          0|
    |tmp_1_0_0_1_0_1_reg_2091                |  32|   0|   32|          0|
    |tmp_1_0_0_1_0_1_reg_2091_pp0_iter1_reg  |  32|   0|   32|          0|
    |tmp_1_0_0_1_1_1_reg_2096                |  32|   0|   32|          0|
    |tmp_1_0_0_1_1_reg_1991                  |  32|   0|   32|          0|
    |tmp_1_0_0_1_2_1_reg_2206                |  32|   0|   32|          0|
    |tmp_1_0_0_1_2_reg_2201                  |  32|   0|   32|          0|
    |tmp_1_0_0_1_reg_1986                    |  32|   0|   32|          0|
    |tmp_1_0_0_1_reg_1986_pp0_iter1_reg      |  32|   0|   32|          0|
    |tmp_1_0_0_2_0_1_reg_2101                |  32|   0|   32|          0|
    |tmp_1_0_0_2_1_1_reg_2106                |  32|   0|   32|          0|
    |tmp_1_0_0_2_1_reg_2001                  |  32|   0|   32|          0|
    |tmp_1_0_0_2_2_1_reg_2335                |  32|   0|   32|          0|
    |tmp_1_0_0_2_2_reg_2330                  |  32|   0|   32|          0|
    |tmp_1_0_0_2_reg_1996                    |  32|   0|   32|          0|
    |tmp_1_0_1_0_1_1_reg_2111                |  32|   0|   32|          0|
    |tmp_1_0_1_0_1_reg_2006                  |  32|   0|   32|          0|
    |tmp_1_0_1_0_2_1_reg_2216                |  32|   0|   32|          0|
    |tmp_1_0_1_0_2_reg_2211                  |  32|   0|   32|          0|
    |tmp_1_0_1_1_0_1_reg_2116                |  32|   0|   32|          0|
    |tmp_1_0_1_1_0_1_reg_2116_pp0_iter1_reg  |  32|   0|   32|          0|
    |tmp_1_0_1_1_1_1_reg_2121                |  32|   0|   32|          0|
    |tmp_1_0_1_1_1_reg_2016                  |  32|   0|   32|          0|
    |tmp_1_0_1_1_2_1_reg_2226                |  32|   0|   32|          0|
    |tmp_1_0_1_1_2_reg_2221                  |  32|   0|   32|          0|
    |tmp_1_0_1_1_reg_2011                    |  32|   0|   32|          0|
    |tmp_1_0_1_1_reg_2011_pp0_iter1_reg      |  32|   0|   32|          0|
    |tmp_1_0_1_2_0_1_reg_2126                |  32|   0|   32|          0|
    |tmp_1_0_1_2_1_1_reg_2131                |  32|   0|   32|          0|
    |tmp_1_0_1_2_1_reg_2026                  |  32|   0|   32|          0|
    |tmp_1_0_1_2_2_1_reg_2345                |  32|   0|   32|          0|
    |tmp_1_0_1_2_2_reg_2340                  |  32|   0|   32|          0|
    |tmp_1_0_1_2_reg_2021                    |  32|   0|   32|          0|
    |tmp_1_0_2_0_1_1_reg_2136                |  32|   0|   32|          0|
    |tmp_1_0_2_0_1_reg_2031                  |  32|   0|   32|          0|
    |tmp_1_0_2_0_2_1_reg_2236                |  32|   0|   32|          0|
    |tmp_1_0_2_0_2_reg_2231                  |  32|   0|   32|          0|
    |tmp_1_0_2_1_0_1_reg_2141                |  32|   0|   32|          0|
    |tmp_1_0_2_1_0_1_reg_2141_pp0_iter1_reg  |  32|   0|   32|          0|
    |tmp_1_0_2_1_1_1_reg_2146                |  32|   0|   32|          0|
    |tmp_1_0_2_1_1_reg_2041                  |  32|   0|   32|          0|
    |tmp_1_0_2_1_2_1_reg_2246                |  32|   0|   32|          0|
    |tmp_1_0_2_1_2_reg_2241                  |  32|   0|   32|          0|
    |tmp_1_0_2_1_reg_2036                    |  32|   0|   32|          0|
    |tmp_1_0_2_1_reg_2036_pp0_iter1_reg      |  32|   0|   32|          0|
    |tmp_1_0_2_2_0_1_reg_2151                |  32|   0|   32|          0|
    |tmp_1_0_2_2_1_1_reg_2156                |  32|   0|   32|          0|
    |tmp_1_0_2_2_1_reg_2051                  |  32|   0|   32|          0|
    |tmp_1_0_2_2_2_1_reg_2355                |  32|   0|   32|          0|
    |tmp_1_0_2_2_2_reg_2350                  |  32|   0|   32|          0|
    |tmp_1_0_2_2_reg_2046                    |  32|   0|   32|          0|
    |tmp_1_1_0_0_1_1_reg_2251                |  32|   0|   32|          0|
    |tmp_1_1_0_0_2_1_reg_2365                |  32|   0|   32|          0|
    |tmp_1_1_0_0_2_reg_2360                  |  32|   0|   32|          0|
    |tmp_1_1_0_1_0_1_reg_2161                |  32|   0|   32|          0|
    |tmp_1_1_0_1_0_1_reg_2161_pp0_iter1_reg  |  32|   0|   32|          0|
    |tmp_1_1_0_1_1_1_reg_2261                |  32|   0|   32|          0|
    |tmp_1_1_0_1_1_1_reg_2261_pp0_iter2_reg  |  32|   0|   32|          0|
    |tmp_1_1_0_1_1_reg_2256                  |  32|   0|   32|          0|
    |tmp_1_1_0_1_1_reg_2256_pp0_iter2_reg    |  32|   0|   32|          0|
    |tmp_1_1_0_1_2_1_reg_2375                |  32|   0|   32|          0|
    |tmp_1_1_0_1_2_reg_2370                  |  32|   0|   32|          0|
    |tmp_1_1_0_1_2_reg_2370_pp0_iter2_reg    |  32|   0|   32|          0|
    |tmp_1_1_0_1_reg_2056                    |  32|   0|   32|          0|
    |tmp_1_1_0_1_reg_2056_pp0_iter1_reg      |  32|   0|   32|          0|
    |tmp_1_1_0_2_0_1_reg_2166                |  32|   0|   32|          0|
    |tmp_1_1_0_2_1_1_reg_2380                |  32|   0|   32|          0|
    |tmp_1_1_0_2_1_reg_2266                  |  32|   0|   32|          0|
    |tmp_1_1_0_2_2_1_reg_2390                |  32|   0|   32|          0|
    |tmp_1_1_0_2_2_reg_2385                  |  32|   0|   32|          0|
    |tmp_1_1_0_2_reg_2061                    |  32|   0|   32|          0|
    |tmp_1_1_1_0_2_1_reg_2400                |  32|   0|   32|          0|
    |tmp_1_1_1_0_2_reg_2395                  |  32|   0|   32|          0|
    |tmp_1_1_1_1_0_1_reg_2171                |  32|   0|   32|          0|
    |tmp_1_1_1_1_0_1_reg_2171_pp0_iter1_reg  |  32|   0|   32|          0|
    |tmp_1_1_1_1_1_1_reg_2295                |  32|   0|   32|          0|
    |tmp_1_1_1_1_1_1_reg_2295_pp0_iter2_reg  |  32|   0|   32|          0|
    |tmp_1_1_1_1_1_reg_2290                  |  32|   0|   32|          0|
    |tmp_1_1_1_1_1_reg_2290_pp0_iter2_reg    |  32|   0|   32|          0|
    |tmp_1_1_1_1_2_1_reg_2410                |  32|   0|   32|          0|
    |tmp_1_1_1_1_2_reg_2405                  |  32|   0|   32|          0|
    |tmp_1_1_1_1_2_reg_2405_pp0_iter2_reg    |  32|   0|   32|          0|
    |tmp_1_1_1_1_reg_2066                    |  32|   0|   32|          0|
    |tmp_1_1_1_1_reg_2066_pp0_iter1_reg      |  32|   0|   32|          0|
    |tmp_1_1_1_2_0_1_reg_2176                |  32|   0|   32|          0|
    |tmp_1_1_1_2_1_1_reg_2415                |  32|   0|   32|          0|
    |tmp_1_1_1_2_1_reg_2300                  |  32|   0|   32|          0|
    |tmp_1_1_1_2_2_1_reg_2425                |  32|   0|   32|          0|
    |tmp_1_1_1_2_2_reg_2420                  |  32|   0|   32|          0|
    |tmp_1_1_1_2_reg_2071                    |  32|   0|   32|          0|
    |tmp_1_1_2_0_1_1_reg_2310                |  32|   0|   32|          0|
    |tmp_1_1_2_0_2_1_reg_2435                |  32|   0|   32|          0|
    |tmp_1_1_2_0_2_reg_2430                  |  32|   0|   32|          0|
    |tmp_1_1_2_1_0_1_reg_2181                |  32|   0|   32|          0|
    |tmp_1_1_2_1_0_1_reg_2181_pp0_iter1_reg  |  32|   0|   32|          0|
    |tmp_1_1_2_1_1_1_reg_2320                |  32|   0|   32|          0|
    |tmp_1_1_2_1_1_1_reg_2320_pp0_iter2_reg  |  32|   0|   32|          0|
    |tmp_1_1_2_1_1_reg_2315                  |  32|   0|   32|          0|
    |tmp_1_1_2_1_1_reg_2315_pp0_iter2_reg    |  32|   0|   32|          0|
    |tmp_1_1_2_1_2_1_reg_2445                |  32|   0|   32|          0|
    |tmp_1_1_2_1_2_reg_2440                  |  32|   0|   32|          0|
    |tmp_1_1_2_1_2_reg_2440_pp0_iter2_reg    |  32|   0|   32|          0|
    |tmp_1_1_2_1_reg_2076                    |  32|   0|   32|          0|
    |tmp_1_1_2_1_reg_2076_pp0_iter1_reg      |  32|   0|   32|          0|
    |tmp_1_1_2_2_0_1_reg_2186                |  32|   0|   32|          0|
    |tmp_1_1_2_2_1_1_reg_2450                |  32|   0|   32|          0|
    |tmp_1_1_2_2_1_reg_2325                  |  32|   0|   32|          0|
    |tmp_1_1_2_2_2_1_reg_2460                |  32|   0|   32|          0|
    |tmp_1_1_2_2_2_reg_2455                  |  32|   0|   32|          0|
    |tmp_1_1_2_2_reg_2081                    |  32|   0|   32|          0|
    |trunc_ln26_reg_1971                     |   1|   0|    1|          0|
    |w_sum_3_1_2_2_1_1_reg_2465              |  32|   0|   32|          0|
    |tmp_1_0_0_1_1_1_reg_2096                |  64|  32|   32|          0|
    |tmp_1_0_0_1_1_reg_1991                  |  64|  32|   32|          0|
    |tmp_1_0_0_1_2_1_reg_2206                |  64|  32|   32|          0|
    |tmp_1_0_0_1_2_reg_2201                  |  64|  32|   32|          0|
    |tmp_1_0_0_2_0_1_reg_2101                |  64|  32|   32|          0|
    |tmp_1_0_0_2_1_1_reg_2106                |  64|  32|   32|          0|
    |tmp_1_0_0_2_1_reg_2001                  |  64|  32|   32|          0|
    |tmp_1_0_0_2_2_1_reg_2335                |  64|  32|   32|          0|
    |tmp_1_0_0_2_2_reg_2330                  |  64|  32|   32|          0|
    |tmp_1_0_0_2_reg_1996                    |  64|  32|   32|          0|
    |tmp_1_0_1_1_1_1_reg_2121                |  64|  32|   32|          0|
    |tmp_1_0_1_1_1_reg_2016                  |  64|  32|   32|          0|
    |tmp_1_0_1_1_2_1_reg_2226                |  64|  32|   32|          0|
    |tmp_1_0_1_1_2_reg_2221                  |  64|  32|   32|          0|
    |tmp_1_0_1_2_0_1_reg_2126                |  64|  32|   32|          0|
    |tmp_1_0_1_2_1_1_reg_2131                |  64|  32|   32|          0|
    |tmp_1_0_1_2_1_reg_2026                  |  64|  32|   32|          0|
    |tmp_1_0_1_2_2_1_reg_2345                |  64|  32|   32|          0|
    |tmp_1_0_1_2_2_reg_2340                  |  64|  32|   32|          0|
    |tmp_1_0_1_2_reg_2021                    |  64|  32|   32|          0|
    |tmp_1_0_2_1_1_1_reg_2146                |  64|  32|   32|          0|
    |tmp_1_0_2_1_1_reg_2041                  |  64|  32|   32|          0|
    |tmp_1_0_2_1_2_1_reg_2246                |  64|  32|   32|          0|
    |tmp_1_0_2_1_2_reg_2241                  |  64|  32|   32|          0|
    |tmp_1_0_2_2_0_1_reg_2151                |  64|  32|   32|          0|
    |tmp_1_0_2_2_1_1_reg_2156                |  64|  32|   32|          0|
    |tmp_1_0_2_2_1_reg_2051                  |  64|  32|   32|          0|
    |tmp_1_0_2_2_2_1_reg_2355                |  64|  32|   32|          0|
    |tmp_1_0_2_2_2_reg_2350                  |  64|  32|   32|          0|
    |tmp_1_0_2_2_reg_2046                    |  64|  32|   32|          0|
    |tmp_1_1_0_1_2_1_reg_2375                |  64|  32|   32|          0|
    |tmp_1_1_0_2_0_1_reg_2166                |  64|  32|   32|          0|
    |tmp_1_1_0_2_1_1_reg_2380                |  64|  32|   32|          0|
    |tmp_1_1_0_2_1_reg_2266                  |  64|  32|   32|          0|
    |tmp_1_1_0_2_2_1_reg_2390                |  64|  32|   32|          0|
    |tmp_1_1_0_2_2_reg_2385                  |  64|  32|   32|          0|
    |tmp_1_1_0_2_reg_2061                    |  64|  32|   32|          0|
    |tmp_1_1_1_1_2_1_reg_2410                |  64|  32|   32|          0|
    |tmp_1_1_1_2_0_1_reg_2176                |  64|  32|   32|          0|
    |tmp_1_1_1_2_1_1_reg_2415                |  64|  32|   32|          0|
    |tmp_1_1_1_2_1_reg_2300                  |  64|  32|   32|          0|
    |tmp_1_1_1_2_2_1_reg_2425                |  64|  32|   32|          0|
    |tmp_1_1_1_2_2_reg_2420                  |  64|  32|   32|          0|
    |tmp_1_1_1_2_reg_2071                    |  64|  32|   32|          0|
    |tmp_1_1_2_1_2_1_reg_2445                |  64|  32|   32|          0|
    |tmp_1_1_2_2_0_1_reg_2186                |  64|  32|   32|          0|
    |tmp_1_1_2_2_1_1_reg_2450                |  64|  32|   32|          0|
    |tmp_1_1_2_2_1_reg_2325                  |  64|  32|   32|          0|
    |tmp_1_1_2_2_2_1_reg_2460                |  64|  32|   32|          0|
    |tmp_1_1_2_2_2_reg_2455                  |  64|  32|   32|          0|
    |tmp_1_1_2_2_reg_2081                    |  64|  32|   32|          0|
    |trunc_ln26_reg_1971                     |  64|  32|    1|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   |7218|1664| 5523|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_start             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_done              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_idle              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_ready             | out |    1| ap_ctrl_hs |    conv_1    | return value |
|input_0_address0     | out |    3|  ap_memory |    input_0   |     array    |
|input_0_ce0          | out |    1|  ap_memory |    input_0   |     array    |
|input_0_q0           |  in |   32|  ap_memory |    input_0   |     array    |
|input_0_address1     | out |    3|  ap_memory |    input_0   |     array    |
|input_0_ce1          | out |    1|  ap_memory |    input_0   |     array    |
|input_0_q1           |  in |   32|  ap_memory |    input_0   |     array    |
|input_1_address0     | out |    3|  ap_memory |    input_1   |     array    |
|input_1_ce0          | out |    1|  ap_memory |    input_1   |     array    |
|input_1_q0           |  in |   32|  ap_memory |    input_1   |     array    |
|input_1_address1     | out |    3|  ap_memory |    input_1   |     array    |
|input_1_ce1          | out |    1|  ap_memory |    input_1   |     array    |
|input_1_q1           |  in |   32|  ap_memory |    input_1   |     array    |
|input_2_address0     | out |    3|  ap_memory |    input_2   |     array    |
|input_2_ce0          | out |    1|  ap_memory |    input_2   |     array    |
|input_2_q0           |  in |   32|  ap_memory |    input_2   |     array    |
|input_2_address1     | out |    3|  ap_memory |    input_2   |     array    |
|input_2_ce1          | out |    1|  ap_memory |    input_2   |     array    |
|input_2_q1           |  in |   32|  ap_memory |    input_2   |     array    |
|input_3_address0     | out |    3|  ap_memory |    input_3   |     array    |
|input_3_ce0          | out |    1|  ap_memory |    input_3   |     array    |
|input_3_q0           |  in |   32|  ap_memory |    input_3   |     array    |
|input_3_address1     | out |    3|  ap_memory |    input_3   |     array    |
|input_3_ce1          | out |    1|  ap_memory |    input_3   |     array    |
|input_3_q1           |  in |   32|  ap_memory |    input_3   |     array    |
|conv_out_0_address0  | out |    3|  ap_memory |  conv_out_0  |     array    |
|conv_out_0_ce0       | out |    1|  ap_memory |  conv_out_0  |     array    |
|conv_out_0_we0       | out |    1|  ap_memory |  conv_out_0  |     array    |
|conv_out_0_d0        | out |   32|  ap_memory |  conv_out_0  |     array    |
|conv_out_0_address1  | out |    3|  ap_memory |  conv_out_0  |     array    |
|conv_out_0_ce1       | out |    1|  ap_memory |  conv_out_0  |     array    |
|conv_out_0_we1       | out |    1|  ap_memory |  conv_out_0  |     array    |
|conv_out_0_d1        | out |   32|  ap_memory |  conv_out_0  |     array    |
|conv_out_1_address0  | out |    3|  ap_memory |  conv_out_1  |     array    |
|conv_out_1_ce0       | out |    1|  ap_memory |  conv_out_1  |     array    |
|conv_out_1_we0       | out |    1|  ap_memory |  conv_out_1  |     array    |
|conv_out_1_d0        | out |   32|  ap_memory |  conv_out_1  |     array    |
|conv_out_1_address1  | out |    3|  ap_memory |  conv_out_1  |     array    |
|conv_out_1_ce1       | out |    1|  ap_memory |  conv_out_1  |     array    |
|conv_out_1_we1       | out |    1|  ap_memory |  conv_out_1  |     array    |
|conv_out_1_d1        | out |   32|  ap_memory |  conv_out_1  |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

