#! /usr/local/Cellar/icarus-verilog/10.2_1/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fcc09f00040 .scope module, "template" "template" 2 5;
 .timescale 0 0;
v0x7fcc0b810f00_0 .var/i "fail", 31 0;
v0x7fcc0b810fc0_0 .var "in", 7 0;
v0x7fcc0b811060_0 .net "out_0", 7 0, v0x7fcc0b810020_0;  1 drivers
v0x7fcc0b8110f0_0 .net "out_1", 7 0, v0x7fcc0b8100e0_0;  1 drivers
v0x7fcc0b811180_0 .net "out_2", 7 0, v0x7fcc0b8101a0_0;  1 drivers
v0x7fcc0b811250_0 .net "out_3", 7 0, v0x7fcc0b810250_0;  1 drivers
v0x7fcc0b811300_0 .net "out_4", 7 0, v0x7fcc0b810340_0;  1 drivers
v0x7fcc0b8113b0_0 .net "out_5", 7 0, v0x7fcc0b8103f0_0;  1 drivers
v0x7fcc0b811460_0 .net "out_6", 7 0, v0x7fcc0b8104a0_0;  1 drivers
v0x7fcc0b811590_0 .net "out_7", 7 0, v0x7fcc0b810550_0;  1 drivers
v0x7fcc0b811620_0 .net "out_8", 7 0, v0x7fcc0b810660_0;  1 drivers
v0x7fcc0b8116b0_0 .net "out_9", 7 0, v0x7fcc0b810710_0;  1 drivers
v0x7fcc0b811760_0 .net "out_a", 7 0, v0x7fcc0b8107c0_0;  1 drivers
v0x7fcc0b811810_0 .net "out_b", 7 0, v0x7fcc0b810870_0;  1 drivers
v0x7fcc0b8118c0_0 .net "out_c", 7 0, v0x7fcc0b810920_0;  1 drivers
v0x7fcc0b811970_0 .net "out_d", 7 0, v0x7fcc0b8109d0_0;  1 drivers
v0x7fcc0b811a20_0 .net "out_e", 7 0, v0x7fcc0b810a80_0;  1 drivers
v0x7fcc0b811bd0_0 .net "out_f", 7 0, v0x7fcc0b810b30_0;  1 drivers
v0x7fcc0b811c60_0 .var/i "pass", 31 0;
v0x7fcc0b811cf0_0 .var "select", 3 0;
S_0x7fcc09f001b0 .scope module, "dut" "demux_thicc" 2 29, 3 4 0, S_0x7fcc09f00040;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in"
    .port_info 1 /INPUT 4 "select"
    .port_info 2 /OUTPUT 8 "out_0"
    .port_info 3 /OUTPUT 8 "out_1"
    .port_info 4 /OUTPUT 8 "out_2"
    .port_info 5 /OUTPUT 8 "out_3"
    .port_info 6 /OUTPUT 8 "out_4"
    .port_info 7 /OUTPUT 8 "out_5"
    .port_info 8 /OUTPUT 8 "out_6"
    .port_info 9 /OUTPUT 8 "out_7"
    .port_info 10 /OUTPUT 8 "out_8"
    .port_info 11 /OUTPUT 8 "out_9"
    .port_info 12 /OUTPUT 8 "out_a"
    .port_info 13 /OUTPUT 8 "out_b"
    .port_info 14 /OUTPUT 8 "out_c"
    .port_info 15 /OUTPUT 8 "out_d"
    .port_info 16 /OUTPUT 8 "out_e"
    .port_info 17 /OUTPUT 8 "out_f"
P_0x7fcc09f00360 .param/l "dw" 0 3 4, +C4<00000000000000000000000000001000>;
v0x7fcc09f008a0_0 .net "in", 7 0, v0x7fcc0b810fc0_0;  1 drivers
v0x7fcc0b810020_0 .var "out_0", 7 0;
v0x7fcc0b8100e0_0 .var "out_1", 7 0;
v0x7fcc0b8101a0_0 .var "out_2", 7 0;
v0x7fcc0b810250_0 .var "out_3", 7 0;
v0x7fcc0b810340_0 .var "out_4", 7 0;
v0x7fcc0b8103f0_0 .var "out_5", 7 0;
v0x7fcc0b8104a0_0 .var "out_6", 7 0;
v0x7fcc0b810550_0 .var "out_7", 7 0;
v0x7fcc0b810660_0 .var "out_8", 7 0;
v0x7fcc0b810710_0 .var "out_9", 7 0;
v0x7fcc0b8107c0_0 .var "out_a", 7 0;
v0x7fcc0b810870_0 .var "out_b", 7 0;
v0x7fcc0b810920_0 .var "out_c", 7 0;
v0x7fcc0b8109d0_0 .var "out_d", 7 0;
v0x7fcc0b810a80_0 .var "out_e", 7 0;
v0x7fcc0b810b30_0 .var "out_f", 7 0;
v0x7fcc0b810cc0_0 .net "select", 3 0, v0x7fcc0b811cf0_0;  1 drivers
E_0x7fcc09f006a0 .event edge, v0x7fcc0b810cc0_0, v0x7fcc09f008a0_0;
S_0x7fcc09f006e0 .scope task, "clearOuts" "clearOuts" 3 27, 3 27 0, S_0x7fcc09f001b0;
 .timescale 0 0;
TD_template.dut.clearOuts ;
    %pushi/vec4 0, 0, 128;
    %split/vec4 8;
    %store/vec4 v0x7fcc0b810b30_0, 0, 8;
    %split/vec4 8;
    %store/vec4 v0x7fcc0b810a80_0, 0, 8;
    %split/vec4 8;
    %store/vec4 v0x7fcc0b8109d0_0, 0, 8;
    %split/vec4 8;
    %store/vec4 v0x7fcc0b810920_0, 0, 8;
    %split/vec4 8;
    %store/vec4 v0x7fcc0b810870_0, 0, 8;
    %split/vec4 8;
    %store/vec4 v0x7fcc0b8107c0_0, 0, 8;
    %split/vec4 8;
    %store/vec4 v0x7fcc0b810710_0, 0, 8;
    %split/vec4 8;
    %store/vec4 v0x7fcc0b810660_0, 0, 8;
    %split/vec4 8;
    %store/vec4 v0x7fcc0b810550_0, 0, 8;
    %split/vec4 8;
    %store/vec4 v0x7fcc0b8104a0_0, 0, 8;
    %split/vec4 8;
    %store/vec4 v0x7fcc0b8103f0_0, 0, 8;
    %split/vec4 8;
    %store/vec4 v0x7fcc0b810340_0, 0, 8;
    %split/vec4 8;
    %store/vec4 v0x7fcc0b810250_0, 0, 8;
    %split/vec4 8;
    %store/vec4 v0x7fcc0b8101a0_0, 0, 8;
    %split/vec4 8;
    %store/vec4 v0x7fcc0b8100e0_0, 0, 8;
    %store/vec4 v0x7fcc0b810020_0, 0, 8;
    %end;
    .scope S_0x7fcc09f001b0;
T_1 ;
    %fork TD_template.dut.clearOuts, S_0x7fcc09f006e0;
    %join;
    %end;
    .thread T_1;
    .scope S_0x7fcc09f001b0;
T_2 ;
    %wait E_0x7fcc09f006a0;
    %fork TD_template.dut.clearOuts, S_0x7fcc09f006e0;
    %join;
    %load/vec4 v0x7fcc0b810cc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %fork TD_template.dut.clearOuts, S_0x7fcc09f006e0;
    %join;
    %jmp T_2.17;
T_2.0 ;
    %load/vec4 v0x7fcc09f008a0_0;
    %store/vec4 v0x7fcc0b810020_0, 0, 8;
    %jmp T_2.17;
T_2.1 ;
    %load/vec4 v0x7fcc09f008a0_0;
    %store/vec4 v0x7fcc0b8100e0_0, 0, 8;
    %jmp T_2.17;
T_2.2 ;
    %load/vec4 v0x7fcc09f008a0_0;
    %store/vec4 v0x7fcc0b8101a0_0, 0, 8;
    %jmp T_2.17;
T_2.3 ;
    %load/vec4 v0x7fcc09f008a0_0;
    %store/vec4 v0x7fcc0b810250_0, 0, 8;
    %jmp T_2.17;
T_2.4 ;
    %load/vec4 v0x7fcc09f008a0_0;
    %store/vec4 v0x7fcc0b810340_0, 0, 8;
    %jmp T_2.17;
T_2.5 ;
    %load/vec4 v0x7fcc09f008a0_0;
    %store/vec4 v0x7fcc0b8103f0_0, 0, 8;
    %jmp T_2.17;
T_2.6 ;
    %load/vec4 v0x7fcc09f008a0_0;
    %store/vec4 v0x7fcc0b8104a0_0, 0, 8;
    %jmp T_2.17;
T_2.7 ;
    %load/vec4 v0x7fcc09f008a0_0;
    %store/vec4 v0x7fcc0b810550_0, 0, 8;
    %jmp T_2.17;
T_2.8 ;
    %load/vec4 v0x7fcc09f008a0_0;
    %store/vec4 v0x7fcc0b810660_0, 0, 8;
    %jmp T_2.17;
T_2.9 ;
    %load/vec4 v0x7fcc09f008a0_0;
    %store/vec4 v0x7fcc0b810710_0, 0, 8;
    %jmp T_2.17;
T_2.10 ;
    %load/vec4 v0x7fcc09f008a0_0;
    %store/vec4 v0x7fcc0b8107c0_0, 0, 8;
    %jmp T_2.17;
T_2.11 ;
    %load/vec4 v0x7fcc09f008a0_0;
    %store/vec4 v0x7fcc0b810870_0, 0, 8;
    %jmp T_2.17;
T_2.12 ;
    %load/vec4 v0x7fcc09f008a0_0;
    %store/vec4 v0x7fcc0b810920_0, 0, 8;
    %jmp T_2.17;
T_2.13 ;
    %load/vec4 v0x7fcc09f008a0_0;
    %store/vec4 v0x7fcc0b8109d0_0, 0, 8;
    %jmp T_2.17;
T_2.14 ;
    %load/vec4 v0x7fcc09f008a0_0;
    %store/vec4 v0x7fcc0b810a80_0, 0, 8;
    %jmp T_2.17;
T_2.15 ;
    %load/vec4 v0x7fcc09f008a0_0;
    %store/vec4 v0x7fcc0b810b30_0, 0, 8;
    %jmp T_2.17;
T_2.17 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fcc09f00040;
T_3 ;
    %vpi_call 2 52 "$display", "Starting test suite: demux_thicc" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fcc0b811c60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fcc0b810f00_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fcc0b811cf0_0, 0, 4;
    %pushi/vec4 90, 0, 8;
    %store/vec4 v0x7fcc0b810fc0_0, 0, 8;
    %delay 10, 0;
    %load/vec4 v0x7fcc0b811060_0;
    %cmpi/ne 90, 0, 8;
    %jmp/0xz  T_3.0, 6;
    %vpi_call 2 62 "$write", "%c[1;31m", 32'sb00000000000000000000000000011011 {0 0 0};
    %vpi_call 2 63 "$display", "X   FAIL: [%s] Got: %b, Expected: %b", "Selected out is correct", v0x7fcc0b811060_0, 8'b01011010 {0 0 0};
    %vpi_call 2 64 "$write", "%c[0m", 32'sb00000000000000000000000000011011 {0 0 0};
    %load/vec4 v0x7fcc0b810f00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fcc0b810f00_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %vpi_call 2 67 "$write", "%c[32m", 32'sb00000000000000000000000000011011 {0 0 0};
    %vpi_call 2 68 "$display", "    PASS: [%s]", "Selected out is correct" {0 0 0};
    %vpi_call 2 69 "$write", "%c[0m", 32'sb00000000000000000000000000011011 {0 0 0};
    %load/vec4 v0x7fcc0b811c60_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fcc0b811c60_0, 0, 32;
T_3.1 ;
    %delay 10, 0;
    %load/vec4 v0x7fcc0b8110f0_0;
    %cmpi/ne 0, 0, 8;
    %jmp/0xz  T_3.2, 6;
    %vpi_call 2 63 "$write", "%c[1;31m", 32'sb00000000000000000000000000011011 {0 0 0};
    %vpi_call 2 64 "$display", "X   FAIL: [%s] Got: %b, Expected: %b", "Unselected out is 0", v0x7fcc0b8110f0_0, 8'b00000000 {0 0 0};
    %vpi_call 2 65 "$write", "%c[0m", 32'sb00000000000000000000000000011011 {0 0 0};
    %load/vec4 v0x7fcc0b810f00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fcc0b810f00_0, 0, 32;
    %jmp T_3.3;
T_3.2 ;
    %vpi_call 2 68 "$write", "%c[32m", 32'sb00000000000000000000000000011011 {0 0 0};
    %vpi_call 2 69 "$display", "    PASS: [%s]", "Unselected out is 0" {0 0 0};
    %vpi_call 2 70 "$write", "%c[0m", 32'sb00000000000000000000000000011011 {0 0 0};
    %load/vec4 v0x7fcc0b811c60_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fcc0b811c60_0, 0, 32;
T_3.3 ;
    %delay 10, 0;
    %load/vec4 v0x7fcc0b8118c0_0;
    %cmpi/ne 0, 0, 8;
    %jmp/0xz  T_3.4, 6;
    %vpi_call 2 64 "$write", "%c[1;31m", 32'sb00000000000000000000000000011011 {0 0 0};
    %vpi_call 2 65 "$display", "X   FAIL: [%s] Got: %b, Expected: %b", "Other unselected out is 0", v0x7fcc0b8118c0_0, 8'b00000000 {0 0 0};
    %vpi_call 2 66 "$write", "%c[0m", 32'sb00000000000000000000000000011011 {0 0 0};
    %load/vec4 v0x7fcc0b810f00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fcc0b810f00_0, 0, 32;
    %jmp T_3.5;
T_3.4 ;
    %vpi_call 2 69 "$write", "%c[32m", 32'sb00000000000000000000000000011011 {0 0 0};
    %vpi_call 2 70 "$display", "    PASS: [%s]", "Other unselected out is 0" {0 0 0};
    %vpi_call 2 71 "$write", "%c[0m", 32'sb00000000000000000000000000011011 {0 0 0};
    %load/vec4 v0x7fcc0b811c60_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fcc0b811c60_0, 0, 32;
T_3.5 ;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0x7fcc0b810fc0_0, 0, 8;
    %delay 10, 0;
    %load/vec4 v0x7fcc0b811060_0;
    %cmpi/ne 15, 0, 8;
    %jmp/0xz  T_3.6, 6;
    %vpi_call 2 69 "$write", "%c[1;31m", 32'sb00000000000000000000000000011011 {0 0 0};
    %vpi_call 2 70 "$display", "X   FAIL: [%s] Got: %b, Expected: %b", "Selected out is correct", v0x7fcc0b811060_0, 8'b00001111 {0 0 0};
    %vpi_call 2 71 "$write", "%c[0m", 32'sb00000000000000000000000000011011 {0 0 0};
    %load/vec4 v0x7fcc0b810f00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fcc0b810f00_0, 0, 32;
    %jmp T_3.7;
T_3.6 ;
    %vpi_call 2 74 "$write", "%c[32m", 32'sb00000000000000000000000000011011 {0 0 0};
    %vpi_call 2 75 "$display", "    PASS: [%s]", "Selected out is correct" {0 0 0};
    %vpi_call 2 76 "$write", "%c[0m", 32'sb00000000000000000000000000011011 {0 0 0};
    %load/vec4 v0x7fcc0b811c60_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fcc0b811c60_0, 0, 32;
T_3.7 ;
    %delay 10, 0;
    %load/vec4 v0x7fcc0b8110f0_0;
    %cmpi/ne 0, 0, 8;
    %jmp/0xz  T_3.8, 6;
    %vpi_call 2 70 "$write", "%c[1;31m", 32'sb00000000000000000000000000011011 {0 0 0};
    %vpi_call 2 71 "$display", "X   FAIL: [%s] Got: %b, Expected: %b", "Unselected out is 0", v0x7fcc0b8110f0_0, 8'b00000000 {0 0 0};
    %vpi_call 2 72 "$write", "%c[0m", 32'sb00000000000000000000000000011011 {0 0 0};
    %load/vec4 v0x7fcc0b810f00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fcc0b810f00_0, 0, 32;
    %jmp T_3.9;
T_3.8 ;
    %vpi_call 2 75 "$write", "%c[32m", 32'sb00000000000000000000000000011011 {0 0 0};
    %vpi_call 2 76 "$display", "    PASS: [%s]", "Unselected out is 0" {0 0 0};
    %vpi_call 2 77 "$write", "%c[0m", 32'sb00000000000000000000000000011011 {0 0 0};
    %load/vec4 v0x7fcc0b811c60_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fcc0b811c60_0, 0, 32;
T_3.9 ;
    %delay 10, 0;
    %load/vec4 v0x7fcc0b8118c0_0;
    %cmpi/ne 0, 0, 8;
    %jmp/0xz  T_3.10, 6;
    %vpi_call 2 71 "$write", "%c[1;31m", 32'sb00000000000000000000000000011011 {0 0 0};
    %vpi_call 2 72 "$display", "X   FAIL: [%s] Got: %b, Expected: %b", "Other unselected out is 0", v0x7fcc0b8118c0_0, 8'b00000000 {0 0 0};
    %vpi_call 2 73 "$write", "%c[0m", 32'sb00000000000000000000000000011011 {0 0 0};
    %load/vec4 v0x7fcc0b810f00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fcc0b810f00_0, 0, 32;
    %jmp T_3.11;
T_3.10 ;
    %vpi_call 2 76 "$write", "%c[32m", 32'sb00000000000000000000000000011011 {0 0 0};
    %vpi_call 2 77 "$display", "    PASS: [%s]", "Other unselected out is 0" {0 0 0};
    %vpi_call 2 78 "$write", "%c[0m", 32'sb00000000000000000000000000011011 {0 0 0};
    %load/vec4 v0x7fcc0b811c60_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fcc0b811c60_0, 0, 32;
T_3.11 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7fcc0b811cf0_0, 0, 4;
    %delay 10, 0;
    %load/vec4 v0x7fcc0b811060_0;
    %cmpi/ne 0, 0, 8;
    %jmp/0xz  T_3.12, 6;
    %vpi_call 2 76 "$write", "%c[1;31m", 32'sb00000000000000000000000000011011 {0 0 0};
    %vpi_call 2 77 "$display", "X   FAIL: [%s] Got: %b, Expected: %b", "Unselected out is back to 0", v0x7fcc0b811060_0, 8'b00000000 {0 0 0};
    %vpi_call 2 78 "$write", "%c[0m", 32'sb00000000000000000000000000011011 {0 0 0};
    %load/vec4 v0x7fcc0b810f00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fcc0b810f00_0, 0, 32;
    %jmp T_3.13;
T_3.12 ;
    %vpi_call 2 81 "$write", "%c[32m", 32'sb00000000000000000000000000011011 {0 0 0};
    %vpi_call 2 82 "$display", "    PASS: [%s]", "Unselected out is back to 0" {0 0 0};
    %vpi_call 2 83 "$write", "%c[0m", 32'sb00000000000000000000000000011011 {0 0 0};
    %load/vec4 v0x7fcc0b811c60_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fcc0b811c60_0, 0, 32;
T_3.13 ;
    %delay 10, 0;
    %load/vec4 v0x7fcc0b811300_0;
    %cmpi/ne 15, 0, 8;
    %jmp/0xz  T_3.14, 6;
    %vpi_call 2 77 "$write", "%c[1;31m", 32'sb00000000000000000000000000011011 {0 0 0};
    %vpi_call 2 78 "$display", "X   FAIL: [%s] Got: %b, Expected: %b", "New selected out is correct", v0x7fcc0b811300_0, 8'b00001111 {0 0 0};
    %vpi_call 2 79 "$write", "%c[0m", 32'sb00000000000000000000000000011011 {0 0 0};
    %load/vec4 v0x7fcc0b810f00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fcc0b810f00_0, 0, 32;
    %jmp T_3.15;
T_3.14 ;
    %vpi_call 2 82 "$write", "%c[32m", 32'sb00000000000000000000000000011011 {0 0 0};
    %vpi_call 2 83 "$display", "    PASS: [%s]", "New selected out is correct" {0 0 0};
    %vpi_call 2 84 "$write", "%c[0m", 32'sb00000000000000000000000000011011 {0 0 0};
    %load/vec4 v0x7fcc0b811c60_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fcc0b811c60_0, 0, 32;
T_3.15 ;
    %delay 10, 0;
    %load/vec4 v0x7fcc0b811810_0;
    %cmpi/ne 0, 0, 8;
    %jmp/0xz  T_3.16, 6;
    %vpi_call 2 78 "$write", "%c[1;31m", 32'sb00000000000000000000000000011011 {0 0 0};
    %vpi_call 2 79 "$display", "X   FAIL: [%s] Got: %b, Expected: %b", "Other unselected out is 0", v0x7fcc0b811810_0, 8'b00000000 {0 0 0};
    %vpi_call 2 80 "$write", "%c[0m", 32'sb00000000000000000000000000011011 {0 0 0};
    %load/vec4 v0x7fcc0b810f00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fcc0b810f00_0, 0, 32;
    %jmp T_3.17;
T_3.16 ;
    %vpi_call 2 83 "$write", "%c[32m", 32'sb00000000000000000000000000011011 {0 0 0};
    %vpi_call 2 84 "$display", "    PASS: [%s]", "Other unselected out is 0" {0 0 0};
    %vpi_call 2 85 "$write", "%c[0m", 32'sb00000000000000000000000000011011 {0 0 0};
    %load/vec4 v0x7fcc0b811c60_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fcc0b811c60_0, 0, 32;
T_3.17 ;
    %vpi_call 2 79 "$display", "Pass: %0d, Fail: %0d", v0x7fcc0b811c60_0, v0x7fcc0b810f00_0 {0 0 0};
    %vpi_call 2 80 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "demux_thicc_tb.v";
    "./../components/demux_thicc.v";
