{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708560004290 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708560004290 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 21 19:00:04 2024 " "Processing started: Wed Feb 21 19:00:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708560004290 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1708560004290 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off spj_riscv_core -c spj_riscv_core --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off spj_riscv_core -c spj_riscv_core --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1708560004290 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1708560004933 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1708560004933 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start START spj_fp_adder.v(13) " "Verilog HDL Declaration information at spj_fp_adder.v(13): object \"start\" differs only in case from object \"START\" in the same scope" {  } { { "spj_fp_adder.v" "" { Text "C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_fp_adder.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1708560011779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spj_fp_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file spj_fp_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Float_Add " "Found entity 1: Float_Add" {  } { { "spj_fp_adder.v" "" { Text "C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_fp_adder.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708560011781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708560011781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spj_risc_core_tb.v 2 2 " "Found 2 design units, including 2 entities, in source file spj_risc_core_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 spj_ir2assembly_v " "Found entity 1: spj_ir2assembly_v" {  } { { "spj_ir2assembly_v.v" "" { Text "C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_ir2assembly_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708560011787 ""} { "Info" "ISGN_ENTITY_NAME" "2 spj_risc_core_tb " "Found entity 2: spj_risc_core_tb" {  } { { "spj_risc_core_tb.v" "" { Text "C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_risc_core_tb.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708560011787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708560011787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spjrisc521_ram1.v 1 1 " "Found 1 design units, including 1 entities, in source file spjrisc521_ram1.v" { { "Info" "ISGN_ENTITY_NAME" "1 spjRISC521_ram1 " "Found entity 1: spjRISC521_ram1" {  } { { "spjRISC521_ram1.v" "" { Text "C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spjRISC521_ram1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708560011794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708560011794 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "spj_riscv_core.v(172) " "Verilog HDL information at spj_riscv_core.v(172): always construct contains both blocking and non-blocking assignments" {  } { { "spj_riscv_core.v" "" { Text "C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_riscv_core.v" 172 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1708560011798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spj_riscv_core.v 1 1 " "Found 1 design units, including 1 entities, in source file spj_riscv_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 spj_riscv_core " "Found entity 1: spj_riscv_core" {  } { { "spj_riscv_core.v" "" { Text "C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_riscv_core.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708560011800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708560011800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spj_cam_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file spj_cam_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 spj_CAM_v2 " "Found entity 1: spj_CAM_v2" {  } { { "spj_CAM_v2.v" "" { Text "C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_CAM_v2.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708560011804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708560011804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spj_cache_v.v 1 1 " "Found 1 design units, including 1 entities, in source file spj_cache_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 spj_cache_v " "Found entity 1: spj_cache_v" {  } { { "spj_cache_v.v" "" { Text "C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_cache_v.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708560011811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708560011811 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WRITEBACK writeback spj_cache_4w_v2.v(47) " "Verilog HDL Declaration information at spj_cache_4w_v2.v(47): object \"WRITEBACK\" differs only in case from object \"writeback\" in the same scope" {  } { { "spj_cache_4w_v2.v" "" { Text "C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_cache_4w_v2.v" 47 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1708560011815 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FETCH fetch spj_cache_4w_v2.v(46) " "Verilog HDL Declaration information at spj_cache_4w_v2.v(46): object \"FETCH\" differs only in case from object \"fetch\" in the same scope" {  } { { "spj_cache_4w_v2.v" "" { Text "C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_cache_4w_v2.v" 46 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1708560011815 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EARLY_RESTART early_restart spj_cache_4w_v2.v(53) " "Verilog HDL Declaration information at spj_cache_4w_v2.v(53): object \"EARLY_RESTART\" differs only in case from object \"early_restart\" in the same scope" {  } { { "spj_cache_4w_v2.v" "" { Text "C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_cache_4w_v2.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1708560011815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spj_cache_4w_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file spj_cache_4w_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 spj_cache_4w_v2 " "Found entity 1: spj_cache_4w_v2" {  } { { "spj_cache_4w_v2.v" "" { Text "C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_cache_4w_v2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708560011816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708560011816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spj_riscv_ram1.v 1 1 " "Found 1 design units, including 1 entities, in source file spj_riscv_ram1.v" { { "Info" "ISGN_ENTITY_NAME" "1 spj_riscv_ram1 " "Found entity 1: spj_riscv_ram1" {  } { { "spj_riscv_ram1.v" "" { Text "C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_riscv_ram1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708560011822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708560011822 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "add_carry spj_fp_adder.v(38) " "Verilog HDL Implicit Net warning at spj_fp_adder.v(38): created implicit net for \"add_carry\"" {  } { { "spj_fp_adder.v" "" { Text "C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_fp_adder.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708560011822 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sub_borrow spj_fp_adder.v(39) " "Verilog HDL Implicit Net warning at spj_fp_adder.v(39): created implicit net for \"sub_borrow\"" {  } { { "spj_fp_adder.v" "" { Text "C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_fp_adder.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708560011822 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "spj_riscv_core " "Elaborating entity \"spj_riscv_core\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1708560011932 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SP spj_riscv_core.v(37) " "Verilog HDL or VHDL warning at spj_riscv_core.v(37): object \"SP\" assigned a value but never read" {  } { { "spj_riscv_core.v" "" { Text "C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_riscv_core.v" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1708560011958 "|spj_riscv_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TALUL spj_riscv_core.v(49) " "Verilog HDL or VHDL warning at spj_riscv_core.v(49): object \"TALUL\" assigned a value but never read" {  } { { "spj_riscv_core.v" "" { Text "C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_riscv_core.v" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1708560011958 "|spj_riscv_core"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "FP spj_riscv_core.v(167) " "Verilog HDL warning at spj_riscv_core.v(167): initial value for variable FP should be constant" {  } { { "spj_riscv_core.v" "" { Text "C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_riscv_core.v" 167 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1708560011959 "|spj_riscv_core"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spj_cache_4w_v2 spj_cache_4w_v2:pm_cache " "Elaborating entity \"spj_cache_4w_v2\" for hierarchy \"spj_cache_4w_v2:pm_cache\"" {  } { { "spj_riscv_core.v" "pm_cache" { Text "C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_riscv_core.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560011961 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "early_restart spj_cache_4w_v2.v(88) " "Verilog HDL or VHDL warning at spj_cache_4w_v2.v(88): object \"early_restart\" assigned a value but never read" {  } { { "spj_cache_4w_v2.v" "" { Text "C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_cache_4w_v2.v" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1708560011963 "|spj_riscv_core|spj_cache_4w_v2:pm_cache"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "spj_cache_4w_v2.v(110) " "Verilog HDL or VHDL warning at the spj_cache_4w_v2.v(110): index expression is not wide enough to address all of the elements in the array" {  } { { "spj_cache_4w_v2.v" "" { Text "C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_cache_4w_v2.v" 110 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Design Software" 0 -1 1708560011963 "|spj_riscv_core|spj_cache_4w_v2:pm_cache"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spj_CAM_v2 spj_cache_4w_v2:pm_cache\|spj_CAM_v2:tag_mem " "Elaborating entity \"spj_CAM_v2\" for hierarchy \"spj_cache_4w_v2:pm_cache\|spj_CAM_v2:tag_mem\"" {  } { { "spj_cache_4w_v2.v" "tag_mem" { Text "C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_cache_4w_v2.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560011964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spj_riscv_ram1 spj_cache_4w_v2:pm_cache\|spj_riscv_ram1:main_mem " "Elaborating entity \"spj_riscv_ram1\" for hierarchy \"spj_cache_4w_v2:pm_cache\|spj_riscv_ram1:main_mem\"" {  } { { "spj_cache_4w_v2.v" "main_mem" { Text "C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_cache_4w_v2.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560011975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram spj_cache_4w_v2:pm_cache\|spj_riscv_ram1:main_mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"spj_cache_4w_v2:pm_cache\|spj_riscv_ram1:main_mem\|altsyncram:altsyncram_component\"" {  } { { "spj_riscv_ram1.v" "altsyncram_component" { Text "C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_riscv_ram1.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560012044 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spj_cache_4w_v2:pm_cache\|spj_riscv_ram1:main_mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"spj_cache_4w_v2:pm_cache\|spj_riscv_ram1:main_mem\|altsyncram:altsyncram_component\"" {  } { { "spj_riscv_ram1.v" "" { Text "C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_riscv_ram1.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1708560012045 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spj_cache_4w_v2:pm_cache\|spj_riscv_ram1:main_mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"spj_cache_4w_v2:pm_cache\|spj_riscv_ram1:main_mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560012045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560012045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560012045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560012045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560012045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560012045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560012045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560012045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560012045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560012045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560012045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560012045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560012045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560012045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file spjRISC521_rom1.mif " "Parameter \"init_file\" = \"spjRISC521_rom1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560012045 ""}  } { { "spj_riscv_ram1.v" "" { Text "C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_riscv_ram1.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1708560012045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hbp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hbp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hbp1 " "Found entity 1: altsyncram_hbp1" {  } { { "db/altsyncram_hbp1.tdf" "" { Text "C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/db/altsyncram_hbp1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708560012127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708560012127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hbp1 spj_cache_4w_v2:pm_cache\|spj_riscv_ram1:main_mem\|altsyncram:altsyncram_component\|altsyncram_hbp1:auto_generated " "Elaborating entity \"altsyncram_hbp1\" for hierarchy \"spj_cache_4w_v2:pm_cache\|spj_riscv_ram1:main_mem\|altsyncram:altsyncram_component\|altsyncram_hbp1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560012129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/db/decode_dla.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708560012181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708560012181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla spj_cache_4w_v2:pm_cache\|spj_riscv_ram1:main_mem\|altsyncram:altsyncram_component\|altsyncram_hbp1:auto_generated\|decode_dla:decode3 " "Elaborating entity \"decode_dla\" for hierarchy \"spj_cache_4w_v2:pm_cache\|spj_riscv_ram1:main_mem\|altsyncram:altsyncram_component\|altsyncram_hbp1:auto_generated\|decode_dla:decode3\"" {  } { { "db/altsyncram_hbp1.tdf" "decode3" { Text "C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/db/altsyncram_hbp1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560012183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/db/decode_61a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708560012229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708560012229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a spj_cache_4w_v2:pm_cache\|spj_riscv_ram1:main_mem\|altsyncram:altsyncram_component\|altsyncram_hbp1:auto_generated\|decode_61a:rden_decode " "Elaborating entity \"decode_61a\" for hierarchy \"spj_cache_4w_v2:pm_cache\|spj_riscv_ram1:main_mem\|altsyncram:altsyncram_component\|altsyncram_hbp1:auto_generated\|decode_61a:rden_decode\"" {  } { { "db/altsyncram_hbp1.tdf" "rden_decode" { Text "C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/db/altsyncram_hbp1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560012231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ahb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ahb " "Found entity 1: mux_ahb" {  } { { "db/mux_ahb.tdf" "" { Text "C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/db/mux_ahb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708560012280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708560012280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ahb spj_cache_4w_v2:pm_cache\|spj_riscv_ram1:main_mem\|altsyncram:altsyncram_component\|altsyncram_hbp1:auto_generated\|mux_ahb:mux2 " "Elaborating entity \"mux_ahb\" for hierarchy \"spj_cache_4w_v2:pm_cache\|spj_riscv_ram1:main_mem\|altsyncram:altsyncram_component\|altsyncram_hbp1:auto_generated\|mux_ahb:mux2\"" {  } { { "db/altsyncram_hbp1.tdf" "mux2" { Text "C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/db/altsyncram_hbp1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560012283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spj_cache_v spj_cache_4w_v2:pm_cache\|spj_cache_v:cache_mem " "Elaborating entity \"spj_cache_v\" for hierarchy \"spj_cache_4w_v2:pm_cache\|spj_cache_v:cache_mem\"" {  } { { "spj_cache_4w_v2.v" "cache_mem" { Text "C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_cache_4w_v2.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560012319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram spj_cache_4w_v2:pm_cache\|spj_cache_v:cache_mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"spj_cache_4w_v2:pm_cache\|spj_cache_v:cache_mem\|altsyncram:altsyncram_component\"" {  } { { "spj_cache_v.v" "altsyncram_component" { Text "C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_cache_v.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560012331 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spj_cache_4w_v2:pm_cache\|spj_cache_v:cache_mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"spj_cache_4w_v2:pm_cache\|spj_cache_v:cache_mem\|altsyncram:altsyncram_component\"" {  } { { "spj_cache_v.v" "" { Text "C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_cache_v.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1708560012332 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spj_cache_4w_v2:pm_cache\|spj_cache_v:cache_mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"spj_cache_4w_v2:pm_cache\|spj_cache_v:cache_mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560012332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560012332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560012332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560012332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560012332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560012332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560012332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560012332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560012332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560012332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560012332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560012332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560012332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560012332 ""}  } { { "spj_cache_v.v" "" { Text "C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_cache_v.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1708560012332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5dm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5dm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5dm1 " "Found entity 1: altsyncram_5dm1" {  } { { "db/altsyncram_5dm1.tdf" "" { Text "C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/db/altsyncram_5dm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708560012385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708560012385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5dm1 spj_cache_4w_v2:pm_cache\|spj_cache_v:cache_mem\|altsyncram:altsyncram_component\|altsyncram_5dm1:auto_generated " "Elaborating entity \"altsyncram_5dm1\" for hierarchy \"spj_cache_4w_v2:pm_cache\|spj_cache_v:cache_mem\|altsyncram:altsyncram_component\|altsyncram_5dm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560012387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spj_cache_4w_v2 spj_cache_4w_v2:dm_cache " "Elaborating entity \"spj_cache_4w_v2\" for hierarchy \"spj_cache_4w_v2:dm_cache\"" {  } { { "spj_riscv_core.v" "dm_cache" { Text "C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_riscv_core.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560012397 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "early_restart spj_cache_4w_v2.v(88) " "Verilog HDL or VHDL warning at spj_cache_4w_v2.v(88): object \"early_restart\" assigned a value but never read" {  } { { "spj_cache_4w_v2.v" "" { Text "C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_cache_4w_v2.v" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1708560012399 "|spj_riscv_core|spj_cache_4w_v2:dm_cache"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "spj_cache_4w_v2.v(110) " "Verilog HDL or VHDL warning at the spj_cache_4w_v2.v(110): index expression is not wide enough to address all of the elements in the array" {  } { { "spj_cache_4w_v2.v" "" { Text "C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_cache_4w_v2.v" 110 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Design Software" 0 -1 1708560012399 "|spj_riscv_core|spj_cache_4w_v2:dm_cache"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spj_riscv_ram1 spj_cache_4w_v2:dm_cache\|spj_riscv_ram1:main_mem " "Elaborating entity \"spj_riscv_ram1\" for hierarchy \"spj_cache_4w_v2:dm_cache\|spj_riscv_ram1:main_mem\"" {  } { { "spj_cache_4w_v2.v" "main_mem" { Text "C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_cache_4w_v2.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560012407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram spj_cache_4w_v2:dm_cache\|spj_riscv_ram1:main_mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"spj_cache_4w_v2:dm_cache\|spj_riscv_ram1:main_mem\|altsyncram:altsyncram_component\"" {  } { { "spj_riscv_ram1.v" "altsyncram_component" { Text "C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_riscv_ram1.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560012417 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spj_cache_4w_v2:dm_cache\|spj_riscv_ram1:main_mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"spj_cache_4w_v2:dm_cache\|spj_riscv_ram1:main_mem\|altsyncram:altsyncram_component\"" {  } { { "spj_riscv_ram1.v" "" { Text "C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_riscv_ram1.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1708560012418 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spj_cache_4w_v2:dm_cache\|spj_riscv_ram1:main_mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"spj_cache_4w_v2:dm_cache\|spj_riscv_ram1:main_mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560012418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560012418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560012418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560012418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560012418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560012418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560012418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560012418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560012418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560012418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560012418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560012418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560012418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560012418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file spj_dm_rom.mif " "Parameter \"init_file\" = \"spj_dm_rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560012418 ""}  } { { "spj_riscv_ram1.v" "" { Text "C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_riscv_ram1.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1708560012418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_71p1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_71p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_71p1 " "Found entity 1: altsyncram_71p1" {  } { { "db/altsyncram_71p1.tdf" "" { Text "C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/db/altsyncram_71p1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708560012503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708560012503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_71p1 spj_cache_4w_v2:dm_cache\|spj_riscv_ram1:main_mem\|altsyncram:altsyncram_component\|altsyncram_71p1:auto_generated " "Elaborating entity \"altsyncram_71p1\" for hierarchy \"spj_cache_4w_v2:dm_cache\|spj_riscv_ram1:main_mem\|altsyncram:altsyncram_component\|altsyncram_71p1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560012505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Float_Add Float_Add:spj_fp_add " "Elaborating entity \"Float_Add\" for hierarchy \"Float_Add:spj_fp_add\"" {  } { { "spj_riscv_core.v" "spj_fp_add" { Text "C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_riscv_core.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560012577 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "expsub spj_fp_adder.v(63) " "Verilog HDL Always Construct warning at spj_fp_adder.v(63): inferring latch(es) for variable \"expsub\", which holds its previous value in one or more paths through the always construct" {  } { { "spj_fp_adder.v" "" { Text "C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_fp_adder.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708560012579 "|spj_riscv_core|Float_Add:spj_fp_add"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "abs_diff spj_fp_adder.v(63) " "Verilog HDL Always Construct warning at spj_fp_adder.v(63): inferring latch(es) for variable \"abs_diff\", which holds its previous value in one or more paths through the always construct" {  } { { "spj_fp_adder.v" "" { Text "C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_fp_adder.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708560012579 "|spj_riscv_core|Float_Add:spj_fp_add"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "X_mantissa spj_fp_adder.v(63) " "Verilog HDL Always Construct warning at spj_fp_adder.v(63): inferring latch(es) for variable \"X_mantissa\", which holds its previous value in one or more paths through the always construct" {  } { { "spj_fp_adder.v" "" { Text "C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_fp_adder.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708560012579 "|spj_riscv_core|Float_Add:spj_fp_add"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Y_mantissa spj_fp_adder.v(63) " "Verilog HDL Always Construct warning at spj_fp_adder.v(63): inferring latch(es) for variable \"Y_mantissa\", which holds its previous value in one or more paths through the always construct" {  } { { "spj_fp_adder.v" "" { Text "C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_fp_adder.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708560012579 "|spj_riscv_core|Float_Add:spj_fp_add"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1708560012983 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/output_files/spj_riscv_core.map.smsg " "Generated suppressed messages file C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/output_files/spj_riscv_core.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1708560013036 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708560013060 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 21 19:00:13 2024 " "Processing ended: Wed Feb 21 19:00:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708560013060 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708560013060 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708560013060 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1708560013060 ""}
