
                         Lattice Mapping Report File

Design:  seven_segment_multiplexer
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2024.2.0.3.0
Mapped on: Tue Sep  9 10:24:38 2025

Design Information
------------------

Command line:   map -i lab2_aiprototype_impl_1_syn.udb -o
     lab2_aiprototype_impl_1_map.udb -mp lab2_aiprototype_impl_1.mrp -hierrpt
     -gui -msgset C:/Users/wchan/Documents/GitHub/e155Lab2/AI_prototype/lab2_aip
     rototype/promote.xml

Design Summary
--------------

   Number of slice registers:  15 out of  5280 (<1%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:            20 out of  5280 (<1%)
      Number of logic LUT4s:              12
      Number of replicated LUT4s:          8
      Number of ripple logic:              0 (0 LUT4s)
   Number of IO sites used:   24 out of 39 (62%)
      Number of IO sites used for general PIO: 24
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 24 out of 36 (67%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 24 out of 39 (62%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  1
      Net clk_c: 15 loads, 15 rising, 0 falling (Driver: Port clk)
   Number of Clock Enables:  2
      Net toggle_N_29: 7 loads, 7 SLICEs
      Net toggle: 7 loads, 7 SLICEs
   Number of LSRs:  1
      Pin rst: 15 loads, 15 SLICEs (Net: rst_c)
   Top 10 highest fanout non-clock nets:
      Net rst_c: 15 loads
      Net current_input[0]: 14 loads
      Net current_input[1]: 14 loads
      Net current_input[2]: 14 loads

                                    Page 1





Design Summary (cont)
---------------------
      Net current_input[3]: 14 loads
      Net toggle: 13 loads
      Net toggle_N_29: 7 loads
      Net decoded_output[4]: 1 loads
      Net decoded_output[5]: 1 loads
      Net in0_c_0: 1 loads





   Number of warnings:  0
   Number of criticals: 0
   Number of errors:    0

Design Errors/Criticals/Warnings
--------------------------------

   No error, critical, or warning presents.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| in1[0]              | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| in1[1]              | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| in1[2]              | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| in1[3]              | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| in0[0]              | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| in0[1]              | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| in0[2]              | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| in0[3]              | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rst                 | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| clk                 | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| seg1[0]             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| seg1[1]             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| seg1[2]             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| seg1[3]             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| seg1[4]             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| seg1[5]             | OUTPUT    |           |       |       |           |

                                    Page 2





IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+-------+-------+-----------+
| seg1[6]             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| seg0[0]             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| seg0[1]             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| seg0[2]             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| seg0[3]             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| seg0[4]             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| seg0[5]             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| seg0[6]             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block in1_pad[0].vlo_inst was optimized away.
Block i15 was optimized away.

Constraint Summary
------------------

   Total number of constraints: 0
   Total number of constraints dropped: 0

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 62 MB
Checksum -- map: bb71a31555da9085c60f81315a096d28293dad3





















                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor
     Corporation,  All rights reserved.
