ncsim: 15.20-s035: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	ncsim	15.20-s035: Started on Aug 19, 2020 at 21:01:39 EDT
ncsim
    -input part2a.run
    -batch
    -logfile part2a.out
    -messages
    -cdslib /afs/umbc.edu/users/s/q/squire/home/cs411/vhdl2/cds.lib
    -hdlvar /afs/umbc.edu/users/s/q/squire/home/cs411/vhdl2/hdl.var
    part2a

Loading snapshot vhdl.part2a:schematic .................... Done
ncsim> run 270 ns
---PC--- --inst--  loadmem process input .abs file
00000000 8C0F007C        lw   $15,w1($0)
00000004 8C100080        lw   $16,w2($0)
00000008 00000000        nop    -- must wait to do add
0000000C 020F8820        add  $17,$16,$15  -- $16 forwarded
00000010 02309020        add  $18,$17,$16  -- $17 forwarded
00000014 02329820        add  $19,$17,$18	 -- both forwarded
00000018 0013A044        sll  $20,$19,1    -- $19 forwarded 
0000001C 0294A820        add  $21,$20,$20  -- $20 forwarded on both
00000020 00000000        nop               -- must wait to do beq
00000024 76950005        beq  $20,$21,lab1 -- $18 forwarded, no branch
00000028 8C01007C        lw   $1,w1($0)
0000002C 0800000F        j    lab1
00000030 8C02007C        lw   $2,w1($0)    -- branch slot, always
00000034 8C0A0090        lw   $10,w6($0)   -- not executed
00000038 00000000        nop
0000003C AC010080 lab1:  sw   $1,w2($0)
00000040 AC020088        sw   $2,w4($0)
00000044 74410003        beq  $2,$1,lab2   -- no forward, does branch 
00000048 8C080080        lw   $8,w2($0)    -- always execute
0000004C 8C090090        lw   $9,w6($0)    -- not executed
00000050 00000000        nop
00000054 8C05008C lab2:  lw   $5,w5($0)
00000058 74500002        beq  $2,$16,lab4  -- no forward, no branch
0000005C 8C060090        lw   $6,w6($0) 
00000060 3007007C        addi $7,w1($0)
00000064 ACE60000 lab4:  sw   $6,0($7)
00000068 AC07008C        sw   $7,w5($0)
0000006C 00AF180F        or   $3,$5,$15
00000070 00000000        nop
00000074 00000000        nop
00000078 00000000        nop
0000007C 11111111 w1:    word 0x11111111
00000080 22222222 w2:    word 0x22222222
00000084 33333333 w3:    word 0x33333333
00000088 44444444 w4:    word 0x44444444
0000008C 55555555 w5:    word 0x55555555
00000090 66666666 w6:    word 0x66666666
loadmem ends. memory loaded
clock 0  inst=8C0F007C  PC   =00000000 PCnext=00000004
ID  stage  IR=00000000                                                 rd=00000
EX  stage  IR=00000000  EX_A =00000000  EX_B =00000000  EX_C =00000000 rd=00000
EX  stage             EX_aluB=00000000 EX_res=00000000
MEM stage  IR=00000000  addr =00000000  data =00000000                 rd=00000
WB  stage  IR=00000000  read =00000000  pass =00000000 result=00000000 rd=00000
control RegDst=1  ALUSrc=0  MemtoReg=0  MEMRead=0  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 00000000 00000000 00000000 11111111 22222222 33333333 44444444 55555555 

clock 1  inst=8C100080  PC   =00000004 PCnext=00000008
ID  stage  IR=8C0F007C                                                 rd=01111
EX  stage  IR=00000000  EX_A =00000000  EX_B =00000000  EX_C =00000000 rd=00000
EX  stage             EX_aluB=00000000 EX_res=00000000
MEM stage  IR=00000000  addr =00000000  data =00000000                 rd=00000
WB  stage  IR=00000000  read =00000000  pass =00000000 result=00000000 rd=00000
control RegDst=0  ALUSrc=0  MemtoReg=0  MEMRead=0  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 00000000 00000000 00000000 11111111 22222222 33333333 44444444 55555555 

clock 2  inst=00000000  PC   =00000008 PCnext=0000000C
ID  stage  IR=8C100080                                                 rd=10000
EX  stage  IR=8C0F007C  EX_A =00000000  EX_B =00000000  EX_C =0000007C rd=01111
EX  stage             EX_aluB=0000007C EX_res=0000007C
MEM stage  IR=00000000  addr =00000000  data =00000000                 rd=00000
WB  stage  IR=00000000  read =00000000  pass =00000000 result=00000000 rd=00000
control RegDst=0  ALUSrc=1  MemtoReg=0  MEMRead=0  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 00000000 00000000 00000000 11111111 22222222 33333333 44444444 55555555 

clock 3  inst=020F8820  PC   =0000000C PCnext=00000010
ID  stage  IR=00000000                                                 rd=00000
EX  stage  IR=8C100080  EX_A =00000000  EX_B =00000000  EX_C =00000080 rd=10000
EX  stage             EX_aluB=00000080 EX_res=00000080
MEM stage  IR=8C0F007C  addr =0000007C  data =00000000  read =11111111 rd=01111
WB  stage  IR=00000000  read =00000000  pass =00000000 result=00000000 rd=00000
control RegDst=1  ALUSrc=1  MemtoReg=0  MEMRead=1  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 00000000 00000000 00000000 11111111 22222222 33333333 44444444 55555555 

clock 4  inst=02309020  PC   =00000010 PCnext=00000014
ID  stage  IR=020F8820  write=11111111  into =0000000F                 rd=10001
EX  stage  IR=00000000  EX_A =00000000  EX_B =00000000  EX_C =00000000 rd=00000
EX  stage             EX_aluB=00000000 EX_res=00000000
MEM stage  IR=8C100080  addr =00000080  data =00000000  read =22222222 rd=10000
WB  stage  IR=8C0F007C  read =11111111  pass =0000007C result=11111111 rd=01111
control RegDst=1  ALUSrc=0  MemtoReg=1  MEMRead=1  MEMWrite=0  WB_write_enb=1
reg 0-7 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 11111111 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 00000000 00000000 00000000 11111111 22222222 33333333 44444444 55555555 

clock 5  inst=02329820  PC   =00000014 PCnext=00000018
ID  stage  IR=02309020  write=22222222  into =00000010                 rd=10010
EX  stage  IR=020F8820  EX_A =00000000  EX_B =11111111  EX_C =FFFF8820 rd=10001
EX  stage             EX_aluB=11111111 EX_res=33333333
MEM stage  IR=00000000  addr =00000000  data =00000000                 rd=00000
WB  stage  IR=8C100080  read =22222222  pass =00000080 result=22222222 rd=10000
control RegDst=1  ALUSrc=0  MemtoReg=1  MEMRead=0  MEMWrite=0  WB_write_enb=1
reg 0-7 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 11111111 
  16-23 22222222 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 00000000 00000000 00000000 11111111 22222222 33333333 44444444 55555555 

clock 6  inst=0013A044  PC   =00000018 PCnext=0000001C
ID  stage  IR=02329820                                                 rd=10011
EX  stage  IR=02309020  EX_A =00000000  EX_B =22222222  EX_C =FFFF9020 rd=10010
EX  stage             EX_aluB=22222222 EX_res=55555555
MEM stage  IR=020F8820  addr =33333333  data =11111111                 rd=10001
WB  stage  IR=00000000  read =00000000  pass =00000000 result=00000000 rd=00000
control RegDst=1  ALUSrc=0  MemtoReg=0  MEMRead=0  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 11111111 
  16-23 22222222 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 00000000 00000000 00000000 11111111 22222222 33333333 44444444 55555555 

clock 7  inst=0294A820  PC   =0000001C PCnext=00000020
ID  stage  IR=0013A044  write=33333333  into =00000011                 rd=10100
EX  stage  IR=02329820  EX_A =00000000  EX_B =00000000  EX_C =FFFF9820 rd=10011
EX  stage             EX_aluB=55555555 EX_res=88888888
MEM stage  IR=02309020  addr =55555555  data =22222222                 rd=10010
WB  stage  IR=020F8820  read =00000000  pass =33333333 result=33333333 rd=10001
control RegDst=1  ALUSrc=0  MemtoReg=0  MEMRead=0  MEMWrite=0  WB_write_enb=1
reg 0-7 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 11111111 
  16-23 22222222 33333333 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 00000000 00000000 00000000 11111111 22222222 33333333 44444444 55555555 

clock 8  inst=00000000  PC   =00000020 PCnext=00000024
ID  stage  IR=0294A820  write=55555555  into =00000012                 rd=10101
EX  stage  IR=0013A044  EX_A =00000000  EX_B =00000000  EX_C =FFFFA044 rd=10100
EX  stage             EX_aluB=88888888 EX_res=11111110
MEM stage  IR=02329820  addr =88888888  data =00000000                 rd=10011
WB  stage  IR=02309020  read =00000000  pass =55555555 result=55555555 rd=10010
control RegDst=1  ALUSrc=0  MemtoReg=0  MEMRead=0  MEMWrite=0  WB_write_enb=1
reg 0-7 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 11111111 
  16-23 22222222 33333333 55555555 00000000 00000000 00000000 00000000 00000000 
RAM 70- 00000000 00000000 00000000 11111111 22222222 33333333 44444444 55555555 

clock 9  inst=76950005  PC   =00000024 PCnext=00000028
ID  stage  IR=00000000  write=88888888  into =00000013                 rd=00000
EX  stage  IR=0294A820  EX_A =00000000  EX_B =00000000  EX_C =FFFFA820 rd=10101
EX  stage             EX_aluB=11111110 EX_res=22222220
MEM stage  IR=0013A044  addr =11111110  data =00000000                 rd=10100
WB  stage  IR=02329820  read =00000000  pass =88888888 result=88888888 rd=10011
control RegDst=1  ALUSrc=0  MemtoReg=0  MEMRead=0  MEMWrite=0  WB_write_enb=1
reg 0-7 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 11111111 
  16-23 22222222 33333333 55555555 88888888 00000000 00000000 00000000 00000000 
RAM 70- 00000000 00000000 00000000 11111111 22222222 33333333 44444444 55555555 

clock 10  inst=8C01007C  PC   =00000028 PCnext=0000002C
ID  stage  IR=76950005  write=11111110  into =00000014                 rd=00000
EX  stage  IR=00000000  EX_A =00000000  EX_B =00000000  EX_C =00000000 rd=00000
EX  stage             EX_aluB=00000000 EX_res=00000000
MEM stage  IR=0294A820  addr =22222220  data =00000000                 rd=10101
WB  stage  IR=0013A044  read =00000000  pass =11111110 result=11111110 rd=10100
control RegDst=0  ALUSrc=0  MemtoReg=0  MEMRead=0  MEMWrite=0  WB_write_enb=1
reg 0-7 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 11111111 
  16-23 22222222 33333333 55555555 88888888 11111110 00000000 00000000 00000000 
RAM 70- 00000000 00000000 00000000 11111111 22222222 33333333 44444444 55555555 

clock 11  inst=0800000F  PC   =0000002C PCnext=00000030
ID  stage  IR=8C01007C  write=22222220  into =00000015                 rd=00001
EX  stage  IR=76950005  EX_A =11111110  EX_B =00000000  EX_C =00000005 rd=00000
EX  stage             EX_aluB=00000005 EX_res=11111115
MEM stage  IR=00000000  addr =00000000  data =00000000                 rd=00000
WB  stage  IR=0294A820  read =00000000  pass =22222220 result=22222220 rd=10101
control RegDst=0  ALUSrc=1  MemtoReg=0  MEMRead=0  MEMWrite=0  WB_write_enb=1
reg 0-7 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 11111111 
  16-23 22222222 33333333 55555555 88888888 11111110 22222220 00000000 00000000 
RAM 70- 00000000 00000000 00000000 11111111 22222222 33333333 44444444 55555555 

clock 12  inst=8C02007C  PC   =00000030 PCnext=0000003C
ID  stage  IR=0800000F                                                 rd=00000
EX  stage  IR=8C01007C  EX_A =00000000  EX_B =00000000  EX_C =0000007C rd=00001
EX  stage             EX_aluB=0000007C EX_res=0000007C
MEM stage  IR=76950005  addr =11111115  data =00000000                 rd=00000
WB  stage  IR=00000000  read =00000000  pass =00000000 result=00000000 rd=00000
control RegDst=0  ALUSrc=1  MemtoReg=0  MEMRead=0  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 11111111 
  16-23 22222222 33333333 55555555 88888888 11111110 22222220 00000000 00000000 
RAM 70- 00000000 00000000 00000000 11111111 22222222 33333333 44444444 55555555 

clock 13  inst=AC010080  PC   =0000003C PCnext=00000040
ID  stage  IR=8C02007C                                                 rd=00010
EX  stage  IR=0800000F  EX_A =00000000  EX_B =00000000  EX_C =0000000F rd=00000
EX  stage             EX_aluB=0000000F EX_res=0000000F
MEM stage  IR=8C01007C  addr =0000007C  data =00000000  read =11111111 rd=00001
WB  stage  IR=76950005  read =00000000  pass =11111115 result=11111115 rd=00000
control RegDst=0  ALUSrc=1  MemtoReg=0  MEMRead=1  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 11111111 
  16-23 22222222 33333333 55555555 88888888 11111110 22222220 00000000 00000000 
RAM 70- 00000000 00000000 00000000 11111111 22222222 33333333 44444444 55555555 

clock 14  inst=AC020088  PC   =00000040 PCnext=00000044
ID  stage  IR=AC010080  write=11111111  into =00000001                 rd=00000
EX  stage  IR=8C02007C  EX_A =00000000  EX_B =00000000  EX_C =0000007C rd=00010
EX  stage             EX_aluB=0000007C EX_res=0000007C
MEM stage  IR=0800000F  addr =0000000F  data =00000000                 rd=00000
WB  stage  IR=8C01007C  read =11111111  pass =0000007C result=11111111 rd=00001
control RegDst=0  ALUSrc=1  MemtoReg=1  MEMRead=0  MEMWrite=0  WB_write_enb=1
reg 0-7 00000000 11111111 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 11111111 
  16-23 22222222 33333333 55555555 88888888 11111110 22222220 00000000 00000000 
RAM 70- 00000000 00000000 00000000 11111111 22222222 33333333 44444444 55555555 

clock 15  inst=74410003  PC   =00000044 PCnext=00000048
ID  stage  IR=AC020088                                                 rd=00000
EX  stage  IR=AC010080  EX_A =00000000  EX_B =11111111  EX_C =00000080 rd=00000
EX  stage             EX_aluB=00000080 EX_res=00000080
MEM stage  IR=8C02007C  addr =0000007C  data =00000000  read =11111111 rd=00010
WB  stage  IR=0800000F  read =00000000  pass =0000000F result=0000000F rd=00000
control RegDst=0  ALUSrc=1  MemtoReg=0  MEMRead=1  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 11111111 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 11111111 
  16-23 22222222 33333333 55555555 88888888 11111110 22222220 00000000 00000000 
RAM 70- 00000000 00000000 00000000 11111111 22222222 33333333 44444444 55555555 

clock 16  inst=8C080080  PC   =00000048 PCnext=00000054
ID  stage  IR=74410003  write=11111111  into =00000002                 rd=00000
EX  stage  IR=AC020088  EX_A =00000000  EX_B =00000000  EX_C =00000088 rd=00000
EX  stage             EX_aluB=00000088 EX_res=00000088
MEM stage  IR=AC010080  addr =00000080  data =11111111  wrote=11111111 rd=00000
WB  stage  IR=8C02007C  read =11111111  pass =0000007C result=11111111 rd=00010
control RegDst=0  ALUSrc=1  MemtoReg=1  MEMRead=0  MEMWrite=1  WB_write_enb=1
reg 0-7 00000000 11111111 11111111 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 11111111 
  16-23 22222222 33333333 55555555 88888888 11111110 22222220 00000000 00000000 
RAM 70- 00000000 00000000 00000000 11111111 11111111 33333333 44444444 55555555 

clock 17  inst=8C05008C  PC   =00000054 PCnext=00000058
ID  stage  IR=8C080080                                                 rd=01000
EX  stage  IR=74410003  EX_A =11111111  EX_B =11111111  EX_C =00000003 rd=00000
EX  stage             EX_aluB=00000003 EX_res=11111114
MEM stage  IR=AC020088  addr =00000088  data =00000000  wrote=00000000 rd=00000
WB  stage  IR=AC010080  read =11111111  pass =00000080 result=00000080 rd=00000
control RegDst=0  ALUSrc=1  MemtoReg=0  MEMRead=0  MEMWrite=1  WB_write_enb=0
reg 0-7 00000000 11111111 11111111 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 11111111 
  16-23 22222222 33333333 55555555 88888888 11111110 22222220 00000000 00000000 
RAM 70- 00000000 00000000 00000000 11111111 11111111 33333333 00000000 55555555 

clock 18  inst=74500002  PC   =00000058 PCnext=0000005C
ID  stage  IR=8C05008C                                                 rd=00101
EX  stage  IR=8C080080  EX_A =00000000  EX_B =00000000  EX_C =00000080 rd=01000
EX  stage             EX_aluB=00000080 EX_res=00000080
MEM stage  IR=74410003  addr =11111114  data =11111111                 rd=00000
WB  stage  IR=AC020088  read =00000000  pass =00000088 result=00000088 rd=00000
control RegDst=0  ALUSrc=1  MemtoReg=0  MEMRead=0  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 11111111 11111111 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 11111111 
  16-23 22222222 33333333 55555555 88888888 11111110 22222220 00000000 00000000 
RAM 70- 00000000 00000000 00000000 11111111 11111111 33333333 00000000 55555555 

clock 19  inst=8C060090  PC   =0000005C PCnext=00000060
ID  stage  IR=74500002                                                 rd=00000
EX  stage  IR=8C05008C  EX_A =00000000  EX_B =00000000  EX_C =0000008C rd=00101
EX  stage             EX_aluB=0000008C EX_res=0000008C
MEM stage  IR=8C080080  addr =00000080  data =00000000  read =11111111 rd=01000
WB  stage  IR=74410003  read =00000000  pass =11111114 result=11111114 rd=00000
control RegDst=0  ALUSrc=1  MemtoReg=0  MEMRead=1  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 11111111 11111111 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 11111111 
  16-23 22222222 33333333 55555555 88888888 11111110 22222220 00000000 00000000 
RAM 70- 00000000 00000000 00000000 11111111 11111111 33333333 00000000 55555555 

clock 20  inst=3007007C  PC   =00000060 PCnext=00000064
ID  stage  IR=8C060090  write=11111111  into =00000008                 rd=00110
EX  stage  IR=74500002  EX_A =11111111  EX_B =22222222  EX_C =00000002 rd=00000
EX  stage             EX_aluB=00000002 EX_res=11111113
MEM stage  IR=8C05008C  addr =0000008C  data =00000000  read =55555555 rd=00101
WB  stage  IR=8C080080  read =11111111  pass =00000080 result=11111111 rd=01000
control RegDst=0  ALUSrc=1  MemtoReg=1  MEMRead=1  MEMWrite=0  WB_write_enb=1
reg 0-7 00000000 11111111 11111111 00000000 00000000 00000000 00000000 00000000 
   8-15 11111111 00000000 00000000 00000000 00000000 00000000 00000000 11111111 
  16-23 22222222 33333333 55555555 88888888 11111110 22222220 00000000 00000000 
RAM 70- 00000000 00000000 00000000 11111111 11111111 33333333 00000000 55555555 

clock 21  inst=ACE60000  PC   =00000064 PCnext=00000068
ID  stage  IR=3007007C  write=55555555  into =00000005                 rd=00111
EX  stage  IR=8C060090  EX_A =00000000  EX_B =00000000  EX_C =00000090 rd=00110
EX  stage             EX_aluB=00000090 EX_res=00000090
MEM stage  IR=74500002  addr =11111113  data =22222222                 rd=00000
WB  stage  IR=8C05008C  read =55555555  pass =0000008C result=55555555 rd=00101
control RegDst=0  ALUSrc=1  MemtoReg=1  MEMRead=0  MEMWrite=0  WB_write_enb=1
reg 0-7 00000000 11111111 11111111 00000000 00000000 55555555 00000000 00000000 
   8-15 11111111 00000000 00000000 00000000 00000000 00000000 00000000 11111111 
  16-23 22222222 33333333 55555555 88888888 11111110 22222220 00000000 00000000 
RAM 70- 00000000 00000000 00000000 11111111 11111111 33333333 00000000 55555555 

clock 22  inst=AC07008C  PC   =00000068 PCnext=0000006C
ID  stage  IR=ACE60000                                                 rd=00000
EX  stage  IR=3007007C  EX_A =00000000  EX_B =00000000  EX_C =0000007C rd=00111
EX  stage             EX_aluB=0000007C EX_res=0000007C
MEM stage  IR=8C060090  addr =00000090  data =00000000  read =66666666 rd=00110
WB  stage  IR=74500002  read =00000000  pass =11111113 result=11111113 rd=00000
control RegDst=0  ALUSrc=1  MemtoReg=0  MEMRead=1  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 11111111 11111111 00000000 00000000 55555555 00000000 00000000 
   8-15 11111111 00000000 00000000 00000000 00000000 00000000 00000000 11111111 
  16-23 22222222 33333333 55555555 88888888 11111110 22222220 00000000 00000000 
RAM 70- 00000000 00000000 00000000 11111111 11111111 33333333 00000000 55555555 

clock 23  inst=00AF180F  PC   =0000006C PCnext=00000070
ID  stage  IR=AC07008C  write=66666666  into =00000006                 rd=00000
EX  stage  IR=ACE60000  EX_A =00000000  EX_B =00000000  EX_C =00000000 rd=00000
EX  stage             EX_aluB=00000000 EX_res=0000007C
MEM stage  IR=3007007C  addr =0000007C  data =00000000                 rd=00111
WB  stage  IR=8C060090  read =66666666  pass =00000090 result=66666666 rd=00110
control RegDst=0  ALUSrc=1  MemtoReg=1  MEMRead=0  MEMWrite=0  WB_write_enb=1
reg 0-7 00000000 11111111 11111111 00000000 00000000 55555555 66666666 00000000 
   8-15 11111111 00000000 00000000 00000000 00000000 00000000 00000000 11111111 
  16-23 22222222 33333333 55555555 88888888 11111110 22222220 00000000 00000000 
RAM 70- 00000000 00000000 00000000 11111111 11111111 33333333 00000000 55555555 

clock 24  inst=00000000  PC   =00000070 PCnext=00000074
ID  stage  IR=00AF180F  write=0000007C  into =00000007                 rd=00011
EX  stage  IR=AC07008C  EX_A =00000000  EX_B =00000000  EX_C =0000008C rd=00000
EX  stage             EX_aluB=0000008C EX_res=0000008C
MEM stage  IR=ACE60000  addr =0000007C  data =00000000  wrote=00000000 rd=00000
WB  stage  IR=3007007C  read =00000000  pass =0000007C result=0000007C rd=00111
control RegDst=1  ALUSrc=1  MemtoReg=0  MEMRead=0  MEMWrite=1  WB_write_enb=1
reg 0-7 00000000 11111111 11111111 00000000 00000000 55555555 66666666 0000007C 
   8-15 11111111 00000000 00000000 00000000 00000000 00000000 00000000 11111111 
  16-23 22222222 33333333 55555555 88888888 11111110 22222220 00000000 00000000 
RAM 70- 00000000 00000000 00000000 00000000 11111111 33333333 00000000 55555555 

clock 25  inst=00000000  PC   =00000074 PCnext=00000078
ID  stage  IR=00000000                                                 rd=00000
EX  stage  IR=00AF180F  EX_A =55555555  EX_B =11111111  EX_C =0000180F rd=00011
EX  stage             EX_aluB=11111111 EX_res=55555555
MEM stage  IR=AC07008C  addr =0000008C  data =00000000  wrote=00000000 rd=00000
WB  stage  IR=ACE60000  read =00000000  pass =0000007C result=0000007C rd=00000
control RegDst=1  ALUSrc=0  MemtoReg=0  MEMRead=0  MEMWrite=1  WB_write_enb=0
reg 0-7 00000000 11111111 11111111 00000000 00000000 55555555 66666666 0000007C 
   8-15 11111111 00000000 00000000 00000000 00000000 00000000 00000000 11111111 
  16-23 22222222 33333333 55555555 88888888 11111110 22222220 00000000 00000000 
RAM 70- 00000000 00000000 00000000 00000000 11111111 33333333 00000000 00000000 

clock 26  inst=00000000  PC   =00000078 PCnext=0000007C
ID  stage  IR=00000000                                                 rd=00000
EX  stage  IR=00000000  EX_A =00000000  EX_B =00000000  EX_C =00000000 rd=00000
EX  stage             EX_aluB=00000000 EX_res=00000000
MEM stage  IR=00AF180F  addr =55555555  data =11111111                 rd=00011
WB  stage  IR=AC07008C  read =00000000  pass =0000008C result=0000008C rd=00000
control RegDst=1  ALUSrc=0  MemtoReg=0  MEMRead=0  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 11111111 11111111 00000000 00000000 55555555 66666666 0000007C 
   8-15 11111111 00000000 00000000 00000000 00000000 00000000 00000000 11111111 
  16-23 22222222 33333333 55555555 88888888 11111110 22222220 00000000 00000000 
RAM 70- 00000000 00000000 00000000 00000000 11111111 33333333 00000000 00000000 

Ran until 270 NS + 0
ncsim> exit
TOOL:	ncsim	15.20-s035: Exiting on Aug 19, 2020 at 21:01:39 EDT  (total: 00:00:00)
