
mc-3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ac74  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001768  0800ae04  0800ae04  0000be04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c56c  0800c56c  0000e074  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800c56c  0800c56c  0000d56c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c574  0800c574  0000e074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c574  0800c574  0000d574  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c578  0800c578  0000d578  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000074  20000000  0800c57c  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000e074  2**0
                  CONTENTS
 10 .bss          000053d0  20000074  20000074  0000e074  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20005444  20005444  0000e074  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000e074  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001c450  00000000  00000000  0000e0a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000459d  00000000  00000000  0002a4f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001940  00000000  00000000  0002ea98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025381  00000000  00000000  000303d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001f802  00000000  00000000  00055759  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d9ae2  00000000  00000000  00074f5b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014ea3d  2**0
                  CONTENTS, READONLY
 20 .debug_rnglists 00001393  00000000  00000000  0014ea80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00006e38  00000000  00000000  0014fe14  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005c  00000000  00000000  00156c4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800adec 	.word	0x0800adec

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	0800adec 	.word	0x0800adec

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <vApplicationMallocFailedHook>:
/* Hook prototypes */
void vApplicationMallocFailedHook(void);

/* USER CODE BEGIN 5 */
void vApplicationMallocFailedHook(void)
{
 800059c:	b480      	push	{r7}
 800059e:	af00      	add	r7, sp, #0
  /* Called if pvPortMalloc() fails. */
}
 80005a0:	bf00      	nop
 80005a2:	46bd      	mov	sp, r7
 80005a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a8:	4770      	bx	lr
	...

080005ac <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80005ac:	b580      	push	{r7, lr}
 80005ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */

  reset_game(&g_state);
 80005b0:	4819      	ldr	r0, [pc, #100]	@ (8000618 <MX_FREERTOS_Init+0x6c>)
 80005b2:	f000 fa77 	bl	8000aa4 <reset_game>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */
  inputQueueHandle = osMessageQueueNew(INPUT_QUEUE_LENGTH, sizeof(uint8_t), &inputQueue_attributes);
 80005b6:	4a19      	ldr	r2, [pc, #100]	@ (800061c <MX_FREERTOS_Init+0x70>)
 80005b8:	2101      	movs	r1, #1
 80005ba:	2008      	movs	r0, #8
 80005bc:	f006 fd64 	bl	8007088 <osMessageQueueNew>
 80005c0:	4603      	mov	r3, r0
 80005c2:	4a17      	ldr	r2, [pc, #92]	@ (8000620 <MX_FREERTOS_Init+0x74>)
 80005c4:	6013      	str	r3, [r2, #0]
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80005c6:	4a17      	ldr	r2, [pc, #92]	@ (8000624 <MX_FREERTOS_Init+0x78>)
 80005c8:	2100      	movs	r1, #0
 80005ca:	4817      	ldr	r0, [pc, #92]	@ (8000628 <MX_FREERTOS_Init+0x7c>)
 80005cc:	f006 fba1 	bl	8006d12 <osThreadNew>
 80005d0:	4603      	mov	r3, r0
 80005d2:	4a16      	ldr	r2, [pc, #88]	@ (800062c <MX_FREERTOS_Init+0x80>)
 80005d4:	6013      	str	r3, [r2, #0]

  /* creation of InputTask */
  InputTaskHandle = osThreadNew(StartInputTask, NULL, &InputTask_attributes);
 80005d6:	4a16      	ldr	r2, [pc, #88]	@ (8000630 <MX_FREERTOS_Init+0x84>)
 80005d8:	2100      	movs	r1, #0
 80005da:	4816      	ldr	r0, [pc, #88]	@ (8000634 <MX_FREERTOS_Init+0x88>)
 80005dc:	f006 fb99 	bl	8006d12 <osThreadNew>
 80005e0:	4603      	mov	r3, r0
 80005e2:	4a15      	ldr	r2, [pc, #84]	@ (8000638 <MX_FREERTOS_Init+0x8c>)
 80005e4:	6013      	str	r3, [r2, #0]

  /* creation of GameTask */
  GameTaskHandle = osThreadNew(StartGameTask, NULL, &GameTask_attributes);
 80005e6:	4a15      	ldr	r2, [pc, #84]	@ (800063c <MX_FREERTOS_Init+0x90>)
 80005e8:	2100      	movs	r1, #0
 80005ea:	4815      	ldr	r0, [pc, #84]	@ (8000640 <MX_FREERTOS_Init+0x94>)
 80005ec:	f006 fb91 	bl	8006d12 <osThreadNew>
 80005f0:	4603      	mov	r3, r0
 80005f2:	4a14      	ldr	r2, [pc, #80]	@ (8000644 <MX_FREERTOS_Init+0x98>)
 80005f4:	6013      	str	r3, [r2, #0]

  /* creation of RenderTask */
  RenderTaskHandle = osThreadNew(StartRenderTask, NULL, &RenderTask_attributes);
 80005f6:	4a14      	ldr	r2, [pc, #80]	@ (8000648 <MX_FREERTOS_Init+0x9c>)
 80005f8:	2100      	movs	r1, #0
 80005fa:	4814      	ldr	r0, [pc, #80]	@ (800064c <MX_FREERTOS_Init+0xa0>)
 80005fc:	f006 fb89 	bl	8006d12 <osThreadNew>
 8000600:	4603      	mov	r3, r0
 8000602:	4a13      	ldr	r2, [pc, #76]	@ (8000650 <MX_FREERTOS_Init+0xa4>)
 8000604:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  gameStateMutexHandle = osMutexNew(&gameStateMutex_attributes);
 8000606:	4813      	ldr	r0, [pc, #76]	@ (8000654 <MX_FREERTOS_Init+0xa8>)
 8000608:	f006 fc30 	bl	8006e6c <osMutexNew>
 800060c:	4603      	mov	r3, r0
 800060e:	4a12      	ldr	r2, [pc, #72]	@ (8000658 <MX_FREERTOS_Init+0xac>)
 8000610:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000612:	bf00      	nop
 8000614:	bd80      	pop	{r7, pc}
 8000616:	bf00      	nop
 8000618:	20000090 	.word	0x20000090
 800061c:	0800c468 	.word	0x0800c468
 8000620:	200004a0 	.word	0x200004a0
 8000624:	0800c490 	.word	0x0800c490
 8000628:	0800065d 	.word	0x0800065d
 800062c:	200004a8 	.word	0x200004a8
 8000630:	0800c4b4 	.word	0x0800c4b4
 8000634:	0800066d 	.word	0x0800066d
 8000638:	200004ac 	.word	0x200004ac
 800063c:	0800c4d8 	.word	0x0800c4d8
 8000640:	080006d5 	.word	0x080006d5
 8000644:	200004b0 	.word	0x200004b0
 8000648:	0800c4fc 	.word	0x0800c4fc
 800064c:	080007b5 	.word	0x080007b5
 8000650:	200004b4 	.word	0x200004b4
 8000654:	0800c480 	.word	0x0800c480
 8000658:	200004a4 	.word	0x200004a4

0800065c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	b082      	sub	sp, #8
 8000660:	af00      	add	r7, sp, #0
 8000662:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000664:	2001      	movs	r0, #1
 8000666:	f006 fbe6 	bl	8006e36 <osDelay>
 800066a:	e7fb      	b.n	8000664 <StartDefaultTask+0x8>

0800066c <StartInputTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartInputTask */
void StartInputTask(void *argument)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	b084      	sub	sp, #16
 8000670:	af00      	add	r7, sp, #0
 8000672:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartInputTask */
  kb_init();
 8000674:	f000 fd06 	bl	8001084 <kb_init>
  char prev_key = 0;
 8000678:	2300      	movs	r3, #0
 800067a:	73fb      	strb	r3, [r7, #15]

  /* Infinite loop */
  for(;;)
  {
    char key = kb_get_symb();
 800067c:	f000 fdb4 	bl	80011e8 <kb_get_symb>
 8000680:	4603      	mov	r3, r0
 8000682:	73bb      	strb	r3, [r7, #14]
    if (key == 0) {
 8000684:	7bbb      	ldrb	r3, [r7, #14]
 8000686:	2b00      	cmp	r3, #0
 8000688:	d105      	bne.n	8000696 <StartInputTask+0x2a>
      prev_key = 0;
 800068a:	2300      	movs	r3, #0
 800068c:	73fb      	strb	r3, [r7, #15]
      osDelay(30);
 800068e:	201e      	movs	r0, #30
 8000690:	f006 fbd1 	bl	8006e36 <osDelay>
      continue;
 8000694:	e01a      	b.n	80006cc <StartInputTask+0x60>
    }

    if (key != prev_key) {
 8000696:	7bba      	ldrb	r2, [r7, #14]
 8000698:	7bfb      	ldrb	r3, [r7, #15]
 800069a:	429a      	cmp	r2, r3
 800069c:	d013      	beq.n	80006c6 <StartInputTask+0x5a>
      uint8_t cmd;
      if (key_to_command(key, &cmd) == 1) {
 800069e:	f107 020d 	add.w	r2, r7, #13
 80006a2:	7bbb      	ldrb	r3, [r7, #14]
 80006a4:	4611      	mov	r1, r2
 80006a6:	4618      	mov	r0, r3
 80006a8:	f000 f8ce 	bl	8000848 <key_to_command>
 80006ac:	4603      	mov	r3, r0
 80006ae:	2b01      	cmp	r3, #1
 80006b0:	d107      	bne.n	80006c2 <StartInputTask+0x56>
        (void)osMessageQueuePut(inputQueueHandle, &cmd, 0, 0);
 80006b2:	4b07      	ldr	r3, [pc, #28]	@ (80006d0 <StartInputTask+0x64>)
 80006b4:	6818      	ldr	r0, [r3, #0]
 80006b6:	f107 010d 	add.w	r1, r7, #13
 80006ba:	2300      	movs	r3, #0
 80006bc:	2200      	movs	r2, #0
 80006be:	f006 fd57 	bl	8007170 <osMessageQueuePut>
      }
      prev_key = key;
 80006c2:	7bbb      	ldrb	r3, [r7, #14]
 80006c4:	73fb      	strb	r3, [r7, #15]
    }
    osDelay(30);
 80006c6:	201e      	movs	r0, #30
 80006c8:	f006 fbb5 	bl	8006e36 <osDelay>
  {
 80006cc:	e7d6      	b.n	800067c <StartInputTask+0x10>
 80006ce:	bf00      	nop
 80006d0:	200004a0 	.word	0x200004a0

080006d4 <StartGameTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartGameTask */
void StartGameTask(void *argument)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b086      	sub	sp, #24
 80006d8:	af00      	add	r7, sp, #0
 80006da:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartGameTask */
  TickType_t last_wake_time = xTaskGetTickCount();
 80006dc:	f008 f9f6 	bl	8008acc <xTaskGetTickCount>
 80006e0:	4603      	mov	r3, r0
 80006e2:	613b      	str	r3, [r7, #16]
  const TickType_t step_delay = pdMS_TO_TICKS(200);
 80006e4:	23c8      	movs	r3, #200	@ 0xc8
 80006e6:	617b      	str	r3, [r7, #20]
  uint8_t ate_food = 0;
 80006e8:	2300      	movs	r3, #0
 80006ea:	73fb      	strb	r3, [r7, #15]
  uint8_t died = 0;
 80006ec:	2300      	movs	r3, #0
 80006ee:	73bb      	strb	r3, [r7, #14]

  osMutexAcquire(gameStateMutexHandle, osWaitForever);
 80006f0:	4b2c      	ldr	r3, [pc, #176]	@ (80007a4 <StartGameTask+0xd0>)
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	f04f 31ff 	mov.w	r1, #4294967295
 80006f8:	4618      	mov	r0, r3
 80006fa:	f006 fc3d 	bl	8006f78 <osMutexAcquire>
  reset_game(&g_state);
 80006fe:	482a      	ldr	r0, [pc, #168]	@ (80007a8 <StartGameTask+0xd4>)
 8000700:	f000 f9d0 	bl	8000aa4 <reset_game>
  osMutexRelease(gameStateMutexHandle);
 8000704:	4b27      	ldr	r3, [pc, #156]	@ (80007a4 <StartGameTask+0xd0>)
 8000706:	681b      	ldr	r3, [r3, #0]
 8000708:	4618      	mov	r0, r3
 800070a:	f006 fc80 	bl	800700e <osMutexRelease>

  /* Infinite loop */
  for(;;)
  {
    ate_food = 0;
 800070e:	2300      	movs	r3, #0
 8000710:	73fb      	strb	r3, [r7, #15]
    died = 0;
 8000712:	2300      	movs	r3, #0
 8000714:	73bb      	strb	r3, [r7, #14]

    osMutexAcquire(gameStateMutexHandle, osWaitForever);
 8000716:	4b23      	ldr	r3, [pc, #140]	@ (80007a4 <StartGameTask+0xd0>)
 8000718:	681b      	ldr	r3, [r3, #0]
 800071a:	f04f 31ff 	mov.w	r1, #4294967295
 800071e:	4618      	mov	r0, r3
 8000720:	f006 fc2a 	bl	8006f78 <osMutexAcquire>
    uint8_t cmd;
    while (osMessageQueueGet(inputQueueHandle, &cmd, NULL, 0) == osOK) {
 8000724:	e004      	b.n	8000730 <StartGameTask+0x5c>
      handle_input(&g_state, cmd);
 8000726:	7b7b      	ldrb	r3, [r7, #13]
 8000728:	4619      	mov	r1, r3
 800072a:	481f      	ldr	r0, [pc, #124]	@ (80007a8 <StartGameTask+0xd4>)
 800072c:	f000 fa10 	bl	8000b50 <handle_input>
    while (osMessageQueueGet(inputQueueHandle, &cmd, NULL, 0) == osOK) {
 8000730:	4b1e      	ldr	r3, [pc, #120]	@ (80007ac <StartGameTask+0xd8>)
 8000732:	6818      	ldr	r0, [r3, #0]
 8000734:	f107 010d 	add.w	r1, r7, #13
 8000738:	2300      	movs	r3, #0
 800073a:	2200      	movs	r2, #0
 800073c:	f006 fd78 	bl	8007230 <osMessageQueueGet>
 8000740:	4603      	mov	r3, r0
 8000742:	2b00      	cmp	r3, #0
 8000744:	d0ef      	beq.n	8000726 <StartGameTask+0x52>
    }
    game_step(&g_state, &ate_food, &died);
 8000746:	f107 020e 	add.w	r2, r7, #14
 800074a:	f107 030f 	add.w	r3, r7, #15
 800074e:	4619      	mov	r1, r3
 8000750:	4815      	ldr	r0, [pc, #84]	@ (80007a8 <StartGameTask+0xd4>)
 8000752:	f000 fa23 	bl	8000b9c <game_step>
    g_dirty = 1U;
 8000756:	4b16      	ldr	r3, [pc, #88]	@ (80007b0 <StartGameTask+0xdc>)
 8000758:	2201      	movs	r2, #1
 800075a:	701a      	strb	r2, [r3, #0]
    osMutexRelease(gameStateMutexHandle);
 800075c:	4b11      	ldr	r3, [pc, #68]	@ (80007a4 <StartGameTask+0xd0>)
 800075e:	681b      	ldr	r3, [r3, #0]
 8000760:	4618      	mov	r0, r3
 8000762:	f006 fc54 	bl	800700e <osMutexRelease>

    if (ate_food) {
 8000766:	7bfb      	ldrb	r3, [r7, #15]
 8000768:	2b00      	cmp	r3, #0
 800076a:	d008      	beq.n	800077e <StartGameTask+0xaa>
      play_note(1200);
 800076c:	f44f 6096 	mov.w	r0, #1200	@ 0x4b0
 8000770:	f000 fe2c 	bl	80013cc <play_note>
      osDelay(30);
 8000774:	201e      	movs	r0, #30
 8000776:	f006 fb5e 	bl	8006e36 <osDelay>
      stop_note();
 800077a:	f000 fe47 	bl	800140c <stop_note>
    }
    if (died) {
 800077e:	7bbb      	ldrb	r3, [r7, #14]
 8000780:	2b00      	cmp	r3, #0
 8000782:	d007      	beq.n	8000794 <StartGameTask+0xc0>
      play_note(200);
 8000784:	20c8      	movs	r0, #200	@ 0xc8
 8000786:	f000 fe21 	bl	80013cc <play_note>
      osDelay(200);
 800078a:	20c8      	movs	r0, #200	@ 0xc8
 800078c:	f006 fb53 	bl	8006e36 <osDelay>
      stop_note();
 8000790:	f000 fe3c 	bl	800140c <stop_note>
    }

    vTaskDelayUntil(&last_wake_time, step_delay);
 8000794:	f107 0310 	add.w	r3, r7, #16
 8000798:	6979      	ldr	r1, [r7, #20]
 800079a:	4618      	mov	r0, r3
 800079c:	f007 ffcc 	bl	8008738 <vTaskDelayUntil>
  {
 80007a0:	e7b5      	b.n	800070e <StartGameTask+0x3a>
 80007a2:	bf00      	nop
 80007a4:	200004a4 	.word	0x200004a4
 80007a8:	20000090 	.word	0x20000090
 80007ac:	200004a0 	.word	0x200004a0
 80007b0:	2000049c 	.word	0x2000049c

080007b4 <StartRenderTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartRenderTask */
void StartRenderTask(void *argument)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	f5ad 6d83 	sub.w	sp, sp, #1048	@ 0x418
 80007ba:	af00      	add	r7, sp, #0
 80007bc:	f507 6383 	add.w	r3, r7, #1048	@ 0x418
 80007c0:	f2a3 4314 	subw	r3, r3, #1044	@ 0x414
 80007c4:	6018      	str	r0, [r3, #0]
  /* USER CODE BEGIN StartRenderTask */
  GameState snapshot;
  memset(&snapshot, 0, sizeof(snapshot));
 80007c6:	f107 030c 	add.w	r3, r7, #12
 80007ca:	f240 420c 	movw	r2, #1036	@ 0x40c
 80007ce:	2100      	movs	r1, #0
 80007d0:	4618      	mov	r0, r3
 80007d2:	f009 fe8d 	bl	800a4f0 <memset>

  /* Infinite loop */
  for(;;)
  {
    osMutexAcquire(gameStateMutexHandle, osWaitForever);
 80007d6:	4b19      	ldr	r3, [pc, #100]	@ (800083c <StartRenderTask+0x88>)
 80007d8:	681b      	ldr	r3, [r3, #0]
 80007da:	f04f 31ff 	mov.w	r1, #4294967295
 80007de:	4618      	mov	r0, r3
 80007e0:	f006 fbca 	bl	8006f78 <osMutexAcquire>
    if (g_dirty == 0U) {
 80007e4:	4b16      	ldr	r3, [pc, #88]	@ (8000840 <StartRenderTask+0x8c>)
 80007e6:	781b      	ldrb	r3, [r3, #0]
 80007e8:	b2db      	uxtb	r3, r3
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d108      	bne.n	8000800 <StartRenderTask+0x4c>
      osMutexRelease(gameStateMutexHandle);
 80007ee:	4b13      	ldr	r3, [pc, #76]	@ (800083c <StartRenderTask+0x88>)
 80007f0:	681b      	ldr	r3, [r3, #0]
 80007f2:	4618      	mov	r0, r3
 80007f4:	f006 fc0b 	bl	800700e <osMutexRelease>
      osDelay(10);
 80007f8:	200a      	movs	r0, #10
 80007fa:	f006 fb1c 	bl	8006e36 <osDelay>
      continue;
 80007fe:	e01b      	b.n	8000838 <StartRenderTask+0x84>
    }
    g_dirty = 0U;
 8000800:	4b0f      	ldr	r3, [pc, #60]	@ (8000840 <StartRenderTask+0x8c>)
 8000802:	2200      	movs	r2, #0
 8000804:	701a      	strb	r2, [r3, #0]
    memcpy(&snapshot, &g_state, sizeof(snapshot));
 8000806:	f507 6383 	add.w	r3, r7, #1048	@ 0x418
 800080a:	f2a3 430c 	subw	r3, r3, #1036	@ 0x40c
 800080e:	4a0d      	ldr	r2, [pc, #52]	@ (8000844 <StartRenderTask+0x90>)
 8000810:	4618      	mov	r0, r3
 8000812:	4611      	mov	r1, r2
 8000814:	f240 430c 	movw	r3, #1036	@ 0x40c
 8000818:	461a      	mov	r2, r3
 800081a:	f009 fe9d 	bl	800a558 <memcpy>
    osMutexRelease(gameStateMutexHandle);
 800081e:	4b07      	ldr	r3, [pc, #28]	@ (800083c <StartRenderTask+0x88>)
 8000820:	681b      	ldr	r3, [r3, #0]
 8000822:	4618      	mov	r0, r3
 8000824:	f006 fbf3 	bl	800700e <osMutexRelease>

    render_game_full(&snapshot);
 8000828:	f107 030c 	add.w	r3, r7, #12
 800082c:	4618      	mov	r0, r3
 800082e:	f000 fadb 	bl	8000de8 <render_game_full>
    osDelay(30);
 8000832:	201e      	movs	r0, #30
 8000834:	f006 faff 	bl	8006e36 <osDelay>
    osMutexAcquire(gameStateMutexHandle, osWaitForever);
 8000838:	e7cd      	b.n	80007d6 <StartRenderTask+0x22>
 800083a:	bf00      	nop
 800083c:	200004a4 	.word	0x200004a4
 8000840:	2000049c 	.word	0x2000049c
 8000844:	20000090 	.word	0x20000090

08000848 <key_to_command>:

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */

static uint8_t key_to_command(char key, uint8_t *cmd_out)
{
 8000848:	b480      	push	{r7}
 800084a:	b083      	sub	sp, #12
 800084c:	af00      	add	r7, sp, #0
 800084e:	4603      	mov	r3, r0
 8000850:	6039      	str	r1, [r7, #0]
 8000852:	71fb      	strb	r3, [r7, #7]
  switch (key) {
 8000854:	79fb      	ldrb	r3, [r7, #7]
 8000856:	3b23      	subs	r3, #35	@ 0x23
 8000858:	2b15      	cmp	r3, #21
 800085a:	d848      	bhi.n	80008ee <key_to_command+0xa6>
 800085c:	a201      	add	r2, pc, #4	@ (adr r2, 8000864 <key_to_command+0x1c>)
 800085e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000862:	bf00      	nop
 8000864:	080008bd 	.word	0x080008bd
 8000868:	080008ef 	.word	0x080008ef
 800086c:	080008ef 	.word	0x080008ef
 8000870:	080008ef 	.word	0x080008ef
 8000874:	080008ef 	.word	0x080008ef
 8000878:	080008ef 	.word	0x080008ef
 800087c:	080008ef 	.word	0x080008ef
 8000880:	080008ef 	.word	0x080008ef
 8000884:	080008ef 	.word	0x080008ef
 8000888:	080008ef 	.word	0x080008ef
 800088c:	080008ef 	.word	0x080008ef
 8000890:	080008ef 	.word	0x080008ef
 8000894:	080008ef 	.word	0x080008ef
 8000898:	080008ef 	.word	0x080008ef
 800089c:	080008ef 	.word	0x080008ef
 80008a0:	080008c7 	.word	0x080008c7
 80008a4:	080008ef 	.word	0x080008ef
 80008a8:	080008d1 	.word	0x080008d1
 80008ac:	080008ef 	.word	0x080008ef
 80008b0:	080008db 	.word	0x080008db
 80008b4:	080008ef 	.word	0x080008ef
 80008b8:	080008e5 	.word	0x080008e5
  case '#':
    *cmd_out = CMD_RESTART;
 80008bc:	683b      	ldr	r3, [r7, #0]
 80008be:	22ff      	movs	r2, #255	@ 0xff
 80008c0:	701a      	strb	r2, [r3, #0]
    return 1;
 80008c2:	2301      	movs	r3, #1
 80008c4:	e014      	b.n	80008f0 <key_to_command+0xa8>
  case '2':
    *cmd_out = DIR_UP;
 80008c6:	683b      	ldr	r3, [r7, #0]
 80008c8:	2200      	movs	r2, #0
 80008ca:	701a      	strb	r2, [r3, #0]
    return 1;
 80008cc:	2301      	movs	r3, #1
 80008ce:	e00f      	b.n	80008f0 <key_to_command+0xa8>
  case '4':
    *cmd_out = DIR_LEFT;
 80008d0:	683b      	ldr	r3, [r7, #0]
 80008d2:	2203      	movs	r2, #3
 80008d4:	701a      	strb	r2, [r3, #0]
    return 1;
 80008d6:	2301      	movs	r3, #1
 80008d8:	e00a      	b.n	80008f0 <key_to_command+0xa8>
  case '6':
    *cmd_out = DIR_RIGHT;
 80008da:	683b      	ldr	r3, [r7, #0]
 80008dc:	2201      	movs	r2, #1
 80008de:	701a      	strb	r2, [r3, #0]
    return 1;
 80008e0:	2301      	movs	r3, #1
 80008e2:	e005      	b.n	80008f0 <key_to_command+0xa8>
  case '8':
    *cmd_out = DIR_DOWN;
 80008e4:	683b      	ldr	r3, [r7, #0]
 80008e6:	2202      	movs	r2, #2
 80008e8:	701a      	strb	r2, [r3, #0]
    return 1;
 80008ea:	2301      	movs	r3, #1
 80008ec:	e000      	b.n	80008f0 <key_to_command+0xa8>
  default:
    return 0;
 80008ee:	2300      	movs	r3, #0
  }
}
 80008f0:	4618      	mov	r0, r3
 80008f2:	370c      	adds	r7, #12
 80008f4:	46bd      	mov	sp, r7
 80008f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008fa:	4770      	bx	lr

080008fc <is_opposite>:

static uint8_t is_opposite(Direction a, Direction b)
{
 80008fc:	b480      	push	{r7}
 80008fe:	b083      	sub	sp, #12
 8000900:	af00      	add	r7, sp, #0
 8000902:	4603      	mov	r3, r0
 8000904:	460a      	mov	r2, r1
 8000906:	71fb      	strb	r3, [r7, #7]
 8000908:	4613      	mov	r3, r2
 800090a:	71bb      	strb	r3, [r7, #6]
  return ((a == DIR_UP && b == DIR_DOWN) ||
          (a == DIR_DOWN && b == DIR_UP) ||
          (a == DIR_LEFT && b == DIR_RIGHT) ||
 800090c:	79fb      	ldrb	r3, [r7, #7]
 800090e:	2b00      	cmp	r3, #0
 8000910:	d102      	bne.n	8000918 <is_opposite+0x1c>
  return ((a == DIR_UP && b == DIR_DOWN) ||
 8000912:	79bb      	ldrb	r3, [r7, #6]
 8000914:	2b02      	cmp	r3, #2
 8000916:	d011      	beq.n	800093c <is_opposite+0x40>
 8000918:	79fb      	ldrb	r3, [r7, #7]
 800091a:	2b02      	cmp	r3, #2
 800091c:	d102      	bne.n	8000924 <is_opposite+0x28>
          (a == DIR_DOWN && b == DIR_UP) ||
 800091e:	79bb      	ldrb	r3, [r7, #6]
 8000920:	2b00      	cmp	r3, #0
 8000922:	d00b      	beq.n	800093c <is_opposite+0x40>
 8000924:	79fb      	ldrb	r3, [r7, #7]
 8000926:	2b03      	cmp	r3, #3
 8000928:	d102      	bne.n	8000930 <is_opposite+0x34>
          (a == DIR_LEFT && b == DIR_RIGHT) ||
 800092a:	79bb      	ldrb	r3, [r7, #6]
 800092c:	2b01      	cmp	r3, #1
 800092e:	d005      	beq.n	800093c <is_opposite+0x40>
 8000930:	79fb      	ldrb	r3, [r7, #7]
 8000932:	2b01      	cmp	r3, #1
 8000934:	d104      	bne.n	8000940 <is_opposite+0x44>
          (a == DIR_RIGHT && b == DIR_LEFT));
 8000936:	79bb      	ldrb	r3, [r7, #6]
 8000938:	2b03      	cmp	r3, #3
 800093a:	d101      	bne.n	8000940 <is_opposite+0x44>
          (a == DIR_LEFT && b == DIR_RIGHT) ||
 800093c:	2301      	movs	r3, #1
 800093e:	e000      	b.n	8000942 <is_opposite+0x46>
 8000940:	2300      	movs	r3, #0
 8000942:	b2db      	uxtb	r3, r3
}
 8000944:	4618      	mov	r0, r3
 8000946:	370c      	adds	r7, #12
 8000948:	46bd      	mov	sp, r7
 800094a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800094e:	4770      	bx	lr

08000950 <random32>:

static uint32_t random32(void)
{
 8000950:	b480      	push	{r7}
 8000952:	af00      	add	r7, sp, #0
  rng_state = rng_state * 1664525U + 1013904223U;
 8000954:	4b07      	ldr	r3, [pc, #28]	@ (8000974 <random32+0x24>)
 8000956:	681b      	ldr	r3, [r3, #0]
 8000958:	4a07      	ldr	r2, [pc, #28]	@ (8000978 <random32+0x28>)
 800095a:	fb03 f202 	mul.w	r2, r3, r2
 800095e:	4b07      	ldr	r3, [pc, #28]	@ (800097c <random32+0x2c>)
 8000960:	4413      	add	r3, r2
 8000962:	4a04      	ldr	r2, [pc, #16]	@ (8000974 <random32+0x24>)
 8000964:	6013      	str	r3, [r2, #0]
  return rng_state;
 8000966:	4b03      	ldr	r3, [pc, #12]	@ (8000974 <random32+0x24>)
 8000968:	681b      	ldr	r3, [r3, #0]
}
 800096a:	4618      	mov	r0, r3
 800096c:	46bd      	mov	sp, r7
 800096e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000972:	4770      	bx	lr
 8000974:	20000010 	.word	0x20000010
 8000978:	0019660d 	.word	0x0019660d
 800097c:	3c6ef35f 	.word	0x3c6ef35f

08000980 <cell_occupied>:

static bool cell_occupied(const GameState *state, uint8_t x, uint8_t y)
{
 8000980:	b480      	push	{r7}
 8000982:	b085      	sub	sp, #20
 8000984:	af00      	add	r7, sp, #0
 8000986:	6078      	str	r0, [r7, #4]
 8000988:	460b      	mov	r3, r1
 800098a:	70fb      	strb	r3, [r7, #3]
 800098c:	4613      	mov	r3, r2
 800098e:	70bb      	strb	r3, [r7, #2]
  for (uint16_t i = 0; i < state->length; ++i) {
 8000990:	2300      	movs	r3, #0
 8000992:	81fb      	strh	r3, [r7, #14]
 8000994:	e013      	b.n	80009be <cell_occupied+0x3e>
    if (state->body[i].x == x && state->body[i].y == y) {
 8000996:	89fa      	ldrh	r2, [r7, #14]
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	f813 3012 	ldrb.w	r3, [r3, r2, lsl #1]
 800099e:	78fa      	ldrb	r2, [r7, #3]
 80009a0:	429a      	cmp	r2, r3
 80009a2:	d109      	bne.n	80009b8 <cell_occupied+0x38>
 80009a4:	89fb      	ldrh	r3, [r7, #14]
 80009a6:	687a      	ldr	r2, [r7, #4]
 80009a8:	005b      	lsls	r3, r3, #1
 80009aa:	4413      	add	r3, r2
 80009ac:	785b      	ldrb	r3, [r3, #1]
 80009ae:	78ba      	ldrb	r2, [r7, #2]
 80009b0:	429a      	cmp	r2, r3
 80009b2:	d101      	bne.n	80009b8 <cell_occupied+0x38>
      return true;
 80009b4:	2301      	movs	r3, #1
 80009b6:	e009      	b.n	80009cc <cell_occupied+0x4c>
  for (uint16_t i = 0; i < state->length; ++i) {
 80009b8:	89fb      	ldrh	r3, [r7, #14]
 80009ba:	3301      	adds	r3, #1
 80009bc:	81fb      	strh	r3, [r7, #14]
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 80009c4:	89fa      	ldrh	r2, [r7, #14]
 80009c6:	429a      	cmp	r2, r3
 80009c8:	d3e5      	bcc.n	8000996 <cell_occupied+0x16>
    }
  }
  return false;
 80009ca:	2300      	movs	r3, #0
}
 80009cc:	4618      	mov	r0, r3
 80009ce:	3714      	adds	r7, #20
 80009d0:	46bd      	mov	sp, r7
 80009d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d6:	4770      	bx	lr

080009d8 <place_food>:

static void place_food(GameState *state)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	b084      	sub	sp, #16
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
  if (state->length >= MAX_SNAKE_LEN) {
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 80009e6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80009ea:	d304      	bcc.n	80009f6 <place_food+0x1e>
    state->alive = false;
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	2200      	movs	r2, #0
 80009f0:	f883 2406 	strb.w	r2, [r3, #1030]	@ 0x406
    return;
 80009f4:	e053      	b.n	8000a9e <place_food+0xc6>
  }
  for (uint16_t attempt = 0; attempt < MAX_SNAKE_LEN; ++attempt) {
 80009f6:	2300      	movs	r3, #0
 80009f8:	81fb      	strh	r3, [r7, #14]
 80009fa:	e025      	b.n	8000a48 <place_food+0x70>
    uint8_t x = random32() % BOARD_WIDTH;
 80009fc:	f7ff ffa8 	bl	8000950 <random32>
 8000a00:	4603      	mov	r3, r0
 8000a02:	b2db      	uxtb	r3, r3
 8000a04:	f003 031f 	and.w	r3, r3, #31
 8000a08:	72fb      	strb	r3, [r7, #11]
    uint8_t y = random32() % BOARD_HEIGHT;
 8000a0a:	f7ff ffa1 	bl	8000950 <random32>
 8000a0e:	4603      	mov	r3, r0
 8000a10:	b2db      	uxtb	r3, r3
 8000a12:	f003 030f 	and.w	r3, r3, #15
 8000a16:	72bb      	strb	r3, [r7, #10]
    if (!cell_occupied(state, x, y)) {
 8000a18:	7aba      	ldrb	r2, [r7, #10]
 8000a1a:	7afb      	ldrb	r3, [r7, #11]
 8000a1c:	4619      	mov	r1, r3
 8000a1e:	6878      	ldr	r0, [r7, #4]
 8000a20:	f7ff ffae 	bl	8000980 <cell_occupied>
 8000a24:	4603      	mov	r3, r0
 8000a26:	f083 0301 	eor.w	r3, r3, #1
 8000a2a:	b2db      	uxtb	r3, r3
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d008      	beq.n	8000a42 <place_food+0x6a>
      state->food.x = x;
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	7afa      	ldrb	r2, [r7, #11]
 8000a34:	f883 2404 	strb.w	r2, [r3, #1028]	@ 0x404
      state->food.y = y;
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	7aba      	ldrb	r2, [r7, #10]
 8000a3c:	f883 2405 	strb.w	r2, [r3, #1029]	@ 0x405
      return;
 8000a40:	e02d      	b.n	8000a9e <place_food+0xc6>
  for (uint16_t attempt = 0; attempt < MAX_SNAKE_LEN; ++attempt) {
 8000a42:	89fb      	ldrh	r3, [r7, #14]
 8000a44:	3301      	adds	r3, #1
 8000a46:	81fb      	strh	r3, [r7, #14]
 8000a48:	89fb      	ldrh	r3, [r7, #14]
 8000a4a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000a4e:	d3d5      	bcc.n	80009fc <place_food+0x24>
    }
  }
  for (uint8_t y = 0; y < BOARD_HEIGHT; ++y) {
 8000a50:	2300      	movs	r3, #0
 8000a52:	737b      	strb	r3, [r7, #13]
 8000a54:	e020      	b.n	8000a98 <place_food+0xc0>
    for (uint8_t x = 0; x < BOARD_WIDTH; ++x) {
 8000a56:	2300      	movs	r3, #0
 8000a58:	733b      	strb	r3, [r7, #12]
 8000a5a:	e017      	b.n	8000a8c <place_food+0xb4>
      if (!cell_occupied(state, x, y)) {
 8000a5c:	7b7a      	ldrb	r2, [r7, #13]
 8000a5e:	7b3b      	ldrb	r3, [r7, #12]
 8000a60:	4619      	mov	r1, r3
 8000a62:	6878      	ldr	r0, [r7, #4]
 8000a64:	f7ff ff8c 	bl	8000980 <cell_occupied>
 8000a68:	4603      	mov	r3, r0
 8000a6a:	f083 0301 	eor.w	r3, r3, #1
 8000a6e:	b2db      	uxtb	r3, r3
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d008      	beq.n	8000a86 <place_food+0xae>
        state->food.x = x;
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	7b3a      	ldrb	r2, [r7, #12]
 8000a78:	f883 2404 	strb.w	r2, [r3, #1028]	@ 0x404
        state->food.y = y;
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	7b7a      	ldrb	r2, [r7, #13]
 8000a80:	f883 2405 	strb.w	r2, [r3, #1029]	@ 0x405
        return;
 8000a84:	e00b      	b.n	8000a9e <place_food+0xc6>
    for (uint8_t x = 0; x < BOARD_WIDTH; ++x) {
 8000a86:	7b3b      	ldrb	r3, [r7, #12]
 8000a88:	3301      	adds	r3, #1
 8000a8a:	733b      	strb	r3, [r7, #12]
 8000a8c:	7b3b      	ldrb	r3, [r7, #12]
 8000a8e:	2b1f      	cmp	r3, #31
 8000a90:	d9e4      	bls.n	8000a5c <place_food+0x84>
  for (uint8_t y = 0; y < BOARD_HEIGHT; ++y) {
 8000a92:	7b7b      	ldrb	r3, [r7, #13]
 8000a94:	3301      	adds	r3, #1
 8000a96:	737b      	strb	r3, [r7, #13]
 8000a98:	7b7b      	ldrb	r3, [r7, #13]
 8000a9a:	2b0f      	cmp	r3, #15
 8000a9c:	d9db      	bls.n	8000a56 <place_food+0x7e>
      }
    }
  }
}
 8000a9e:	3710      	adds	r7, #16
 8000aa0:	46bd      	mov	sp, r7
 8000aa2:	bd80      	pop	{r7, pc}

08000aa4 <reset_game>:

static void reset_game(GameState *state)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b084      	sub	sp, #16
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]
  state->length = 3;
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	2203      	movs	r2, #3
 8000ab0:	f8a3 2400 	strh.w	r2, [r3, #1024]	@ 0x400
  state->direction = DIR_RIGHT;
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	2201      	movs	r2, #1
 8000ab8:	f883 2402 	strb.w	r2, [r3, #1026]	@ 0x402
  state->next_direction = DIR_RIGHT;
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	2201      	movs	r2, #1
 8000ac0:	f883 2403 	strb.w	r2, [r3, #1027]	@ 0x403
  state->alive = true;
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	2201      	movs	r2, #1
 8000ac8:	f883 2406 	strb.w	r2, [r3, #1030]	@ 0x406
  state->score = 0;
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	2200      	movs	r2, #0
 8000ad0:	f8c3 2408 	str.w	r2, [r3, #1032]	@ 0x408
  uint8_t start_x = BOARD_WIDTH / 2;
 8000ad4:	2310      	movs	r3, #16
 8000ad6:	737b      	strb	r3, [r7, #13]
  uint8_t start_y = BOARD_HEIGHT / 2;
 8000ad8:	2308      	movs	r3, #8
 8000ada:	733b      	strb	r3, [r7, #12]
  for (uint16_t i = 0; i < state->length; ++i) {
 8000adc:	2300      	movs	r3, #0
 8000ade:	81fb      	strh	r3, [r7, #14]
 8000ae0:	e011      	b.n	8000b06 <reset_game+0x62>
    state->body[i].x = start_x - i;
 8000ae2:	89fb      	ldrh	r3, [r7, #14]
 8000ae4:	b2db      	uxtb	r3, r3
 8000ae6:	89fa      	ldrh	r2, [r7, #14]
 8000ae8:	7b79      	ldrb	r1, [r7, #13]
 8000aea:	1acb      	subs	r3, r1, r3
 8000aec:	b2d9      	uxtb	r1, r3
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	f803 1012 	strb.w	r1, [r3, r2, lsl #1]
    state->body[i].y = start_y;
 8000af4:	89fb      	ldrh	r3, [r7, #14]
 8000af6:	687a      	ldr	r2, [r7, #4]
 8000af8:	005b      	lsls	r3, r3, #1
 8000afa:	4413      	add	r3, r2
 8000afc:	7b3a      	ldrb	r2, [r7, #12]
 8000afe:	705a      	strb	r2, [r3, #1]
  for (uint16_t i = 0; i < state->length; ++i) {
 8000b00:	89fb      	ldrh	r3, [r7, #14]
 8000b02:	3301      	adds	r3, #1
 8000b04:	81fb      	strh	r3, [r7, #14]
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 8000b0c:	89fa      	ldrh	r2, [r7, #14]
 8000b0e:	429a      	cmp	r2, r3
 8000b10:	d3e7      	bcc.n	8000ae2 <reset_game+0x3e>
  }
  rng_state ^= (uint32_t)osKernelGetTickCount();
 8000b12:	f006 f8e9 	bl	8006ce8 <osKernelGetTickCount>
 8000b16:	4602      	mov	r2, r0
 8000b18:	4b0b      	ldr	r3, [pc, #44]	@ (8000b48 <reset_game+0xa4>)
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	4053      	eors	r3, r2
 8000b1e:	4a0a      	ldr	r2, [pc, #40]	@ (8000b48 <reset_game+0xa4>)
 8000b20:	6013      	str	r3, [r2, #0]
  rng_state ^= HAL_GetTick();
 8000b22:	f001 f9c1 	bl	8001ea8 <HAL_GetTick>
 8000b26:	4602      	mov	r2, r0
 8000b28:	4b07      	ldr	r3, [pc, #28]	@ (8000b48 <reset_game+0xa4>)
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	4053      	eors	r3, r2
 8000b2e:	4a06      	ldr	r2, [pc, #24]	@ (8000b48 <reset_game+0xa4>)
 8000b30:	6013      	str	r3, [r2, #0]
  place_food(state);
 8000b32:	6878      	ldr	r0, [r7, #4]
 8000b34:	f7ff ff50 	bl	80009d8 <place_food>
  g_dirty = 1U;
 8000b38:	4b04      	ldr	r3, [pc, #16]	@ (8000b4c <reset_game+0xa8>)
 8000b3a:	2201      	movs	r2, #1
 8000b3c:	701a      	strb	r2, [r3, #0]
}
 8000b3e:	bf00      	nop
 8000b40:	3710      	adds	r7, #16
 8000b42:	46bd      	mov	sp, r7
 8000b44:	bd80      	pop	{r7, pc}
 8000b46:	bf00      	nop
 8000b48:	20000010 	.word	0x20000010
 8000b4c:	2000049c 	.word	0x2000049c

08000b50 <handle_input>:

static void handle_input(GameState *state, uint8_t cmd)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	b084      	sub	sp, #16
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	6078      	str	r0, [r7, #4]
 8000b58:	460b      	mov	r3, r1
 8000b5a:	70fb      	strb	r3, [r7, #3]
  if (cmd == CMD_RESTART) {
 8000b5c:	78fb      	ldrb	r3, [r7, #3]
 8000b5e:	2bff      	cmp	r3, #255	@ 0xff
 8000b60:	d103      	bne.n	8000b6a <handle_input+0x1a>
    reset_game(state);
 8000b62:	6878      	ldr	r0, [r7, #4]
 8000b64:	f7ff ff9e 	bl	8000aa4 <reset_game>
    return;
 8000b68:	e015      	b.n	8000b96 <handle_input+0x46>
  }
  if (cmd > DIR_LEFT) {
 8000b6a:	78fb      	ldrb	r3, [r7, #3]
 8000b6c:	2b03      	cmp	r3, #3
 8000b6e:	d811      	bhi.n	8000b94 <handle_input+0x44>
    return;
  }
  Direction requested = (Direction)cmd;
 8000b70:	78fb      	ldrb	r3, [r7, #3]
 8000b72:	73fb      	strb	r3, [r7, #15]
  if (!is_opposite(state->direction, requested)) {
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	f893 3402 	ldrb.w	r3, [r3, #1026]	@ 0x402
 8000b7a:	7bfa      	ldrb	r2, [r7, #15]
 8000b7c:	4611      	mov	r1, r2
 8000b7e:	4618      	mov	r0, r3
 8000b80:	f7ff febc 	bl	80008fc <is_opposite>
 8000b84:	4603      	mov	r3, r0
 8000b86:	2b00      	cmp	r3, #0
 8000b88:	d105      	bne.n	8000b96 <handle_input+0x46>
    state->next_direction = requested;
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	7bfa      	ldrb	r2, [r7, #15]
 8000b8e:	f883 2403 	strb.w	r2, [r3, #1027]	@ 0x403
 8000b92:	e000      	b.n	8000b96 <handle_input+0x46>
    return;
 8000b94:	bf00      	nop
  }
}
 8000b96:	3710      	adds	r7, #16
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	bd80      	pop	{r7, pc}

08000b9c <game_step>:

static void game_step(GameState *state, uint8_t *ate_food, uint8_t *died)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	b088      	sub	sp, #32
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	60f8      	str	r0, [r7, #12]
 8000ba4:	60b9      	str	r1, [r7, #8]
 8000ba6:	607a      	str	r2, [r7, #4]
  *ate_food = 0;
 8000ba8:	68bb      	ldr	r3, [r7, #8]
 8000baa:	2200      	movs	r2, #0
 8000bac:	701a      	strb	r2, [r3, #0]
  *died = 0;
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	701a      	strb	r2, [r3, #0]
  if (!state->alive) {
 8000bb4:	68fb      	ldr	r3, [r7, #12]
 8000bb6:	f893 3406 	ldrb.w	r3, [r3, #1030]	@ 0x406
 8000bba:	f083 0301 	eor.w	r3, r3, #1
 8000bbe:	b2db      	uxtb	r3, r3
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	f040 80da 	bne.w	8000d7a <game_step+0x1de>
    return;
  }

  Direction dir = state->next_direction;
 8000bc6:	68fb      	ldr	r3, [r7, #12]
 8000bc8:	f893 3403 	ldrb.w	r3, [r3, #1027]	@ 0x403
 8000bcc:	75fb      	strb	r3, [r7, #23]
  state->direction = dir;
 8000bce:	68fb      	ldr	r3, [r7, #12]
 8000bd0:	7dfa      	ldrb	r2, [r7, #23]
 8000bd2:	f883 2402 	strb.w	r2, [r3, #1026]	@ 0x402

  Cell next = state->body[0];
 8000bd6:	68fb      	ldr	r3, [r7, #12]
 8000bd8:	881b      	ldrh	r3, [r3, #0]
 8000bda:	823b      	strh	r3, [r7, #16]
  switch (dir) {
 8000bdc:	7dfb      	ldrb	r3, [r7, #23]
 8000bde:	2b03      	cmp	r3, #3
 8000be0:	d84b      	bhi.n	8000c7a <game_step+0xde>
 8000be2:	a201      	add	r2, pc, #4	@ (adr r2, 8000be8 <game_step+0x4c>)
 8000be4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000be8:	08000bf9 	.word	0x08000bf9
 8000bec:	08000c57 	.word	0x08000c57
 8000bf0:	08000c19 	.word	0x08000c19
 8000bf4:	08000c37 	.word	0x08000c37
  case DIR_UP:
    if (next.y == 0) { state->alive = false; *died = 1; return; }
 8000bf8:	7c7b      	ldrb	r3, [r7, #17]
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d107      	bne.n	8000c0e <game_step+0x72>
 8000bfe:	68fb      	ldr	r3, [r7, #12]
 8000c00:	2200      	movs	r2, #0
 8000c02:	f883 2406 	strb.w	r2, [r3, #1030]	@ 0x406
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	2201      	movs	r2, #1
 8000c0a:	701a      	strb	r2, [r3, #0]
 8000c0c:	e0b6      	b.n	8000d7c <game_step+0x1e0>
    next.y -= 1;
 8000c0e:	7c7b      	ldrb	r3, [r7, #17]
 8000c10:	3b01      	subs	r3, #1
 8000c12:	b2db      	uxtb	r3, r3
 8000c14:	747b      	strb	r3, [r7, #17]
    break;
 8000c16:	e030      	b.n	8000c7a <game_step+0xde>
  case DIR_DOWN:
    next.y += 1;
 8000c18:	7c7b      	ldrb	r3, [r7, #17]
 8000c1a:	3301      	adds	r3, #1
 8000c1c:	b2db      	uxtb	r3, r3
 8000c1e:	747b      	strb	r3, [r7, #17]
    if (next.y >= BOARD_HEIGHT) { state->alive = false; *died = 1; return; }
 8000c20:	7c7b      	ldrb	r3, [r7, #17]
 8000c22:	2b0f      	cmp	r3, #15
 8000c24:	d926      	bls.n	8000c74 <game_step+0xd8>
 8000c26:	68fb      	ldr	r3, [r7, #12]
 8000c28:	2200      	movs	r2, #0
 8000c2a:	f883 2406 	strb.w	r2, [r3, #1030]	@ 0x406
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	2201      	movs	r2, #1
 8000c32:	701a      	strb	r2, [r3, #0]
 8000c34:	e0a2      	b.n	8000d7c <game_step+0x1e0>
    break;
  case DIR_LEFT:
    if (next.x == 0) { state->alive = false; *died = 1; return; }
 8000c36:	7c3b      	ldrb	r3, [r7, #16]
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	d107      	bne.n	8000c4c <game_step+0xb0>
 8000c3c:	68fb      	ldr	r3, [r7, #12]
 8000c3e:	2200      	movs	r2, #0
 8000c40:	f883 2406 	strb.w	r2, [r3, #1030]	@ 0x406
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	2201      	movs	r2, #1
 8000c48:	701a      	strb	r2, [r3, #0]
 8000c4a:	e097      	b.n	8000d7c <game_step+0x1e0>
    next.x -= 1;
 8000c4c:	7c3b      	ldrb	r3, [r7, #16]
 8000c4e:	3b01      	subs	r3, #1
 8000c50:	b2db      	uxtb	r3, r3
 8000c52:	743b      	strb	r3, [r7, #16]
    break;
 8000c54:	e011      	b.n	8000c7a <game_step+0xde>
  case DIR_RIGHT:
    next.x += 1;
 8000c56:	7c3b      	ldrb	r3, [r7, #16]
 8000c58:	3301      	adds	r3, #1
 8000c5a:	b2db      	uxtb	r3, r3
 8000c5c:	743b      	strb	r3, [r7, #16]
    if (next.x >= BOARD_WIDTH) { state->alive = false; *died = 1; return; }
 8000c5e:	7c3b      	ldrb	r3, [r7, #16]
 8000c60:	2b1f      	cmp	r3, #31
 8000c62:	d909      	bls.n	8000c78 <game_step+0xdc>
 8000c64:	68fb      	ldr	r3, [r7, #12]
 8000c66:	2200      	movs	r2, #0
 8000c68:	f883 2406 	strb.w	r2, [r3, #1030]	@ 0x406
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	2201      	movs	r2, #1
 8000c70:	701a      	strb	r2, [r3, #0]
 8000c72:	e083      	b.n	8000d7c <game_step+0x1e0>
    break;
 8000c74:	bf00      	nop
 8000c76:	e000      	b.n	8000c7a <game_step+0xde>
    break;
 8000c78:	bf00      	nop
  }

  for (uint16_t i = 0; i < state->length; ++i) {
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	83fb      	strh	r3, [r7, #30]
 8000c7e:	e019      	b.n	8000cb4 <game_step+0x118>
    if (state->body[i].x == next.x && state->body[i].y == next.y) {
 8000c80:	8bfa      	ldrh	r2, [r7, #30]
 8000c82:	68fb      	ldr	r3, [r7, #12]
 8000c84:	f813 2012 	ldrb.w	r2, [r3, r2, lsl #1]
 8000c88:	7c3b      	ldrb	r3, [r7, #16]
 8000c8a:	429a      	cmp	r2, r3
 8000c8c:	d10f      	bne.n	8000cae <game_step+0x112>
 8000c8e:	8bfb      	ldrh	r3, [r7, #30]
 8000c90:	68fa      	ldr	r2, [r7, #12]
 8000c92:	005b      	lsls	r3, r3, #1
 8000c94:	4413      	add	r3, r2
 8000c96:	785a      	ldrb	r2, [r3, #1]
 8000c98:	7c7b      	ldrb	r3, [r7, #17]
 8000c9a:	429a      	cmp	r2, r3
 8000c9c:	d107      	bne.n	8000cae <game_step+0x112>
      state->alive = false;
 8000c9e:	68fb      	ldr	r3, [r7, #12]
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	f883 2406 	strb.w	r2, [r3, #1030]	@ 0x406
      *died = 1;
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	2201      	movs	r2, #1
 8000caa:	701a      	strb	r2, [r3, #0]
      return;
 8000cac:	e066      	b.n	8000d7c <game_step+0x1e0>
  for (uint16_t i = 0; i < state->length; ++i) {
 8000cae:	8bfb      	ldrh	r3, [r7, #30]
 8000cb0:	3301      	adds	r3, #1
 8000cb2:	83fb      	strh	r3, [r7, #30]
 8000cb4:	68fb      	ldr	r3, [r7, #12]
 8000cb6:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 8000cba:	8bfa      	ldrh	r2, [r7, #30]
 8000cbc:	429a      	cmp	r2, r3
 8000cbe:	d3df      	bcc.n	8000c80 <game_step+0xe4>
    }
  }

  uint16_t new_length = state->length + ((next.x == state->food.x && next.y == state->food.y) ? 1U : 0U);
 8000cc0:	68fb      	ldr	r3, [r7, #12]
 8000cc2:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 8000cc6:	7c39      	ldrb	r1, [r7, #16]
 8000cc8:	68fa      	ldr	r2, [r7, #12]
 8000cca:	f892 2404 	ldrb.w	r2, [r2, #1028]	@ 0x404
 8000cce:	4291      	cmp	r1, r2
 8000cd0:	d107      	bne.n	8000ce2 <game_step+0x146>
 8000cd2:	7c79      	ldrb	r1, [r7, #17]
 8000cd4:	68fa      	ldr	r2, [r7, #12]
 8000cd6:	f892 2405 	ldrb.w	r2, [r2, #1029]	@ 0x405
 8000cda:	4291      	cmp	r1, r2
 8000cdc:	d101      	bne.n	8000ce2 <game_step+0x146>
 8000cde:	2201      	movs	r2, #1
 8000ce0:	e000      	b.n	8000ce4 <game_step+0x148>
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	4413      	add	r3, r2
 8000ce6:	82bb      	strh	r3, [r7, #20]
  if (new_length > MAX_SNAKE_LEN) {
 8000ce8:	8abb      	ldrh	r3, [r7, #20]
 8000cea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000cee:	d907      	bls.n	8000d00 <game_step+0x164>
    state->alive = false;
 8000cf0:	68fb      	ldr	r3, [r7, #12]
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	f883 2406 	strb.w	r2, [r3, #1030]	@ 0x406
    *died = 1;
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	2201      	movs	r2, #1
 8000cfc:	701a      	strb	r2, [r3, #0]
    return;
 8000cfe:	e03d      	b.n	8000d7c <game_step+0x1e0>
  }

  for (int32_t i = (int32_t)new_length - 1; i > 0; --i) {
 8000d00:	8abb      	ldrh	r3, [r7, #20]
 8000d02:	3b01      	subs	r3, #1
 8000d04:	61bb      	str	r3, [r7, #24]
 8000d06:	e014      	b.n	8000d32 <game_step+0x196>
    if ((uint16_t)(i - 1) < state->length) {
 8000d08:	69bb      	ldr	r3, [r7, #24]
 8000d0a:	b29b      	uxth	r3, r3
 8000d0c:	3b01      	subs	r3, #1
 8000d0e:	b29a      	uxth	r2, r3
 8000d10:	68fb      	ldr	r3, [r7, #12]
 8000d12:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 8000d16:	429a      	cmp	r2, r3
 8000d18:	d208      	bcs.n	8000d2c <game_step+0x190>
      state->body[i] = state->body[i - 1];
 8000d1a:	69bb      	ldr	r3, [r7, #24]
 8000d1c:	1e58      	subs	r0, r3, #1
 8000d1e:	68fb      	ldr	r3, [r7, #12]
 8000d20:	69ba      	ldr	r2, [r7, #24]
 8000d22:	68f9      	ldr	r1, [r7, #12]
 8000d24:	f831 1010 	ldrh.w	r1, [r1, r0, lsl #1]
 8000d28:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
  for (int32_t i = (int32_t)new_length - 1; i > 0; --i) {
 8000d2c:	69bb      	ldr	r3, [r7, #24]
 8000d2e:	3b01      	subs	r3, #1
 8000d30:	61bb      	str	r3, [r7, #24]
 8000d32:	69bb      	ldr	r3, [r7, #24]
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	dce7      	bgt.n	8000d08 <game_step+0x16c>
    }
  }
  state->body[0] = next;
 8000d38:	68fb      	ldr	r3, [r7, #12]
 8000d3a:	8a3a      	ldrh	r2, [r7, #16]
 8000d3c:	801a      	strh	r2, [r3, #0]
  state->length = new_length;
 8000d3e:	68fb      	ldr	r3, [r7, #12]
 8000d40:	8aba      	ldrh	r2, [r7, #20]
 8000d42:	f8a3 2400 	strh.w	r2, [r3, #1024]	@ 0x400

  if (next.x == state->food.x && next.y == state->food.y) {
 8000d46:	7c3a      	ldrb	r2, [r7, #16]
 8000d48:	68fb      	ldr	r3, [r7, #12]
 8000d4a:	f893 3404 	ldrb.w	r3, [r3, #1028]	@ 0x404
 8000d4e:	429a      	cmp	r2, r3
 8000d50:	d114      	bne.n	8000d7c <game_step+0x1e0>
 8000d52:	7c7a      	ldrb	r2, [r7, #17]
 8000d54:	68fb      	ldr	r3, [r7, #12]
 8000d56:	f893 3405 	ldrb.w	r3, [r3, #1029]	@ 0x405
 8000d5a:	429a      	cmp	r2, r3
 8000d5c:	d10e      	bne.n	8000d7c <game_step+0x1e0>
    state->score += 1;
 8000d5e:	68fb      	ldr	r3, [r7, #12]
 8000d60:	f8d3 3408 	ldr.w	r3, [r3, #1032]	@ 0x408
 8000d64:	1c5a      	adds	r2, r3, #1
 8000d66:	68fb      	ldr	r3, [r7, #12]
 8000d68:	f8c3 2408 	str.w	r2, [r3, #1032]	@ 0x408
    *ate_food = 1;
 8000d6c:	68bb      	ldr	r3, [r7, #8]
 8000d6e:	2201      	movs	r2, #1
 8000d70:	701a      	strb	r2, [r3, #0]
    place_food(state);
 8000d72:	68f8      	ldr	r0, [r7, #12]
 8000d74:	f7ff fe30 	bl	80009d8 <place_food>
 8000d78:	e000      	b.n	8000d7c <game_step+0x1e0>
    return;
 8000d7a:	bf00      	nop
  }
}
 8000d7c:	3720      	adds	r7, #32
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	bd80      	pop	{r7, pc}
 8000d82:	bf00      	nop

08000d84 <draw_cell>:

static void draw_cell(uint8_t x, uint8_t y, OLED_COLOR color)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b084      	sub	sp, #16
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	4603      	mov	r3, r0
 8000d8c:	71fb      	strb	r3, [r7, #7]
 8000d8e:	460b      	mov	r3, r1
 8000d90:	71bb      	strb	r3, [r7, #6]
 8000d92:	4613      	mov	r3, r2
 8000d94:	717b      	strb	r3, [r7, #5]
  uint8_t base_x = x * CELL_SIZE;
 8000d96:	79fb      	ldrb	r3, [r7, #7]
 8000d98:	009b      	lsls	r3, r3, #2
 8000d9a:	737b      	strb	r3, [r7, #13]
  uint8_t base_y = y * CELL_SIZE;
 8000d9c:	79bb      	ldrb	r3, [r7, #6]
 8000d9e:	009b      	lsls	r3, r3, #2
 8000da0:	733b      	strb	r3, [r7, #12]
  for (uint8_t dy = 0; dy < CELL_SIZE; ++dy) {
 8000da2:	2300      	movs	r3, #0
 8000da4:	73fb      	strb	r3, [r7, #15]
 8000da6:	e017      	b.n	8000dd8 <draw_cell+0x54>
    for (uint8_t dx = 0; dx < CELL_SIZE; ++dx) {
 8000da8:	2300      	movs	r3, #0
 8000daa:	73bb      	strb	r3, [r7, #14]
 8000dac:	e00e      	b.n	8000dcc <draw_cell+0x48>
      oled_DrawPixel((uint8_t)(base_x + dx), (uint8_t)(base_y + dy), color);
 8000dae:	7b7a      	ldrb	r2, [r7, #13]
 8000db0:	7bbb      	ldrb	r3, [r7, #14]
 8000db2:	4413      	add	r3, r2
 8000db4:	b2d8      	uxtb	r0, r3
 8000db6:	7b3a      	ldrb	r2, [r7, #12]
 8000db8:	7bfb      	ldrb	r3, [r7, #15]
 8000dba:	4413      	add	r3, r2
 8000dbc:	b2db      	uxtb	r3, r3
 8000dbe:	797a      	ldrb	r2, [r7, #5]
 8000dc0:	4619      	mov	r1, r3
 8000dc2:	f000 fc51 	bl	8001668 <oled_DrawPixel>
    for (uint8_t dx = 0; dx < CELL_SIZE; ++dx) {
 8000dc6:	7bbb      	ldrb	r3, [r7, #14]
 8000dc8:	3301      	adds	r3, #1
 8000dca:	73bb      	strb	r3, [r7, #14]
 8000dcc:	7bbb      	ldrb	r3, [r7, #14]
 8000dce:	2b03      	cmp	r3, #3
 8000dd0:	d9ed      	bls.n	8000dae <draw_cell+0x2a>
  for (uint8_t dy = 0; dy < CELL_SIZE; ++dy) {
 8000dd2:	7bfb      	ldrb	r3, [r7, #15]
 8000dd4:	3301      	adds	r3, #1
 8000dd6:	73fb      	strb	r3, [r7, #15]
 8000dd8:	7bfb      	ldrb	r3, [r7, #15]
 8000dda:	2b03      	cmp	r3, #3
 8000ddc:	d9e4      	bls.n	8000da8 <draw_cell+0x24>
    }
  }
}
 8000dde:	bf00      	nop
 8000de0:	bf00      	nop
 8000de2:	3710      	adds	r7, #16
 8000de4:	46bd      	mov	sp, r7
 8000de6:	bd80      	pop	{r7, pc}

08000de8 <render_game_full>:

static int tick = 0;

static void render_game_full(const GameState *state)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	b08a      	sub	sp, #40	@ 0x28
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	6078      	str	r0, [r7, #4]
  oled_Fill(Black);
 8000df0:	2000      	movs	r0, #0
 8000df2:	f000 fbe5 	bl	80015c0 <oled_Fill>

  if (!state->alive) {
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	f893 3406 	ldrb.w	r3, [r3, #1030]	@ 0x406
 8000dfc:	f083 0301 	eor.w	r3, r3, #1
 8000e00:	b2db      	uxtb	r3, r3
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d02a      	beq.n	8000e5c <render_game_full+0x74>
    char buf[24];
    oled_SetCursor(2, 8);
 8000e06:	2108      	movs	r1, #8
 8000e08:	2002      	movs	r0, #2
 8000e0a:	f000 fd33 	bl	8001874 <oled_SetCursor>
    oled_WriteString("Game Over", Font_11x18, White);
 8000e0e:	4a27      	ldr	r2, [pc, #156]	@ (8000eac <render_game_full+0xc4>)
 8000e10:	2301      	movs	r3, #1
 8000e12:	ca06      	ldmia	r2, {r1, r2}
 8000e14:	4826      	ldr	r0, [pc, #152]	@ (8000eb0 <render_game_full+0xc8>)
 8000e16:	f000 fd07 	bl	8001828 <oled_WriteString>
    snprintf(buf, sizeof(buf), "Score: %lu", (unsigned long)state->score);
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	f8d3 3408 	ldr.w	r3, [r3, #1032]	@ 0x408
 8000e20:	f107 000c 	add.w	r0, r7, #12
 8000e24:	4a23      	ldr	r2, [pc, #140]	@ (8000eb4 <render_game_full+0xcc>)
 8000e26:	2118      	movs	r1, #24
 8000e28:	f009 fb2c 	bl	800a484 <sniprintf>
    oled_SetCursor(2, 32);
 8000e2c:	2120      	movs	r1, #32
 8000e2e:	2002      	movs	r0, #2
 8000e30:	f000 fd20 	bl	8001874 <oled_SetCursor>
    oled_WriteString(buf, Font_7x10, White);
 8000e34:	4a20      	ldr	r2, [pc, #128]	@ (8000eb8 <render_game_full+0xd0>)
 8000e36:	f107 000c 	add.w	r0, r7, #12
 8000e3a:	2301      	movs	r3, #1
 8000e3c:	ca06      	ldmia	r2, {r1, r2}
 8000e3e:	f000 fcf3 	bl	8001828 <oled_WriteString>
    oled_SetCursor(2, 50);
 8000e42:	2132      	movs	r1, #50	@ 0x32
 8000e44:	2002      	movs	r0, #2
 8000e46:	f000 fd15 	bl	8001874 <oled_SetCursor>
    oled_WriteString("Press # to restart", Font_7x10, White);
 8000e4a:	4a1b      	ldr	r2, [pc, #108]	@ (8000eb8 <render_game_full+0xd0>)
 8000e4c:	2301      	movs	r3, #1
 8000e4e:	ca06      	ldmia	r2, {r1, r2}
 8000e50:	481a      	ldr	r0, [pc, #104]	@ (8000ebc <render_game_full+0xd4>)
 8000e52:	f000 fce9 	bl	8001828 <oled_WriteString>
    oled_UpdateScreen();
 8000e56:	f000 fbd7 	bl	8001608 <oled_UpdateScreen>
 8000e5a:	e024      	b.n	8000ea6 <render_game_full+0xbe>
    return;
  }

  draw_cell(state->food.x, state->food.y, White);
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	f893 0404 	ldrb.w	r0, [r3, #1028]	@ 0x404
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	f893 3405 	ldrb.w	r3, [r3, #1029]	@ 0x405
 8000e68:	2201      	movs	r2, #1
 8000e6a:	4619      	mov	r1, r3
 8000e6c:	f7ff ff8a 	bl	8000d84 <draw_cell>
  for (uint16_t i = 0; i < state->length; ++i) {
 8000e70:	2300      	movs	r3, #0
 8000e72:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8000e74:	e00f      	b.n	8000e96 <render_game_full+0xae>
    draw_cell(state->body[i].x, state->body[i].y, White);
 8000e76:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	f813 0012 	ldrb.w	r0, [r3, r2, lsl #1]
 8000e7e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000e80:	687a      	ldr	r2, [r7, #4]
 8000e82:	005b      	lsls	r3, r3, #1
 8000e84:	4413      	add	r3, r2
 8000e86:	785b      	ldrb	r3, [r3, #1]
 8000e88:	2201      	movs	r2, #1
 8000e8a:	4619      	mov	r1, r3
 8000e8c:	f7ff ff7a 	bl	8000d84 <draw_cell>
  for (uint16_t i = 0; i < state->length; ++i) {
 8000e90:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000e92:	3301      	adds	r3, #1
 8000e94:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 8000e9c:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8000e9e:	429a      	cmp	r2, r3
 8000ea0:	d3e9      	bcc.n	8000e76 <render_game_full+0x8e>
  }
  oled_UpdateScreen();
 8000ea2:	f000 fbb1 	bl	8001608 <oled_UpdateScreen>
}
 8000ea6:	3728      	adds	r7, #40	@ 0x28
 8000ea8:	46bd      	mov	sp, r7
 8000eaa:	bd80      	pop	{r7, pc}
 8000eac:	20000008 	.word	0x20000008
 8000eb0:	0800ae50 	.word	0x0800ae50
 8000eb4:	0800ae5c 	.word	0x0800ae5c
 8000eb8:	20000000 	.word	0x20000000
 8000ebc:	0800ae68 	.word	0x0800ae68

08000ec0 <MX_GPIO_Init>:
        * EVENT_OUT
        * EXTI
     PA8   ------> RCC_MCO_1
*/
void MX_GPIO_Init(void)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b08a      	sub	sp, #40	@ 0x28
 8000ec4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ec6:	f107 0314 	add.w	r3, r7, #20
 8000eca:	2200      	movs	r2, #0
 8000ecc:	601a      	str	r2, [r3, #0]
 8000ece:	605a      	str	r2, [r3, #4]
 8000ed0:	609a      	str	r2, [r3, #8]
 8000ed2:	60da      	str	r2, [r3, #12]
 8000ed4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	613b      	str	r3, [r7, #16]
 8000eda:	4b25      	ldr	r3, [pc, #148]	@ (8000f70 <MX_GPIO_Init+0xb0>)
 8000edc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ede:	4a24      	ldr	r2, [pc, #144]	@ (8000f70 <MX_GPIO_Init+0xb0>)
 8000ee0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000ee4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ee6:	4b22      	ldr	r3, [pc, #136]	@ (8000f70 <MX_GPIO_Init+0xb0>)
 8000ee8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000eee:	613b      	str	r3, [r7, #16]
 8000ef0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	60fb      	str	r3, [r7, #12]
 8000ef6:	4b1e      	ldr	r3, [pc, #120]	@ (8000f70 <MX_GPIO_Init+0xb0>)
 8000ef8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000efa:	4a1d      	ldr	r2, [pc, #116]	@ (8000f70 <MX_GPIO_Init+0xb0>)
 8000efc:	f043 0310 	orr.w	r3, r3, #16
 8000f00:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f02:	4b1b      	ldr	r3, [pc, #108]	@ (8000f70 <MX_GPIO_Init+0xb0>)
 8000f04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f06:	f003 0310 	and.w	r3, r3, #16
 8000f0a:	60fb      	str	r3, [r7, #12]
 8000f0c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f0e:	2300      	movs	r3, #0
 8000f10:	60bb      	str	r3, [r7, #8]
 8000f12:	4b17      	ldr	r3, [pc, #92]	@ (8000f70 <MX_GPIO_Init+0xb0>)
 8000f14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f16:	4a16      	ldr	r2, [pc, #88]	@ (8000f70 <MX_GPIO_Init+0xb0>)
 8000f18:	f043 0301 	orr.w	r3, r3, #1
 8000f1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f1e:	4b14      	ldr	r3, [pc, #80]	@ (8000f70 <MX_GPIO_Init+0xb0>)
 8000f20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f22:	f003 0301 	and.w	r3, r3, #1
 8000f26:	60bb      	str	r3, [r7, #8]
 8000f28:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	607b      	str	r3, [r7, #4]
 8000f2e:	4b10      	ldr	r3, [pc, #64]	@ (8000f70 <MX_GPIO_Init+0xb0>)
 8000f30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f32:	4a0f      	ldr	r2, [pc, #60]	@ (8000f70 <MX_GPIO_Init+0xb0>)
 8000f34:	f043 0302 	orr.w	r3, r3, #2
 8000f38:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f3a:	4b0d      	ldr	r3, [pc, #52]	@ (8000f70 <MX_GPIO_Init+0xb0>)
 8000f3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f3e:	f003 0302 	and.w	r3, r3, #2
 8000f42:	607b      	str	r3, [r7, #4]
 8000f44:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000f46:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000f4a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f4c:	2302      	movs	r3, #2
 8000f4e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f50:	2300      	movs	r3, #0
 8000f52:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f54:	2300      	movs	r3, #0
 8000f56:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8000f58:	2300      	movs	r3, #0
 8000f5a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f5c:	f107 0314 	add.w	r3, r7, #20
 8000f60:	4619      	mov	r1, r3
 8000f62:	4804      	ldr	r0, [pc, #16]	@ (8000f74 <MX_GPIO_Init+0xb4>)
 8000f64:	f001 f912 	bl	800218c <HAL_GPIO_Init>

}
 8000f68:	bf00      	nop
 8000f6a:	3728      	adds	r7, #40	@ 0x28
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	bd80      	pop	{r7, pc}
 8000f70:	40023800 	.word	0x40023800
 8000f74:	40020000 	.word	0x40020000

08000f78 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000f7c:	4b12      	ldr	r3, [pc, #72]	@ (8000fc8 <MX_I2C1_Init+0x50>)
 8000f7e:	4a13      	ldr	r2, [pc, #76]	@ (8000fcc <MX_I2C1_Init+0x54>)
 8000f80:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8000f82:	4b11      	ldr	r3, [pc, #68]	@ (8000fc8 <MX_I2C1_Init+0x50>)
 8000f84:	4a12      	ldr	r2, [pc, #72]	@ (8000fd0 <MX_I2C1_Init+0x58>)
 8000f86:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000f88:	4b0f      	ldr	r3, [pc, #60]	@ (8000fc8 <MX_I2C1_Init+0x50>)
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000f8e:	4b0e      	ldr	r3, [pc, #56]	@ (8000fc8 <MX_I2C1_Init+0x50>)
 8000f90:	2200      	movs	r2, #0
 8000f92:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000f94:	4b0c      	ldr	r3, [pc, #48]	@ (8000fc8 <MX_I2C1_Init+0x50>)
 8000f96:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000f9a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000f9c:	4b0a      	ldr	r3, [pc, #40]	@ (8000fc8 <MX_I2C1_Init+0x50>)
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000fa2:	4b09      	ldr	r3, [pc, #36]	@ (8000fc8 <MX_I2C1_Init+0x50>)
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000fa8:	4b07      	ldr	r3, [pc, #28]	@ (8000fc8 <MX_I2C1_Init+0x50>)
 8000faa:	2200      	movs	r2, #0
 8000fac:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000fae:	4b06      	ldr	r3, [pc, #24]	@ (8000fc8 <MX_I2C1_Init+0x50>)
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000fb4:	4804      	ldr	r0, [pc, #16]	@ (8000fc8 <MX_I2C1_Init+0x50>)
 8000fb6:	f001 fa85 	bl	80024c4 <HAL_I2C_Init>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d001      	beq.n	8000fc4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000fc0:	f000 f9f2 	bl	80013a8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000fc4:	bf00      	nop
 8000fc6:	bd80      	pop	{r7, pc}
 8000fc8:	200004b8 	.word	0x200004b8
 8000fcc:	40005400 	.word	0x40005400
 8000fd0:	00061a80 	.word	0x00061a80

08000fd4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b08a      	sub	sp, #40	@ 0x28
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fdc:	f107 0314 	add.w	r3, r7, #20
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	601a      	str	r2, [r3, #0]
 8000fe4:	605a      	str	r2, [r3, #4]
 8000fe6:	609a      	str	r2, [r3, #8]
 8000fe8:	60da      	str	r2, [r3, #12]
 8000fea:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	4a21      	ldr	r2, [pc, #132]	@ (8001078 <HAL_I2C_MspInit+0xa4>)
 8000ff2:	4293      	cmp	r3, r2
 8000ff4:	d13c      	bne.n	8001070 <HAL_I2C_MspInit+0x9c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	613b      	str	r3, [r7, #16]
 8000ffa:	4b20      	ldr	r3, [pc, #128]	@ (800107c <HAL_I2C_MspInit+0xa8>)
 8000ffc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ffe:	4a1f      	ldr	r2, [pc, #124]	@ (800107c <HAL_I2C_MspInit+0xa8>)
 8001000:	f043 0302 	orr.w	r3, r3, #2
 8001004:	6313      	str	r3, [r2, #48]	@ 0x30
 8001006:	4b1d      	ldr	r3, [pc, #116]	@ (800107c <HAL_I2C_MspInit+0xa8>)
 8001008:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800100a:	f003 0302 	and.w	r3, r3, #2
 800100e:	613b      	str	r3, [r7, #16]
 8001010:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001012:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001016:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001018:	2312      	movs	r3, #18
 800101a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800101c:	2301      	movs	r3, #1
 800101e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001020:	2303      	movs	r3, #3
 8001022:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001024:	2304      	movs	r3, #4
 8001026:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001028:	f107 0314 	add.w	r3, r7, #20
 800102c:	4619      	mov	r1, r3
 800102e:	4814      	ldr	r0, [pc, #80]	@ (8001080 <HAL_I2C_MspInit+0xac>)
 8001030:	f001 f8ac 	bl	800218c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001034:	2300      	movs	r3, #0
 8001036:	60fb      	str	r3, [r7, #12]
 8001038:	4b10      	ldr	r3, [pc, #64]	@ (800107c <HAL_I2C_MspInit+0xa8>)
 800103a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800103c:	4a0f      	ldr	r2, [pc, #60]	@ (800107c <HAL_I2C_MspInit+0xa8>)
 800103e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001042:	6413      	str	r3, [r2, #64]	@ 0x40
 8001044:	4b0d      	ldr	r3, [pc, #52]	@ (800107c <HAL_I2C_MspInit+0xa8>)
 8001046:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001048:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800104c:	60fb      	str	r3, [r7, #12]
 800104e:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 8001050:	2200      	movs	r2, #0
 8001052:	2105      	movs	r1, #5
 8001054:	201f      	movs	r0, #31
 8001056:	f001 f832 	bl	80020be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 800105a:	201f      	movs	r0, #31
 800105c:	f001 f84b 	bl	80020f6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 5, 0);
 8001060:	2200      	movs	r2, #0
 8001062:	2105      	movs	r1, #5
 8001064:	2020      	movs	r0, #32
 8001066:	f001 f82a 	bl	80020be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 800106a:	2020      	movs	r0, #32
 800106c:	f001 f843 	bl	80020f6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001070:	bf00      	nop
 8001072:	3728      	adds	r7, #40	@ 0x28
 8001074:	46bd      	mov	sp, r7
 8001076:	bd80      	pop	{r7, pc}
 8001078:	40005400 	.word	0x40005400
 800107c:	40023800 	.word	0x40023800
 8001080:	40020400 	.word	0x40020400

08001084 <kb_init>:
#include "kb.h"
#include "pca9538.h"
#include "main.h"

HAL_StatusTypeDef kb_init(void)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b082      	sub	sp, #8
 8001088:	af00      	add	r7, sp, #0
    HAL_StatusTypeDef ret = HAL_OK;
 800108a:	2300      	movs	r3, #0
 800108c:	71fb      	strb	r3, [r7, #7]
    uint8_t buf;

    // POLARITY_INVERSION = 0
    buf = 0;
 800108e:	2300      	movs	r3, #0
 8001090:	71bb      	strb	r3, [r7, #6]
    ret = PCA9538_Write_Register(KBRD_ADDR, POLARITY_INVERSION, &buf);
 8001092:	1dbb      	adds	r3, r7, #6
 8001094:	461a      	mov	r2, r3
 8001096:	2102      	movs	r1, #2
 8001098:	20e2      	movs	r0, #226	@ 0xe2
 800109a:	f000 fc23 	bl	80018e4 <PCA9538_Write_Register>
 800109e:	4603      	mov	r3, r0
 80010a0:	71fb      	strb	r3, [r7, #7]
    if (ret != HAL_OK) {
 80010a2:	79fb      	ldrb	r3, [r7, #7]
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d001      	beq.n	80010ac <kb_init+0x28>
        return ret;
 80010a8:	79fb      	ldrb	r3, [r7, #7]
 80010aa:	e00f      	b.n	80010cc <kb_init+0x48>
    }

    // OUTPUT_PORT = 0
    buf = 0;
 80010ac:	2300      	movs	r3, #0
 80010ae:	71bb      	strb	r3, [r7, #6]
    ret = PCA9538_Write_Register(KBRD_ADDR, OUTPUT_PORT, &buf);
 80010b0:	1dbb      	adds	r3, r7, #6
 80010b2:	461a      	mov	r2, r3
 80010b4:	2101      	movs	r1, #1
 80010b6:	20e2      	movs	r0, #226	@ 0xe2
 80010b8:	f000 fc14 	bl	80018e4 <PCA9538_Write_Register>
 80010bc:	4603      	mov	r3, r0
 80010be:	71fb      	strb	r3, [r7, #7]
    if (ret != HAL_OK) {
 80010c0:	79fb      	ldrb	r3, [r7, #7]
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d001      	beq.n	80010ca <kb_init+0x46>
        return ret;
 80010c6:	79fb      	ldrb	r3, [r7, #7]
 80010c8:	e000      	b.n	80010cc <kb_init+0x48>
    }

    return HAL_OK;
 80010ca:	2300      	movs	r3, #0
}
 80010cc:	4618      	mov	r0, r3
 80010ce:	3708      	adds	r7, #8
 80010d0:	46bd      	mov	sp, r7
 80010d2:	bd80      	pop	{r7, pc}

080010d4 <kb_check_row>:

uint8_t kb_check_row(uint8_t row_mask)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b084      	sub	sp, #16
 80010d8:	af00      	add	r7, sp, #0
 80010da:	4603      	mov	r3, r0
 80010dc:	71fb      	strb	r3, [r7, #7]
    uint8_t key = 0x00;
 80010de:	2300      	movs	r3, #0
 80010e0:	73fb      	strb	r3, [r7, #15]
    HAL_StatusTypeDef ret;
    uint8_t buf;
    uint8_t kbd_in;

    ret = kb_init();
 80010e2:	f7ff ffcf 	bl	8001084 <kb_init>
 80010e6:	4603      	mov	r3, r0
 80010e8:	73bb      	strb	r3, [r7, #14]
    if (ret != HAL_OK) {
 80010ea:	7bbb      	ldrb	r3, [r7, #14]
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d001      	beq.n	80010f4 <kb_check_row+0x20>
        return 0;
 80010f0:	2300      	movs	r3, #0
 80010f2:	e040      	b.n	8001176 <kb_check_row+0xa2>
    }

    buf = row_mask;
 80010f4:	79fb      	ldrb	r3, [r7, #7]
 80010f6:	733b      	strb	r3, [r7, #12]
    ret = PCA9538_Write_Register(KBRD_ADDR, CONFIG, &buf);
 80010f8:	f107 030c 	add.w	r3, r7, #12
 80010fc:	461a      	mov	r2, r3
 80010fe:	2103      	movs	r1, #3
 8001100:	20e2      	movs	r0, #226	@ 0xe2
 8001102:	f000 fbef 	bl	80018e4 <PCA9538_Write_Register>
 8001106:	4603      	mov	r3, r0
 8001108:	73bb      	strb	r3, [r7, #14]
    if (ret != HAL_OK) {
 800110a:	7bbb      	ldrb	r3, [r7, #14]
 800110c:	2b00      	cmp	r3, #0
 800110e:	d001      	beq.n	8001114 <kb_check_row+0x40>
        return 0;
 8001110:	2300      	movs	r3, #0
 8001112:	e030      	b.n	8001176 <kb_check_row+0xa2>
    }

    ret = PCA9538_Read_Inputs(KBRD_ADDR, &buf);
 8001114:	f107 030c 	add.w	r3, r7, #12
 8001118:	4619      	mov	r1, r3
 800111a:	20e2      	movs	r0, #226	@ 0xe2
 800111c:	f000 fc02 	bl	8001924 <PCA9538_Read_Inputs>
 8001120:	4603      	mov	r3, r0
 8001122:	73bb      	strb	r3, [r7, #14]
    if (ret != HAL_OK) {
 8001124:	7bbb      	ldrb	r3, [r7, #14]
 8001126:	2b00      	cmp	r3, #0
 8001128:	d001      	beq.n	800112e <kb_check_row+0x5a>
        return 0;
 800112a:	2300      	movs	r3, #0
 800112c:	e023      	b.n	8001176 <kb_check_row+0xa2>
    }

    kbd_in = (uint8_t)(buf & 0x70);
 800112e:	7b3b      	ldrb	r3, [r7, #12]
 8001130:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001134:	737b      	strb	r3, [r7, #13]
    if (kbd_in == 0x70) return 0;
 8001136:	7b7b      	ldrb	r3, [r7, #13]
 8001138:	2b70      	cmp	r3, #112	@ 0x70
 800113a:	d101      	bne.n	8001140 <kb_check_row+0x6c>
 800113c:	2300      	movs	r3, #0
 800113e:	e01a      	b.n	8001176 <kb_check_row+0xa2>

    if (!(kbd_in & 0x10)) key = 1;
 8001140:	7b7b      	ldrb	r3, [r7, #13]
 8001142:	f003 0310 	and.w	r3, r3, #16
 8001146:	2b00      	cmp	r3, #0
 8001148:	d102      	bne.n	8001150 <kb_check_row+0x7c>
 800114a:	2301      	movs	r3, #1
 800114c:	73fb      	strb	r3, [r7, #15]
 800114e:	e011      	b.n	8001174 <kb_check_row+0xa0>
    else if (!(kbd_in & 0x20)) key = 2;
 8001150:	7b7b      	ldrb	r3, [r7, #13]
 8001152:	f003 0320 	and.w	r3, r3, #32
 8001156:	2b00      	cmp	r3, #0
 8001158:	d102      	bne.n	8001160 <kb_check_row+0x8c>
 800115a:	2302      	movs	r3, #2
 800115c:	73fb      	strb	r3, [r7, #15]
 800115e:	e009      	b.n	8001174 <kb_check_row+0xa0>
    else if (!(kbd_in & 0x40)) key = 3;
 8001160:	7b7b      	ldrb	r3, [r7, #13]
 8001162:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001166:	2b00      	cmp	r3, #0
 8001168:	d102      	bne.n	8001170 <kb_check_row+0x9c>
 800116a:	2303      	movs	r3, #3
 800116c:	73fb      	strb	r3, [r7, #15]
 800116e:	e001      	b.n	8001174 <kb_check_row+0xa0>
    else key = 0;
 8001170:	2300      	movs	r3, #0
 8001172:	73fb      	strb	r3, [r7, #15]

    return key;
 8001174:	7bfb      	ldrb	r3, [r7, #15]
}
 8001176:	4618      	mov	r0, r3
 8001178:	3710      	adds	r7, #16
 800117a:	46bd      	mov	sp, r7
 800117c:	bd80      	pop	{r7, pc}
	...

08001180 <kb_get_key>:

uint8_t kb_get_key(void)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b084      	sub	sp, #16
 8001184:	af00      	add	r7, sp, #0
    const uint8_t rows[4] = { ROW1, ROW2, ROW3, ROW4 };
 8001186:	4b17      	ldr	r3, [pc, #92]	@ (80011e4 <kb_get_key+0x64>)
 8001188:	603b      	str	r3, [r7, #0]

    for (int i = 0; i < 4; i++) {
 800118a:	2300      	movs	r3, #0
 800118c:	60fb      	str	r3, [r7, #12]
 800118e:	e021      	b.n	80011d4 <kb_get_key+0x54>
    	for (int j = 0; j < 5; ++j) {
 8001190:	2300      	movs	r3, #0
 8001192:	60bb      	str	r3, [r7, #8]
 8001194:	e018      	b.n	80011c8 <kb_get_key+0x48>
    		uint8_t k = kb_check_row(rows[i]);
 8001196:	463a      	mov	r2, r7
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	4413      	add	r3, r2
 800119c:	781b      	ldrb	r3, [r3, #0]
 800119e:	4618      	mov	r0, r3
 80011a0:	f7ff ff98 	bl	80010d4 <kb_check_row>
 80011a4:	4603      	mov	r3, r0
 80011a6:	71fb      	strb	r3, [r7, #7]
    		if (k != 0) return 3 * i + k;
 80011a8:	79fb      	ldrb	r3, [r7, #7]
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d009      	beq.n	80011c2 <kb_get_key+0x42>
 80011ae:	68fb      	ldr	r3, [r7, #12]
 80011b0:	b2db      	uxtb	r3, r3
 80011b2:	461a      	mov	r2, r3
 80011b4:	0052      	lsls	r2, r2, #1
 80011b6:	4413      	add	r3, r2
 80011b8:	b2da      	uxtb	r2, r3
 80011ba:	79fb      	ldrb	r3, [r7, #7]
 80011bc:	4413      	add	r3, r2
 80011be:	b2db      	uxtb	r3, r3
 80011c0:	e00c      	b.n	80011dc <kb_get_key+0x5c>
    	for (int j = 0; j < 5; ++j) {
 80011c2:	68bb      	ldr	r3, [r7, #8]
 80011c4:	3301      	adds	r3, #1
 80011c6:	60bb      	str	r3, [r7, #8]
 80011c8:	68bb      	ldr	r3, [r7, #8]
 80011ca:	2b04      	cmp	r3, #4
 80011cc:	dde3      	ble.n	8001196 <kb_get_key+0x16>
    for (int i = 0; i < 4; i++) {
 80011ce:	68fb      	ldr	r3, [r7, #12]
 80011d0:	3301      	adds	r3, #1
 80011d2:	60fb      	str	r3, [r7, #12]
 80011d4:	68fb      	ldr	r3, [r7, #12]
 80011d6:	2b03      	cmp	r3, #3
 80011d8:	ddda      	ble.n	8001190 <kb_get_key+0x10>
    	}
    }
    return 0;
 80011da:	2300      	movs	r3, #0
}
 80011dc:	4618      	mov	r0, r3
 80011de:	3710      	adds	r7, #16
 80011e0:	46bd      	mov	sp, r7
 80011e2:	bd80      	pop	{r7, pc}
 80011e4:	f7fbfdfe 	.word	0xf7fbfdfe

080011e8 <kb_get_symb>:

char kb_get_symb(void)
{
 80011e8:	b590      	push	{r4, r7, lr}
 80011ea:	b085      	sub	sp, #20
 80011ec:	af00      	add	r7, sp, #0
	const char symb[13] = {0, '1', '2', '3', '4', '5', '6', '7', '8', '9', '*', '0', '#'};
 80011ee:	4b08      	ldr	r3, [pc, #32]	@ (8001210 <kb_get_symb+0x28>)
 80011f0:	463c      	mov	r4, r7
 80011f2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80011f4:	c407      	stmia	r4!, {r0, r1, r2}
 80011f6:	7023      	strb	r3, [r4, #0]
	return symb[kb_get_key()];
 80011f8:	f7ff ffc2 	bl	8001180 <kb_get_key>
 80011fc:	4603      	mov	r3, r0
 80011fe:	3310      	adds	r3, #16
 8001200:	443b      	add	r3, r7
 8001202:	f813 3c10 	ldrb.w	r3, [r3, #-16]
}
 8001206:	4618      	mov	r0, r3
 8001208:	3714      	adds	r7, #20
 800120a:	46bd      	mov	sp, r7
 800120c:	bd90      	pop	{r4, r7, pc}
 800120e:	bf00      	nop
 8001210:	0800ae7c 	.word	0x0800ae7c

08001214 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001218:	f000 fde0 	bl	8001ddc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800121c:	f000 f856 	bl	80012cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001220:	f7ff fe4e 	bl	8000ec0 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001224:	f7ff fea8 	bl	8000f78 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8001228:	f000 fd3c 	bl	8001ca4 <MX_USART1_UART_Init>
  MX_TIM1_Init();
 800122c:	f000 fc3c 	bl	8001aa8 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  init_music();
 8001230:	f000 f8c0 	bl	80013b4 <init_music>
  oled_Init();
 8001234:	f000 f958 	bl	80014e8 <oled_Init>

  oled_Fill(1);
 8001238:	2001      	movs	r0, #1
 800123a:	f000 f9c1 	bl	80015c0 <oled_Fill>
  oled_SetCursor(8, 5);
 800123e:	2105      	movs	r1, #5
 8001240:	2008      	movs	r0, #8
 8001242:	f000 fb17 	bl	8001874 <oled_SetCursor>
  oled_WriteString("SDK-1.1 Snake", Font_7x10, 0);
 8001246:	4a1c      	ldr	r2, [pc, #112]	@ (80012b8 <main+0xa4>)
 8001248:	2300      	movs	r3, #0
 800124a:	ca06      	ldmia	r2, {r1, r2}
 800124c:	481b      	ldr	r0, [pc, #108]	@ (80012bc <main+0xa8>)
 800124e:	f000 faeb 	bl	8001828 <oled_WriteString>
  oled_SetCursor(8, 5 + 12);
 8001252:	2111      	movs	r1, #17
 8001254:	2008      	movs	r0, #8
 8001256:	f000 fb0d 	bl	8001874 <oled_SetCursor>
  oled_WriteString("By Armemius", Font_7x10, 0);
 800125a:	4a17      	ldr	r2, [pc, #92]	@ (80012b8 <main+0xa4>)
 800125c:	2300      	movs	r3, #0
 800125e:	ca06      	ldmia	r2, {r1, r2}
 8001260:	4817      	ldr	r0, [pc, #92]	@ (80012c0 <main+0xac>)
 8001262:	f000 fae1 	bl	8001828 <oled_WriteString>
  oled_SetCursor(8, 5 + 12 * 2);
 8001266:	211d      	movs	r1, #29
 8001268:	2008      	movs	r0, #8
 800126a:	f000 fb03 	bl	8001874 <oled_SetCursor>
  oled_WriteString("2/4/6/8 - move", Font_7x10, 0);
 800126e:	4a12      	ldr	r2, [pc, #72]	@ (80012b8 <main+0xa4>)
 8001270:	2300      	movs	r3, #0
 8001272:	ca06      	ldmia	r2, {r1, r2}
 8001274:	4813      	ldr	r0, [pc, #76]	@ (80012c4 <main+0xb0>)
 8001276:	f000 fad7 	bl	8001828 <oled_WriteString>
  oled_SetCursor(8, 5 + 12 * 3);
 800127a:	2129      	movs	r1, #41	@ 0x29
 800127c:	2008      	movs	r0, #8
 800127e:	f000 faf9 	bl	8001874 <oled_SetCursor>
  oled_WriteString("# - to restart", Font_7x10, 0);
 8001282:	4a0d      	ldr	r2, [pc, #52]	@ (80012b8 <main+0xa4>)
 8001284:	2300      	movs	r3, #0
 8001286:	ca06      	ldmia	r2, {r1, r2}
 8001288:	480f      	ldr	r0, [pc, #60]	@ (80012c8 <main+0xb4>)
 800128a:	f000 facd 	bl	8001828 <oled_WriteString>
  oled_SetCursor(8, 45);
 800128e:	212d      	movs	r1, #45	@ 0x2d
 8001290:	2008      	movs	r0, #8
 8001292:	f000 faef 	bl	8001874 <oled_SetCursor>
  oled_UpdateScreen();
 8001296:	f000 f9b7 	bl	8001608 <oled_UpdateScreen>
  play_amogus();
 800129a:	f000 f8c5 	bl	8001428 <play_amogus>
  oled_Fill(0);
 800129e:	2000      	movs	r0, #0
 80012a0:	f000 f98e 	bl	80015c0 <oled_Fill>
  oled_UpdateScreen();
 80012a4:	f000 f9b0 	bl	8001608 <oled_UpdateScreen>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 80012a8:	f005 fcd4 	bl	8006c54 <osKernelInitialize>
  MX_FREERTOS_Init();
 80012ac:	f7ff f97e 	bl	80005ac <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80012b0:	f005 fcf4 	bl	8006c9c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 80012b4:	bf00      	nop
 80012b6:	e7fd      	b.n	80012b4 <main+0xa0>
 80012b8:	20000000 	.word	0x20000000
 80012bc:	0800ae8c 	.word	0x0800ae8c
 80012c0:	0800ae9c 	.word	0x0800ae9c
 80012c4:	0800aea8 	.word	0x0800aea8
 80012c8:	0800aeb8 	.word	0x0800aeb8

080012cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b094      	sub	sp, #80	@ 0x50
 80012d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012d2:	f107 0320 	add.w	r3, r7, #32
 80012d6:	2230      	movs	r2, #48	@ 0x30
 80012d8:	2100      	movs	r1, #0
 80012da:	4618      	mov	r0, r3
 80012dc:	f009 f908 	bl	800a4f0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012e0:	f107 030c 	add.w	r3, r7, #12
 80012e4:	2200      	movs	r2, #0
 80012e6:	601a      	str	r2, [r3, #0]
 80012e8:	605a      	str	r2, [r3, #4]
 80012ea:	609a      	str	r2, [r3, #8]
 80012ec:	60da      	str	r2, [r3, #12]
 80012ee:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80012f0:	2300      	movs	r3, #0
 80012f2:	60bb      	str	r3, [r7, #8]
 80012f4:	4b2a      	ldr	r3, [pc, #168]	@ (80013a0 <SystemClock_Config+0xd4>)
 80012f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012f8:	4a29      	ldr	r2, [pc, #164]	@ (80013a0 <SystemClock_Config+0xd4>)
 80012fa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80012fe:	6413      	str	r3, [r2, #64]	@ 0x40
 8001300:	4b27      	ldr	r3, [pc, #156]	@ (80013a0 <SystemClock_Config+0xd4>)
 8001302:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001304:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001308:	60bb      	str	r3, [r7, #8]
 800130a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800130c:	2300      	movs	r3, #0
 800130e:	607b      	str	r3, [r7, #4]
 8001310:	4b24      	ldr	r3, [pc, #144]	@ (80013a4 <SystemClock_Config+0xd8>)
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	4a23      	ldr	r2, [pc, #140]	@ (80013a4 <SystemClock_Config+0xd8>)
 8001316:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800131a:	6013      	str	r3, [r2, #0]
 800131c:	4b21      	ldr	r3, [pc, #132]	@ (80013a4 <SystemClock_Config+0xd8>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001324:	607b      	str	r3, [r7, #4]
 8001326:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001328:	2302      	movs	r3, #2
 800132a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800132c:	2301      	movs	r3, #1
 800132e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001330:	2310      	movs	r3, #16
 8001332:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001334:	2302      	movs	r3, #2
 8001336:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001338:	2300      	movs	r3, #0
 800133a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800133c:	2308      	movs	r3, #8
 800133e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8001340:	2348      	movs	r3, #72	@ 0x48
 8001342:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001344:	2302      	movs	r3, #2
 8001346:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001348:	2304      	movs	r3, #4
 800134a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800134c:	f107 0320 	add.w	r3, r7, #32
 8001350:	4618      	mov	r0, r3
 8001352:	f003 fde9 	bl	8004f28 <HAL_RCC_OscConfig>
 8001356:	4603      	mov	r3, r0
 8001358:	2b00      	cmp	r3, #0
 800135a:	d001      	beq.n	8001360 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800135c:	f000 f824 	bl	80013a8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001360:	230f      	movs	r3, #15
 8001362:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001364:	2302      	movs	r3, #2
 8001366:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001368:	2300      	movs	r3, #0
 800136a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800136c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001370:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001372:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001376:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001378:	f107 030c 	add.w	r3, r7, #12
 800137c:	2102      	movs	r1, #2
 800137e:	4618      	mov	r0, r3
 8001380:	f004 f84a 	bl	8005418 <HAL_RCC_ClockConfig>
 8001384:	4603      	mov	r3, r0
 8001386:	2b00      	cmp	r3, #0
 8001388:	d001      	beq.n	800138e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800138a:	f000 f80d 	bl	80013a8 <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSI, RCC_MCODIV_1);
 800138e:	2200      	movs	r2, #0
 8001390:	2100      	movs	r1, #0
 8001392:	2000      	movs	r0, #0
 8001394:	f004 f926 	bl	80055e4 <HAL_RCC_MCOConfig>
}
 8001398:	bf00      	nop
 800139a:	3750      	adds	r7, #80	@ 0x50
 800139c:	46bd      	mov	sp, r7
 800139e:	bd80      	pop	{r7, pc}
 80013a0:	40023800 	.word	0x40023800
 80013a4:	40007000 	.word	0x40007000

080013a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013a8:	b480      	push	{r7}
 80013aa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013ac:	b672      	cpsid	i
}
 80013ae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80013b0:	bf00      	nop
 80013b2:	e7fd      	b.n	80013b0 <Error_Handler+0x8>

080013b4 <init_music>:
#include "stm32f4xx_hal.h"
#include "tim.h"
#include "gpio.h"

void init_music()
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80013b8:	2100      	movs	r1, #0
 80013ba:	4803      	ldr	r0, [pc, #12]	@ (80013c8 <init_music+0x14>)
 80013bc:	f004 fb1c 	bl	80059f8 <HAL_TIM_PWM_Start>
	stop_note();
 80013c0:	f000 f824 	bl	800140c <stop_note>
}
 80013c4:	bf00      	nop
 80013c6:	bd80      	pop	{r7, pc}
 80013c8:	20000918 	.word	0x20000918

080013cc <play_note>:

void play_note(uint16_t freq)
{
 80013cc:	b480      	push	{r7}
 80013ce:	b085      	sub	sp, #20
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	4603      	mov	r3, r0
 80013d4:	80fb      	strh	r3, [r7, #6]
    uint32_t arr = 1000000 / freq;
 80013d6:	88fb      	ldrh	r3, [r7, #6]
 80013d8:	4a0a      	ldr	r2, [pc, #40]	@ (8001404 <play_note+0x38>)
 80013da:	fb92 f3f3 	sdiv	r3, r2, r3
 80013de:	60fb      	str	r3, [r7, #12]

    __HAL_TIM_SET_AUTORELOAD(&htim1, arr);
 80013e0:	4b09      	ldr	r3, [pc, #36]	@ (8001408 <play_note+0x3c>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	68fa      	ldr	r2, [r7, #12]
 80013e6:	62da      	str	r2, [r3, #44]	@ 0x2c
 80013e8:	4a07      	ldr	r2, [pc, #28]	@ (8001408 <play_note+0x3c>)
 80013ea:	68fb      	ldr	r3, [r7, #12]
 80013ec:	60d3      	str	r3, [r2, #12]
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, arr / 2); // 50%
 80013ee:	4b06      	ldr	r3, [pc, #24]	@ (8001408 <play_note+0x3c>)
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	68fa      	ldr	r2, [r7, #12]
 80013f4:	0852      	lsrs	r2, r2, #1
 80013f6:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80013f8:	bf00      	nop
 80013fa:	3714      	adds	r7, #20
 80013fc:	46bd      	mov	sp, r7
 80013fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001402:	4770      	bx	lr
 8001404:	000f4240 	.word	0x000f4240
 8001408:	20000918 	.word	0x20000918

0800140c <stop_note>:

void stop_note()
{
 800140c:	b480      	push	{r7}
 800140e:	af00      	add	r7, sp, #0
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 8001410:	4b04      	ldr	r3, [pc, #16]	@ (8001424 <stop_note+0x18>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	2200      	movs	r2, #0
 8001416:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001418:	bf00      	nop
 800141a:	46bd      	mov	sp, r7
 800141c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001420:	4770      	bx	lr
 8001422:	bf00      	nop
 8001424:	20000918 	.word	0x20000918

08001428 <play_amogus>:

void play_amogus()
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b0b2      	sub	sp, #200	@ 0xc8
 800142c:	af00      	add	r7, sp, #0
    uint32_t frequencies[] = {
 800142e:	4a20      	ldr	r2, [pc, #128]	@ (80014b0 <play_amogus+0x88>)
 8001430:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8001434:	4611      	mov	r1, r2
 8001436:	2260      	movs	r2, #96	@ 0x60
 8001438:	4618      	mov	r0, r3
 800143a:	f009 f88d 	bl	800a558 <memcpy>
        262, 311, 349, 370, 349, 311, 262, 233, 294, 262,
        262, 311, 349, 370, 349, 311, 370, 370, 349, 311, 370, 349, 311, 262
    };
    uint32_t durations_ms[] = {
 800143e:	4a1d      	ldr	r2, [pc, #116]	@ (80014b4 <play_amogus+0x8c>)
 8001440:	463b      	mov	r3, r7
 8001442:	4611      	mov	r1, r2
 8001444:	2260      	movs	r2, #96	@ 0x60
 8001446:	4618      	mov	r0, r3
 8001448:	f009 f886 	bl	800a558 <memcpy>
        250, 250, 250, 250, 250, 250, 750, 125, 125,
        1000, 250, 250, 250, 250, 250, 250, 750, 125, 125, 125, 125, 125, 125, 125
    };
    size_t num_notes = sizeof(frequencies) / sizeof(frequencies[0]);
 800144c:	2318      	movs	r3, #24
 800144e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0

    for (size_t i = 0; i < num_notes; i++) {
 8001452:	2300      	movs	r3, #0
 8001454:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8001458:	e01e      	b.n	8001498 <play_amogus+0x70>
        play_note(frequencies[i]);
 800145a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800145e:	009b      	lsls	r3, r3, #2
 8001460:	33c8      	adds	r3, #200	@ 0xc8
 8001462:	443b      	add	r3, r7
 8001464:	f853 3c68 	ldr.w	r3, [r3, #-104]
 8001468:	b29b      	uxth	r3, r3
 800146a:	4618      	mov	r0, r3
 800146c:	f7ff ffae 	bl	80013cc <play_note>
        HAL_Delay(100);
 8001470:	2064      	movs	r0, #100	@ 0x64
 8001472:	f000 fd25 	bl	8001ec0 <HAL_Delay>
        stop_note();
 8001476:	f7ff ffc9 	bl	800140c <stop_note>
        HAL_Delay(durations_ms[i]);
 800147a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800147e:	009b      	lsls	r3, r3, #2
 8001480:	33c8      	adds	r3, #200	@ 0xc8
 8001482:	443b      	add	r3, r7
 8001484:	f853 3cc8 	ldr.w	r3, [r3, #-200]
 8001488:	4618      	mov	r0, r3
 800148a:	f000 fd19 	bl	8001ec0 <HAL_Delay>
    for (size_t i = 0; i < num_notes; i++) {
 800148e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001492:	3301      	adds	r3, #1
 8001494:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8001498:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800149c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80014a0:	429a      	cmp	r2, r3
 80014a2:	d3da      	bcc.n	800145a <play_amogus+0x32>
    }
    stop_note();
 80014a4:	f7ff ffb2 	bl	800140c <stop_note>
}
 80014a8:	bf00      	nop
 80014aa:	37c8      	adds	r7, #200	@ 0xc8
 80014ac:	46bd      	mov	sp, r7
 80014ae:	bd80      	pop	{r7, pc}
 80014b0:	0800aec8 	.word	0x0800aec8
 80014b4:	0800af28 	.word	0x0800af28

080014b8 <oled_WriteCommand>:
static uint8_t OLED_Buffer[1024];

static OLED_t OLED;


static void oled_WriteCommand(uint8_t command) {
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b086      	sub	sp, #24
 80014bc:	af04      	add	r7, sp, #16
 80014be:	4603      	mov	r3, r0
 80014c0:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1,OLED_I2C_ADDR,0x00,1,&command,1,10);
 80014c2:	230a      	movs	r3, #10
 80014c4:	9302      	str	r3, [sp, #8]
 80014c6:	2301      	movs	r3, #1
 80014c8:	9301      	str	r3, [sp, #4]
 80014ca:	1dfb      	adds	r3, r7, #7
 80014cc:	9300      	str	r3, [sp, #0]
 80014ce:	2301      	movs	r3, #1
 80014d0:	2200      	movs	r2, #0
 80014d2:	2178      	movs	r1, #120	@ 0x78
 80014d4:	4803      	ldr	r0, [pc, #12]	@ (80014e4 <oled_WriteCommand+0x2c>)
 80014d6:	f001 f94f 	bl	8002778 <HAL_I2C_Mem_Write>
}
 80014da:	bf00      	nop
 80014dc:	3708      	adds	r7, #8
 80014de:	46bd      	mov	sp, r7
 80014e0:	bd80      	pop	{r7, pc}
 80014e2:	bf00      	nop
 80014e4:	200004b8 	.word	0x200004b8

080014e8 <oled_Init>:


uint8_t oled_Init(void) {
 80014e8:	b580      	push	{r7, lr}
 80014ea:	af00      	add	r7, sp, #0
	HAL_Delay(100);
 80014ec:	2064      	movs	r0, #100	@ 0x64
 80014ee:	f000 fce7 	bl	8001ec0 <HAL_Delay>

	oled_WriteCommand(0xAE);
 80014f2:	20ae      	movs	r0, #174	@ 0xae
 80014f4:	f7ff ffe0 	bl	80014b8 <oled_WriteCommand>
	oled_WriteCommand(0x20);
 80014f8:	2020      	movs	r0, #32
 80014fa:	f7ff ffdd 	bl	80014b8 <oled_WriteCommand>
	oled_WriteCommand(0x10);
 80014fe:	2010      	movs	r0, #16
 8001500:	f7ff ffda 	bl	80014b8 <oled_WriteCommand>
	oled_WriteCommand(0xB0);
 8001504:	20b0      	movs	r0, #176	@ 0xb0
 8001506:	f7ff ffd7 	bl	80014b8 <oled_WriteCommand>
	oled_WriteCommand(0xC8);
 800150a:	20c8      	movs	r0, #200	@ 0xc8
 800150c:	f7ff ffd4 	bl	80014b8 <oled_WriteCommand>
	oled_WriteCommand(0x00);
 8001510:	2000      	movs	r0, #0
 8001512:	f7ff ffd1 	bl	80014b8 <oled_WriteCommand>
	oled_WriteCommand(0x10);
 8001516:	2010      	movs	r0, #16
 8001518:	f7ff ffce 	bl	80014b8 <oled_WriteCommand>
	oled_WriteCommand(0x40);
 800151c:	2040      	movs	r0, #64	@ 0x40
 800151e:	f7ff ffcb 	bl	80014b8 <oled_WriteCommand>
	oled_WriteCommand(0x81);
 8001522:	2081      	movs	r0, #129	@ 0x81
 8001524:	f7ff ffc8 	bl	80014b8 <oled_WriteCommand>
	oled_WriteCommand(0xFF);
 8001528:	20ff      	movs	r0, #255	@ 0xff
 800152a:	f7ff ffc5 	bl	80014b8 <oled_WriteCommand>
	oled_WriteCommand(0xA1);
 800152e:	20a1      	movs	r0, #161	@ 0xa1
 8001530:	f7ff ffc2 	bl	80014b8 <oled_WriteCommand>
	oled_WriteCommand(0xA6);
 8001534:	20a6      	movs	r0, #166	@ 0xa6
 8001536:	f7ff ffbf 	bl	80014b8 <oled_WriteCommand>
	oled_WriteCommand(0xA8);
 800153a:	20a8      	movs	r0, #168	@ 0xa8
 800153c:	f7ff ffbc 	bl	80014b8 <oled_WriteCommand>
	oled_WriteCommand(0x3F);
 8001540:	203f      	movs	r0, #63	@ 0x3f
 8001542:	f7ff ffb9 	bl	80014b8 <oled_WriteCommand>
	oled_WriteCommand(0xA4);
 8001546:	20a4      	movs	r0, #164	@ 0xa4
 8001548:	f7ff ffb6 	bl	80014b8 <oled_WriteCommand>
	oled_WriteCommand(0xD3);
 800154c:	20d3      	movs	r0, #211	@ 0xd3
 800154e:	f7ff ffb3 	bl	80014b8 <oled_WriteCommand>
	oled_WriteCommand(0x00);
 8001552:	2000      	movs	r0, #0
 8001554:	f7ff ffb0 	bl	80014b8 <oled_WriteCommand>
	oled_WriteCommand(0xD5);
 8001558:	20d5      	movs	r0, #213	@ 0xd5
 800155a:	f7ff ffad 	bl	80014b8 <oled_WriteCommand>
	oled_WriteCommand(0xF0);
 800155e:	20f0      	movs	r0, #240	@ 0xf0
 8001560:	f7ff ffaa 	bl	80014b8 <oled_WriteCommand>
	oled_WriteCommand(0xD9);
 8001564:	20d9      	movs	r0, #217	@ 0xd9
 8001566:	f7ff ffa7 	bl	80014b8 <oled_WriteCommand>
	oled_WriteCommand(0x22);
 800156a:	2022      	movs	r0, #34	@ 0x22
 800156c:	f7ff ffa4 	bl	80014b8 <oled_WriteCommand>
	oled_WriteCommand(0xDA);
 8001570:	20da      	movs	r0, #218	@ 0xda
 8001572:	f7ff ffa1 	bl	80014b8 <oled_WriteCommand>
	oled_WriteCommand(0x12);
 8001576:	2012      	movs	r0, #18
 8001578:	f7ff ff9e 	bl	80014b8 <oled_WriteCommand>
	oled_WriteCommand(0xDB);
 800157c:	20db      	movs	r0, #219	@ 0xdb
 800157e:	f7ff ff9b 	bl	80014b8 <oled_WriteCommand>
	oled_WriteCommand(0x20);
 8001582:	2020      	movs	r0, #32
 8001584:	f7ff ff98 	bl	80014b8 <oled_WriteCommand>
	oled_WriteCommand(0x8D);
 8001588:	208d      	movs	r0, #141	@ 0x8d
 800158a:	f7ff ff95 	bl	80014b8 <oled_WriteCommand>
	oled_WriteCommand(0x14);
 800158e:	2014      	movs	r0, #20
 8001590:	f7ff ff92 	bl	80014b8 <oled_WriteCommand>
	oled_WriteCommand(0xAF);
 8001594:	20af      	movs	r0, #175	@ 0xaf
 8001596:	f7ff ff8f 	bl	80014b8 <oled_WriteCommand>

	oled_Fill(Black);
 800159a:	2000      	movs	r0, #0
 800159c:	f000 f810 	bl	80015c0 <oled_Fill>

	oled_UpdateScreen();
 80015a0:	f000 f832 	bl	8001608 <oled_UpdateScreen>

	OLED.CurrentX = 0;
 80015a4:	4b05      	ldr	r3, [pc, #20]	@ (80015bc <oled_Init+0xd4>)
 80015a6:	2200      	movs	r2, #0
 80015a8:	801a      	strh	r2, [r3, #0]
	OLED.CurrentY = 0;
 80015aa:	4b04      	ldr	r3, [pc, #16]	@ (80015bc <oled_Init+0xd4>)
 80015ac:	2200      	movs	r2, #0
 80015ae:	805a      	strh	r2, [r3, #2]

	OLED.Initialized = 1;
 80015b0:	4b02      	ldr	r3, [pc, #8]	@ (80015bc <oled_Init+0xd4>)
 80015b2:	2201      	movs	r2, #1
 80015b4:	715a      	strb	r2, [r3, #5]

	return 1;
 80015b6:	2301      	movs	r3, #1
}
 80015b8:	4618      	mov	r0, r3
 80015ba:	bd80      	pop	{r7, pc}
 80015bc:	2000090c 	.word	0x2000090c

080015c0 <oled_Fill>:

void oled_Fill(OLED_COLOR color) {
 80015c0:	b480      	push	{r7}
 80015c2:	b085      	sub	sp, #20
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	4603      	mov	r3, r0
 80015c8:	71fb      	strb	r3, [r7, #7]
	uint32_t i;

	for(i = 0; i < sizeof(OLED_Buffer); i++) {
 80015ca:	2300      	movs	r3, #0
 80015cc:	60fb      	str	r3, [r7, #12]
 80015ce:	e00d      	b.n	80015ec <oled_Fill+0x2c>
		OLED_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 80015d0:	79fb      	ldrb	r3, [r7, #7]
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d101      	bne.n	80015da <oled_Fill+0x1a>
 80015d6:	2100      	movs	r1, #0
 80015d8:	e000      	b.n	80015dc <oled_Fill+0x1c>
 80015da:	21ff      	movs	r1, #255	@ 0xff
 80015dc:	4a09      	ldr	r2, [pc, #36]	@ (8001604 <oled_Fill+0x44>)
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	4413      	add	r3, r2
 80015e2:	460a      	mov	r2, r1
 80015e4:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < sizeof(OLED_Buffer); i++) {
 80015e6:	68fb      	ldr	r3, [r7, #12]
 80015e8:	3301      	adds	r3, #1
 80015ea:	60fb      	str	r3, [r7, #12]
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80015f2:	d3ed      	bcc.n	80015d0 <oled_Fill+0x10>
	}
}
 80015f4:	bf00      	nop
 80015f6:	bf00      	nop
 80015f8:	3714      	adds	r7, #20
 80015fa:	46bd      	mov	sp, r7
 80015fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001600:	4770      	bx	lr
 8001602:	bf00      	nop
 8001604:	2000050c 	.word	0x2000050c

08001608 <oled_UpdateScreen>:


void oled_UpdateScreen(void) {
 8001608:	b580      	push	{r7, lr}
 800160a:	b086      	sub	sp, #24
 800160c:	af04      	add	r7, sp, #16
	uint8_t i;

	for (i = 0; i < 8; i++) {
 800160e:	2300      	movs	r3, #0
 8001610:	71fb      	strb	r3, [r7, #7]
 8001612:	e01d      	b.n	8001650 <oled_UpdateScreen+0x48>
		oled_WriteCommand(0xB0 + i);
 8001614:	79fb      	ldrb	r3, [r7, #7]
 8001616:	3b50      	subs	r3, #80	@ 0x50
 8001618:	b2db      	uxtb	r3, r3
 800161a:	4618      	mov	r0, r3
 800161c:	f7ff ff4c 	bl	80014b8 <oled_WriteCommand>
		oled_WriteCommand(0x00);
 8001620:	2000      	movs	r0, #0
 8001622:	f7ff ff49 	bl	80014b8 <oled_WriteCommand>
		oled_WriteCommand(0x10);
 8001626:	2010      	movs	r0, #16
 8001628:	f7ff ff46 	bl	80014b8 <oled_WriteCommand>

		HAL_I2C_Mem_Write(&hi2c1,OLED_I2C_ADDR,0x40,1,&OLED_Buffer[OLED_WIDTH * i],OLED_WIDTH,25);
 800162c:	79fb      	ldrb	r3, [r7, #7]
 800162e:	01db      	lsls	r3, r3, #7
 8001630:	4a0b      	ldr	r2, [pc, #44]	@ (8001660 <oled_UpdateScreen+0x58>)
 8001632:	4413      	add	r3, r2
 8001634:	2219      	movs	r2, #25
 8001636:	9202      	str	r2, [sp, #8]
 8001638:	2280      	movs	r2, #128	@ 0x80
 800163a:	9201      	str	r2, [sp, #4]
 800163c:	9300      	str	r3, [sp, #0]
 800163e:	2301      	movs	r3, #1
 8001640:	2240      	movs	r2, #64	@ 0x40
 8001642:	2178      	movs	r1, #120	@ 0x78
 8001644:	4807      	ldr	r0, [pc, #28]	@ (8001664 <oled_UpdateScreen+0x5c>)
 8001646:	f001 f897 	bl	8002778 <HAL_I2C_Mem_Write>
	for (i = 0; i < 8; i++) {
 800164a:	79fb      	ldrb	r3, [r7, #7]
 800164c:	3301      	adds	r3, #1
 800164e:	71fb      	strb	r3, [r7, #7]
 8001650:	79fb      	ldrb	r3, [r7, #7]
 8001652:	2b07      	cmp	r3, #7
 8001654:	d9de      	bls.n	8001614 <oled_UpdateScreen+0xc>
	}
}
 8001656:	bf00      	nop
 8001658:	bf00      	nop
 800165a:	3708      	adds	r7, #8
 800165c:	46bd      	mov	sp, r7
 800165e:	bd80      	pop	{r7, pc}
 8001660:	2000050c 	.word	0x2000050c
 8001664:	200004b8 	.word	0x200004b8

08001668 <oled_DrawPixel>:

void oled_DrawPixel(uint8_t x, uint8_t y, OLED_COLOR color) {
 8001668:	b480      	push	{r7}
 800166a:	b083      	sub	sp, #12
 800166c:	af00      	add	r7, sp, #0
 800166e:	4603      	mov	r3, r0
 8001670:	71fb      	strb	r3, [r7, #7]
 8001672:	460b      	mov	r3, r1
 8001674:	71bb      	strb	r3, [r7, #6]
 8001676:	4613      	mov	r3, r2
 8001678:	717b      	strb	r3, [r7, #5]
	if (x >= OLED_WIDTH || y >= OLED_HEIGHT) {
 800167a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800167e:	2b00      	cmp	r3, #0
 8001680:	db48      	blt.n	8001714 <oled_DrawPixel+0xac>
 8001682:	79bb      	ldrb	r3, [r7, #6]
 8001684:	2b3f      	cmp	r3, #63	@ 0x3f
 8001686:	d845      	bhi.n	8001714 <oled_DrawPixel+0xac>
		return;
	}

	if (OLED.Inverted) {
 8001688:	4b25      	ldr	r3, [pc, #148]	@ (8001720 <oled_DrawPixel+0xb8>)
 800168a:	791b      	ldrb	r3, [r3, #4]
 800168c:	2b00      	cmp	r3, #0
 800168e:	d006      	beq.n	800169e <oled_DrawPixel+0x36>
		color = (OLED_COLOR)!color;
 8001690:	797b      	ldrb	r3, [r7, #5]
 8001692:	2b00      	cmp	r3, #0
 8001694:	bf0c      	ite	eq
 8001696:	2301      	moveq	r3, #1
 8001698:	2300      	movne	r3, #0
 800169a:	b2db      	uxtb	r3, r3
 800169c:	717b      	strb	r3, [r7, #5]
	}

	if (color == White) {
 800169e:	797b      	ldrb	r3, [r7, #5]
 80016a0:	2b01      	cmp	r3, #1
 80016a2:	d11a      	bne.n	80016da <oled_DrawPixel+0x72>
		OLED_Buffer[x + (y / 8) * OLED_WIDTH] |= 1 << (y % 8);
 80016a4:	79fa      	ldrb	r2, [r7, #7]
 80016a6:	79bb      	ldrb	r3, [r7, #6]
 80016a8:	08db      	lsrs	r3, r3, #3
 80016aa:	b2d8      	uxtb	r0, r3
 80016ac:	4603      	mov	r3, r0
 80016ae:	01db      	lsls	r3, r3, #7
 80016b0:	4413      	add	r3, r2
 80016b2:	4a1c      	ldr	r2, [pc, #112]	@ (8001724 <oled_DrawPixel+0xbc>)
 80016b4:	5cd3      	ldrb	r3, [r2, r3]
 80016b6:	b25a      	sxtb	r2, r3
 80016b8:	79bb      	ldrb	r3, [r7, #6]
 80016ba:	f003 0307 	and.w	r3, r3, #7
 80016be:	2101      	movs	r1, #1
 80016c0:	fa01 f303 	lsl.w	r3, r1, r3
 80016c4:	b25b      	sxtb	r3, r3
 80016c6:	4313      	orrs	r3, r2
 80016c8:	b259      	sxtb	r1, r3
 80016ca:	79fa      	ldrb	r2, [r7, #7]
 80016cc:	4603      	mov	r3, r0
 80016ce:	01db      	lsls	r3, r3, #7
 80016d0:	4413      	add	r3, r2
 80016d2:	b2c9      	uxtb	r1, r1
 80016d4:	4a13      	ldr	r2, [pc, #76]	@ (8001724 <oled_DrawPixel+0xbc>)
 80016d6:	54d1      	strb	r1, [r2, r3]
 80016d8:	e01d      	b.n	8001716 <oled_DrawPixel+0xae>
	} else {
		OLED_Buffer[x + (y / 8) * OLED_WIDTH] &= ~(1 << (y % 8));
 80016da:	79fa      	ldrb	r2, [r7, #7]
 80016dc:	79bb      	ldrb	r3, [r7, #6]
 80016de:	08db      	lsrs	r3, r3, #3
 80016e0:	b2d8      	uxtb	r0, r3
 80016e2:	4603      	mov	r3, r0
 80016e4:	01db      	lsls	r3, r3, #7
 80016e6:	4413      	add	r3, r2
 80016e8:	4a0e      	ldr	r2, [pc, #56]	@ (8001724 <oled_DrawPixel+0xbc>)
 80016ea:	5cd3      	ldrb	r3, [r2, r3]
 80016ec:	b25a      	sxtb	r2, r3
 80016ee:	79bb      	ldrb	r3, [r7, #6]
 80016f0:	f003 0307 	and.w	r3, r3, #7
 80016f4:	2101      	movs	r1, #1
 80016f6:	fa01 f303 	lsl.w	r3, r1, r3
 80016fa:	b25b      	sxtb	r3, r3
 80016fc:	43db      	mvns	r3, r3
 80016fe:	b25b      	sxtb	r3, r3
 8001700:	4013      	ands	r3, r2
 8001702:	b259      	sxtb	r1, r3
 8001704:	79fa      	ldrb	r2, [r7, #7]
 8001706:	4603      	mov	r3, r0
 8001708:	01db      	lsls	r3, r3, #7
 800170a:	4413      	add	r3, r2
 800170c:	b2c9      	uxtb	r1, r1
 800170e:	4a05      	ldr	r2, [pc, #20]	@ (8001724 <oled_DrawPixel+0xbc>)
 8001710:	54d1      	strb	r1, [r2, r3]
 8001712:	e000      	b.n	8001716 <oled_DrawPixel+0xae>
		return;
 8001714:	bf00      	nop
	}
}
 8001716:	370c      	adds	r7, #12
 8001718:	46bd      	mov	sp, r7
 800171a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171e:	4770      	bx	lr
 8001720:	2000090c 	.word	0x2000090c
 8001724:	2000050c 	.word	0x2000050c

08001728 <oled_WriteChar>:
	oled_DrawHLine(x1, x2, y1, color);
	oled_DrawHLine(x1, x2, y2, color);
	oled_DrawVLine(y1, y2, x1, color);
	oled_DrawVLine(y1, y2, x2, color);
}
char oled_WriteChar(char ch, FontDef Font, OLED_COLOR color) {
 8001728:	b590      	push	{r4, r7, lr}
 800172a:	b089      	sub	sp, #36	@ 0x24
 800172c:	af00      	add	r7, sp, #0
 800172e:	4604      	mov	r4, r0
 8001730:	1d38      	adds	r0, r7, #4
 8001732:	e880 0006 	stmia.w	r0, {r1, r2}
 8001736:	461a      	mov	r2, r3
 8001738:	4623      	mov	r3, r4
 800173a:	73fb      	strb	r3, [r7, #15]
 800173c:	4613      	mov	r3, r2
 800173e:	73bb      	strb	r3, [r7, #14]
	uint32_t i, b, j;

	if (OLED_WIDTH <= (OLED.CurrentX + Font.FontWidth) ||
 8001740:	4b38      	ldr	r3, [pc, #224]	@ (8001824 <oled_WriteChar+0xfc>)
 8001742:	881b      	ldrh	r3, [r3, #0]
 8001744:	461a      	mov	r2, r3
 8001746:	793b      	ldrb	r3, [r7, #4]
 8001748:	4413      	add	r3, r2
 800174a:	2b7f      	cmp	r3, #127	@ 0x7f
 800174c:	dc06      	bgt.n	800175c <oled_WriteChar+0x34>
			OLED_HEIGHT <= (OLED.CurrentY + Font.FontHeight)) {
 800174e:	4b35      	ldr	r3, [pc, #212]	@ (8001824 <oled_WriteChar+0xfc>)
 8001750:	885b      	ldrh	r3, [r3, #2]
 8001752:	461a      	mov	r2, r3
 8001754:	797b      	ldrb	r3, [r7, #5]
 8001756:	4413      	add	r3, r2
	if (OLED_WIDTH <= (OLED.CurrentX + Font.FontWidth) ||
 8001758:	2b3f      	cmp	r3, #63	@ 0x3f
 800175a:	dd01      	ble.n	8001760 <oled_WriteChar+0x38>
		return 0;
 800175c:	2300      	movs	r3, #0
 800175e:	e05c      	b.n	800181a <oled_WriteChar+0xf2>
	}

	for (i = 0; i < Font.FontHeight; i++) {
 8001760:	2300      	movs	r3, #0
 8001762:	61fb      	str	r3, [r7, #28]
 8001764:	e04c      	b.n	8001800 <oled_WriteChar+0xd8>
		b = Font.data[(ch - 32) * Font.FontHeight + i];
 8001766:	68ba      	ldr	r2, [r7, #8]
 8001768:	7bfb      	ldrb	r3, [r7, #15]
 800176a:	3b20      	subs	r3, #32
 800176c:	7979      	ldrb	r1, [r7, #5]
 800176e:	fb01 f303 	mul.w	r3, r1, r3
 8001772:	4619      	mov	r1, r3
 8001774:	69fb      	ldr	r3, [r7, #28]
 8001776:	440b      	add	r3, r1
 8001778:	005b      	lsls	r3, r3, #1
 800177a:	4413      	add	r3, r2
 800177c:	881b      	ldrh	r3, [r3, #0]
 800177e:	617b      	str	r3, [r7, #20]
		for (j = 0; j < Font.FontWidth; j++) {
 8001780:	2300      	movs	r3, #0
 8001782:	61bb      	str	r3, [r7, #24]
 8001784:	e034      	b.n	80017f0 <oled_WriteChar+0xc8>
			if ((b << j) & 0x8000) {
 8001786:	697a      	ldr	r2, [r7, #20]
 8001788:	69bb      	ldr	r3, [r7, #24]
 800178a:	fa02 f303 	lsl.w	r3, r2, r3
 800178e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001792:	2b00      	cmp	r3, #0
 8001794:	d012      	beq.n	80017bc <oled_WriteChar+0x94>
				oled_DrawPixel(OLED.CurrentX + j, (OLED.CurrentY + i), (OLED_COLOR) color);
 8001796:	4b23      	ldr	r3, [pc, #140]	@ (8001824 <oled_WriteChar+0xfc>)
 8001798:	881b      	ldrh	r3, [r3, #0]
 800179a:	b2da      	uxtb	r2, r3
 800179c:	69bb      	ldr	r3, [r7, #24]
 800179e:	b2db      	uxtb	r3, r3
 80017a0:	4413      	add	r3, r2
 80017a2:	b2d8      	uxtb	r0, r3
 80017a4:	4b1f      	ldr	r3, [pc, #124]	@ (8001824 <oled_WriteChar+0xfc>)
 80017a6:	885b      	ldrh	r3, [r3, #2]
 80017a8:	b2da      	uxtb	r2, r3
 80017aa:	69fb      	ldr	r3, [r7, #28]
 80017ac:	b2db      	uxtb	r3, r3
 80017ae:	4413      	add	r3, r2
 80017b0:	b2db      	uxtb	r3, r3
 80017b2:	7bba      	ldrb	r2, [r7, #14]
 80017b4:	4619      	mov	r1, r3
 80017b6:	f7ff ff57 	bl	8001668 <oled_DrawPixel>
 80017ba:	e016      	b.n	80017ea <oled_WriteChar+0xc2>
			} else {
				oled_DrawPixel(OLED.CurrentX + j, (OLED.CurrentY + i), (OLED_COLOR)!color);
 80017bc:	4b19      	ldr	r3, [pc, #100]	@ (8001824 <oled_WriteChar+0xfc>)
 80017be:	881b      	ldrh	r3, [r3, #0]
 80017c0:	b2da      	uxtb	r2, r3
 80017c2:	69bb      	ldr	r3, [r7, #24]
 80017c4:	b2db      	uxtb	r3, r3
 80017c6:	4413      	add	r3, r2
 80017c8:	b2d8      	uxtb	r0, r3
 80017ca:	4b16      	ldr	r3, [pc, #88]	@ (8001824 <oled_WriteChar+0xfc>)
 80017cc:	885b      	ldrh	r3, [r3, #2]
 80017ce:	b2da      	uxtb	r2, r3
 80017d0:	69fb      	ldr	r3, [r7, #28]
 80017d2:	b2db      	uxtb	r3, r3
 80017d4:	4413      	add	r3, r2
 80017d6:	b2d9      	uxtb	r1, r3
 80017d8:	7bbb      	ldrb	r3, [r7, #14]
 80017da:	2b00      	cmp	r3, #0
 80017dc:	bf0c      	ite	eq
 80017de:	2301      	moveq	r3, #1
 80017e0:	2300      	movne	r3, #0
 80017e2:	b2db      	uxtb	r3, r3
 80017e4:	461a      	mov	r2, r3
 80017e6:	f7ff ff3f 	bl	8001668 <oled_DrawPixel>
		for (j = 0; j < Font.FontWidth; j++) {
 80017ea:	69bb      	ldr	r3, [r7, #24]
 80017ec:	3301      	adds	r3, #1
 80017ee:	61bb      	str	r3, [r7, #24]
 80017f0:	793b      	ldrb	r3, [r7, #4]
 80017f2:	461a      	mov	r2, r3
 80017f4:	69bb      	ldr	r3, [r7, #24]
 80017f6:	4293      	cmp	r3, r2
 80017f8:	d3c5      	bcc.n	8001786 <oled_WriteChar+0x5e>
	for (i = 0; i < Font.FontHeight; i++) {
 80017fa:	69fb      	ldr	r3, [r7, #28]
 80017fc:	3301      	adds	r3, #1
 80017fe:	61fb      	str	r3, [r7, #28]
 8001800:	797b      	ldrb	r3, [r7, #5]
 8001802:	461a      	mov	r2, r3
 8001804:	69fb      	ldr	r3, [r7, #28]
 8001806:	4293      	cmp	r3, r2
 8001808:	d3ad      	bcc.n	8001766 <oled_WriteChar+0x3e>
			}
		}
	}

	OLED.CurrentX += Font.FontWidth;
 800180a:	4b06      	ldr	r3, [pc, #24]	@ (8001824 <oled_WriteChar+0xfc>)
 800180c:	881b      	ldrh	r3, [r3, #0]
 800180e:	793a      	ldrb	r2, [r7, #4]
 8001810:	4413      	add	r3, r2
 8001812:	b29a      	uxth	r2, r3
 8001814:	4b03      	ldr	r3, [pc, #12]	@ (8001824 <oled_WriteChar+0xfc>)
 8001816:	801a      	strh	r2, [r3, #0]

	return ch;
 8001818:	7bfb      	ldrb	r3, [r7, #15]
}
 800181a:	4618      	mov	r0, r3
 800181c:	3724      	adds	r7, #36	@ 0x24
 800181e:	46bd      	mov	sp, r7
 8001820:	bd90      	pop	{r4, r7, pc}
 8001822:	bf00      	nop
 8001824:	2000090c 	.word	0x2000090c

08001828 <oled_WriteString>:

char oled_WriteString(char* str, FontDef Font, OLED_COLOR color) {
 8001828:	b580      	push	{r7, lr}
 800182a:	b084      	sub	sp, #16
 800182c:	af00      	add	r7, sp, #0
 800182e:	60f8      	str	r0, [r7, #12]
 8001830:	1d38      	adds	r0, r7, #4
 8001832:	e880 0006 	stmia.w	r0, {r1, r2}
 8001836:	70fb      	strb	r3, [r7, #3]
	while (*str) {
 8001838:	e012      	b.n	8001860 <oled_WriteString+0x38>
		if (oled_WriteChar(*str, Font, color) != *str) {
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	7818      	ldrb	r0, [r3, #0]
 800183e:	78fb      	ldrb	r3, [r7, #3]
 8001840:	1d3a      	adds	r2, r7, #4
 8001842:	ca06      	ldmia	r2, {r1, r2}
 8001844:	f7ff ff70 	bl	8001728 <oled_WriteChar>
 8001848:	4603      	mov	r3, r0
 800184a:	461a      	mov	r2, r3
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	781b      	ldrb	r3, [r3, #0]
 8001850:	429a      	cmp	r2, r3
 8001852:	d002      	beq.n	800185a <oled_WriteString+0x32>
			return *str;
 8001854:	68fb      	ldr	r3, [r7, #12]
 8001856:	781b      	ldrb	r3, [r3, #0]
 8001858:	e008      	b.n	800186c <oled_WriteString+0x44>
		}
		str++;
 800185a:	68fb      	ldr	r3, [r7, #12]
 800185c:	3301      	adds	r3, #1
 800185e:	60fb      	str	r3, [r7, #12]
	while (*str) {
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	781b      	ldrb	r3, [r3, #0]
 8001864:	2b00      	cmp	r3, #0
 8001866:	d1e8      	bne.n	800183a <oled_WriteString+0x12>
	}
	return *str;
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	781b      	ldrb	r3, [r3, #0]
}
 800186c:	4618      	mov	r0, r3
 800186e:	3710      	adds	r7, #16
 8001870:	46bd      	mov	sp, r7
 8001872:	bd80      	pop	{r7, pc}

08001874 <oled_SetCursor>:

void oled_SetCursor(uint8_t x, uint8_t y) {
 8001874:	b480      	push	{r7}
 8001876:	b083      	sub	sp, #12
 8001878:	af00      	add	r7, sp, #0
 800187a:	4603      	mov	r3, r0
 800187c:	460a      	mov	r2, r1
 800187e:	71fb      	strb	r3, [r7, #7]
 8001880:	4613      	mov	r3, r2
 8001882:	71bb      	strb	r3, [r7, #6]
	OLED.CurrentX = x;
 8001884:	79fb      	ldrb	r3, [r7, #7]
 8001886:	b29a      	uxth	r2, r3
 8001888:	4b05      	ldr	r3, [pc, #20]	@ (80018a0 <oled_SetCursor+0x2c>)
 800188a:	801a      	strh	r2, [r3, #0]
	OLED.CurrentY = y;
 800188c:	79bb      	ldrb	r3, [r7, #6]
 800188e:	b29a      	uxth	r2, r3
 8001890:	4b03      	ldr	r3, [pc, #12]	@ (80018a0 <oled_SetCursor+0x2c>)
 8001892:	805a      	strh	r2, [r3, #2]
}
 8001894:	bf00      	nop
 8001896:	370c      	adds	r7, #12
 8001898:	46bd      	mov	sp, r7
 800189a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189e:	4770      	bx	lr
 80018a0:	2000090c 	.word	0x2000090c

080018a4 <PCA9538_Read_Register>:
#include "main.h"
#include "i2c.h"
#include "pca9538.h"

HAL_StatusTypeDef PCA9538_Read_Register(uint16_t addr, pca9538_regs_t reg, uint8_t* buf) {
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b086      	sub	sp, #24
 80018a8:	af04      	add	r7, sp, #16
 80018aa:	4603      	mov	r3, r0
 80018ac:	603a      	str	r2, [r7, #0]
 80018ae:	80fb      	strh	r3, [r7, #6]
 80018b0:	460b      	mov	r3, r1
 80018b2:	717b      	strb	r3, [r7, #5]
	return HAL_I2C_Mem_Read(&hi2c1, addr | 1, reg, 1, buf, 1, 100);
 80018b4:	88fb      	ldrh	r3, [r7, #6]
 80018b6:	f043 0301 	orr.w	r3, r3, #1
 80018ba:	b299      	uxth	r1, r3
 80018bc:	797b      	ldrb	r3, [r7, #5]
 80018be:	b29a      	uxth	r2, r3
 80018c0:	2364      	movs	r3, #100	@ 0x64
 80018c2:	9302      	str	r3, [sp, #8]
 80018c4:	2301      	movs	r3, #1
 80018c6:	9301      	str	r3, [sp, #4]
 80018c8:	683b      	ldr	r3, [r7, #0]
 80018ca:	9300      	str	r3, [sp, #0]
 80018cc:	2301      	movs	r3, #1
 80018ce:	4804      	ldr	r0, [pc, #16]	@ (80018e0 <PCA9538_Read_Register+0x3c>)
 80018d0:	f001 f84c 	bl	800296c <HAL_I2C_Mem_Read>
 80018d4:	4603      	mov	r3, r0
}
 80018d6:	4618      	mov	r0, r3
 80018d8:	3708      	adds	r7, #8
 80018da:	46bd      	mov	sp, r7
 80018dc:	bd80      	pop	{r7, pc}
 80018de:	bf00      	nop
 80018e0:	200004b8 	.word	0x200004b8

080018e4 <PCA9538_Write_Register>:


HAL_StatusTypeDef PCA9538_Write_Register(uint16_t addr, pca9538_regs_t reg, uint8_t* buf) {
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b086      	sub	sp, #24
 80018e8:	af04      	add	r7, sp, #16
 80018ea:	4603      	mov	r3, r0
 80018ec:	603a      	str	r2, [r7, #0]
 80018ee:	80fb      	strh	r3, [r7, #6]
 80018f0:	460b      	mov	r3, r1
 80018f2:	717b      	strb	r3, [r7, #5]
	return HAL_I2C_Mem_Write(&hi2c1, addr & 0xFFFE, reg, 1, buf, 1, 100);
 80018f4:	88fb      	ldrh	r3, [r7, #6]
 80018f6:	f023 0301 	bic.w	r3, r3, #1
 80018fa:	b299      	uxth	r1, r3
 80018fc:	797b      	ldrb	r3, [r7, #5]
 80018fe:	b29a      	uxth	r2, r3
 8001900:	2364      	movs	r3, #100	@ 0x64
 8001902:	9302      	str	r3, [sp, #8]
 8001904:	2301      	movs	r3, #1
 8001906:	9301      	str	r3, [sp, #4]
 8001908:	683b      	ldr	r3, [r7, #0]
 800190a:	9300      	str	r3, [sp, #0]
 800190c:	2301      	movs	r3, #1
 800190e:	4804      	ldr	r0, [pc, #16]	@ (8001920 <PCA9538_Write_Register+0x3c>)
 8001910:	f000 ff32 	bl	8002778 <HAL_I2C_Mem_Write>
 8001914:	4603      	mov	r3, r0
}
 8001916:	4618      	mov	r0, r3
 8001918:	3708      	adds	r7, #8
 800191a:	46bd      	mov	sp, r7
 800191c:	bd80      	pop	{r7, pc}
 800191e:	bf00      	nop
 8001920:	200004b8 	.word	0x200004b8

08001924 <PCA9538_Read_Inputs>:
	}

	return ret;
}

HAL_StatusTypeDef PCA9538_Read_Inputs(uint16_t addr, uint8_t* buf) {
 8001924:	b580      	push	{r7, lr}
 8001926:	b082      	sub	sp, #8
 8001928:	af00      	add	r7, sp, #0
 800192a:	4603      	mov	r3, r0
 800192c:	6039      	str	r1, [r7, #0]
 800192e:	80fb      	strh	r3, [r7, #6]
	return PCA9538_Read_Register(addr, INPUT_PORT, buf);
 8001930:	88fb      	ldrh	r3, [r7, #6]
 8001932:	683a      	ldr	r2, [r7, #0]
 8001934:	2100      	movs	r1, #0
 8001936:	4618      	mov	r0, r3
 8001938:	f7ff ffb4 	bl	80018a4 <PCA9538_Read_Register>
 800193c:	4603      	mov	r3, r0
}
 800193e:	4618      	mov	r0, r3
 8001940:	3708      	adds	r7, #8
 8001942:	46bd      	mov	sp, r7
 8001944:	bd80      	pop	{r7, pc}
	...

08001948 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b082      	sub	sp, #8
 800194c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800194e:	2300      	movs	r3, #0
 8001950:	607b      	str	r3, [r7, #4]
 8001952:	4b12      	ldr	r3, [pc, #72]	@ (800199c <HAL_MspInit+0x54>)
 8001954:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001956:	4a11      	ldr	r2, [pc, #68]	@ (800199c <HAL_MspInit+0x54>)
 8001958:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800195c:	6453      	str	r3, [r2, #68]	@ 0x44
 800195e:	4b0f      	ldr	r3, [pc, #60]	@ (800199c <HAL_MspInit+0x54>)
 8001960:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001962:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001966:	607b      	str	r3, [r7, #4]
 8001968:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800196a:	2300      	movs	r3, #0
 800196c:	603b      	str	r3, [r7, #0]
 800196e:	4b0b      	ldr	r3, [pc, #44]	@ (800199c <HAL_MspInit+0x54>)
 8001970:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001972:	4a0a      	ldr	r2, [pc, #40]	@ (800199c <HAL_MspInit+0x54>)
 8001974:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001978:	6413      	str	r3, [r2, #64]	@ 0x40
 800197a:	4b08      	ldr	r3, [pc, #32]	@ (800199c <HAL_MspInit+0x54>)
 800197c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800197e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001982:	603b      	str	r3, [r7, #0]
 8001984:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001986:	2200      	movs	r2, #0
 8001988:	210f      	movs	r1, #15
 800198a:	f06f 0001 	mvn.w	r0, #1
 800198e:	f000 fb96 	bl	80020be <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001992:	bf00      	nop
 8001994:	3708      	adds	r7, #8
 8001996:	46bd      	mov	sp, r7
 8001998:	bd80      	pop	{r7, pc}
 800199a:	bf00      	nop
 800199c:	40023800 	.word	0x40023800

080019a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019a0:	b480      	push	{r7}
 80019a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80019a4:	bf00      	nop
 80019a6:	e7fd      	b.n	80019a4 <NMI_Handler+0x4>

080019a8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019a8:	b480      	push	{r7}
 80019aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019ac:	bf00      	nop
 80019ae:	e7fd      	b.n	80019ac <HardFault_Handler+0x4>

080019b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019b0:	b480      	push	{r7}
 80019b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019b4:	bf00      	nop
 80019b6:	e7fd      	b.n	80019b4 <MemManage_Handler+0x4>

080019b8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019b8:	b480      	push	{r7}
 80019ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019bc:	bf00      	nop
 80019be:	e7fd      	b.n	80019bc <BusFault_Handler+0x4>

080019c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019c0:	b480      	push	{r7}
 80019c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019c4:	bf00      	nop
 80019c6:	e7fd      	b.n	80019c4 <UsageFault_Handler+0x4>

080019c8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019c8:	b480      	push	{r7}
 80019ca:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019cc:	bf00      	nop
 80019ce:	46bd      	mov	sp, r7
 80019d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d4:	4770      	bx	lr

080019d6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80019d6:	b580      	push	{r7, lr}
 80019d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80019da:	f000 fa51 	bl	8001e80 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80019de:	f007 fbd1 	bl	8009184 <xTaskGetSchedulerState>
 80019e2:	4603      	mov	r3, r0
 80019e4:	2b01      	cmp	r3, #1
 80019e6:	d001      	beq.n	80019ec <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80019e8:	f008 fac6 	bl	8009f78 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80019ec:	bf00      	nop
 80019ee:	bd80      	pop	{r7, pc}

080019f0 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80019f4:	4802      	ldr	r0, [pc, #8]	@ (8001a00 <I2C1_EV_IRQHandler+0x10>)
 80019f6:	f001 f9eb 	bl	8002dd0 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80019fa:	bf00      	nop
 80019fc:	bd80      	pop	{r7, pc}
 80019fe:	bf00      	nop
 8001a00:	200004b8 	.word	0x200004b8

08001a04 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8001a08:	4802      	ldr	r0, [pc, #8]	@ (8001a14 <I2C1_ER_IRQHandler+0x10>)
 8001a0a:	f001 fb52 	bl	80030b2 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8001a0e:	bf00      	nop
 8001a10:	bd80      	pop	{r7, pc}
 8001a12:	bf00      	nop
 8001a14:	200004b8 	.word	0x200004b8

08001a18 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b086      	sub	sp, #24
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a20:	4a14      	ldr	r2, [pc, #80]	@ (8001a74 <_sbrk+0x5c>)
 8001a22:	4b15      	ldr	r3, [pc, #84]	@ (8001a78 <_sbrk+0x60>)
 8001a24:	1ad3      	subs	r3, r2, r3
 8001a26:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a28:	697b      	ldr	r3, [r7, #20]
 8001a2a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a2c:	4b13      	ldr	r3, [pc, #76]	@ (8001a7c <_sbrk+0x64>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d102      	bne.n	8001a3a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a34:	4b11      	ldr	r3, [pc, #68]	@ (8001a7c <_sbrk+0x64>)
 8001a36:	4a12      	ldr	r2, [pc, #72]	@ (8001a80 <_sbrk+0x68>)
 8001a38:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a3a:	4b10      	ldr	r3, [pc, #64]	@ (8001a7c <_sbrk+0x64>)
 8001a3c:	681a      	ldr	r2, [r3, #0]
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	4413      	add	r3, r2
 8001a42:	693a      	ldr	r2, [r7, #16]
 8001a44:	429a      	cmp	r2, r3
 8001a46:	d207      	bcs.n	8001a58 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a48:	f008 fd5a 	bl	800a500 <__errno>
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	220c      	movs	r2, #12
 8001a50:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a52:	f04f 33ff 	mov.w	r3, #4294967295
 8001a56:	e009      	b.n	8001a6c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a58:	4b08      	ldr	r3, [pc, #32]	@ (8001a7c <_sbrk+0x64>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a5e:	4b07      	ldr	r3, [pc, #28]	@ (8001a7c <_sbrk+0x64>)
 8001a60:	681a      	ldr	r2, [r3, #0]
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	4413      	add	r3, r2
 8001a66:	4a05      	ldr	r2, [pc, #20]	@ (8001a7c <_sbrk+0x64>)
 8001a68:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a6a:	68fb      	ldr	r3, [r7, #12]
}
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	3718      	adds	r7, #24
 8001a70:	46bd      	mov	sp, r7
 8001a72:	bd80      	pop	{r7, pc}
 8001a74:	20020000 	.word	0x20020000
 8001a78:	00000400 	.word	0x00000400
 8001a7c:	20000914 	.word	0x20000914
 8001a80:	20005448 	.word	0x20005448

08001a84 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001a84:	b480      	push	{r7}
 8001a86:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001a88:	4b06      	ldr	r3, [pc, #24]	@ (8001aa4 <SystemInit+0x20>)
 8001a8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001a8e:	4a05      	ldr	r2, [pc, #20]	@ (8001aa4 <SystemInit+0x20>)
 8001a90:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001a94:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a98:	bf00      	nop
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa0:	4770      	bx	lr
 8001aa2:	bf00      	nop
 8001aa4:	e000ed00 	.word	0xe000ed00

08001aa8 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b096      	sub	sp, #88	@ 0x58
 8001aac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001aae:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	601a      	str	r2, [r3, #0]
 8001ab6:	605a      	str	r2, [r3, #4]
 8001ab8:	609a      	str	r2, [r3, #8]
 8001aba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001abc:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	601a      	str	r2, [r3, #0]
 8001ac4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ac6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001aca:	2200      	movs	r2, #0
 8001acc:	601a      	str	r2, [r3, #0]
 8001ace:	605a      	str	r2, [r3, #4]
 8001ad0:	609a      	str	r2, [r3, #8]
 8001ad2:	60da      	str	r2, [r3, #12]
 8001ad4:	611a      	str	r2, [r3, #16]
 8001ad6:	615a      	str	r2, [r3, #20]
 8001ad8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001ada:	1d3b      	adds	r3, r7, #4
 8001adc:	2220      	movs	r2, #32
 8001ade:	2100      	movs	r1, #0
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	f008 fd05 	bl	800a4f0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001ae6:	4b3f      	ldr	r3, [pc, #252]	@ (8001be4 <MX_TIM1_Init+0x13c>)
 8001ae8:	4a3f      	ldr	r2, [pc, #252]	@ (8001be8 <MX_TIM1_Init+0x140>)
 8001aea:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 70;
 8001aec:	4b3d      	ldr	r3, [pc, #244]	@ (8001be4 <MX_TIM1_Init+0x13c>)
 8001aee:	2246      	movs	r2, #70	@ 0x46
 8001af0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001af2:	4b3c      	ldr	r3, [pc, #240]	@ (8001be4 <MX_TIM1_Init+0x13c>)
 8001af4:	2200      	movs	r2, #0
 8001af6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 8001af8:	4b3a      	ldr	r3, [pc, #232]	@ (8001be4 <MX_TIM1_Init+0x13c>)
 8001afa:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001afe:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b00:	4b38      	ldr	r3, [pc, #224]	@ (8001be4 <MX_TIM1_Init+0x13c>)
 8001b02:	2200      	movs	r2, #0
 8001b04:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001b06:	4b37      	ldr	r3, [pc, #220]	@ (8001be4 <MX_TIM1_Init+0x13c>)
 8001b08:	2200      	movs	r2, #0
 8001b0a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b0c:	4b35      	ldr	r3, [pc, #212]	@ (8001be4 <MX_TIM1_Init+0x13c>)
 8001b0e:	2200      	movs	r2, #0
 8001b10:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001b12:	4834      	ldr	r0, [pc, #208]	@ (8001be4 <MX_TIM1_Init+0x13c>)
 8001b14:	f003 fec8 	bl	80058a8 <HAL_TIM_Base_Init>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d001      	beq.n	8001b22 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001b1e:	f7ff fc43 	bl	80013a8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b22:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b26:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001b28:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001b2c:	4619      	mov	r1, r3
 8001b2e:	482d      	ldr	r0, [pc, #180]	@ (8001be4 <MX_TIM1_Init+0x13c>)
 8001b30:	f004 f8ec 	bl	8005d0c <HAL_TIM_ConfigClockSource>
 8001b34:	4603      	mov	r3, r0
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d001      	beq.n	8001b3e <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001b3a:	f7ff fc35 	bl	80013a8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001b3e:	4829      	ldr	r0, [pc, #164]	@ (8001be4 <MX_TIM1_Init+0x13c>)
 8001b40:	f003 ff01 	bl	8005946 <HAL_TIM_PWM_Init>
 8001b44:	4603      	mov	r3, r0
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d001      	beq.n	8001b4e <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8001b4a:	f7ff fc2d 	bl	80013a8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b52:	2300      	movs	r3, #0
 8001b54:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001b56:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001b5a:	4619      	mov	r1, r3
 8001b5c:	4821      	ldr	r0, [pc, #132]	@ (8001be4 <MX_TIM1_Init+0x13c>)
 8001b5e:	f004 fcb3 	bl	80064c8 <HAL_TIMEx_MasterConfigSynchronization>
 8001b62:	4603      	mov	r3, r0
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d001      	beq.n	8001b6c <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001b68:	f7ff fc1e 	bl	80013a8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001b6c:	2360      	movs	r3, #96	@ 0x60
 8001b6e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 500;
 8001b70:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001b74:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b76:	2300      	movs	r3, #0
 8001b78:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b7e:	2300      	movs	r3, #0
 8001b80:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001b82:	2300      	movs	r3, #0
 8001b84:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001b86:	2300      	movs	r3, #0
 8001b88:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001b8a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b8e:	2200      	movs	r2, #0
 8001b90:	4619      	mov	r1, r3
 8001b92:	4814      	ldr	r0, [pc, #80]	@ (8001be4 <MX_TIM1_Init+0x13c>)
 8001b94:	f003 fff8 	bl	8005b88 <HAL_TIM_PWM_ConfigChannel>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d001      	beq.n	8001ba2 <MX_TIM1_Init+0xfa>
  {
    Error_Handler();
 8001b9e:	f7ff fc03 	bl	80013a8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001baa:	2300      	movs	r3, #0
 8001bac:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001bb6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001bba:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001bc0:	1d3b      	adds	r3, r7, #4
 8001bc2:	4619      	mov	r1, r3
 8001bc4:	4807      	ldr	r0, [pc, #28]	@ (8001be4 <MX_TIM1_Init+0x13c>)
 8001bc6:	f004 fcfb 	bl	80065c0 <HAL_TIMEx_ConfigBreakDeadTime>
 8001bca:	4603      	mov	r3, r0
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d001      	beq.n	8001bd4 <MX_TIM1_Init+0x12c>
  {
    Error_Handler();
 8001bd0:	f7ff fbea 	bl	80013a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001bd4:	4803      	ldr	r0, [pc, #12]	@ (8001be4 <MX_TIM1_Init+0x13c>)
 8001bd6:	f000 f82b 	bl	8001c30 <HAL_TIM_MspPostInit>

}
 8001bda:	bf00      	nop
 8001bdc:	3758      	adds	r7, #88	@ 0x58
 8001bde:	46bd      	mov	sp, r7
 8001be0:	bd80      	pop	{r7, pc}
 8001be2:	bf00      	nop
 8001be4:	20000918 	.word	0x20000918
 8001be8:	40010000 	.word	0x40010000

08001bec <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001bec:	b480      	push	{r7}
 8001bee:	b085      	sub	sp, #20
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	4a0b      	ldr	r2, [pc, #44]	@ (8001c28 <HAL_TIM_Base_MspInit+0x3c>)
 8001bfa:	4293      	cmp	r3, r2
 8001bfc:	d10d      	bne.n	8001c1a <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001bfe:	2300      	movs	r3, #0
 8001c00:	60fb      	str	r3, [r7, #12]
 8001c02:	4b0a      	ldr	r3, [pc, #40]	@ (8001c2c <HAL_TIM_Base_MspInit+0x40>)
 8001c04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c06:	4a09      	ldr	r2, [pc, #36]	@ (8001c2c <HAL_TIM_Base_MspInit+0x40>)
 8001c08:	f043 0301 	orr.w	r3, r3, #1
 8001c0c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c0e:	4b07      	ldr	r3, [pc, #28]	@ (8001c2c <HAL_TIM_Base_MspInit+0x40>)
 8001c10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c12:	f003 0301 	and.w	r3, r3, #1
 8001c16:	60fb      	str	r3, [r7, #12]
 8001c18:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001c1a:	bf00      	nop
 8001c1c:	3714      	adds	r7, #20
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c24:	4770      	bx	lr
 8001c26:	bf00      	nop
 8001c28:	40010000 	.word	0x40010000
 8001c2c:	40023800 	.word	0x40023800

08001c30 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b088      	sub	sp, #32
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c38:	f107 030c 	add.w	r3, r7, #12
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	601a      	str	r2, [r3, #0]
 8001c40:	605a      	str	r2, [r3, #4]
 8001c42:	609a      	str	r2, [r3, #8]
 8001c44:	60da      	str	r2, [r3, #12]
 8001c46:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	4a12      	ldr	r2, [pc, #72]	@ (8001c98 <HAL_TIM_MspPostInit+0x68>)
 8001c4e:	4293      	cmp	r3, r2
 8001c50:	d11e      	bne.n	8001c90 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001c52:	2300      	movs	r3, #0
 8001c54:	60bb      	str	r3, [r7, #8]
 8001c56:	4b11      	ldr	r3, [pc, #68]	@ (8001c9c <HAL_TIM_MspPostInit+0x6c>)
 8001c58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c5a:	4a10      	ldr	r2, [pc, #64]	@ (8001c9c <HAL_TIM_MspPostInit+0x6c>)
 8001c5c:	f043 0310 	orr.w	r3, r3, #16
 8001c60:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c62:	4b0e      	ldr	r3, [pc, #56]	@ (8001c9c <HAL_TIM_MspPostInit+0x6c>)
 8001c64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c66:	f003 0310 	and.w	r3, r3, #16
 8001c6a:	60bb      	str	r3, [r7, #8]
 8001c6c:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001c6e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001c72:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c74:	2302      	movs	r3, #2
 8001c76:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c78:	2300      	movs	r3, #0
 8001c7a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001c80:	2301      	movs	r3, #1
 8001c82:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001c84:	f107 030c 	add.w	r3, r7, #12
 8001c88:	4619      	mov	r1, r3
 8001c8a:	4805      	ldr	r0, [pc, #20]	@ (8001ca0 <HAL_TIM_MspPostInit+0x70>)
 8001c8c:	f000 fa7e 	bl	800218c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001c90:	bf00      	nop
 8001c92:	3720      	adds	r7, #32
 8001c94:	46bd      	mov	sp, r7
 8001c96:	bd80      	pop	{r7, pc}
 8001c98:	40010000 	.word	0x40010000
 8001c9c:	40023800 	.word	0x40023800
 8001ca0:	40021000 	.word	0x40021000

08001ca4 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001ca8:	4b11      	ldr	r3, [pc, #68]	@ (8001cf0 <MX_USART1_UART_Init+0x4c>)
 8001caa:	4a12      	ldr	r2, [pc, #72]	@ (8001cf4 <MX_USART1_UART_Init+0x50>)
 8001cac:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001cae:	4b10      	ldr	r3, [pc, #64]	@ (8001cf0 <MX_USART1_UART_Init+0x4c>)
 8001cb0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001cb4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001cb6:	4b0e      	ldr	r3, [pc, #56]	@ (8001cf0 <MX_USART1_UART_Init+0x4c>)
 8001cb8:	2200      	movs	r2, #0
 8001cba:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001cbc:	4b0c      	ldr	r3, [pc, #48]	@ (8001cf0 <MX_USART1_UART_Init+0x4c>)
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001cc2:	4b0b      	ldr	r3, [pc, #44]	@ (8001cf0 <MX_USART1_UART_Init+0x4c>)
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001cc8:	4b09      	ldr	r3, [pc, #36]	@ (8001cf0 <MX_USART1_UART_Init+0x4c>)
 8001cca:	220c      	movs	r2, #12
 8001ccc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001cce:	4b08      	ldr	r3, [pc, #32]	@ (8001cf0 <MX_USART1_UART_Init+0x4c>)
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001cd4:	4b06      	ldr	r3, [pc, #24]	@ (8001cf0 <MX_USART1_UART_Init+0x4c>)
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001cda:	4805      	ldr	r0, [pc, #20]	@ (8001cf0 <MX_USART1_UART_Init+0x4c>)
 8001cdc:	f004 fcc2 	bl	8006664 <HAL_UART_Init>
 8001ce0:	4603      	mov	r3, r0
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d001      	beq.n	8001cea <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001ce6:	f7ff fb5f 	bl	80013a8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001cea:	bf00      	nop
 8001cec:	bd80      	pop	{r7, pc}
 8001cee:	bf00      	nop
 8001cf0:	20000960 	.word	0x20000960
 8001cf4:	40011000 	.word	0x40011000

08001cf8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b08a      	sub	sp, #40	@ 0x28
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d00:	f107 0314 	add.w	r3, r7, #20
 8001d04:	2200      	movs	r2, #0
 8001d06:	601a      	str	r2, [r3, #0]
 8001d08:	605a      	str	r2, [r3, #4]
 8001d0a:	609a      	str	r2, [r3, #8]
 8001d0c:	60da      	str	r2, [r3, #12]
 8001d0e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	4a19      	ldr	r2, [pc, #100]	@ (8001d7c <HAL_UART_MspInit+0x84>)
 8001d16:	4293      	cmp	r3, r2
 8001d18:	d12c      	bne.n	8001d74 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	613b      	str	r3, [r7, #16]
 8001d1e:	4b18      	ldr	r3, [pc, #96]	@ (8001d80 <HAL_UART_MspInit+0x88>)
 8001d20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d22:	4a17      	ldr	r2, [pc, #92]	@ (8001d80 <HAL_UART_MspInit+0x88>)
 8001d24:	f043 0310 	orr.w	r3, r3, #16
 8001d28:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d2a:	4b15      	ldr	r3, [pc, #84]	@ (8001d80 <HAL_UART_MspInit+0x88>)
 8001d2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d2e:	f003 0310 	and.w	r3, r3, #16
 8001d32:	613b      	str	r3, [r7, #16]
 8001d34:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d36:	2300      	movs	r3, #0
 8001d38:	60fb      	str	r3, [r7, #12]
 8001d3a:	4b11      	ldr	r3, [pc, #68]	@ (8001d80 <HAL_UART_MspInit+0x88>)
 8001d3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d3e:	4a10      	ldr	r2, [pc, #64]	@ (8001d80 <HAL_UART_MspInit+0x88>)
 8001d40:	f043 0301 	orr.w	r3, r3, #1
 8001d44:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d46:	4b0e      	ldr	r3, [pc, #56]	@ (8001d80 <HAL_UART_MspInit+0x88>)
 8001d48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d4a:	f003 0301 	and.w	r3, r3, #1
 8001d4e:	60fb      	str	r3, [r7, #12]
 8001d50:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001d52:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001d56:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d58:	2302      	movs	r3, #2
 8001d5a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d60:	2303      	movs	r3, #3
 8001d62:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001d64:	2307      	movs	r3, #7
 8001d66:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d68:	f107 0314 	add.w	r3, r7, #20
 8001d6c:	4619      	mov	r1, r3
 8001d6e:	4805      	ldr	r0, [pc, #20]	@ (8001d84 <HAL_UART_MspInit+0x8c>)
 8001d70:	f000 fa0c 	bl	800218c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001d74:	bf00      	nop
 8001d76:	3728      	adds	r7, #40	@ 0x28
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	bd80      	pop	{r7, pc}
 8001d7c:	40011000 	.word	0x40011000
 8001d80:	40023800 	.word	0x40023800
 8001d84:	40020000 	.word	0x40020000

08001d88 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001d88:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001dc0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001d8c:	f7ff fe7a 	bl	8001a84 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001d90:	480c      	ldr	r0, [pc, #48]	@ (8001dc4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001d92:	490d      	ldr	r1, [pc, #52]	@ (8001dc8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001d94:	4a0d      	ldr	r2, [pc, #52]	@ (8001dcc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001d96:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d98:	e002      	b.n	8001da0 <LoopCopyDataInit>

08001d9a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d9a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d9c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d9e:	3304      	adds	r3, #4

08001da0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001da0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001da2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001da4:	d3f9      	bcc.n	8001d9a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001da6:	4a0a      	ldr	r2, [pc, #40]	@ (8001dd0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001da8:	4c0a      	ldr	r4, [pc, #40]	@ (8001dd4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001daa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001dac:	e001      	b.n	8001db2 <LoopFillZerobss>

08001dae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001dae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001db0:	3204      	adds	r2, #4

08001db2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001db2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001db4:	d3fb      	bcc.n	8001dae <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001db6:	f008 fba9 	bl	800a50c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001dba:	f7ff fa2b 	bl	8001214 <main>
  bx  lr    
 8001dbe:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001dc0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001dc4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001dc8:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8001dcc:	0800c57c 	.word	0x0800c57c
  ldr r2, =_sbss
 8001dd0:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8001dd4:	20005444 	.word	0x20005444

08001dd8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001dd8:	e7fe      	b.n	8001dd8 <ADC_IRQHandler>
	...

08001ddc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001de0:	4b0e      	ldr	r3, [pc, #56]	@ (8001e1c <HAL_Init+0x40>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	4a0d      	ldr	r2, [pc, #52]	@ (8001e1c <HAL_Init+0x40>)
 8001de6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001dea:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001dec:	4b0b      	ldr	r3, [pc, #44]	@ (8001e1c <HAL_Init+0x40>)
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	4a0a      	ldr	r2, [pc, #40]	@ (8001e1c <HAL_Init+0x40>)
 8001df2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001df6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001df8:	4b08      	ldr	r3, [pc, #32]	@ (8001e1c <HAL_Init+0x40>)
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	4a07      	ldr	r2, [pc, #28]	@ (8001e1c <HAL_Init+0x40>)
 8001dfe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e02:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e04:	2003      	movs	r0, #3
 8001e06:	f000 f94f 	bl	80020a8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e0a:	200f      	movs	r0, #15
 8001e0c:	f000 f808 	bl	8001e20 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001e10:	f7ff fd9a 	bl	8001948 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e14:	2300      	movs	r3, #0
}
 8001e16:	4618      	mov	r0, r3
 8001e18:	bd80      	pop	{r7, pc}
 8001e1a:	bf00      	nop
 8001e1c:	40023c00 	.word	0x40023c00

08001e20 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b082      	sub	sp, #8
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e28:	4b12      	ldr	r3, [pc, #72]	@ (8001e74 <HAL_InitTick+0x54>)
 8001e2a:	681a      	ldr	r2, [r3, #0]
 8001e2c:	4b12      	ldr	r3, [pc, #72]	@ (8001e78 <HAL_InitTick+0x58>)
 8001e2e:	781b      	ldrb	r3, [r3, #0]
 8001e30:	4619      	mov	r1, r3
 8001e32:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e36:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e3e:	4618      	mov	r0, r3
 8001e40:	f000 f967 	bl	8002112 <HAL_SYSTICK_Config>
 8001e44:	4603      	mov	r3, r0
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d001      	beq.n	8001e4e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001e4a:	2301      	movs	r3, #1
 8001e4c:	e00e      	b.n	8001e6c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	2b0f      	cmp	r3, #15
 8001e52:	d80a      	bhi.n	8001e6a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e54:	2200      	movs	r2, #0
 8001e56:	6879      	ldr	r1, [r7, #4]
 8001e58:	f04f 30ff 	mov.w	r0, #4294967295
 8001e5c:	f000 f92f 	bl	80020be <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e60:	4a06      	ldr	r2, [pc, #24]	@ (8001e7c <HAL_InitTick+0x5c>)
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001e66:	2300      	movs	r3, #0
 8001e68:	e000      	b.n	8001e6c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001e6a:	2301      	movs	r3, #1
}
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	3708      	adds	r7, #8
 8001e70:	46bd      	mov	sp, r7
 8001e72:	bd80      	pop	{r7, pc}
 8001e74:	20000014 	.word	0x20000014
 8001e78:	2000001c 	.word	0x2000001c
 8001e7c:	20000018 	.word	0x20000018

08001e80 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e80:	b480      	push	{r7}
 8001e82:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e84:	4b06      	ldr	r3, [pc, #24]	@ (8001ea0 <HAL_IncTick+0x20>)
 8001e86:	781b      	ldrb	r3, [r3, #0]
 8001e88:	461a      	mov	r2, r3
 8001e8a:	4b06      	ldr	r3, [pc, #24]	@ (8001ea4 <HAL_IncTick+0x24>)
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	4413      	add	r3, r2
 8001e90:	4a04      	ldr	r2, [pc, #16]	@ (8001ea4 <HAL_IncTick+0x24>)
 8001e92:	6013      	str	r3, [r2, #0]
}
 8001e94:	bf00      	nop
 8001e96:	46bd      	mov	sp, r7
 8001e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9c:	4770      	bx	lr
 8001e9e:	bf00      	nop
 8001ea0:	2000001c 	.word	0x2000001c
 8001ea4:	200009a8 	.word	0x200009a8

08001ea8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	af00      	add	r7, sp, #0
  return uwTick;
 8001eac:	4b03      	ldr	r3, [pc, #12]	@ (8001ebc <HAL_GetTick+0x14>)
 8001eae:	681b      	ldr	r3, [r3, #0]
}
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb8:	4770      	bx	lr
 8001eba:	bf00      	nop
 8001ebc:	200009a8 	.word	0x200009a8

08001ec0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b084      	sub	sp, #16
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ec8:	f7ff ffee 	bl	8001ea8 <HAL_GetTick>
 8001ecc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ed8:	d005      	beq.n	8001ee6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001eda:	4b0a      	ldr	r3, [pc, #40]	@ (8001f04 <HAL_Delay+0x44>)
 8001edc:	781b      	ldrb	r3, [r3, #0]
 8001ede:	461a      	mov	r2, r3
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	4413      	add	r3, r2
 8001ee4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001ee6:	bf00      	nop
 8001ee8:	f7ff ffde 	bl	8001ea8 <HAL_GetTick>
 8001eec:	4602      	mov	r2, r0
 8001eee:	68bb      	ldr	r3, [r7, #8]
 8001ef0:	1ad3      	subs	r3, r2, r3
 8001ef2:	68fa      	ldr	r2, [r7, #12]
 8001ef4:	429a      	cmp	r2, r3
 8001ef6:	d8f7      	bhi.n	8001ee8 <HAL_Delay+0x28>
  {
  }
}
 8001ef8:	bf00      	nop
 8001efa:	bf00      	nop
 8001efc:	3710      	adds	r7, #16
 8001efe:	46bd      	mov	sp, r7
 8001f00:	bd80      	pop	{r7, pc}
 8001f02:	bf00      	nop
 8001f04:	2000001c 	.word	0x2000001c

08001f08 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f08:	b480      	push	{r7}
 8001f0a:	b085      	sub	sp, #20
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	f003 0307 	and.w	r3, r3, #7
 8001f16:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f18:	4b0c      	ldr	r3, [pc, #48]	@ (8001f4c <__NVIC_SetPriorityGrouping+0x44>)
 8001f1a:	68db      	ldr	r3, [r3, #12]
 8001f1c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f1e:	68ba      	ldr	r2, [r7, #8]
 8001f20:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001f24:	4013      	ands	r3, r2
 8001f26:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f2c:	68bb      	ldr	r3, [r7, #8]
 8001f2e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f30:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001f34:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001f38:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f3a:	4a04      	ldr	r2, [pc, #16]	@ (8001f4c <__NVIC_SetPriorityGrouping+0x44>)
 8001f3c:	68bb      	ldr	r3, [r7, #8]
 8001f3e:	60d3      	str	r3, [r2, #12]
}
 8001f40:	bf00      	nop
 8001f42:	3714      	adds	r7, #20
 8001f44:	46bd      	mov	sp, r7
 8001f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4a:	4770      	bx	lr
 8001f4c:	e000ed00 	.word	0xe000ed00

08001f50 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001f50:	b480      	push	{r7}
 8001f52:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f54:	4b04      	ldr	r3, [pc, #16]	@ (8001f68 <__NVIC_GetPriorityGrouping+0x18>)
 8001f56:	68db      	ldr	r3, [r3, #12]
 8001f58:	0a1b      	lsrs	r3, r3, #8
 8001f5a:	f003 0307 	and.w	r3, r3, #7
}
 8001f5e:	4618      	mov	r0, r3
 8001f60:	46bd      	mov	sp, r7
 8001f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f66:	4770      	bx	lr
 8001f68:	e000ed00 	.word	0xe000ed00

08001f6c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	b083      	sub	sp, #12
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	4603      	mov	r3, r0
 8001f74:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	db0b      	blt.n	8001f96 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f7e:	79fb      	ldrb	r3, [r7, #7]
 8001f80:	f003 021f 	and.w	r2, r3, #31
 8001f84:	4907      	ldr	r1, [pc, #28]	@ (8001fa4 <__NVIC_EnableIRQ+0x38>)
 8001f86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f8a:	095b      	lsrs	r3, r3, #5
 8001f8c:	2001      	movs	r0, #1
 8001f8e:	fa00 f202 	lsl.w	r2, r0, r2
 8001f92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001f96:	bf00      	nop
 8001f98:	370c      	adds	r7, #12
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa0:	4770      	bx	lr
 8001fa2:	bf00      	nop
 8001fa4:	e000e100 	.word	0xe000e100

08001fa8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001fa8:	b480      	push	{r7}
 8001faa:	b083      	sub	sp, #12
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	4603      	mov	r3, r0
 8001fb0:	6039      	str	r1, [r7, #0]
 8001fb2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fb4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	db0a      	blt.n	8001fd2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fbc:	683b      	ldr	r3, [r7, #0]
 8001fbe:	b2da      	uxtb	r2, r3
 8001fc0:	490c      	ldr	r1, [pc, #48]	@ (8001ff4 <__NVIC_SetPriority+0x4c>)
 8001fc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fc6:	0112      	lsls	r2, r2, #4
 8001fc8:	b2d2      	uxtb	r2, r2
 8001fca:	440b      	add	r3, r1
 8001fcc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001fd0:	e00a      	b.n	8001fe8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fd2:	683b      	ldr	r3, [r7, #0]
 8001fd4:	b2da      	uxtb	r2, r3
 8001fd6:	4908      	ldr	r1, [pc, #32]	@ (8001ff8 <__NVIC_SetPriority+0x50>)
 8001fd8:	79fb      	ldrb	r3, [r7, #7]
 8001fda:	f003 030f 	and.w	r3, r3, #15
 8001fde:	3b04      	subs	r3, #4
 8001fe0:	0112      	lsls	r2, r2, #4
 8001fe2:	b2d2      	uxtb	r2, r2
 8001fe4:	440b      	add	r3, r1
 8001fe6:	761a      	strb	r2, [r3, #24]
}
 8001fe8:	bf00      	nop
 8001fea:	370c      	adds	r7, #12
 8001fec:	46bd      	mov	sp, r7
 8001fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff2:	4770      	bx	lr
 8001ff4:	e000e100 	.word	0xe000e100
 8001ff8:	e000ed00 	.word	0xe000ed00

08001ffc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ffc:	b480      	push	{r7}
 8001ffe:	b089      	sub	sp, #36	@ 0x24
 8002000:	af00      	add	r7, sp, #0
 8002002:	60f8      	str	r0, [r7, #12]
 8002004:	60b9      	str	r1, [r7, #8]
 8002006:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	f003 0307 	and.w	r3, r3, #7
 800200e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002010:	69fb      	ldr	r3, [r7, #28]
 8002012:	f1c3 0307 	rsb	r3, r3, #7
 8002016:	2b04      	cmp	r3, #4
 8002018:	bf28      	it	cs
 800201a:	2304      	movcs	r3, #4
 800201c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800201e:	69fb      	ldr	r3, [r7, #28]
 8002020:	3304      	adds	r3, #4
 8002022:	2b06      	cmp	r3, #6
 8002024:	d902      	bls.n	800202c <NVIC_EncodePriority+0x30>
 8002026:	69fb      	ldr	r3, [r7, #28]
 8002028:	3b03      	subs	r3, #3
 800202a:	e000      	b.n	800202e <NVIC_EncodePriority+0x32>
 800202c:	2300      	movs	r3, #0
 800202e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002030:	f04f 32ff 	mov.w	r2, #4294967295
 8002034:	69bb      	ldr	r3, [r7, #24]
 8002036:	fa02 f303 	lsl.w	r3, r2, r3
 800203a:	43da      	mvns	r2, r3
 800203c:	68bb      	ldr	r3, [r7, #8]
 800203e:	401a      	ands	r2, r3
 8002040:	697b      	ldr	r3, [r7, #20]
 8002042:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002044:	f04f 31ff 	mov.w	r1, #4294967295
 8002048:	697b      	ldr	r3, [r7, #20]
 800204a:	fa01 f303 	lsl.w	r3, r1, r3
 800204e:	43d9      	mvns	r1, r3
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002054:	4313      	orrs	r3, r2
         );
}
 8002056:	4618      	mov	r0, r3
 8002058:	3724      	adds	r7, #36	@ 0x24
 800205a:	46bd      	mov	sp, r7
 800205c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002060:	4770      	bx	lr
	...

08002064 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b082      	sub	sp, #8
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	3b01      	subs	r3, #1
 8002070:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002074:	d301      	bcc.n	800207a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002076:	2301      	movs	r3, #1
 8002078:	e00f      	b.n	800209a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800207a:	4a0a      	ldr	r2, [pc, #40]	@ (80020a4 <SysTick_Config+0x40>)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	3b01      	subs	r3, #1
 8002080:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002082:	210f      	movs	r1, #15
 8002084:	f04f 30ff 	mov.w	r0, #4294967295
 8002088:	f7ff ff8e 	bl	8001fa8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800208c:	4b05      	ldr	r3, [pc, #20]	@ (80020a4 <SysTick_Config+0x40>)
 800208e:	2200      	movs	r2, #0
 8002090:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002092:	4b04      	ldr	r3, [pc, #16]	@ (80020a4 <SysTick_Config+0x40>)
 8002094:	2207      	movs	r2, #7
 8002096:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002098:	2300      	movs	r3, #0
}
 800209a:	4618      	mov	r0, r3
 800209c:	3708      	adds	r7, #8
 800209e:	46bd      	mov	sp, r7
 80020a0:	bd80      	pop	{r7, pc}
 80020a2:	bf00      	nop
 80020a4:	e000e010 	.word	0xe000e010

080020a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b082      	sub	sp, #8
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80020b0:	6878      	ldr	r0, [r7, #4]
 80020b2:	f7ff ff29 	bl	8001f08 <__NVIC_SetPriorityGrouping>
}
 80020b6:	bf00      	nop
 80020b8:	3708      	adds	r7, #8
 80020ba:	46bd      	mov	sp, r7
 80020bc:	bd80      	pop	{r7, pc}

080020be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80020be:	b580      	push	{r7, lr}
 80020c0:	b086      	sub	sp, #24
 80020c2:	af00      	add	r7, sp, #0
 80020c4:	4603      	mov	r3, r0
 80020c6:	60b9      	str	r1, [r7, #8]
 80020c8:	607a      	str	r2, [r7, #4]
 80020ca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80020cc:	2300      	movs	r3, #0
 80020ce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80020d0:	f7ff ff3e 	bl	8001f50 <__NVIC_GetPriorityGrouping>
 80020d4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80020d6:	687a      	ldr	r2, [r7, #4]
 80020d8:	68b9      	ldr	r1, [r7, #8]
 80020da:	6978      	ldr	r0, [r7, #20]
 80020dc:	f7ff ff8e 	bl	8001ffc <NVIC_EncodePriority>
 80020e0:	4602      	mov	r2, r0
 80020e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80020e6:	4611      	mov	r1, r2
 80020e8:	4618      	mov	r0, r3
 80020ea:	f7ff ff5d 	bl	8001fa8 <__NVIC_SetPriority>
}
 80020ee:	bf00      	nop
 80020f0:	3718      	adds	r7, #24
 80020f2:	46bd      	mov	sp, r7
 80020f4:	bd80      	pop	{r7, pc}

080020f6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020f6:	b580      	push	{r7, lr}
 80020f8:	b082      	sub	sp, #8
 80020fa:	af00      	add	r7, sp, #0
 80020fc:	4603      	mov	r3, r0
 80020fe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002100:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002104:	4618      	mov	r0, r3
 8002106:	f7ff ff31 	bl	8001f6c <__NVIC_EnableIRQ>
}
 800210a:	bf00      	nop
 800210c:	3708      	adds	r7, #8
 800210e:	46bd      	mov	sp, r7
 8002110:	bd80      	pop	{r7, pc}

08002112 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002112:	b580      	push	{r7, lr}
 8002114:	b082      	sub	sp, #8
 8002116:	af00      	add	r7, sp, #0
 8002118:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800211a:	6878      	ldr	r0, [r7, #4]
 800211c:	f7ff ffa2 	bl	8002064 <SysTick_Config>
 8002120:	4603      	mov	r3, r0
}
 8002122:	4618      	mov	r0, r3
 8002124:	3708      	adds	r7, #8
 8002126:	46bd      	mov	sp, r7
 8002128:	bd80      	pop	{r7, pc}

0800212a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800212a:	b480      	push	{r7}
 800212c:	b083      	sub	sp, #12
 800212e:	af00      	add	r7, sp, #0
 8002130:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002138:	b2db      	uxtb	r3, r3
 800213a:	2b02      	cmp	r3, #2
 800213c:	d004      	beq.n	8002148 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	2280      	movs	r2, #128	@ 0x80
 8002142:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002144:	2301      	movs	r3, #1
 8002146:	e00c      	b.n	8002162 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	2205      	movs	r2, #5
 800214c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	681a      	ldr	r2, [r3, #0]
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f022 0201 	bic.w	r2, r2, #1
 800215e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002160:	2300      	movs	r3, #0
}
 8002162:	4618      	mov	r0, r3
 8002164:	370c      	adds	r7, #12
 8002166:	46bd      	mov	sp, r7
 8002168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216c:	4770      	bx	lr

0800216e <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800216e:	b480      	push	{r7}
 8002170:	b083      	sub	sp, #12
 8002172:	af00      	add	r7, sp, #0
 8002174:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800217c:	b2db      	uxtb	r3, r3
}
 800217e:	4618      	mov	r0, r3
 8002180:	370c      	adds	r7, #12
 8002182:	46bd      	mov	sp, r7
 8002184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002188:	4770      	bx	lr
	...

0800218c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800218c:	b480      	push	{r7}
 800218e:	b089      	sub	sp, #36	@ 0x24
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
 8002194:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002196:	2300      	movs	r3, #0
 8002198:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800219a:	2300      	movs	r3, #0
 800219c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800219e:	2300      	movs	r3, #0
 80021a0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80021a2:	2300      	movs	r3, #0
 80021a4:	61fb      	str	r3, [r7, #28]
 80021a6:	e16b      	b.n	8002480 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80021a8:	2201      	movs	r2, #1
 80021aa:	69fb      	ldr	r3, [r7, #28]
 80021ac:	fa02 f303 	lsl.w	r3, r2, r3
 80021b0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80021b2:	683b      	ldr	r3, [r7, #0]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	697a      	ldr	r2, [r7, #20]
 80021b8:	4013      	ands	r3, r2
 80021ba:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80021bc:	693a      	ldr	r2, [r7, #16]
 80021be:	697b      	ldr	r3, [r7, #20]
 80021c0:	429a      	cmp	r2, r3
 80021c2:	f040 815a 	bne.w	800247a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80021c6:	683b      	ldr	r3, [r7, #0]
 80021c8:	685b      	ldr	r3, [r3, #4]
 80021ca:	f003 0303 	and.w	r3, r3, #3
 80021ce:	2b01      	cmp	r3, #1
 80021d0:	d005      	beq.n	80021de <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80021d2:	683b      	ldr	r3, [r7, #0]
 80021d4:	685b      	ldr	r3, [r3, #4]
 80021d6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80021da:	2b02      	cmp	r3, #2
 80021dc:	d130      	bne.n	8002240 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	689b      	ldr	r3, [r3, #8]
 80021e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80021e4:	69fb      	ldr	r3, [r7, #28]
 80021e6:	005b      	lsls	r3, r3, #1
 80021e8:	2203      	movs	r2, #3
 80021ea:	fa02 f303 	lsl.w	r3, r2, r3
 80021ee:	43db      	mvns	r3, r3
 80021f0:	69ba      	ldr	r2, [r7, #24]
 80021f2:	4013      	ands	r3, r2
 80021f4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80021f6:	683b      	ldr	r3, [r7, #0]
 80021f8:	68da      	ldr	r2, [r3, #12]
 80021fa:	69fb      	ldr	r3, [r7, #28]
 80021fc:	005b      	lsls	r3, r3, #1
 80021fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002202:	69ba      	ldr	r2, [r7, #24]
 8002204:	4313      	orrs	r3, r2
 8002206:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	69ba      	ldr	r2, [r7, #24]
 800220c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	685b      	ldr	r3, [r3, #4]
 8002212:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002214:	2201      	movs	r2, #1
 8002216:	69fb      	ldr	r3, [r7, #28]
 8002218:	fa02 f303 	lsl.w	r3, r2, r3
 800221c:	43db      	mvns	r3, r3
 800221e:	69ba      	ldr	r2, [r7, #24]
 8002220:	4013      	ands	r3, r2
 8002222:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002224:	683b      	ldr	r3, [r7, #0]
 8002226:	685b      	ldr	r3, [r3, #4]
 8002228:	091b      	lsrs	r3, r3, #4
 800222a:	f003 0201 	and.w	r2, r3, #1
 800222e:	69fb      	ldr	r3, [r7, #28]
 8002230:	fa02 f303 	lsl.w	r3, r2, r3
 8002234:	69ba      	ldr	r2, [r7, #24]
 8002236:	4313      	orrs	r3, r2
 8002238:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	69ba      	ldr	r2, [r7, #24]
 800223e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002240:	683b      	ldr	r3, [r7, #0]
 8002242:	685b      	ldr	r3, [r3, #4]
 8002244:	f003 0303 	and.w	r3, r3, #3
 8002248:	2b03      	cmp	r3, #3
 800224a:	d017      	beq.n	800227c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	68db      	ldr	r3, [r3, #12]
 8002250:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002252:	69fb      	ldr	r3, [r7, #28]
 8002254:	005b      	lsls	r3, r3, #1
 8002256:	2203      	movs	r2, #3
 8002258:	fa02 f303 	lsl.w	r3, r2, r3
 800225c:	43db      	mvns	r3, r3
 800225e:	69ba      	ldr	r2, [r7, #24]
 8002260:	4013      	ands	r3, r2
 8002262:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002264:	683b      	ldr	r3, [r7, #0]
 8002266:	689a      	ldr	r2, [r3, #8]
 8002268:	69fb      	ldr	r3, [r7, #28]
 800226a:	005b      	lsls	r3, r3, #1
 800226c:	fa02 f303 	lsl.w	r3, r2, r3
 8002270:	69ba      	ldr	r2, [r7, #24]
 8002272:	4313      	orrs	r3, r2
 8002274:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	69ba      	ldr	r2, [r7, #24]
 800227a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800227c:	683b      	ldr	r3, [r7, #0]
 800227e:	685b      	ldr	r3, [r3, #4]
 8002280:	f003 0303 	and.w	r3, r3, #3
 8002284:	2b02      	cmp	r3, #2
 8002286:	d123      	bne.n	80022d0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002288:	69fb      	ldr	r3, [r7, #28]
 800228a:	08da      	lsrs	r2, r3, #3
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	3208      	adds	r2, #8
 8002290:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002294:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002296:	69fb      	ldr	r3, [r7, #28]
 8002298:	f003 0307 	and.w	r3, r3, #7
 800229c:	009b      	lsls	r3, r3, #2
 800229e:	220f      	movs	r2, #15
 80022a0:	fa02 f303 	lsl.w	r3, r2, r3
 80022a4:	43db      	mvns	r3, r3
 80022a6:	69ba      	ldr	r2, [r7, #24]
 80022a8:	4013      	ands	r3, r2
 80022aa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80022ac:	683b      	ldr	r3, [r7, #0]
 80022ae:	691a      	ldr	r2, [r3, #16]
 80022b0:	69fb      	ldr	r3, [r7, #28]
 80022b2:	f003 0307 	and.w	r3, r3, #7
 80022b6:	009b      	lsls	r3, r3, #2
 80022b8:	fa02 f303 	lsl.w	r3, r2, r3
 80022bc:	69ba      	ldr	r2, [r7, #24]
 80022be:	4313      	orrs	r3, r2
 80022c0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80022c2:	69fb      	ldr	r3, [r7, #28]
 80022c4:	08da      	lsrs	r2, r3, #3
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	3208      	adds	r2, #8
 80022ca:	69b9      	ldr	r1, [r7, #24]
 80022cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80022d6:	69fb      	ldr	r3, [r7, #28]
 80022d8:	005b      	lsls	r3, r3, #1
 80022da:	2203      	movs	r2, #3
 80022dc:	fa02 f303 	lsl.w	r3, r2, r3
 80022e0:	43db      	mvns	r3, r3
 80022e2:	69ba      	ldr	r2, [r7, #24]
 80022e4:	4013      	ands	r3, r2
 80022e6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	685b      	ldr	r3, [r3, #4]
 80022ec:	f003 0203 	and.w	r2, r3, #3
 80022f0:	69fb      	ldr	r3, [r7, #28]
 80022f2:	005b      	lsls	r3, r3, #1
 80022f4:	fa02 f303 	lsl.w	r3, r2, r3
 80022f8:	69ba      	ldr	r2, [r7, #24]
 80022fa:	4313      	orrs	r3, r2
 80022fc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	69ba      	ldr	r2, [r7, #24]
 8002302:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002304:	683b      	ldr	r3, [r7, #0]
 8002306:	685b      	ldr	r3, [r3, #4]
 8002308:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800230c:	2b00      	cmp	r3, #0
 800230e:	f000 80b4 	beq.w	800247a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002312:	2300      	movs	r3, #0
 8002314:	60fb      	str	r3, [r7, #12]
 8002316:	4b60      	ldr	r3, [pc, #384]	@ (8002498 <HAL_GPIO_Init+0x30c>)
 8002318:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800231a:	4a5f      	ldr	r2, [pc, #380]	@ (8002498 <HAL_GPIO_Init+0x30c>)
 800231c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002320:	6453      	str	r3, [r2, #68]	@ 0x44
 8002322:	4b5d      	ldr	r3, [pc, #372]	@ (8002498 <HAL_GPIO_Init+0x30c>)
 8002324:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002326:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800232a:	60fb      	str	r3, [r7, #12]
 800232c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800232e:	4a5b      	ldr	r2, [pc, #364]	@ (800249c <HAL_GPIO_Init+0x310>)
 8002330:	69fb      	ldr	r3, [r7, #28]
 8002332:	089b      	lsrs	r3, r3, #2
 8002334:	3302      	adds	r3, #2
 8002336:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800233a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800233c:	69fb      	ldr	r3, [r7, #28]
 800233e:	f003 0303 	and.w	r3, r3, #3
 8002342:	009b      	lsls	r3, r3, #2
 8002344:	220f      	movs	r2, #15
 8002346:	fa02 f303 	lsl.w	r3, r2, r3
 800234a:	43db      	mvns	r3, r3
 800234c:	69ba      	ldr	r2, [r7, #24]
 800234e:	4013      	ands	r3, r2
 8002350:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	4a52      	ldr	r2, [pc, #328]	@ (80024a0 <HAL_GPIO_Init+0x314>)
 8002356:	4293      	cmp	r3, r2
 8002358:	d02b      	beq.n	80023b2 <HAL_GPIO_Init+0x226>
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	4a51      	ldr	r2, [pc, #324]	@ (80024a4 <HAL_GPIO_Init+0x318>)
 800235e:	4293      	cmp	r3, r2
 8002360:	d025      	beq.n	80023ae <HAL_GPIO_Init+0x222>
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	4a50      	ldr	r2, [pc, #320]	@ (80024a8 <HAL_GPIO_Init+0x31c>)
 8002366:	4293      	cmp	r3, r2
 8002368:	d01f      	beq.n	80023aa <HAL_GPIO_Init+0x21e>
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	4a4f      	ldr	r2, [pc, #316]	@ (80024ac <HAL_GPIO_Init+0x320>)
 800236e:	4293      	cmp	r3, r2
 8002370:	d019      	beq.n	80023a6 <HAL_GPIO_Init+0x21a>
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	4a4e      	ldr	r2, [pc, #312]	@ (80024b0 <HAL_GPIO_Init+0x324>)
 8002376:	4293      	cmp	r3, r2
 8002378:	d013      	beq.n	80023a2 <HAL_GPIO_Init+0x216>
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	4a4d      	ldr	r2, [pc, #308]	@ (80024b4 <HAL_GPIO_Init+0x328>)
 800237e:	4293      	cmp	r3, r2
 8002380:	d00d      	beq.n	800239e <HAL_GPIO_Init+0x212>
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	4a4c      	ldr	r2, [pc, #304]	@ (80024b8 <HAL_GPIO_Init+0x32c>)
 8002386:	4293      	cmp	r3, r2
 8002388:	d007      	beq.n	800239a <HAL_GPIO_Init+0x20e>
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	4a4b      	ldr	r2, [pc, #300]	@ (80024bc <HAL_GPIO_Init+0x330>)
 800238e:	4293      	cmp	r3, r2
 8002390:	d101      	bne.n	8002396 <HAL_GPIO_Init+0x20a>
 8002392:	2307      	movs	r3, #7
 8002394:	e00e      	b.n	80023b4 <HAL_GPIO_Init+0x228>
 8002396:	2308      	movs	r3, #8
 8002398:	e00c      	b.n	80023b4 <HAL_GPIO_Init+0x228>
 800239a:	2306      	movs	r3, #6
 800239c:	e00a      	b.n	80023b4 <HAL_GPIO_Init+0x228>
 800239e:	2305      	movs	r3, #5
 80023a0:	e008      	b.n	80023b4 <HAL_GPIO_Init+0x228>
 80023a2:	2304      	movs	r3, #4
 80023a4:	e006      	b.n	80023b4 <HAL_GPIO_Init+0x228>
 80023a6:	2303      	movs	r3, #3
 80023a8:	e004      	b.n	80023b4 <HAL_GPIO_Init+0x228>
 80023aa:	2302      	movs	r3, #2
 80023ac:	e002      	b.n	80023b4 <HAL_GPIO_Init+0x228>
 80023ae:	2301      	movs	r3, #1
 80023b0:	e000      	b.n	80023b4 <HAL_GPIO_Init+0x228>
 80023b2:	2300      	movs	r3, #0
 80023b4:	69fa      	ldr	r2, [r7, #28]
 80023b6:	f002 0203 	and.w	r2, r2, #3
 80023ba:	0092      	lsls	r2, r2, #2
 80023bc:	4093      	lsls	r3, r2
 80023be:	69ba      	ldr	r2, [r7, #24]
 80023c0:	4313      	orrs	r3, r2
 80023c2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80023c4:	4935      	ldr	r1, [pc, #212]	@ (800249c <HAL_GPIO_Init+0x310>)
 80023c6:	69fb      	ldr	r3, [r7, #28]
 80023c8:	089b      	lsrs	r3, r3, #2
 80023ca:	3302      	adds	r3, #2
 80023cc:	69ba      	ldr	r2, [r7, #24]
 80023ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80023d2:	4b3b      	ldr	r3, [pc, #236]	@ (80024c0 <HAL_GPIO_Init+0x334>)
 80023d4:	689b      	ldr	r3, [r3, #8]
 80023d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023d8:	693b      	ldr	r3, [r7, #16]
 80023da:	43db      	mvns	r3, r3
 80023dc:	69ba      	ldr	r2, [r7, #24]
 80023de:	4013      	ands	r3, r2
 80023e0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80023e2:	683b      	ldr	r3, [r7, #0]
 80023e4:	685b      	ldr	r3, [r3, #4]
 80023e6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d003      	beq.n	80023f6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80023ee:	69ba      	ldr	r2, [r7, #24]
 80023f0:	693b      	ldr	r3, [r7, #16]
 80023f2:	4313      	orrs	r3, r2
 80023f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80023f6:	4a32      	ldr	r2, [pc, #200]	@ (80024c0 <HAL_GPIO_Init+0x334>)
 80023f8:	69bb      	ldr	r3, [r7, #24]
 80023fa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80023fc:	4b30      	ldr	r3, [pc, #192]	@ (80024c0 <HAL_GPIO_Init+0x334>)
 80023fe:	68db      	ldr	r3, [r3, #12]
 8002400:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002402:	693b      	ldr	r3, [r7, #16]
 8002404:	43db      	mvns	r3, r3
 8002406:	69ba      	ldr	r2, [r7, #24]
 8002408:	4013      	ands	r3, r2
 800240a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800240c:	683b      	ldr	r3, [r7, #0]
 800240e:	685b      	ldr	r3, [r3, #4]
 8002410:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002414:	2b00      	cmp	r3, #0
 8002416:	d003      	beq.n	8002420 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002418:	69ba      	ldr	r2, [r7, #24]
 800241a:	693b      	ldr	r3, [r7, #16]
 800241c:	4313      	orrs	r3, r2
 800241e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002420:	4a27      	ldr	r2, [pc, #156]	@ (80024c0 <HAL_GPIO_Init+0x334>)
 8002422:	69bb      	ldr	r3, [r7, #24]
 8002424:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002426:	4b26      	ldr	r3, [pc, #152]	@ (80024c0 <HAL_GPIO_Init+0x334>)
 8002428:	685b      	ldr	r3, [r3, #4]
 800242a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800242c:	693b      	ldr	r3, [r7, #16]
 800242e:	43db      	mvns	r3, r3
 8002430:	69ba      	ldr	r2, [r7, #24]
 8002432:	4013      	ands	r3, r2
 8002434:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002436:	683b      	ldr	r3, [r7, #0]
 8002438:	685b      	ldr	r3, [r3, #4]
 800243a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800243e:	2b00      	cmp	r3, #0
 8002440:	d003      	beq.n	800244a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002442:	69ba      	ldr	r2, [r7, #24]
 8002444:	693b      	ldr	r3, [r7, #16]
 8002446:	4313      	orrs	r3, r2
 8002448:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800244a:	4a1d      	ldr	r2, [pc, #116]	@ (80024c0 <HAL_GPIO_Init+0x334>)
 800244c:	69bb      	ldr	r3, [r7, #24]
 800244e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002450:	4b1b      	ldr	r3, [pc, #108]	@ (80024c0 <HAL_GPIO_Init+0x334>)
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002456:	693b      	ldr	r3, [r7, #16]
 8002458:	43db      	mvns	r3, r3
 800245a:	69ba      	ldr	r2, [r7, #24]
 800245c:	4013      	ands	r3, r2
 800245e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	685b      	ldr	r3, [r3, #4]
 8002464:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002468:	2b00      	cmp	r3, #0
 800246a:	d003      	beq.n	8002474 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800246c:	69ba      	ldr	r2, [r7, #24]
 800246e:	693b      	ldr	r3, [r7, #16]
 8002470:	4313      	orrs	r3, r2
 8002472:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002474:	4a12      	ldr	r2, [pc, #72]	@ (80024c0 <HAL_GPIO_Init+0x334>)
 8002476:	69bb      	ldr	r3, [r7, #24]
 8002478:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800247a:	69fb      	ldr	r3, [r7, #28]
 800247c:	3301      	adds	r3, #1
 800247e:	61fb      	str	r3, [r7, #28]
 8002480:	69fb      	ldr	r3, [r7, #28]
 8002482:	2b0f      	cmp	r3, #15
 8002484:	f67f ae90 	bls.w	80021a8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002488:	bf00      	nop
 800248a:	bf00      	nop
 800248c:	3724      	adds	r7, #36	@ 0x24
 800248e:	46bd      	mov	sp, r7
 8002490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002494:	4770      	bx	lr
 8002496:	bf00      	nop
 8002498:	40023800 	.word	0x40023800
 800249c:	40013800 	.word	0x40013800
 80024a0:	40020000 	.word	0x40020000
 80024a4:	40020400 	.word	0x40020400
 80024a8:	40020800 	.word	0x40020800
 80024ac:	40020c00 	.word	0x40020c00
 80024b0:	40021000 	.word	0x40021000
 80024b4:	40021400 	.word	0x40021400
 80024b8:	40021800 	.word	0x40021800
 80024bc:	40021c00 	.word	0x40021c00
 80024c0:	40013c00 	.word	0x40013c00

080024c4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b084      	sub	sp, #16
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d101      	bne.n	80024d6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80024d2:	2301      	movs	r3, #1
 80024d4:	e12b      	b.n	800272e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80024dc:	b2db      	uxtb	r3, r3
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d106      	bne.n	80024f0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	2200      	movs	r2, #0
 80024e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80024ea:	6878      	ldr	r0, [r7, #4]
 80024ec:	f7fe fd72 	bl	8000fd4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	2224      	movs	r2, #36	@ 0x24
 80024f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	681a      	ldr	r2, [r3, #0]
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f022 0201 	bic.w	r2, r2, #1
 8002506:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	681a      	ldr	r2, [r3, #0]
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002516:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	681a      	ldr	r2, [r3, #0]
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002526:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002528:	f003 f996 	bl	8005858 <HAL_RCC_GetPCLK1Freq>
 800252c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	685b      	ldr	r3, [r3, #4]
 8002532:	4a81      	ldr	r2, [pc, #516]	@ (8002738 <HAL_I2C_Init+0x274>)
 8002534:	4293      	cmp	r3, r2
 8002536:	d807      	bhi.n	8002548 <HAL_I2C_Init+0x84>
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	4a80      	ldr	r2, [pc, #512]	@ (800273c <HAL_I2C_Init+0x278>)
 800253c:	4293      	cmp	r3, r2
 800253e:	bf94      	ite	ls
 8002540:	2301      	movls	r3, #1
 8002542:	2300      	movhi	r3, #0
 8002544:	b2db      	uxtb	r3, r3
 8002546:	e006      	b.n	8002556 <HAL_I2C_Init+0x92>
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	4a7d      	ldr	r2, [pc, #500]	@ (8002740 <HAL_I2C_Init+0x27c>)
 800254c:	4293      	cmp	r3, r2
 800254e:	bf94      	ite	ls
 8002550:	2301      	movls	r3, #1
 8002552:	2300      	movhi	r3, #0
 8002554:	b2db      	uxtb	r3, r3
 8002556:	2b00      	cmp	r3, #0
 8002558:	d001      	beq.n	800255e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800255a:	2301      	movs	r3, #1
 800255c:	e0e7      	b.n	800272e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	4a78      	ldr	r2, [pc, #480]	@ (8002744 <HAL_I2C_Init+0x280>)
 8002562:	fba2 2303 	umull	r2, r3, r2, r3
 8002566:	0c9b      	lsrs	r3, r3, #18
 8002568:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	685b      	ldr	r3, [r3, #4]
 8002570:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	68ba      	ldr	r2, [r7, #8]
 800257a:	430a      	orrs	r2, r1
 800257c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	6a1b      	ldr	r3, [r3, #32]
 8002584:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	685b      	ldr	r3, [r3, #4]
 800258c:	4a6a      	ldr	r2, [pc, #424]	@ (8002738 <HAL_I2C_Init+0x274>)
 800258e:	4293      	cmp	r3, r2
 8002590:	d802      	bhi.n	8002598 <HAL_I2C_Init+0xd4>
 8002592:	68bb      	ldr	r3, [r7, #8]
 8002594:	3301      	adds	r3, #1
 8002596:	e009      	b.n	80025ac <HAL_I2C_Init+0xe8>
 8002598:	68bb      	ldr	r3, [r7, #8]
 800259a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800259e:	fb02 f303 	mul.w	r3, r2, r3
 80025a2:	4a69      	ldr	r2, [pc, #420]	@ (8002748 <HAL_I2C_Init+0x284>)
 80025a4:	fba2 2303 	umull	r2, r3, r2, r3
 80025a8:	099b      	lsrs	r3, r3, #6
 80025aa:	3301      	adds	r3, #1
 80025ac:	687a      	ldr	r2, [r7, #4]
 80025ae:	6812      	ldr	r2, [r2, #0]
 80025b0:	430b      	orrs	r3, r1
 80025b2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	69db      	ldr	r3, [r3, #28]
 80025ba:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80025be:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	685b      	ldr	r3, [r3, #4]
 80025c6:	495c      	ldr	r1, [pc, #368]	@ (8002738 <HAL_I2C_Init+0x274>)
 80025c8:	428b      	cmp	r3, r1
 80025ca:	d819      	bhi.n	8002600 <HAL_I2C_Init+0x13c>
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	1e59      	subs	r1, r3, #1
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	685b      	ldr	r3, [r3, #4]
 80025d4:	005b      	lsls	r3, r3, #1
 80025d6:	fbb1 f3f3 	udiv	r3, r1, r3
 80025da:	1c59      	adds	r1, r3, #1
 80025dc:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80025e0:	400b      	ands	r3, r1
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d00a      	beq.n	80025fc <HAL_I2C_Init+0x138>
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	1e59      	subs	r1, r3, #1
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	685b      	ldr	r3, [r3, #4]
 80025ee:	005b      	lsls	r3, r3, #1
 80025f0:	fbb1 f3f3 	udiv	r3, r1, r3
 80025f4:	3301      	adds	r3, #1
 80025f6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80025fa:	e051      	b.n	80026a0 <HAL_I2C_Init+0x1dc>
 80025fc:	2304      	movs	r3, #4
 80025fe:	e04f      	b.n	80026a0 <HAL_I2C_Init+0x1dc>
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	689b      	ldr	r3, [r3, #8]
 8002604:	2b00      	cmp	r3, #0
 8002606:	d111      	bne.n	800262c <HAL_I2C_Init+0x168>
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	1e58      	subs	r0, r3, #1
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	6859      	ldr	r1, [r3, #4]
 8002610:	460b      	mov	r3, r1
 8002612:	005b      	lsls	r3, r3, #1
 8002614:	440b      	add	r3, r1
 8002616:	fbb0 f3f3 	udiv	r3, r0, r3
 800261a:	3301      	adds	r3, #1
 800261c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002620:	2b00      	cmp	r3, #0
 8002622:	bf0c      	ite	eq
 8002624:	2301      	moveq	r3, #1
 8002626:	2300      	movne	r3, #0
 8002628:	b2db      	uxtb	r3, r3
 800262a:	e012      	b.n	8002652 <HAL_I2C_Init+0x18e>
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	1e58      	subs	r0, r3, #1
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	6859      	ldr	r1, [r3, #4]
 8002634:	460b      	mov	r3, r1
 8002636:	009b      	lsls	r3, r3, #2
 8002638:	440b      	add	r3, r1
 800263a:	0099      	lsls	r1, r3, #2
 800263c:	440b      	add	r3, r1
 800263e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002642:	3301      	adds	r3, #1
 8002644:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002648:	2b00      	cmp	r3, #0
 800264a:	bf0c      	ite	eq
 800264c:	2301      	moveq	r3, #1
 800264e:	2300      	movne	r3, #0
 8002650:	b2db      	uxtb	r3, r3
 8002652:	2b00      	cmp	r3, #0
 8002654:	d001      	beq.n	800265a <HAL_I2C_Init+0x196>
 8002656:	2301      	movs	r3, #1
 8002658:	e022      	b.n	80026a0 <HAL_I2C_Init+0x1dc>
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	689b      	ldr	r3, [r3, #8]
 800265e:	2b00      	cmp	r3, #0
 8002660:	d10e      	bne.n	8002680 <HAL_I2C_Init+0x1bc>
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	1e58      	subs	r0, r3, #1
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	6859      	ldr	r1, [r3, #4]
 800266a:	460b      	mov	r3, r1
 800266c:	005b      	lsls	r3, r3, #1
 800266e:	440b      	add	r3, r1
 8002670:	fbb0 f3f3 	udiv	r3, r0, r3
 8002674:	3301      	adds	r3, #1
 8002676:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800267a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800267e:	e00f      	b.n	80026a0 <HAL_I2C_Init+0x1dc>
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	1e58      	subs	r0, r3, #1
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	6859      	ldr	r1, [r3, #4]
 8002688:	460b      	mov	r3, r1
 800268a:	009b      	lsls	r3, r3, #2
 800268c:	440b      	add	r3, r1
 800268e:	0099      	lsls	r1, r3, #2
 8002690:	440b      	add	r3, r1
 8002692:	fbb0 f3f3 	udiv	r3, r0, r3
 8002696:	3301      	adds	r3, #1
 8002698:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800269c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80026a0:	6879      	ldr	r1, [r7, #4]
 80026a2:	6809      	ldr	r1, [r1, #0]
 80026a4:	4313      	orrs	r3, r2
 80026a6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	69da      	ldr	r2, [r3, #28]
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6a1b      	ldr	r3, [r3, #32]
 80026ba:	431a      	orrs	r2, r3
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	430a      	orrs	r2, r1
 80026c2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	689b      	ldr	r3, [r3, #8]
 80026ca:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80026ce:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80026d2:	687a      	ldr	r2, [r7, #4]
 80026d4:	6911      	ldr	r1, [r2, #16]
 80026d6:	687a      	ldr	r2, [r7, #4]
 80026d8:	68d2      	ldr	r2, [r2, #12]
 80026da:	4311      	orrs	r1, r2
 80026dc:	687a      	ldr	r2, [r7, #4]
 80026de:	6812      	ldr	r2, [r2, #0]
 80026e0:	430b      	orrs	r3, r1
 80026e2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	68db      	ldr	r3, [r3, #12]
 80026ea:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	695a      	ldr	r2, [r3, #20]
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	699b      	ldr	r3, [r3, #24]
 80026f6:	431a      	orrs	r2, r3
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	430a      	orrs	r2, r1
 80026fe:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	681a      	ldr	r2, [r3, #0]
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f042 0201 	orr.w	r2, r2, #1
 800270e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	2200      	movs	r2, #0
 8002714:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	2220      	movs	r2, #32
 800271a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	2200      	movs	r2, #0
 8002722:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	2200      	movs	r2, #0
 8002728:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800272c:	2300      	movs	r3, #0
}
 800272e:	4618      	mov	r0, r3
 8002730:	3710      	adds	r7, #16
 8002732:	46bd      	mov	sp, r7
 8002734:	bd80      	pop	{r7, pc}
 8002736:	bf00      	nop
 8002738:	000186a0 	.word	0x000186a0
 800273c:	001e847f 	.word	0x001e847f
 8002740:	003d08ff 	.word	0x003d08ff
 8002744:	431bde83 	.word	0x431bde83
 8002748:	10624dd3 	.word	0x10624dd3

0800274c <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 800274c:	b480      	push	{r7}
 800274e:	b083      	sub	sp, #12
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	695b      	ldr	r3, [r3, #20]
 800275a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800275e:	2b80      	cmp	r3, #128	@ 0x80
 8002760:	d103      	bne.n	800276a <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	2200      	movs	r2, #0
 8002768:	611a      	str	r2, [r3, #16]
  }
}
 800276a:	bf00      	nop
 800276c:	370c      	adds	r7, #12
 800276e:	46bd      	mov	sp, r7
 8002770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002774:	4770      	bx	lr
	...

08002778 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b088      	sub	sp, #32
 800277c:	af02      	add	r7, sp, #8
 800277e:	60f8      	str	r0, [r7, #12]
 8002780:	4608      	mov	r0, r1
 8002782:	4611      	mov	r1, r2
 8002784:	461a      	mov	r2, r3
 8002786:	4603      	mov	r3, r0
 8002788:	817b      	strh	r3, [r7, #10]
 800278a:	460b      	mov	r3, r1
 800278c:	813b      	strh	r3, [r7, #8]
 800278e:	4613      	mov	r3, r2
 8002790:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002792:	f7ff fb89 	bl	8001ea8 <HAL_GetTick>
 8002796:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800279e:	b2db      	uxtb	r3, r3
 80027a0:	2b20      	cmp	r3, #32
 80027a2:	f040 80d9 	bne.w	8002958 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80027a6:	697b      	ldr	r3, [r7, #20]
 80027a8:	9300      	str	r3, [sp, #0]
 80027aa:	2319      	movs	r3, #25
 80027ac:	2201      	movs	r2, #1
 80027ae:	496d      	ldr	r1, [pc, #436]	@ (8002964 <HAL_I2C_Mem_Write+0x1ec>)
 80027b0:	68f8      	ldr	r0, [r7, #12]
 80027b2:	f002 f935 	bl	8004a20 <I2C_WaitOnFlagUntilTimeout>
 80027b6:	4603      	mov	r3, r0
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d001      	beq.n	80027c0 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80027bc:	2302      	movs	r3, #2
 80027be:	e0cc      	b.n	800295a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80027c6:	2b01      	cmp	r3, #1
 80027c8:	d101      	bne.n	80027ce <HAL_I2C_Mem_Write+0x56>
 80027ca:	2302      	movs	r3, #2
 80027cc:	e0c5      	b.n	800295a <HAL_I2C_Mem_Write+0x1e2>
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	2201      	movs	r2, #1
 80027d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f003 0301 	and.w	r3, r3, #1
 80027e0:	2b01      	cmp	r3, #1
 80027e2:	d007      	beq.n	80027f4 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	681a      	ldr	r2, [r3, #0]
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f042 0201 	orr.w	r2, r2, #1
 80027f2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	681a      	ldr	r2, [r3, #0]
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002802:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	2221      	movs	r2, #33	@ 0x21
 8002808:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	2240      	movs	r2, #64	@ 0x40
 8002810:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	2200      	movs	r2, #0
 8002818:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	6a3a      	ldr	r2, [r7, #32]
 800281e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002824:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800282a:	b29a      	uxth	r2, r3
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	4a4d      	ldr	r2, [pc, #308]	@ (8002968 <HAL_I2C_Mem_Write+0x1f0>)
 8002834:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002836:	88f8      	ldrh	r0, [r7, #6]
 8002838:	893a      	ldrh	r2, [r7, #8]
 800283a:	8979      	ldrh	r1, [r7, #10]
 800283c:	697b      	ldr	r3, [r7, #20]
 800283e:	9301      	str	r3, [sp, #4]
 8002840:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002842:	9300      	str	r3, [sp, #0]
 8002844:	4603      	mov	r3, r0
 8002846:	68f8      	ldr	r0, [r7, #12]
 8002848:	f001 fec4 	bl	80045d4 <I2C_RequestMemoryWrite>
 800284c:	4603      	mov	r3, r0
 800284e:	2b00      	cmp	r3, #0
 8002850:	d052      	beq.n	80028f8 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002852:	2301      	movs	r3, #1
 8002854:	e081      	b.n	800295a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002856:	697a      	ldr	r2, [r7, #20]
 8002858:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800285a:	68f8      	ldr	r0, [r7, #12]
 800285c:	f002 f9fa 	bl	8004c54 <I2C_WaitOnTXEFlagUntilTimeout>
 8002860:	4603      	mov	r3, r0
 8002862:	2b00      	cmp	r3, #0
 8002864:	d00d      	beq.n	8002882 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800286a:	2b04      	cmp	r3, #4
 800286c:	d107      	bne.n	800287e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	681a      	ldr	r2, [r3, #0]
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800287c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800287e:	2301      	movs	r3, #1
 8002880:	e06b      	b.n	800295a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002886:	781a      	ldrb	r2, [r3, #0]
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002892:	1c5a      	adds	r2, r3, #1
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800289c:	3b01      	subs	r3, #1
 800289e:	b29a      	uxth	r2, r3
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028a8:	b29b      	uxth	r3, r3
 80028aa:	3b01      	subs	r3, #1
 80028ac:	b29a      	uxth	r2, r3
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	695b      	ldr	r3, [r3, #20]
 80028b8:	f003 0304 	and.w	r3, r3, #4
 80028bc:	2b04      	cmp	r3, #4
 80028be:	d11b      	bne.n	80028f8 <HAL_I2C_Mem_Write+0x180>
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d017      	beq.n	80028f8 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028cc:	781a      	ldrb	r2, [r3, #0]
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028d8:	1c5a      	adds	r2, r3, #1
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028e2:	3b01      	subs	r3, #1
 80028e4:	b29a      	uxth	r2, r3
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028ee:	b29b      	uxth	r3, r3
 80028f0:	3b01      	subs	r3, #1
 80028f2:	b29a      	uxth	r2, r3
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d1aa      	bne.n	8002856 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002900:	697a      	ldr	r2, [r7, #20]
 8002902:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002904:	68f8      	ldr	r0, [r7, #12]
 8002906:	f002 f9ed 	bl	8004ce4 <I2C_WaitOnBTFFlagUntilTimeout>
 800290a:	4603      	mov	r3, r0
 800290c:	2b00      	cmp	r3, #0
 800290e:	d00d      	beq.n	800292c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002914:	2b04      	cmp	r3, #4
 8002916:	d107      	bne.n	8002928 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	681a      	ldr	r2, [r3, #0]
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002926:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002928:	2301      	movs	r3, #1
 800292a:	e016      	b.n	800295a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	681a      	ldr	r2, [r3, #0]
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800293a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	2220      	movs	r2, #32
 8002940:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	2200      	movs	r2, #0
 8002948:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	2200      	movs	r2, #0
 8002950:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002954:	2300      	movs	r3, #0
 8002956:	e000      	b.n	800295a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002958:	2302      	movs	r3, #2
  }
}
 800295a:	4618      	mov	r0, r3
 800295c:	3718      	adds	r7, #24
 800295e:	46bd      	mov	sp, r7
 8002960:	bd80      	pop	{r7, pc}
 8002962:	bf00      	nop
 8002964:	00100002 	.word	0x00100002
 8002968:	ffff0000 	.word	0xffff0000

0800296c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	b08c      	sub	sp, #48	@ 0x30
 8002970:	af02      	add	r7, sp, #8
 8002972:	60f8      	str	r0, [r7, #12]
 8002974:	4608      	mov	r0, r1
 8002976:	4611      	mov	r1, r2
 8002978:	461a      	mov	r2, r3
 800297a:	4603      	mov	r3, r0
 800297c:	817b      	strh	r3, [r7, #10]
 800297e:	460b      	mov	r3, r1
 8002980:	813b      	strh	r3, [r7, #8]
 8002982:	4613      	mov	r3, r2
 8002984:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002986:	f7ff fa8f 	bl	8001ea8 <HAL_GetTick>
 800298a:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002992:	b2db      	uxtb	r3, r3
 8002994:	2b20      	cmp	r3, #32
 8002996:	f040 8214 	bne.w	8002dc2 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800299a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800299c:	9300      	str	r3, [sp, #0]
 800299e:	2319      	movs	r3, #25
 80029a0:	2201      	movs	r2, #1
 80029a2:	497b      	ldr	r1, [pc, #492]	@ (8002b90 <HAL_I2C_Mem_Read+0x224>)
 80029a4:	68f8      	ldr	r0, [r7, #12]
 80029a6:	f002 f83b 	bl	8004a20 <I2C_WaitOnFlagUntilTimeout>
 80029aa:	4603      	mov	r3, r0
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d001      	beq.n	80029b4 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80029b0:	2302      	movs	r3, #2
 80029b2:	e207      	b.n	8002dc4 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80029ba:	2b01      	cmp	r3, #1
 80029bc:	d101      	bne.n	80029c2 <HAL_I2C_Mem_Read+0x56>
 80029be:	2302      	movs	r3, #2
 80029c0:	e200      	b.n	8002dc4 <HAL_I2C_Mem_Read+0x458>
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	2201      	movs	r2, #1
 80029c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f003 0301 	and.w	r3, r3, #1
 80029d4:	2b01      	cmp	r3, #1
 80029d6:	d007      	beq.n	80029e8 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	681a      	ldr	r2, [r3, #0]
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f042 0201 	orr.w	r2, r2, #1
 80029e6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	681a      	ldr	r2, [r3, #0]
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80029f6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	2222      	movs	r2, #34	@ 0x22
 80029fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	2240      	movs	r2, #64	@ 0x40
 8002a04:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002a12:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8002a18:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a1e:	b29a      	uxth	r2, r3
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	4a5b      	ldr	r2, [pc, #364]	@ (8002b94 <HAL_I2C_Mem_Read+0x228>)
 8002a28:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002a2a:	88f8      	ldrh	r0, [r7, #6]
 8002a2c:	893a      	ldrh	r2, [r7, #8]
 8002a2e:	8979      	ldrh	r1, [r7, #10]
 8002a30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a32:	9301      	str	r3, [sp, #4]
 8002a34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002a36:	9300      	str	r3, [sp, #0]
 8002a38:	4603      	mov	r3, r0
 8002a3a:	68f8      	ldr	r0, [r7, #12]
 8002a3c:	f001 fe60 	bl	8004700 <I2C_RequestMemoryRead>
 8002a40:	4603      	mov	r3, r0
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d001      	beq.n	8002a4a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8002a46:	2301      	movs	r3, #1
 8002a48:	e1bc      	b.n	8002dc4 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d113      	bne.n	8002a7a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002a52:	2300      	movs	r3, #0
 8002a54:	623b      	str	r3, [r7, #32]
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	695b      	ldr	r3, [r3, #20]
 8002a5c:	623b      	str	r3, [r7, #32]
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	699b      	ldr	r3, [r3, #24]
 8002a64:	623b      	str	r3, [r7, #32]
 8002a66:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	681a      	ldr	r2, [r3, #0]
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002a76:	601a      	str	r2, [r3, #0]
 8002a78:	e190      	b.n	8002d9c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a7e:	2b01      	cmp	r3, #1
 8002a80:	d11b      	bne.n	8002aba <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	681a      	ldr	r2, [r3, #0]
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002a90:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002a92:	2300      	movs	r3, #0
 8002a94:	61fb      	str	r3, [r7, #28]
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	695b      	ldr	r3, [r3, #20]
 8002a9c:	61fb      	str	r3, [r7, #28]
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	699b      	ldr	r3, [r3, #24]
 8002aa4:	61fb      	str	r3, [r7, #28]
 8002aa6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	681a      	ldr	r2, [r3, #0]
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002ab6:	601a      	str	r2, [r3, #0]
 8002ab8:	e170      	b.n	8002d9c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002abe:	2b02      	cmp	r3, #2
 8002ac0:	d11b      	bne.n	8002afa <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	681a      	ldr	r2, [r3, #0]
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002ad0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	681a      	ldr	r2, [r3, #0]
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002ae0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002ae2:	2300      	movs	r3, #0
 8002ae4:	61bb      	str	r3, [r7, #24]
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	695b      	ldr	r3, [r3, #20]
 8002aec:	61bb      	str	r3, [r7, #24]
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	699b      	ldr	r3, [r3, #24]
 8002af4:	61bb      	str	r3, [r7, #24]
 8002af6:	69bb      	ldr	r3, [r7, #24]
 8002af8:	e150      	b.n	8002d9c <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002afa:	2300      	movs	r3, #0
 8002afc:	617b      	str	r3, [r7, #20]
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	695b      	ldr	r3, [r3, #20]
 8002b04:	617b      	str	r3, [r7, #20]
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	699b      	ldr	r3, [r3, #24]
 8002b0c:	617b      	str	r3, [r7, #20]
 8002b0e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002b10:	e144      	b.n	8002d9c <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b16:	2b03      	cmp	r3, #3
 8002b18:	f200 80f1 	bhi.w	8002cfe <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b20:	2b01      	cmp	r3, #1
 8002b22:	d123      	bne.n	8002b6c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002b24:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b26:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8002b28:	68f8      	ldr	r0, [r7, #12]
 8002b2a:	f002 f955 	bl	8004dd8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002b2e:	4603      	mov	r3, r0
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d001      	beq.n	8002b38 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8002b34:	2301      	movs	r3, #1
 8002b36:	e145      	b.n	8002dc4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	691a      	ldr	r2, [r3, #16]
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b42:	b2d2      	uxtb	r2, r2
 8002b44:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b4a:	1c5a      	adds	r2, r3, #1
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b54:	3b01      	subs	r3, #1
 8002b56:	b29a      	uxth	r2, r3
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b60:	b29b      	uxth	r3, r3
 8002b62:	3b01      	subs	r3, #1
 8002b64:	b29a      	uxth	r2, r3
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002b6a:	e117      	b.n	8002d9c <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b70:	2b02      	cmp	r3, #2
 8002b72:	d14e      	bne.n	8002c12 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002b74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b76:	9300      	str	r3, [sp, #0]
 8002b78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	4906      	ldr	r1, [pc, #24]	@ (8002b98 <HAL_I2C_Mem_Read+0x22c>)
 8002b7e:	68f8      	ldr	r0, [r7, #12]
 8002b80:	f001 ff4e 	bl	8004a20 <I2C_WaitOnFlagUntilTimeout>
 8002b84:	4603      	mov	r3, r0
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d008      	beq.n	8002b9c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8002b8a:	2301      	movs	r3, #1
 8002b8c:	e11a      	b.n	8002dc4 <HAL_I2C_Mem_Read+0x458>
 8002b8e:	bf00      	nop
 8002b90:	00100002 	.word	0x00100002
 8002b94:	ffff0000 	.word	0xffff0000
 8002b98:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	681a      	ldr	r2, [r3, #0]
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002baa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	691a      	ldr	r2, [r3, #16]
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bb6:	b2d2      	uxtb	r2, r2
 8002bb8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bbe:	1c5a      	adds	r2, r3, #1
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002bc8:	3b01      	subs	r3, #1
 8002bca:	b29a      	uxth	r2, r3
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002bd4:	b29b      	uxth	r3, r3
 8002bd6:	3b01      	subs	r3, #1
 8002bd8:	b29a      	uxth	r2, r3
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	691a      	ldr	r2, [r3, #16]
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002be8:	b2d2      	uxtb	r2, r2
 8002bea:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bf0:	1c5a      	adds	r2, r3, #1
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002bfa:	3b01      	subs	r3, #1
 8002bfc:	b29a      	uxth	r2, r3
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c06:	b29b      	uxth	r3, r3
 8002c08:	3b01      	subs	r3, #1
 8002c0a:	b29a      	uxth	r2, r3
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002c10:	e0c4      	b.n	8002d9c <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002c12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c14:	9300      	str	r3, [sp, #0]
 8002c16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c18:	2200      	movs	r2, #0
 8002c1a:	496c      	ldr	r1, [pc, #432]	@ (8002dcc <HAL_I2C_Mem_Read+0x460>)
 8002c1c:	68f8      	ldr	r0, [r7, #12]
 8002c1e:	f001 feff 	bl	8004a20 <I2C_WaitOnFlagUntilTimeout>
 8002c22:	4603      	mov	r3, r0
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d001      	beq.n	8002c2c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8002c28:	2301      	movs	r3, #1
 8002c2a:	e0cb      	b.n	8002dc4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	681a      	ldr	r2, [r3, #0]
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002c3a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	691a      	ldr	r2, [r3, #16]
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c46:	b2d2      	uxtb	r2, r2
 8002c48:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c4e:	1c5a      	adds	r2, r3, #1
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c58:	3b01      	subs	r3, #1
 8002c5a:	b29a      	uxth	r2, r3
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c64:	b29b      	uxth	r3, r3
 8002c66:	3b01      	subs	r3, #1
 8002c68:	b29a      	uxth	r2, r3
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002c6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c70:	9300      	str	r3, [sp, #0]
 8002c72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c74:	2200      	movs	r2, #0
 8002c76:	4955      	ldr	r1, [pc, #340]	@ (8002dcc <HAL_I2C_Mem_Read+0x460>)
 8002c78:	68f8      	ldr	r0, [r7, #12]
 8002c7a:	f001 fed1 	bl	8004a20 <I2C_WaitOnFlagUntilTimeout>
 8002c7e:	4603      	mov	r3, r0
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d001      	beq.n	8002c88 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8002c84:	2301      	movs	r3, #1
 8002c86:	e09d      	b.n	8002dc4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	681a      	ldr	r2, [r3, #0]
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002c96:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	691a      	ldr	r2, [r3, #16]
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ca2:	b2d2      	uxtb	r2, r2
 8002ca4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002caa:	1c5a      	adds	r2, r3, #1
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002cb4:	3b01      	subs	r3, #1
 8002cb6:	b29a      	uxth	r2, r3
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002cc0:	b29b      	uxth	r3, r3
 8002cc2:	3b01      	subs	r3, #1
 8002cc4:	b29a      	uxth	r2, r3
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	691a      	ldr	r2, [r3, #16]
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cd4:	b2d2      	uxtb	r2, r2
 8002cd6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cdc:	1c5a      	adds	r2, r3, #1
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ce6:	3b01      	subs	r3, #1
 8002ce8:	b29a      	uxth	r2, r3
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002cf2:	b29b      	uxth	r3, r3
 8002cf4:	3b01      	subs	r3, #1
 8002cf6:	b29a      	uxth	r2, r3
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002cfc:	e04e      	b.n	8002d9c <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002cfe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d00:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8002d02:	68f8      	ldr	r0, [r7, #12]
 8002d04:	f002 f868 	bl	8004dd8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002d08:	4603      	mov	r3, r0
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d001      	beq.n	8002d12 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8002d0e:	2301      	movs	r3, #1
 8002d10:	e058      	b.n	8002dc4 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	691a      	ldr	r2, [r3, #16]
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d1c:	b2d2      	uxtb	r2, r2
 8002d1e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d24:	1c5a      	adds	r2, r3, #1
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d2e:	3b01      	subs	r3, #1
 8002d30:	b29a      	uxth	r2, r3
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d3a:	b29b      	uxth	r3, r3
 8002d3c:	3b01      	subs	r3, #1
 8002d3e:	b29a      	uxth	r2, r3
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	695b      	ldr	r3, [r3, #20]
 8002d4a:	f003 0304 	and.w	r3, r3, #4
 8002d4e:	2b04      	cmp	r3, #4
 8002d50:	d124      	bne.n	8002d9c <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d56:	2b03      	cmp	r3, #3
 8002d58:	d107      	bne.n	8002d6a <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	681a      	ldr	r2, [r3, #0]
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002d68:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	691a      	ldr	r2, [r3, #16]
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d74:	b2d2      	uxtb	r2, r2
 8002d76:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d7c:	1c5a      	adds	r2, r3, #1
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d86:	3b01      	subs	r3, #1
 8002d88:	b29a      	uxth	r2, r3
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d92:	b29b      	uxth	r3, r3
 8002d94:	3b01      	subs	r3, #1
 8002d96:	b29a      	uxth	r2, r3
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	f47f aeb6 	bne.w	8002b12 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	2220      	movs	r2, #32
 8002daa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	2200      	movs	r2, #0
 8002db2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	2200      	movs	r2, #0
 8002dba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	e000      	b.n	8002dc4 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8002dc2:	2302      	movs	r3, #2
  }
}
 8002dc4:	4618      	mov	r0, r3
 8002dc6:	3728      	adds	r7, #40	@ 0x28
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	bd80      	pop	{r7, pc}
 8002dcc:	00010004 	.word	0x00010004

08002dd0 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8002dd0:	b580      	push	{r7, lr}
 8002dd2:	b088      	sub	sp, #32
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8002dd8:	2300      	movs	r3, #0
 8002dda:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	685b      	ldr	r3, [r3, #4]
 8002de2:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002de8:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002df0:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002df8:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8002dfa:	7bfb      	ldrb	r3, [r7, #15]
 8002dfc:	2b10      	cmp	r3, #16
 8002dfe:	d003      	beq.n	8002e08 <HAL_I2C_EV_IRQHandler+0x38>
 8002e00:	7bfb      	ldrb	r3, [r7, #15]
 8002e02:	2b40      	cmp	r3, #64	@ 0x40
 8002e04:	f040 80c1 	bne.w	8002f8a <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	699b      	ldr	r3, [r3, #24]
 8002e0e:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	695b      	ldr	r3, [r3, #20]
 8002e16:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8002e18:	69fb      	ldr	r3, [r7, #28]
 8002e1a:	f003 0301 	and.w	r3, r3, #1
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d10d      	bne.n	8002e3e <HAL_I2C_EV_IRQHandler+0x6e>
 8002e22:	693b      	ldr	r3, [r7, #16]
 8002e24:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8002e28:	d003      	beq.n	8002e32 <HAL_I2C_EV_IRQHandler+0x62>
 8002e2a:	693b      	ldr	r3, [r7, #16]
 8002e2c:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8002e30:	d101      	bne.n	8002e36 <HAL_I2C_EV_IRQHandler+0x66>
 8002e32:	2301      	movs	r3, #1
 8002e34:	e000      	b.n	8002e38 <HAL_I2C_EV_IRQHandler+0x68>
 8002e36:	2300      	movs	r3, #0
 8002e38:	2b01      	cmp	r3, #1
 8002e3a:	f000 8132 	beq.w	80030a2 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002e3e:	69fb      	ldr	r3, [r7, #28]
 8002e40:	f003 0301 	and.w	r3, r3, #1
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d00c      	beq.n	8002e62 <HAL_I2C_EV_IRQHandler+0x92>
 8002e48:	697b      	ldr	r3, [r7, #20]
 8002e4a:	0a5b      	lsrs	r3, r3, #9
 8002e4c:	f003 0301 	and.w	r3, r3, #1
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d006      	beq.n	8002e62 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8002e54:	6878      	ldr	r0, [r7, #4]
 8002e56:	f002 f84b 	bl	8004ef0 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8002e5a:	6878      	ldr	r0, [r7, #4]
 8002e5c:	f000 fd9b 	bl	8003996 <I2C_Master_SB>
 8002e60:	e092      	b.n	8002f88 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002e62:	69fb      	ldr	r3, [r7, #28]
 8002e64:	08db      	lsrs	r3, r3, #3
 8002e66:	f003 0301 	and.w	r3, r3, #1
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d009      	beq.n	8002e82 <HAL_I2C_EV_IRQHandler+0xb2>
 8002e6e:	697b      	ldr	r3, [r7, #20]
 8002e70:	0a5b      	lsrs	r3, r3, #9
 8002e72:	f003 0301 	and.w	r3, r3, #1
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d003      	beq.n	8002e82 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8002e7a:	6878      	ldr	r0, [r7, #4]
 8002e7c:	f000 fe11 	bl	8003aa2 <I2C_Master_ADD10>
 8002e80:	e082      	b.n	8002f88 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002e82:	69fb      	ldr	r3, [r7, #28]
 8002e84:	085b      	lsrs	r3, r3, #1
 8002e86:	f003 0301 	and.w	r3, r3, #1
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d009      	beq.n	8002ea2 <HAL_I2C_EV_IRQHandler+0xd2>
 8002e8e:	697b      	ldr	r3, [r7, #20]
 8002e90:	0a5b      	lsrs	r3, r3, #9
 8002e92:	f003 0301 	and.w	r3, r3, #1
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d003      	beq.n	8002ea2 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8002e9a:	6878      	ldr	r0, [r7, #4]
 8002e9c:	f000 fe2b 	bl	8003af6 <I2C_Master_ADDR>
 8002ea0:	e072      	b.n	8002f88 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8002ea2:	69bb      	ldr	r3, [r7, #24]
 8002ea4:	089b      	lsrs	r3, r3, #2
 8002ea6:	f003 0301 	and.w	r3, r3, #1
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d03b      	beq.n	8002f26 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	685b      	ldr	r3, [r3, #4]
 8002eb4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002eb8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002ebc:	f000 80f3 	beq.w	80030a6 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002ec0:	69fb      	ldr	r3, [r7, #28]
 8002ec2:	09db      	lsrs	r3, r3, #7
 8002ec4:	f003 0301 	and.w	r3, r3, #1
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d00f      	beq.n	8002eec <HAL_I2C_EV_IRQHandler+0x11c>
 8002ecc:	697b      	ldr	r3, [r7, #20]
 8002ece:	0a9b      	lsrs	r3, r3, #10
 8002ed0:	f003 0301 	and.w	r3, r3, #1
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d009      	beq.n	8002eec <HAL_I2C_EV_IRQHandler+0x11c>
 8002ed8:	69fb      	ldr	r3, [r7, #28]
 8002eda:	089b      	lsrs	r3, r3, #2
 8002edc:	f003 0301 	and.w	r3, r3, #1
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d103      	bne.n	8002eec <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8002ee4:	6878      	ldr	r0, [r7, #4]
 8002ee6:	f000 f9f3 	bl	80032d0 <I2C_MasterTransmit_TXE>
 8002eea:	e04d      	b.n	8002f88 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002eec:	69fb      	ldr	r3, [r7, #28]
 8002eee:	089b      	lsrs	r3, r3, #2
 8002ef0:	f003 0301 	and.w	r3, r3, #1
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	f000 80d6 	beq.w	80030a6 <HAL_I2C_EV_IRQHandler+0x2d6>
 8002efa:	697b      	ldr	r3, [r7, #20]
 8002efc:	0a5b      	lsrs	r3, r3, #9
 8002efe:	f003 0301 	and.w	r3, r3, #1
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	f000 80cf 	beq.w	80030a6 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8002f08:	7bbb      	ldrb	r3, [r7, #14]
 8002f0a:	2b21      	cmp	r3, #33	@ 0x21
 8002f0c:	d103      	bne.n	8002f16 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8002f0e:	6878      	ldr	r0, [r7, #4]
 8002f10:	f000 fa7a 	bl	8003408 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002f14:	e0c7      	b.n	80030a6 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8002f16:	7bfb      	ldrb	r3, [r7, #15]
 8002f18:	2b40      	cmp	r3, #64	@ 0x40
 8002f1a:	f040 80c4 	bne.w	80030a6 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8002f1e:	6878      	ldr	r0, [r7, #4]
 8002f20:	f000 fae8 	bl	80034f4 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002f24:	e0bf      	b.n	80030a6 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	685b      	ldr	r3, [r3, #4]
 8002f2c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002f30:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002f34:	f000 80b7 	beq.w	80030a6 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002f38:	69fb      	ldr	r3, [r7, #28]
 8002f3a:	099b      	lsrs	r3, r3, #6
 8002f3c:	f003 0301 	and.w	r3, r3, #1
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d00f      	beq.n	8002f64 <HAL_I2C_EV_IRQHandler+0x194>
 8002f44:	697b      	ldr	r3, [r7, #20]
 8002f46:	0a9b      	lsrs	r3, r3, #10
 8002f48:	f003 0301 	and.w	r3, r3, #1
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d009      	beq.n	8002f64 <HAL_I2C_EV_IRQHandler+0x194>
 8002f50:	69fb      	ldr	r3, [r7, #28]
 8002f52:	089b      	lsrs	r3, r3, #2
 8002f54:	f003 0301 	and.w	r3, r3, #1
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d103      	bne.n	8002f64 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8002f5c:	6878      	ldr	r0, [r7, #4]
 8002f5e:	f000 fb61 	bl	8003624 <I2C_MasterReceive_RXNE>
 8002f62:	e011      	b.n	8002f88 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002f64:	69fb      	ldr	r3, [r7, #28]
 8002f66:	089b      	lsrs	r3, r3, #2
 8002f68:	f003 0301 	and.w	r3, r3, #1
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	f000 809a 	beq.w	80030a6 <HAL_I2C_EV_IRQHandler+0x2d6>
 8002f72:	697b      	ldr	r3, [r7, #20]
 8002f74:	0a5b      	lsrs	r3, r3, #9
 8002f76:	f003 0301 	and.w	r3, r3, #1
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	f000 8093 	beq.w	80030a6 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8002f80:	6878      	ldr	r0, [r7, #4]
 8002f82:	f000 fc17 	bl	80037b4 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002f86:	e08e      	b.n	80030a6 <HAL_I2C_EV_IRQHandler+0x2d6>
 8002f88:	e08d      	b.n	80030a6 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d004      	beq.n	8002f9c <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	695b      	ldr	r3, [r3, #20]
 8002f98:	61fb      	str	r3, [r7, #28]
 8002f9a:	e007      	b.n	8002fac <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	699b      	ldr	r3, [r3, #24]
 8002fa2:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	695b      	ldr	r3, [r3, #20]
 8002faa:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002fac:	69fb      	ldr	r3, [r7, #28]
 8002fae:	085b      	lsrs	r3, r3, #1
 8002fb0:	f003 0301 	and.w	r3, r3, #1
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d012      	beq.n	8002fde <HAL_I2C_EV_IRQHandler+0x20e>
 8002fb8:	697b      	ldr	r3, [r7, #20]
 8002fba:	0a5b      	lsrs	r3, r3, #9
 8002fbc:	f003 0301 	and.w	r3, r3, #1
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d00c      	beq.n	8002fde <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d003      	beq.n	8002fd4 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	699b      	ldr	r3, [r3, #24]
 8002fd2:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8002fd4:	69b9      	ldr	r1, [r7, #24]
 8002fd6:	6878      	ldr	r0, [r7, #4]
 8002fd8:	f000 ffdc 	bl	8003f94 <I2C_Slave_ADDR>
 8002fdc:	e066      	b.n	80030ac <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002fde:	69fb      	ldr	r3, [r7, #28]
 8002fe0:	091b      	lsrs	r3, r3, #4
 8002fe2:	f003 0301 	and.w	r3, r3, #1
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d009      	beq.n	8002ffe <HAL_I2C_EV_IRQHandler+0x22e>
 8002fea:	697b      	ldr	r3, [r7, #20]
 8002fec:	0a5b      	lsrs	r3, r3, #9
 8002fee:	f003 0301 	and.w	r3, r3, #1
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d003      	beq.n	8002ffe <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8002ff6:	6878      	ldr	r0, [r7, #4]
 8002ff8:	f001 f816 	bl	8004028 <I2C_Slave_STOPF>
 8002ffc:	e056      	b.n	80030ac <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8002ffe:	7bbb      	ldrb	r3, [r7, #14]
 8003000:	2b21      	cmp	r3, #33	@ 0x21
 8003002:	d002      	beq.n	800300a <HAL_I2C_EV_IRQHandler+0x23a>
 8003004:	7bbb      	ldrb	r3, [r7, #14]
 8003006:	2b29      	cmp	r3, #41	@ 0x29
 8003008:	d125      	bne.n	8003056 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800300a:	69fb      	ldr	r3, [r7, #28]
 800300c:	09db      	lsrs	r3, r3, #7
 800300e:	f003 0301 	and.w	r3, r3, #1
 8003012:	2b00      	cmp	r3, #0
 8003014:	d00f      	beq.n	8003036 <HAL_I2C_EV_IRQHandler+0x266>
 8003016:	697b      	ldr	r3, [r7, #20]
 8003018:	0a9b      	lsrs	r3, r3, #10
 800301a:	f003 0301 	and.w	r3, r3, #1
 800301e:	2b00      	cmp	r3, #0
 8003020:	d009      	beq.n	8003036 <HAL_I2C_EV_IRQHandler+0x266>
 8003022:	69fb      	ldr	r3, [r7, #28]
 8003024:	089b      	lsrs	r3, r3, #2
 8003026:	f003 0301 	and.w	r3, r3, #1
 800302a:	2b00      	cmp	r3, #0
 800302c:	d103      	bne.n	8003036 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 800302e:	6878      	ldr	r0, [r7, #4]
 8003030:	f000 fef2 	bl	8003e18 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003034:	e039      	b.n	80030aa <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003036:	69fb      	ldr	r3, [r7, #28]
 8003038:	089b      	lsrs	r3, r3, #2
 800303a:	f003 0301 	and.w	r3, r3, #1
 800303e:	2b00      	cmp	r3, #0
 8003040:	d033      	beq.n	80030aa <HAL_I2C_EV_IRQHandler+0x2da>
 8003042:	697b      	ldr	r3, [r7, #20]
 8003044:	0a5b      	lsrs	r3, r3, #9
 8003046:	f003 0301 	and.w	r3, r3, #1
 800304a:	2b00      	cmp	r3, #0
 800304c:	d02d      	beq.n	80030aa <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 800304e:	6878      	ldr	r0, [r7, #4]
 8003050:	f000 ff1f 	bl	8003e92 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003054:	e029      	b.n	80030aa <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003056:	69fb      	ldr	r3, [r7, #28]
 8003058:	099b      	lsrs	r3, r3, #6
 800305a:	f003 0301 	and.w	r3, r3, #1
 800305e:	2b00      	cmp	r3, #0
 8003060:	d00f      	beq.n	8003082 <HAL_I2C_EV_IRQHandler+0x2b2>
 8003062:	697b      	ldr	r3, [r7, #20]
 8003064:	0a9b      	lsrs	r3, r3, #10
 8003066:	f003 0301 	and.w	r3, r3, #1
 800306a:	2b00      	cmp	r3, #0
 800306c:	d009      	beq.n	8003082 <HAL_I2C_EV_IRQHandler+0x2b2>
 800306e:	69fb      	ldr	r3, [r7, #28]
 8003070:	089b      	lsrs	r3, r3, #2
 8003072:	f003 0301 	and.w	r3, r3, #1
 8003076:	2b00      	cmp	r3, #0
 8003078:	d103      	bne.n	8003082 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 800307a:	6878      	ldr	r0, [r7, #4]
 800307c:	f000 ff2a 	bl	8003ed4 <I2C_SlaveReceive_RXNE>
 8003080:	e014      	b.n	80030ac <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003082:	69fb      	ldr	r3, [r7, #28]
 8003084:	089b      	lsrs	r3, r3, #2
 8003086:	f003 0301 	and.w	r3, r3, #1
 800308a:	2b00      	cmp	r3, #0
 800308c:	d00e      	beq.n	80030ac <HAL_I2C_EV_IRQHandler+0x2dc>
 800308e:	697b      	ldr	r3, [r7, #20]
 8003090:	0a5b      	lsrs	r3, r3, #9
 8003092:	f003 0301 	and.w	r3, r3, #1
 8003096:	2b00      	cmp	r3, #0
 8003098:	d008      	beq.n	80030ac <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 800309a:	6878      	ldr	r0, [r7, #4]
 800309c:	f000 ff58 	bl	8003f50 <I2C_SlaveReceive_BTF>
 80030a0:	e004      	b.n	80030ac <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 80030a2:	bf00      	nop
 80030a4:	e002      	b.n	80030ac <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80030a6:	bf00      	nop
 80030a8:	e000      	b.n	80030ac <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80030aa:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 80030ac:	3720      	adds	r7, #32
 80030ae:	46bd      	mov	sp, r7
 80030b0:	bd80      	pop	{r7, pc}

080030b2 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80030b2:	b580      	push	{r7, lr}
 80030b4:	b08a      	sub	sp, #40	@ 0x28
 80030b6:	af00      	add	r7, sp, #0
 80030b8:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	695b      	ldr	r3, [r3, #20]
 80030c0:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	685b      	ldr	r3, [r3, #4]
 80030c8:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 80030ca:	2300      	movs	r3, #0
 80030cc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80030d4:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80030d6:	6a3b      	ldr	r3, [r7, #32]
 80030d8:	0a1b      	lsrs	r3, r3, #8
 80030da:	f003 0301 	and.w	r3, r3, #1
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d00e      	beq.n	8003100 <HAL_I2C_ER_IRQHandler+0x4e>
 80030e2:	69fb      	ldr	r3, [r7, #28]
 80030e4:	0a1b      	lsrs	r3, r3, #8
 80030e6:	f003 0301 	and.w	r3, r3, #1
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d008      	beq.n	8003100 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 80030ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030f0:	f043 0301 	orr.w	r3, r3, #1
 80030f4:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80030fe:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003100:	6a3b      	ldr	r3, [r7, #32]
 8003102:	0a5b      	lsrs	r3, r3, #9
 8003104:	f003 0301 	and.w	r3, r3, #1
 8003108:	2b00      	cmp	r3, #0
 800310a:	d00e      	beq.n	800312a <HAL_I2C_ER_IRQHandler+0x78>
 800310c:	69fb      	ldr	r3, [r7, #28]
 800310e:	0a1b      	lsrs	r3, r3, #8
 8003110:	f003 0301 	and.w	r3, r3, #1
 8003114:	2b00      	cmp	r3, #0
 8003116:	d008      	beq.n	800312a <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8003118:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800311a:	f043 0302 	orr.w	r3, r3, #2
 800311e:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 8003128:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800312a:	6a3b      	ldr	r3, [r7, #32]
 800312c:	0a9b      	lsrs	r3, r3, #10
 800312e:	f003 0301 	and.w	r3, r3, #1
 8003132:	2b00      	cmp	r3, #0
 8003134:	d03f      	beq.n	80031b6 <HAL_I2C_ER_IRQHandler+0x104>
 8003136:	69fb      	ldr	r3, [r7, #28]
 8003138:	0a1b      	lsrs	r3, r3, #8
 800313a:	f003 0301 	and.w	r3, r3, #1
 800313e:	2b00      	cmp	r3, #0
 8003140:	d039      	beq.n	80031b6 <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 8003142:	7efb      	ldrb	r3, [r7, #27]
 8003144:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800314a:	b29b      	uxth	r3, r3
 800314c:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003154:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800315a:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 800315c:	7ebb      	ldrb	r3, [r7, #26]
 800315e:	2b20      	cmp	r3, #32
 8003160:	d112      	bne.n	8003188 <HAL_I2C_ER_IRQHandler+0xd6>
 8003162:	697b      	ldr	r3, [r7, #20]
 8003164:	2b00      	cmp	r3, #0
 8003166:	d10f      	bne.n	8003188 <HAL_I2C_ER_IRQHandler+0xd6>
 8003168:	7cfb      	ldrb	r3, [r7, #19]
 800316a:	2b21      	cmp	r3, #33	@ 0x21
 800316c:	d008      	beq.n	8003180 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 800316e:	7cfb      	ldrb	r3, [r7, #19]
 8003170:	2b29      	cmp	r3, #41	@ 0x29
 8003172:	d005      	beq.n	8003180 <HAL_I2C_ER_IRQHandler+0xce>
 8003174:	7cfb      	ldrb	r3, [r7, #19]
 8003176:	2b28      	cmp	r3, #40	@ 0x28
 8003178:	d106      	bne.n	8003188 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	2b21      	cmp	r3, #33	@ 0x21
 800317e:	d103      	bne.n	8003188 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8003180:	6878      	ldr	r0, [r7, #4]
 8003182:	f001 f881 	bl	8004288 <I2C_Slave_AF>
 8003186:	e016      	b.n	80031b6 <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003190:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8003192:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003194:	f043 0304 	orr.w	r3, r3, #4
 8003198:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800319a:	7efb      	ldrb	r3, [r7, #27]
 800319c:	2b10      	cmp	r3, #16
 800319e:	d002      	beq.n	80031a6 <HAL_I2C_ER_IRQHandler+0xf4>
 80031a0:	7efb      	ldrb	r3, [r7, #27]
 80031a2:	2b40      	cmp	r3, #64	@ 0x40
 80031a4:	d107      	bne.n	80031b6 <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	681a      	ldr	r2, [r3, #0]
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80031b4:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80031b6:	6a3b      	ldr	r3, [r7, #32]
 80031b8:	0adb      	lsrs	r3, r3, #11
 80031ba:	f003 0301 	and.w	r3, r3, #1
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d00e      	beq.n	80031e0 <HAL_I2C_ER_IRQHandler+0x12e>
 80031c2:	69fb      	ldr	r3, [r7, #28]
 80031c4:	0a1b      	lsrs	r3, r3, #8
 80031c6:	f003 0301 	and.w	r3, r3, #1
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d008      	beq.n	80031e0 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 80031ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031d0:	f043 0308 	orr.w	r3, r3, #8
 80031d4:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 80031de:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 80031e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d008      	beq.n	80031f8 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80031ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031ec:	431a      	orrs	r2, r3
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 80031f2:	6878      	ldr	r0, [r7, #4]
 80031f4:	f001 f8bc 	bl	8004370 <I2C_ITError>
  }
}
 80031f8:	bf00      	nop
 80031fa:	3728      	adds	r7, #40	@ 0x28
 80031fc:	46bd      	mov	sp, r7
 80031fe:	bd80      	pop	{r7, pc}

08003200 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003200:	b480      	push	{r7}
 8003202:	b083      	sub	sp, #12
 8003204:	af00      	add	r7, sp, #0
 8003206:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8003208:	bf00      	nop
 800320a:	370c      	adds	r7, #12
 800320c:	46bd      	mov	sp, r7
 800320e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003212:	4770      	bx	lr

08003214 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003214:	b480      	push	{r7}
 8003216:	b083      	sub	sp, #12
 8003218:	af00      	add	r7, sp, #0
 800321a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 800321c:	bf00      	nop
 800321e:	370c      	adds	r7, #12
 8003220:	46bd      	mov	sp, r7
 8003222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003226:	4770      	bx	lr

08003228 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003228:	b480      	push	{r7}
 800322a:	b083      	sub	sp, #12
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8003230:	bf00      	nop
 8003232:	370c      	adds	r7, #12
 8003234:	46bd      	mov	sp, r7
 8003236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323a:	4770      	bx	lr

0800323c <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800323c:	b480      	push	{r7}
 800323e:	b083      	sub	sp, #12
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8003244:	bf00      	nop
 8003246:	370c      	adds	r7, #12
 8003248:	46bd      	mov	sp, r7
 800324a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324e:	4770      	bx	lr

08003250 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8003250:	b480      	push	{r7}
 8003252:	b083      	sub	sp, #12
 8003254:	af00      	add	r7, sp, #0
 8003256:	6078      	str	r0, [r7, #4]
 8003258:	460b      	mov	r3, r1
 800325a:	70fb      	strb	r3, [r7, #3]
 800325c:	4613      	mov	r3, r2
 800325e:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8003260:	bf00      	nop
 8003262:	370c      	adds	r7, #12
 8003264:	46bd      	mov	sp, r7
 8003266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326a:	4770      	bx	lr

0800326c <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800326c:	b480      	push	{r7}
 800326e:	b083      	sub	sp, #12
 8003270:	af00      	add	r7, sp, #0
 8003272:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8003274:	bf00      	nop
 8003276:	370c      	adds	r7, #12
 8003278:	46bd      	mov	sp, r7
 800327a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800327e:	4770      	bx	lr

08003280 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003280:	b480      	push	{r7}
 8003282:	b083      	sub	sp, #12
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8003288:	bf00      	nop
 800328a:	370c      	adds	r7, #12
 800328c:	46bd      	mov	sp, r7
 800328e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003292:	4770      	bx	lr

08003294 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003294:	b480      	push	{r7}
 8003296:	b083      	sub	sp, #12
 8003298:	af00      	add	r7, sp, #0
 800329a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 800329c:	bf00      	nop
 800329e:	370c      	adds	r7, #12
 80032a0:	46bd      	mov	sp, r7
 80032a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a6:	4770      	bx	lr

080032a8 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80032a8:	b480      	push	{r7}
 80032aa:	b083      	sub	sp, #12
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80032b0:	bf00      	nop
 80032b2:	370c      	adds	r7, #12
 80032b4:	46bd      	mov	sp, r7
 80032b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ba:	4770      	bx	lr

080032bc <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80032bc:	b480      	push	{r7}
 80032be:	b083      	sub	sp, #12
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80032c4:	bf00      	nop
 80032c6:	370c      	adds	r7, #12
 80032c8:	46bd      	mov	sp, r7
 80032ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ce:	4770      	bx	lr

080032d0 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b084      	sub	sp, #16
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80032de:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80032e6:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032ec:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d150      	bne.n	8003398 <I2C_MasterTransmit_TXE+0xc8>
 80032f6:	7bfb      	ldrb	r3, [r7, #15]
 80032f8:	2b21      	cmp	r3, #33	@ 0x21
 80032fa:	d14d      	bne.n	8003398 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80032fc:	68bb      	ldr	r3, [r7, #8]
 80032fe:	2b08      	cmp	r3, #8
 8003300:	d01d      	beq.n	800333e <I2C_MasterTransmit_TXE+0x6e>
 8003302:	68bb      	ldr	r3, [r7, #8]
 8003304:	2b20      	cmp	r3, #32
 8003306:	d01a      	beq.n	800333e <I2C_MasterTransmit_TXE+0x6e>
 8003308:	68bb      	ldr	r3, [r7, #8]
 800330a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800330e:	d016      	beq.n	800333e <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	685a      	ldr	r2, [r3, #4]
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800331e:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	2211      	movs	r2, #17
 8003324:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	2200      	movs	r2, #0
 800332a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	2220      	movs	r2, #32
 8003332:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8003336:	6878      	ldr	r0, [r7, #4]
 8003338:	f7ff ff62 	bl	8003200 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800333c:	e060      	b.n	8003400 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	685a      	ldr	r2, [r3, #4]
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800334c:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	681a      	ldr	r2, [r3, #0]
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800335c:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	2200      	movs	r2, #0
 8003362:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	2220      	movs	r2, #32
 8003368:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003372:	b2db      	uxtb	r3, r3
 8003374:	2b40      	cmp	r3, #64	@ 0x40
 8003376:	d107      	bne.n	8003388 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	2200      	movs	r2, #0
 800337c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8003380:	6878      	ldr	r0, [r7, #4]
 8003382:	f7ff ff7d 	bl	8003280 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003386:	e03b      	b.n	8003400 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	2200      	movs	r2, #0
 800338c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003390:	6878      	ldr	r0, [r7, #4]
 8003392:	f7ff ff35 	bl	8003200 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003396:	e033      	b.n	8003400 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8003398:	7bfb      	ldrb	r3, [r7, #15]
 800339a:	2b21      	cmp	r3, #33	@ 0x21
 800339c:	d005      	beq.n	80033aa <I2C_MasterTransmit_TXE+0xda>
 800339e:	7bbb      	ldrb	r3, [r7, #14]
 80033a0:	2b40      	cmp	r3, #64	@ 0x40
 80033a2:	d12d      	bne.n	8003400 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 80033a4:	7bfb      	ldrb	r3, [r7, #15]
 80033a6:	2b22      	cmp	r3, #34	@ 0x22
 80033a8:	d12a      	bne.n	8003400 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033ae:	b29b      	uxth	r3, r3
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d108      	bne.n	80033c6 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	685a      	ldr	r2, [r3, #4]
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80033c2:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80033c4:	e01c      	b.n	8003400 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80033cc:	b2db      	uxtb	r3, r3
 80033ce:	2b40      	cmp	r3, #64	@ 0x40
 80033d0:	d103      	bne.n	80033da <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80033d2:	6878      	ldr	r0, [r7, #4]
 80033d4:	f000 f88e 	bl	80034f4 <I2C_MemoryTransmit_TXE_BTF>
}
 80033d8:	e012      	b.n	8003400 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033de:	781a      	ldrb	r2, [r3, #0]
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033ea:	1c5a      	adds	r2, r3, #1
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033f4:	b29b      	uxth	r3, r3
 80033f6:	3b01      	subs	r3, #1
 80033f8:	b29a      	uxth	r2, r3
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80033fe:	e7ff      	b.n	8003400 <I2C_MasterTransmit_TXE+0x130>
 8003400:	bf00      	nop
 8003402:	3710      	adds	r7, #16
 8003404:	46bd      	mov	sp, r7
 8003406:	bd80      	pop	{r7, pc}

08003408 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	b084      	sub	sp, #16
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003414:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800341c:	b2db      	uxtb	r3, r3
 800341e:	2b21      	cmp	r3, #33	@ 0x21
 8003420:	d164      	bne.n	80034ec <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003426:	b29b      	uxth	r3, r3
 8003428:	2b00      	cmp	r3, #0
 800342a:	d012      	beq.n	8003452 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003430:	781a      	ldrb	r2, [r3, #0]
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800343c:	1c5a      	adds	r2, r3, #1
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003446:	b29b      	uxth	r3, r3
 8003448:	3b01      	subs	r3, #1
 800344a:	b29a      	uxth	r2, r3
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8003450:	e04c      	b.n	80034ec <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	2b08      	cmp	r3, #8
 8003456:	d01d      	beq.n	8003494 <I2C_MasterTransmit_BTF+0x8c>
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	2b20      	cmp	r3, #32
 800345c:	d01a      	beq.n	8003494 <I2C_MasterTransmit_BTF+0x8c>
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003464:	d016      	beq.n	8003494 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	685a      	ldr	r2, [r3, #4]
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003474:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	2211      	movs	r2, #17
 800347a:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	2200      	movs	r2, #0
 8003480:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2220      	movs	r2, #32
 8003488:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800348c:	6878      	ldr	r0, [r7, #4]
 800348e:	f7ff feb7 	bl	8003200 <HAL_I2C_MasterTxCpltCallback>
}
 8003492:	e02b      	b.n	80034ec <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	685a      	ldr	r2, [r3, #4]
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80034a2:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	681a      	ldr	r2, [r3, #0]
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80034b2:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	2200      	movs	r2, #0
 80034b8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	2220      	movs	r2, #32
 80034be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80034c8:	b2db      	uxtb	r3, r3
 80034ca:	2b40      	cmp	r3, #64	@ 0x40
 80034cc:	d107      	bne.n	80034de <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	2200      	movs	r2, #0
 80034d2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 80034d6:	6878      	ldr	r0, [r7, #4]
 80034d8:	f7ff fed2 	bl	8003280 <HAL_I2C_MemTxCpltCallback>
}
 80034dc:	e006      	b.n	80034ec <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	2200      	movs	r2, #0
 80034e2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 80034e6:	6878      	ldr	r0, [r7, #4]
 80034e8:	f7ff fe8a 	bl	8003200 <HAL_I2C_MasterTxCpltCallback>
}
 80034ec:	bf00      	nop
 80034ee:	3710      	adds	r7, #16
 80034f0:	46bd      	mov	sp, r7
 80034f2:	bd80      	pop	{r7, pc}

080034f4 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	b084      	sub	sp, #16
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003502:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003508:	2b00      	cmp	r3, #0
 800350a:	d11d      	bne.n	8003548 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003510:	2b01      	cmp	r3, #1
 8003512:	d10b      	bne.n	800352c <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003518:	b2da      	uxtb	r2, r3
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003524:	1c9a      	adds	r2, r3, #2
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 800352a:	e077      	b.n	800361c <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003530:	b29b      	uxth	r3, r3
 8003532:	121b      	asrs	r3, r3, #8
 8003534:	b2da      	uxtb	r2, r3
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003540:	1c5a      	adds	r2, r3, #1
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003546:	e069      	b.n	800361c <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800354c:	2b01      	cmp	r3, #1
 800354e:	d10b      	bne.n	8003568 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003554:	b2da      	uxtb	r2, r3
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003560:	1c5a      	adds	r2, r3, #1
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003566:	e059      	b.n	800361c <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800356c:	2b02      	cmp	r3, #2
 800356e:	d152      	bne.n	8003616 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8003570:	7bfb      	ldrb	r3, [r7, #15]
 8003572:	2b22      	cmp	r3, #34	@ 0x22
 8003574:	d10d      	bne.n	8003592 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	681a      	ldr	r2, [r3, #0]
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003584:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800358a:	1c5a      	adds	r2, r3, #1
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003590:	e044      	b.n	800361c <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003596:	b29b      	uxth	r3, r3
 8003598:	2b00      	cmp	r3, #0
 800359a:	d015      	beq.n	80035c8 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 800359c:	7bfb      	ldrb	r3, [r7, #15]
 800359e:	2b21      	cmp	r3, #33	@ 0x21
 80035a0:	d112      	bne.n	80035c8 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035a6:	781a      	ldrb	r2, [r3, #0]
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035b2:	1c5a      	adds	r2, r3, #1
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035bc:	b29b      	uxth	r3, r3
 80035be:	3b01      	subs	r3, #1
 80035c0:	b29a      	uxth	r2, r3
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80035c6:	e029      	b.n	800361c <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035cc:	b29b      	uxth	r3, r3
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d124      	bne.n	800361c <I2C_MemoryTransmit_TXE_BTF+0x128>
 80035d2:	7bfb      	ldrb	r3, [r7, #15]
 80035d4:	2b21      	cmp	r3, #33	@ 0x21
 80035d6:	d121      	bne.n	800361c <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	685a      	ldr	r2, [r3, #4]
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80035e6:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	681a      	ldr	r2, [r3, #0]
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80035f6:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	2200      	movs	r2, #0
 80035fc:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	2220      	movs	r2, #32
 8003602:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	2200      	movs	r2, #0
 800360a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 800360e:	6878      	ldr	r0, [r7, #4]
 8003610:	f7ff fe36 	bl	8003280 <HAL_I2C_MemTxCpltCallback>
}
 8003614:	e002      	b.n	800361c <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8003616:	6878      	ldr	r0, [r7, #4]
 8003618:	f7ff f898 	bl	800274c <I2C_Flush_DR>
}
 800361c:	bf00      	nop
 800361e:	3710      	adds	r7, #16
 8003620:	46bd      	mov	sp, r7
 8003622:	bd80      	pop	{r7, pc}

08003624 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8003624:	b580      	push	{r7, lr}
 8003626:	b084      	sub	sp, #16
 8003628:	af00      	add	r7, sp, #0
 800362a:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003632:	b2db      	uxtb	r3, r3
 8003634:	2b22      	cmp	r3, #34	@ 0x22
 8003636:	f040 80b9 	bne.w	80037ac <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800363e:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003644:	b29b      	uxth	r3, r3
 8003646:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8003648:	68bb      	ldr	r3, [r7, #8]
 800364a:	2b03      	cmp	r3, #3
 800364c:	d921      	bls.n	8003692 <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	691a      	ldr	r2, [r3, #16]
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003658:	b2d2      	uxtb	r2, r2
 800365a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003660:	1c5a      	adds	r2, r3, #1
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800366a:	b29b      	uxth	r3, r3
 800366c:	3b01      	subs	r3, #1
 800366e:	b29a      	uxth	r2, r3
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003678:	b29b      	uxth	r3, r3
 800367a:	2b03      	cmp	r3, #3
 800367c:	f040 8096 	bne.w	80037ac <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	685a      	ldr	r2, [r3, #4]
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800368e:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8003690:	e08c      	b.n	80037ac <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003696:	2b02      	cmp	r3, #2
 8003698:	d07f      	beq.n	800379a <I2C_MasterReceive_RXNE+0x176>
 800369a:	68bb      	ldr	r3, [r7, #8]
 800369c:	2b01      	cmp	r3, #1
 800369e:	d002      	beq.n	80036a6 <I2C_MasterReceive_RXNE+0x82>
 80036a0:	68bb      	ldr	r3, [r7, #8]
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d179      	bne.n	800379a <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80036a6:	6878      	ldr	r0, [r7, #4]
 80036a8:	f001 fb64 	bl	8004d74 <I2C_WaitOnSTOPRequestThroughIT>
 80036ac:	4603      	mov	r3, r0
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d14c      	bne.n	800374c <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	681a      	ldr	r2, [r3, #0]
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80036c0:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	685a      	ldr	r2, [r3, #4]
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80036d0:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	691a      	ldr	r2, [r3, #16]
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036dc:	b2d2      	uxtb	r2, r2
 80036de:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036e4:	1c5a      	adds	r2, r3, #1
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036ee:	b29b      	uxth	r3, r3
 80036f0:	3b01      	subs	r3, #1
 80036f2:	b29a      	uxth	r2, r3
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	2220      	movs	r2, #32
 80036fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003706:	b2db      	uxtb	r3, r3
 8003708:	2b40      	cmp	r3, #64	@ 0x40
 800370a:	d10a      	bne.n	8003722 <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	2200      	movs	r2, #0
 8003710:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	2200      	movs	r2, #0
 8003718:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 800371a:	6878      	ldr	r0, [r7, #4]
 800371c:	f7ff fdba 	bl	8003294 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003720:	e044      	b.n	80037ac <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	2200      	movs	r2, #0
 8003726:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	2b08      	cmp	r3, #8
 800372e:	d002      	beq.n	8003736 <I2C_MasterReceive_RXNE+0x112>
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	2b20      	cmp	r3, #32
 8003734:	d103      	bne.n	800373e <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	2200      	movs	r2, #0
 800373a:	631a      	str	r2, [r3, #48]	@ 0x30
 800373c:	e002      	b.n	8003744 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	2212      	movs	r2, #18
 8003742:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8003744:	6878      	ldr	r0, [r7, #4]
 8003746:	f7ff fd65 	bl	8003214 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800374a:	e02f      	b.n	80037ac <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	685a      	ldr	r2, [r3, #4]
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800375a:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	691a      	ldr	r2, [r3, #16]
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003766:	b2d2      	uxtb	r2, r2
 8003768:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800376e:	1c5a      	adds	r2, r3, #1
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003778:	b29b      	uxth	r3, r3
 800377a:	3b01      	subs	r3, #1
 800377c:	b29a      	uxth	r2, r3
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	2220      	movs	r2, #32
 8003786:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	2200      	movs	r2, #0
 800378e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8003792:	6878      	ldr	r0, [r7, #4]
 8003794:	f7ff fd88 	bl	80032a8 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003798:	e008      	b.n	80037ac <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	685a      	ldr	r2, [r3, #4]
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80037a8:	605a      	str	r2, [r3, #4]
}
 80037aa:	e7ff      	b.n	80037ac <I2C_MasterReceive_RXNE+0x188>
 80037ac:	bf00      	nop
 80037ae:	3710      	adds	r7, #16
 80037b0:	46bd      	mov	sp, r7
 80037b2:	bd80      	pop	{r7, pc}

080037b4 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	b084      	sub	sp, #16
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037c0:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037c6:	b29b      	uxth	r3, r3
 80037c8:	2b04      	cmp	r3, #4
 80037ca:	d11b      	bne.n	8003804 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	685a      	ldr	r2, [r3, #4]
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80037da:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	691a      	ldr	r2, [r3, #16]
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037e6:	b2d2      	uxtb	r2, r2
 80037e8:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037ee:	1c5a      	adds	r2, r3, #1
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037f8:	b29b      	uxth	r3, r3
 80037fa:	3b01      	subs	r3, #1
 80037fc:	b29a      	uxth	r2, r3
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8003802:	e0c4      	b.n	800398e <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003808:	b29b      	uxth	r3, r3
 800380a:	2b03      	cmp	r3, #3
 800380c:	d129      	bne.n	8003862 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	685a      	ldr	r2, [r3, #4]
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800381c:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	2b04      	cmp	r3, #4
 8003822:	d00a      	beq.n	800383a <I2C_MasterReceive_BTF+0x86>
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	2b02      	cmp	r3, #2
 8003828:	d007      	beq.n	800383a <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	681a      	ldr	r2, [r3, #0]
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003838:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	691a      	ldr	r2, [r3, #16]
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003844:	b2d2      	uxtb	r2, r2
 8003846:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800384c:	1c5a      	adds	r2, r3, #1
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003856:	b29b      	uxth	r3, r3
 8003858:	3b01      	subs	r3, #1
 800385a:	b29a      	uxth	r2, r3
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003860:	e095      	b.n	800398e <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003866:	b29b      	uxth	r3, r3
 8003868:	2b02      	cmp	r3, #2
 800386a:	d17d      	bne.n	8003968 <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	2b01      	cmp	r3, #1
 8003870:	d002      	beq.n	8003878 <I2C_MasterReceive_BTF+0xc4>
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	2b10      	cmp	r3, #16
 8003876:	d108      	bne.n	800388a <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	681a      	ldr	r2, [r3, #0]
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003886:	601a      	str	r2, [r3, #0]
 8003888:	e016      	b.n	80038b8 <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	2b04      	cmp	r3, #4
 800388e:	d002      	beq.n	8003896 <I2C_MasterReceive_BTF+0xe2>
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	2b02      	cmp	r3, #2
 8003894:	d108      	bne.n	80038a8 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	681a      	ldr	r2, [r3, #0]
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80038a4:	601a      	str	r2, [r3, #0]
 80038a6:	e007      	b.n	80038b8 <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	681a      	ldr	r2, [r3, #0]
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80038b6:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	691a      	ldr	r2, [r3, #16]
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038c2:	b2d2      	uxtb	r2, r2
 80038c4:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038ca:	1c5a      	adds	r2, r3, #1
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038d4:	b29b      	uxth	r3, r3
 80038d6:	3b01      	subs	r3, #1
 80038d8:	b29a      	uxth	r2, r3
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	691a      	ldr	r2, [r3, #16]
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038e8:	b2d2      	uxtb	r2, r2
 80038ea:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038f0:	1c5a      	adds	r2, r3, #1
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038fa:	b29b      	uxth	r3, r3
 80038fc:	3b01      	subs	r3, #1
 80038fe:	b29a      	uxth	r2, r3
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	685a      	ldr	r2, [r3, #4]
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8003912:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	2220      	movs	r2, #32
 8003918:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003922:	b2db      	uxtb	r3, r3
 8003924:	2b40      	cmp	r3, #64	@ 0x40
 8003926:	d10a      	bne.n	800393e <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2200      	movs	r2, #0
 800392c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2200      	movs	r2, #0
 8003934:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8003936:	6878      	ldr	r0, [r7, #4]
 8003938:	f7ff fcac 	bl	8003294 <HAL_I2C_MemRxCpltCallback>
}
 800393c:	e027      	b.n	800398e <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	2200      	movs	r2, #0
 8003942:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	2b08      	cmp	r3, #8
 800394a:	d002      	beq.n	8003952 <I2C_MasterReceive_BTF+0x19e>
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	2b20      	cmp	r3, #32
 8003950:	d103      	bne.n	800395a <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	2200      	movs	r2, #0
 8003956:	631a      	str	r2, [r3, #48]	@ 0x30
 8003958:	e002      	b.n	8003960 <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	2212      	movs	r2, #18
 800395e:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8003960:	6878      	ldr	r0, [r7, #4]
 8003962:	f7ff fc57 	bl	8003214 <HAL_I2C_MasterRxCpltCallback>
}
 8003966:	e012      	b.n	800398e <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	691a      	ldr	r2, [r3, #16]
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003972:	b2d2      	uxtb	r2, r2
 8003974:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800397a:	1c5a      	adds	r2, r3, #1
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003984:	b29b      	uxth	r3, r3
 8003986:	3b01      	subs	r3, #1
 8003988:	b29a      	uxth	r2, r3
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800398e:	bf00      	nop
 8003990:	3710      	adds	r7, #16
 8003992:	46bd      	mov	sp, r7
 8003994:	bd80      	pop	{r7, pc}

08003996 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8003996:	b480      	push	{r7}
 8003998:	b083      	sub	sp, #12
 800399a:	af00      	add	r7, sp, #0
 800399c:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80039a4:	b2db      	uxtb	r3, r3
 80039a6:	2b40      	cmp	r3, #64	@ 0x40
 80039a8:	d117      	bne.n	80039da <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d109      	bne.n	80039c6 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039b6:	b2db      	uxtb	r3, r3
 80039b8:	461a      	mov	r2, r3
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80039c2:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 80039c4:	e067      	b.n	8003a96 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039ca:	b2db      	uxtb	r3, r3
 80039cc:	f043 0301 	orr.w	r3, r3, #1
 80039d0:	b2da      	uxtb	r2, r3
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	611a      	str	r2, [r3, #16]
}
 80039d8:	e05d      	b.n	8003a96 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	691b      	ldr	r3, [r3, #16]
 80039de:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80039e2:	d133      	bne.n	8003a4c <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80039ea:	b2db      	uxtb	r3, r3
 80039ec:	2b21      	cmp	r3, #33	@ 0x21
 80039ee:	d109      	bne.n	8003a04 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039f4:	b2db      	uxtb	r3, r3
 80039f6:	461a      	mov	r2, r3
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003a00:	611a      	str	r2, [r3, #16]
 8003a02:	e008      	b.n	8003a16 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a08:	b2db      	uxtb	r3, r3
 8003a0a:	f043 0301 	orr.w	r3, r3, #1
 8003a0e:	b2da      	uxtb	r2, r3
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d004      	beq.n	8003a28 <I2C_Master_SB+0x92>
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d108      	bne.n	8003a3a <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d032      	beq.n	8003a96 <I2C_Master_SB+0x100>
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d02d      	beq.n	8003a96 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	685a      	ldr	r2, [r3, #4]
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003a48:	605a      	str	r2, [r3, #4]
}
 8003a4a:	e024      	b.n	8003a96 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d10e      	bne.n	8003a72 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a58:	b29b      	uxth	r3, r3
 8003a5a:	11db      	asrs	r3, r3, #7
 8003a5c:	b2db      	uxtb	r3, r3
 8003a5e:	f003 0306 	and.w	r3, r3, #6
 8003a62:	b2db      	uxtb	r3, r3
 8003a64:	f063 030f 	orn	r3, r3, #15
 8003a68:	b2da      	uxtb	r2, r3
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	611a      	str	r2, [r3, #16]
}
 8003a70:	e011      	b.n	8003a96 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a76:	2b01      	cmp	r3, #1
 8003a78:	d10d      	bne.n	8003a96 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a7e:	b29b      	uxth	r3, r3
 8003a80:	11db      	asrs	r3, r3, #7
 8003a82:	b2db      	uxtb	r3, r3
 8003a84:	f003 0306 	and.w	r3, r3, #6
 8003a88:	b2db      	uxtb	r3, r3
 8003a8a:	f063 030e 	orn	r3, r3, #14
 8003a8e:	b2da      	uxtb	r2, r3
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	611a      	str	r2, [r3, #16]
}
 8003a96:	bf00      	nop
 8003a98:	370c      	adds	r7, #12
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa0:	4770      	bx	lr

08003aa2 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8003aa2:	b480      	push	{r7}
 8003aa4:	b083      	sub	sp, #12
 8003aa6:	af00      	add	r7, sp, #0
 8003aa8:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003aae:	b2da      	uxtb	r2, r3
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d004      	beq.n	8003ac8 <I2C_Master_ADD10+0x26>
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ac2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d108      	bne.n	8003ada <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d00c      	beq.n	8003aea <I2C_Master_ADD10+0x48>
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ad4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d007      	beq.n	8003aea <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	685a      	ldr	r2, [r3, #4]
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003ae8:	605a      	str	r2, [r3, #4]
  }
}
 8003aea:	bf00      	nop
 8003aec:	370c      	adds	r7, #12
 8003aee:	46bd      	mov	sp, r7
 8003af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af4:	4770      	bx	lr

08003af6 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8003af6:	b480      	push	{r7}
 8003af8:	b091      	sub	sp, #68	@ 0x44
 8003afa:	af00      	add	r7, sp, #0
 8003afc:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003b04:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b0c:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b12:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b1a:	b2db      	uxtb	r3, r3
 8003b1c:	2b22      	cmp	r3, #34	@ 0x22
 8003b1e:	f040 8169 	bne.w	8003df4 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d10f      	bne.n	8003b4a <I2C_Master_ADDR+0x54>
 8003b2a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8003b2e:	2b40      	cmp	r3, #64	@ 0x40
 8003b30:	d10b      	bne.n	8003b4a <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b32:	2300      	movs	r3, #0
 8003b34:	633b      	str	r3, [r7, #48]	@ 0x30
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	695b      	ldr	r3, [r3, #20]
 8003b3c:	633b      	str	r3, [r7, #48]	@ 0x30
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	699b      	ldr	r3, [r3, #24]
 8003b44:	633b      	str	r3, [r7, #48]	@ 0x30
 8003b46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b48:	e160      	b.n	8003e0c <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d11d      	bne.n	8003b8e <I2C_Master_ADDR+0x98>
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	691b      	ldr	r3, [r3, #16]
 8003b56:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8003b5a:	d118      	bne.n	8003b8e <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b5c:	2300      	movs	r3, #0
 8003b5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	695b      	ldr	r3, [r3, #20]
 8003b66:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	699b      	ldr	r3, [r3, #24]
 8003b6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003b70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	681a      	ldr	r2, [r3, #0]
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003b80:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b86:	1c5a      	adds	r2, r3, #1
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	651a      	str	r2, [r3, #80]	@ 0x50
 8003b8c:	e13e      	b.n	8003e0c <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b92:	b29b      	uxth	r3, r3
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d113      	bne.n	8003bc0 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b98:	2300      	movs	r3, #0
 8003b9a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	695b      	ldr	r3, [r3, #20]
 8003ba2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	699b      	ldr	r3, [r3, #24]
 8003baa:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003bac:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	681a      	ldr	r2, [r3, #0]
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003bbc:	601a      	str	r2, [r3, #0]
 8003bbe:	e115      	b.n	8003dec <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bc4:	b29b      	uxth	r3, r3
 8003bc6:	2b01      	cmp	r3, #1
 8003bc8:	f040 808a 	bne.w	8003ce0 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8003bcc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003bce:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003bd2:	d137      	bne.n	8003c44 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	681a      	ldr	r2, [r3, #0]
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003be2:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	685b      	ldr	r3, [r3, #4]
 8003bea:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003bee:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003bf2:	d113      	bne.n	8003c1c <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	681a      	ldr	r2, [r3, #0]
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003c02:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c04:	2300      	movs	r3, #0
 8003c06:	627b      	str	r3, [r7, #36]	@ 0x24
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	695b      	ldr	r3, [r3, #20]
 8003c0e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	699b      	ldr	r3, [r3, #24]
 8003c16:	627b      	str	r3, [r7, #36]	@ 0x24
 8003c18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c1a:	e0e7      	b.n	8003dec <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c1c:	2300      	movs	r3, #0
 8003c1e:	623b      	str	r3, [r7, #32]
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	695b      	ldr	r3, [r3, #20]
 8003c26:	623b      	str	r3, [r7, #32]
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	699b      	ldr	r3, [r3, #24]
 8003c2e:	623b      	str	r3, [r7, #32]
 8003c30:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	681a      	ldr	r2, [r3, #0]
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c40:	601a      	str	r2, [r3, #0]
 8003c42:	e0d3      	b.n	8003dec <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8003c44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c46:	2b08      	cmp	r3, #8
 8003c48:	d02e      	beq.n	8003ca8 <I2C_Master_ADDR+0x1b2>
 8003c4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c4c:	2b20      	cmp	r3, #32
 8003c4e:	d02b      	beq.n	8003ca8 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8003c50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c52:	2b12      	cmp	r3, #18
 8003c54:	d102      	bne.n	8003c5c <I2C_Master_ADDR+0x166>
 8003c56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c58:	2b01      	cmp	r3, #1
 8003c5a:	d125      	bne.n	8003ca8 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8003c5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c5e:	2b04      	cmp	r3, #4
 8003c60:	d00e      	beq.n	8003c80 <I2C_Master_ADDR+0x18a>
 8003c62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c64:	2b02      	cmp	r3, #2
 8003c66:	d00b      	beq.n	8003c80 <I2C_Master_ADDR+0x18a>
 8003c68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c6a:	2b10      	cmp	r3, #16
 8003c6c:	d008      	beq.n	8003c80 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	681a      	ldr	r2, [r3, #0]
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003c7c:	601a      	str	r2, [r3, #0]
 8003c7e:	e007      	b.n	8003c90 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	681a      	ldr	r2, [r3, #0]
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003c8e:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c90:	2300      	movs	r3, #0
 8003c92:	61fb      	str	r3, [r7, #28]
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	695b      	ldr	r3, [r3, #20]
 8003c9a:	61fb      	str	r3, [r7, #28]
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	699b      	ldr	r3, [r3, #24]
 8003ca2:	61fb      	str	r3, [r7, #28]
 8003ca4:	69fb      	ldr	r3, [r7, #28]
 8003ca6:	e0a1      	b.n	8003dec <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	681a      	ldr	r2, [r3, #0]
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003cb6:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003cb8:	2300      	movs	r3, #0
 8003cba:	61bb      	str	r3, [r7, #24]
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	695b      	ldr	r3, [r3, #20]
 8003cc2:	61bb      	str	r3, [r7, #24]
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	699b      	ldr	r3, [r3, #24]
 8003cca:	61bb      	str	r3, [r7, #24]
 8003ccc:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	681a      	ldr	r2, [r3, #0]
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003cdc:	601a      	str	r2, [r3, #0]
 8003cde:	e085      	b.n	8003dec <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ce4:	b29b      	uxth	r3, r3
 8003ce6:	2b02      	cmp	r3, #2
 8003ce8:	d14d      	bne.n	8003d86 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8003cea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003cec:	2b04      	cmp	r3, #4
 8003cee:	d016      	beq.n	8003d1e <I2C_Master_ADDR+0x228>
 8003cf0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003cf2:	2b02      	cmp	r3, #2
 8003cf4:	d013      	beq.n	8003d1e <I2C_Master_ADDR+0x228>
 8003cf6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003cf8:	2b10      	cmp	r3, #16
 8003cfa:	d010      	beq.n	8003d1e <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	681a      	ldr	r2, [r3, #0]
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003d0a:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	681a      	ldr	r2, [r3, #0]
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003d1a:	601a      	str	r2, [r3, #0]
 8003d1c:	e007      	b.n	8003d2e <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	681a      	ldr	r2, [r3, #0]
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003d2c:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	685b      	ldr	r3, [r3, #4]
 8003d34:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003d38:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003d3c:	d117      	bne.n	8003d6e <I2C_Master_ADDR+0x278>
 8003d3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d40:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003d44:	d00b      	beq.n	8003d5e <I2C_Master_ADDR+0x268>
 8003d46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d48:	2b01      	cmp	r3, #1
 8003d4a:	d008      	beq.n	8003d5e <I2C_Master_ADDR+0x268>
 8003d4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d4e:	2b08      	cmp	r3, #8
 8003d50:	d005      	beq.n	8003d5e <I2C_Master_ADDR+0x268>
 8003d52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d54:	2b10      	cmp	r3, #16
 8003d56:	d002      	beq.n	8003d5e <I2C_Master_ADDR+0x268>
 8003d58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d5a:	2b20      	cmp	r3, #32
 8003d5c:	d107      	bne.n	8003d6e <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	685a      	ldr	r2, [r3, #4]
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003d6c:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003d6e:	2300      	movs	r3, #0
 8003d70:	617b      	str	r3, [r7, #20]
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	695b      	ldr	r3, [r3, #20]
 8003d78:	617b      	str	r3, [r7, #20]
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	699b      	ldr	r3, [r3, #24]
 8003d80:	617b      	str	r3, [r7, #20]
 8003d82:	697b      	ldr	r3, [r7, #20]
 8003d84:	e032      	b.n	8003dec <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	681a      	ldr	r2, [r3, #0]
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003d94:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	685b      	ldr	r3, [r3, #4]
 8003d9c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003da0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003da4:	d117      	bne.n	8003dd6 <I2C_Master_ADDR+0x2e0>
 8003da6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003da8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003dac:	d00b      	beq.n	8003dc6 <I2C_Master_ADDR+0x2d0>
 8003dae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003db0:	2b01      	cmp	r3, #1
 8003db2:	d008      	beq.n	8003dc6 <I2C_Master_ADDR+0x2d0>
 8003db4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003db6:	2b08      	cmp	r3, #8
 8003db8:	d005      	beq.n	8003dc6 <I2C_Master_ADDR+0x2d0>
 8003dba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003dbc:	2b10      	cmp	r3, #16
 8003dbe:	d002      	beq.n	8003dc6 <I2C_Master_ADDR+0x2d0>
 8003dc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003dc2:	2b20      	cmp	r3, #32
 8003dc4:	d107      	bne.n	8003dd6 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	685a      	ldr	r2, [r3, #4]
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003dd4:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003dd6:	2300      	movs	r3, #0
 8003dd8:	613b      	str	r3, [r7, #16]
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	695b      	ldr	r3, [r3, #20]
 8003de0:	613b      	str	r3, [r7, #16]
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	699b      	ldr	r3, [r3, #24]
 8003de8:	613b      	str	r3, [r7, #16]
 8003dea:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	2200      	movs	r2, #0
 8003df0:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8003df2:	e00b      	b.n	8003e0c <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003df4:	2300      	movs	r3, #0
 8003df6:	60fb      	str	r3, [r7, #12]
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	695b      	ldr	r3, [r3, #20]
 8003dfe:	60fb      	str	r3, [r7, #12]
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	699b      	ldr	r3, [r3, #24]
 8003e06:	60fb      	str	r3, [r7, #12]
 8003e08:	68fb      	ldr	r3, [r7, #12]
}
 8003e0a:	e7ff      	b.n	8003e0c <I2C_Master_ADDR+0x316>
 8003e0c:	bf00      	nop
 8003e0e:	3744      	adds	r7, #68	@ 0x44
 8003e10:	46bd      	mov	sp, r7
 8003e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e16:	4770      	bx	lr

08003e18 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	b084      	sub	sp, #16
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e26:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e2c:	b29b      	uxth	r3, r3
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d02b      	beq.n	8003e8a <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e36:	781a      	ldrb	r2, [r3, #0]
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e42:	1c5a      	adds	r2, r3, #1
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e4c:	b29b      	uxth	r3, r3
 8003e4e:	3b01      	subs	r3, #1
 8003e50:	b29a      	uxth	r2, r3
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e5a:	b29b      	uxth	r3, r3
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d114      	bne.n	8003e8a <I2C_SlaveTransmit_TXE+0x72>
 8003e60:	7bfb      	ldrb	r3, [r7, #15]
 8003e62:	2b29      	cmp	r3, #41	@ 0x29
 8003e64:	d111      	bne.n	8003e8a <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	685a      	ldr	r2, [r3, #4]
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003e74:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	2221      	movs	r2, #33	@ 0x21
 8003e7a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	2228      	movs	r2, #40	@ 0x28
 8003e80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003e84:	6878      	ldr	r0, [r7, #4]
 8003e86:	f7ff f9cf 	bl	8003228 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8003e8a:	bf00      	nop
 8003e8c:	3710      	adds	r7, #16
 8003e8e:	46bd      	mov	sp, r7
 8003e90:	bd80      	pop	{r7, pc}

08003e92 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8003e92:	b480      	push	{r7}
 8003e94:	b083      	sub	sp, #12
 8003e96:	af00      	add	r7, sp, #0
 8003e98:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e9e:	b29b      	uxth	r3, r3
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d011      	beq.n	8003ec8 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ea8:	781a      	ldrb	r2, [r3, #0]
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eb4:	1c5a      	adds	r2, r3, #1
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ebe:	b29b      	uxth	r3, r3
 8003ec0:	3b01      	subs	r3, #1
 8003ec2:	b29a      	uxth	r2, r3
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8003ec8:	bf00      	nop
 8003eca:	370c      	adds	r7, #12
 8003ecc:	46bd      	mov	sp, r7
 8003ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed2:	4770      	bx	lr

08003ed4 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	b084      	sub	sp, #16
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ee2:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ee8:	b29b      	uxth	r3, r3
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d02c      	beq.n	8003f48 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	691a      	ldr	r2, [r3, #16]
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ef8:	b2d2      	uxtb	r2, r2
 8003efa:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f00:	1c5a      	adds	r2, r3, #1
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f0a:	b29b      	uxth	r3, r3
 8003f0c:	3b01      	subs	r3, #1
 8003f0e:	b29a      	uxth	r2, r3
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f18:	b29b      	uxth	r3, r3
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d114      	bne.n	8003f48 <I2C_SlaveReceive_RXNE+0x74>
 8003f1e:	7bfb      	ldrb	r3, [r7, #15]
 8003f20:	2b2a      	cmp	r3, #42	@ 0x2a
 8003f22:	d111      	bne.n	8003f48 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	685a      	ldr	r2, [r3, #4]
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003f32:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	2222      	movs	r2, #34	@ 0x22
 8003f38:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	2228      	movs	r2, #40	@ 0x28
 8003f3e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003f42:	6878      	ldr	r0, [r7, #4]
 8003f44:	f7ff f97a 	bl	800323c <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8003f48:	bf00      	nop
 8003f4a:	3710      	adds	r7, #16
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	bd80      	pop	{r7, pc}

08003f50 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8003f50:	b480      	push	{r7}
 8003f52:	b083      	sub	sp, #12
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f5c:	b29b      	uxth	r3, r3
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d012      	beq.n	8003f88 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	691a      	ldr	r2, [r3, #16]
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f6c:	b2d2      	uxtb	r2, r2
 8003f6e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f74:	1c5a      	adds	r2, r3, #1
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f7e:	b29b      	uxth	r3, r3
 8003f80:	3b01      	subs	r3, #1
 8003f82:	b29a      	uxth	r2, r3
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8003f88:	bf00      	nop
 8003f8a:	370c      	adds	r7, #12
 8003f8c:	46bd      	mov	sp, r7
 8003f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f92:	4770      	bx	lr

08003f94 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8003f94:	b580      	push	{r7, lr}
 8003f96:	b084      	sub	sp, #16
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	6078      	str	r0, [r7, #4]
 8003f9c:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8003f9e:	2300      	movs	r3, #0
 8003fa0:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003fa8:	b2db      	uxtb	r3, r3
 8003faa:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8003fae:	2b28      	cmp	r3, #40	@ 0x28
 8003fb0:	d127      	bne.n	8004002 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	685a      	ldr	r2, [r3, #4]
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003fc0:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8003fc2:	683b      	ldr	r3, [r7, #0]
 8003fc4:	089b      	lsrs	r3, r3, #2
 8003fc6:	f003 0301 	and.w	r3, r3, #1
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d101      	bne.n	8003fd2 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8003fce:	2301      	movs	r3, #1
 8003fd0:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8003fd2:	683b      	ldr	r3, [r7, #0]
 8003fd4:	09db      	lsrs	r3, r3, #7
 8003fd6:	f003 0301 	and.w	r3, r3, #1
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d103      	bne.n	8003fe6 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	68db      	ldr	r3, [r3, #12]
 8003fe2:	81bb      	strh	r3, [r7, #12]
 8003fe4:	e002      	b.n	8003fec <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	699b      	ldr	r3, [r3, #24]
 8003fea:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	2200      	movs	r2, #0
 8003ff0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8003ff4:	89ba      	ldrh	r2, [r7, #12]
 8003ff6:	7bfb      	ldrb	r3, [r7, #15]
 8003ff8:	4619      	mov	r1, r3
 8003ffa:	6878      	ldr	r0, [r7, #4]
 8003ffc:	f7ff f928 	bl	8003250 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8004000:	e00e      	b.n	8004020 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004002:	2300      	movs	r3, #0
 8004004:	60bb      	str	r3, [r7, #8]
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	695b      	ldr	r3, [r3, #20]
 800400c:	60bb      	str	r3, [r7, #8]
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	699b      	ldr	r3, [r3, #24]
 8004014:	60bb      	str	r3, [r7, #8]
 8004016:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	2200      	movs	r2, #0
 800401c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8004020:	bf00      	nop
 8004022:	3710      	adds	r7, #16
 8004024:	46bd      	mov	sp, r7
 8004026:	bd80      	pop	{r7, pc}

08004028 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8004028:	b580      	push	{r7, lr}
 800402a:	b084      	sub	sp, #16
 800402c:	af00      	add	r7, sp, #0
 800402e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004036:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	685a      	ldr	r2, [r3, #4]
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004046:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8004048:	2300      	movs	r3, #0
 800404a:	60bb      	str	r3, [r7, #8]
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	695b      	ldr	r3, [r3, #20]
 8004052:	60bb      	str	r3, [r7, #8]
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	681a      	ldr	r2, [r3, #0]
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	f042 0201 	orr.w	r2, r2, #1
 8004062:	601a      	str	r2, [r3, #0]
 8004064:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	681a      	ldr	r2, [r3, #0]
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004074:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	685b      	ldr	r3, [r3, #4]
 800407c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004080:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004084:	d172      	bne.n	800416c <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004086:	7bfb      	ldrb	r3, [r7, #15]
 8004088:	2b22      	cmp	r3, #34	@ 0x22
 800408a:	d002      	beq.n	8004092 <I2C_Slave_STOPF+0x6a>
 800408c:	7bfb      	ldrb	r3, [r7, #15]
 800408e:	2b2a      	cmp	r3, #42	@ 0x2a
 8004090:	d135      	bne.n	80040fe <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	685b      	ldr	r3, [r3, #4]
 800409a:	b29a      	uxth	r2, r3
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040a4:	b29b      	uxth	r3, r3
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d005      	beq.n	80040b6 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040ae:	f043 0204 	orr.w	r2, r3, #4
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	685a      	ldr	r2, [r3, #4]
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80040c4:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040ca:	4618      	mov	r0, r3
 80040cc:	f7fe f84f 	bl	800216e <HAL_DMA_GetState>
 80040d0:	4603      	mov	r3, r0
 80040d2:	2b01      	cmp	r3, #1
 80040d4:	d049      	beq.n	800416a <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040da:	4a69      	ldr	r2, [pc, #420]	@ (8004280 <I2C_Slave_STOPF+0x258>)
 80040dc:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040e2:	4618      	mov	r0, r3
 80040e4:	f7fe f821 	bl	800212a <HAL_DMA_Abort_IT>
 80040e8:	4603      	mov	r3, r0
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d03d      	beq.n	800416a <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80040f4:	687a      	ldr	r2, [r7, #4]
 80040f6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80040f8:	4610      	mov	r0, r2
 80040fa:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80040fc:	e035      	b.n	800416a <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	685b      	ldr	r3, [r3, #4]
 8004106:	b29a      	uxth	r2, r3
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004110:	b29b      	uxth	r3, r3
 8004112:	2b00      	cmp	r3, #0
 8004114:	d005      	beq.n	8004122 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800411a:	f043 0204 	orr.w	r2, r3, #4
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	685a      	ldr	r2, [r3, #4]
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004130:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004136:	4618      	mov	r0, r3
 8004138:	f7fe f819 	bl	800216e <HAL_DMA_GetState>
 800413c:	4603      	mov	r3, r0
 800413e:	2b01      	cmp	r3, #1
 8004140:	d014      	beq.n	800416c <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004146:	4a4e      	ldr	r2, [pc, #312]	@ (8004280 <I2C_Slave_STOPF+0x258>)
 8004148:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800414e:	4618      	mov	r0, r3
 8004150:	f7fd ffeb 	bl	800212a <HAL_DMA_Abort_IT>
 8004154:	4603      	mov	r3, r0
 8004156:	2b00      	cmp	r3, #0
 8004158:	d008      	beq.n	800416c <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800415e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004160:	687a      	ldr	r2, [r7, #4]
 8004162:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004164:	4610      	mov	r0, r2
 8004166:	4798      	blx	r3
 8004168:	e000      	b.n	800416c <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800416a:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004170:	b29b      	uxth	r3, r3
 8004172:	2b00      	cmp	r3, #0
 8004174:	d03e      	beq.n	80041f4 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	695b      	ldr	r3, [r3, #20]
 800417c:	f003 0304 	and.w	r3, r3, #4
 8004180:	2b04      	cmp	r3, #4
 8004182:	d112      	bne.n	80041aa <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	691a      	ldr	r2, [r3, #16]
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800418e:	b2d2      	uxtb	r2, r2
 8004190:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004196:	1c5a      	adds	r2, r3, #1
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041a0:	b29b      	uxth	r3, r3
 80041a2:	3b01      	subs	r3, #1
 80041a4:	b29a      	uxth	r2, r3
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	695b      	ldr	r3, [r3, #20]
 80041b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041b4:	2b40      	cmp	r3, #64	@ 0x40
 80041b6:	d112      	bne.n	80041de <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	691a      	ldr	r2, [r3, #16]
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041c2:	b2d2      	uxtb	r2, r2
 80041c4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041ca:	1c5a      	adds	r2, r3, #1
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041d4:	b29b      	uxth	r3, r3
 80041d6:	3b01      	subs	r3, #1
 80041d8:	b29a      	uxth	r2, r3
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041e2:	b29b      	uxth	r3, r3
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d005      	beq.n	80041f4 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041ec:	f043 0204 	orr.w	r2, r3, #4
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d003      	beq.n	8004204 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 80041fc:	6878      	ldr	r0, [r7, #4]
 80041fe:	f000 f8b7 	bl	8004370 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8004202:	e039      	b.n	8004278 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004204:	7bfb      	ldrb	r3, [r7, #15]
 8004206:	2b2a      	cmp	r3, #42	@ 0x2a
 8004208:	d109      	bne.n	800421e <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	2200      	movs	r2, #0
 800420e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	2228      	movs	r2, #40	@ 0x28
 8004214:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004218:	6878      	ldr	r0, [r7, #4]
 800421a:	f7ff f80f 	bl	800323c <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004224:	b2db      	uxtb	r3, r3
 8004226:	2b28      	cmp	r3, #40	@ 0x28
 8004228:	d111      	bne.n	800424e <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	4a15      	ldr	r2, [pc, #84]	@ (8004284 <I2C_Slave_STOPF+0x25c>)
 800422e:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	2200      	movs	r2, #0
 8004234:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	2220      	movs	r2, #32
 800423a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	2200      	movs	r2, #0
 8004242:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8004246:	6878      	ldr	r0, [r7, #4]
 8004248:	f7ff f810 	bl	800326c <HAL_I2C_ListenCpltCallback>
}
 800424c:	e014      	b.n	8004278 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004252:	2b22      	cmp	r3, #34	@ 0x22
 8004254:	d002      	beq.n	800425c <I2C_Slave_STOPF+0x234>
 8004256:	7bfb      	ldrb	r3, [r7, #15]
 8004258:	2b22      	cmp	r3, #34	@ 0x22
 800425a:	d10d      	bne.n	8004278 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	2200      	movs	r2, #0
 8004260:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	2220      	movs	r2, #32
 8004266:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	2200      	movs	r2, #0
 800426e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004272:	6878      	ldr	r0, [r7, #4]
 8004274:	f7fe ffe2 	bl	800323c <HAL_I2C_SlaveRxCpltCallback>
}
 8004278:	bf00      	nop
 800427a:	3710      	adds	r7, #16
 800427c:	46bd      	mov	sp, r7
 800427e:	bd80      	pop	{r7, pc}
 8004280:	080048d1 	.word	0x080048d1
 8004284:	ffff0000 	.word	0xffff0000

08004288 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8004288:	b580      	push	{r7, lr}
 800428a:	b084      	sub	sp, #16
 800428c:	af00      	add	r7, sp, #0
 800428e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004296:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800429c:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 800429e:	68bb      	ldr	r3, [r7, #8]
 80042a0:	2b08      	cmp	r3, #8
 80042a2:	d002      	beq.n	80042aa <I2C_Slave_AF+0x22>
 80042a4:	68bb      	ldr	r3, [r7, #8]
 80042a6:	2b20      	cmp	r3, #32
 80042a8:	d129      	bne.n	80042fe <I2C_Slave_AF+0x76>
 80042aa:	7bfb      	ldrb	r3, [r7, #15]
 80042ac:	2b28      	cmp	r3, #40	@ 0x28
 80042ae:	d126      	bne.n	80042fe <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	4a2e      	ldr	r2, [pc, #184]	@ (800436c <I2C_Slave_AF+0xe4>)
 80042b4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	685a      	ldr	r2, [r3, #4]
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80042c4:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80042ce:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	681a      	ldr	r2, [r3, #0]
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80042de:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	2200      	movs	r2, #0
 80042e4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	2220      	movs	r2, #32
 80042ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	2200      	movs	r2, #0
 80042f2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80042f6:	6878      	ldr	r0, [r7, #4]
 80042f8:	f7fe ffb8 	bl	800326c <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 80042fc:	e031      	b.n	8004362 <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80042fe:	7bfb      	ldrb	r3, [r7, #15]
 8004300:	2b21      	cmp	r3, #33	@ 0x21
 8004302:	d129      	bne.n	8004358 <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	4a19      	ldr	r2, [pc, #100]	@ (800436c <I2C_Slave_AF+0xe4>)
 8004308:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	2221      	movs	r2, #33	@ 0x21
 800430e:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	2220      	movs	r2, #32
 8004314:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2200      	movs	r2, #0
 800431c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	685a      	ldr	r2, [r3, #4]
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800432e:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004338:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	681a      	ldr	r2, [r3, #0]
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004348:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 800434a:	6878      	ldr	r0, [r7, #4]
 800434c:	f7fe f9fe 	bl	800274c <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004350:	6878      	ldr	r0, [r7, #4]
 8004352:	f7fe ff69 	bl	8003228 <HAL_I2C_SlaveTxCpltCallback>
}
 8004356:	e004      	b.n	8004362 <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004360:	615a      	str	r2, [r3, #20]
}
 8004362:	bf00      	nop
 8004364:	3710      	adds	r7, #16
 8004366:	46bd      	mov	sp, r7
 8004368:	bd80      	pop	{r7, pc}
 800436a:	bf00      	nop
 800436c:	ffff0000 	.word	0xffff0000

08004370 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8004370:	b580      	push	{r7, lr}
 8004372:	b084      	sub	sp, #16
 8004374:	af00      	add	r7, sp, #0
 8004376:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800437e:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004386:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004388:	7bbb      	ldrb	r3, [r7, #14]
 800438a:	2b10      	cmp	r3, #16
 800438c:	d002      	beq.n	8004394 <I2C_ITError+0x24>
 800438e:	7bbb      	ldrb	r3, [r7, #14]
 8004390:	2b40      	cmp	r3, #64	@ 0x40
 8004392:	d10a      	bne.n	80043aa <I2C_ITError+0x3a>
 8004394:	7bfb      	ldrb	r3, [r7, #15]
 8004396:	2b22      	cmp	r3, #34	@ 0x22
 8004398:	d107      	bne.n	80043aa <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	681a      	ldr	r2, [r3, #0]
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80043a8:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80043aa:	7bfb      	ldrb	r3, [r7, #15]
 80043ac:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80043b0:	2b28      	cmp	r3, #40	@ 0x28
 80043b2:	d107      	bne.n	80043c4 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	2200      	movs	r2, #0
 80043b8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	2228      	movs	r2, #40	@ 0x28
 80043be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 80043c2:	e015      	b.n	80043f0 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	685b      	ldr	r3, [r3, #4]
 80043ca:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80043ce:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80043d2:	d00a      	beq.n	80043ea <I2C_ITError+0x7a>
 80043d4:	7bfb      	ldrb	r3, [r7, #15]
 80043d6:	2b60      	cmp	r3, #96	@ 0x60
 80043d8:	d007      	beq.n	80043ea <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	2220      	movs	r2, #32
 80043de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	2200      	movs	r2, #0
 80043e6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	2200      	movs	r2, #0
 80043ee:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	685b      	ldr	r3, [r3, #4]
 80043f6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80043fa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80043fe:	d162      	bne.n	80044c6 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	685a      	ldr	r2, [r3, #4]
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800440e:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004414:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004418:	b2db      	uxtb	r3, r3
 800441a:	2b01      	cmp	r3, #1
 800441c:	d020      	beq.n	8004460 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004422:	4a6a      	ldr	r2, [pc, #424]	@ (80045cc <I2C_ITError+0x25c>)
 8004424:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800442a:	4618      	mov	r0, r3
 800442c:	f7fd fe7d 	bl	800212a <HAL_DMA_Abort_IT>
 8004430:	4603      	mov	r3, r0
 8004432:	2b00      	cmp	r3, #0
 8004434:	f000 8089 	beq.w	800454a <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	681a      	ldr	r2, [r3, #0]
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f022 0201 	bic.w	r2, r2, #1
 8004446:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	2220      	movs	r2, #32
 800444c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004454:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004456:	687a      	ldr	r2, [r7, #4]
 8004458:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800445a:	4610      	mov	r0, r2
 800445c:	4798      	blx	r3
 800445e:	e074      	b.n	800454a <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004464:	4a59      	ldr	r2, [pc, #356]	@ (80045cc <I2C_ITError+0x25c>)
 8004466:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800446c:	4618      	mov	r0, r3
 800446e:	f7fd fe5c 	bl	800212a <HAL_DMA_Abort_IT>
 8004472:	4603      	mov	r3, r0
 8004474:	2b00      	cmp	r3, #0
 8004476:	d068      	beq.n	800454a <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	695b      	ldr	r3, [r3, #20]
 800447e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004482:	2b40      	cmp	r3, #64	@ 0x40
 8004484:	d10b      	bne.n	800449e <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	691a      	ldr	r2, [r3, #16]
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004490:	b2d2      	uxtb	r2, r2
 8004492:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004498:	1c5a      	adds	r2, r3, #1
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	681a      	ldr	r2, [r3, #0]
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f022 0201 	bic.w	r2, r2, #1
 80044ac:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	2220      	movs	r2, #32
 80044b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044bc:	687a      	ldr	r2, [r7, #4]
 80044be:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80044c0:	4610      	mov	r0, r2
 80044c2:	4798      	blx	r3
 80044c4:	e041      	b.n	800454a <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80044cc:	b2db      	uxtb	r3, r3
 80044ce:	2b60      	cmp	r3, #96	@ 0x60
 80044d0:	d125      	bne.n	800451e <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	2220      	movs	r2, #32
 80044d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	2200      	movs	r2, #0
 80044de:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	695b      	ldr	r3, [r3, #20]
 80044e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044ea:	2b40      	cmp	r3, #64	@ 0x40
 80044ec:	d10b      	bne.n	8004506 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	691a      	ldr	r2, [r3, #16]
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044f8:	b2d2      	uxtb	r2, r2
 80044fa:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004500:	1c5a      	adds	r2, r3, #1
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	681a      	ldr	r2, [r3, #0]
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	f022 0201 	bic.w	r2, r2, #1
 8004514:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004516:	6878      	ldr	r0, [r7, #4]
 8004518:	f7fe fed0 	bl	80032bc <HAL_I2C_AbortCpltCallback>
 800451c:	e015      	b.n	800454a <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	695b      	ldr	r3, [r3, #20]
 8004524:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004528:	2b40      	cmp	r3, #64	@ 0x40
 800452a:	d10b      	bne.n	8004544 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	691a      	ldr	r2, [r3, #16]
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004536:	b2d2      	uxtb	r2, r2
 8004538:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800453e:	1c5a      	adds	r2, r3, #1
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8004544:	6878      	ldr	r0, [r7, #4]
 8004546:	f7fe feaf 	bl	80032a8 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800454e:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004550:	68bb      	ldr	r3, [r7, #8]
 8004552:	f003 0301 	and.w	r3, r3, #1
 8004556:	2b00      	cmp	r3, #0
 8004558:	d10e      	bne.n	8004578 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800455a:	68bb      	ldr	r3, [r7, #8]
 800455c:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004560:	2b00      	cmp	r3, #0
 8004562:	d109      	bne.n	8004578 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004564:	68bb      	ldr	r3, [r7, #8]
 8004566:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800456a:	2b00      	cmp	r3, #0
 800456c:	d104      	bne.n	8004578 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 800456e:	68bb      	ldr	r3, [r7, #8]
 8004570:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004574:	2b00      	cmp	r3, #0
 8004576:	d007      	beq.n	8004588 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	685a      	ldr	r2, [r3, #4]
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004586:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800458e:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004594:	f003 0304 	and.w	r3, r3, #4
 8004598:	2b04      	cmp	r3, #4
 800459a:	d113      	bne.n	80045c4 <I2C_ITError+0x254>
 800459c:	7bfb      	ldrb	r3, [r7, #15]
 800459e:	2b28      	cmp	r3, #40	@ 0x28
 80045a0:	d110      	bne.n	80045c4 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	4a0a      	ldr	r2, [pc, #40]	@ (80045d0 <I2C_ITError+0x260>)
 80045a6:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2200      	movs	r2, #0
 80045ac:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	2220      	movs	r2, #32
 80045b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	2200      	movs	r2, #0
 80045ba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80045be:	6878      	ldr	r0, [r7, #4]
 80045c0:	f7fe fe54 	bl	800326c <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80045c4:	bf00      	nop
 80045c6:	3710      	adds	r7, #16
 80045c8:	46bd      	mov	sp, r7
 80045ca:	bd80      	pop	{r7, pc}
 80045cc:	080048d1 	.word	0x080048d1
 80045d0:	ffff0000 	.word	0xffff0000

080045d4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80045d4:	b580      	push	{r7, lr}
 80045d6:	b088      	sub	sp, #32
 80045d8:	af02      	add	r7, sp, #8
 80045da:	60f8      	str	r0, [r7, #12]
 80045dc:	4608      	mov	r0, r1
 80045de:	4611      	mov	r1, r2
 80045e0:	461a      	mov	r2, r3
 80045e2:	4603      	mov	r3, r0
 80045e4:	817b      	strh	r3, [r7, #10]
 80045e6:	460b      	mov	r3, r1
 80045e8:	813b      	strh	r3, [r7, #8]
 80045ea:	4613      	mov	r3, r2
 80045ec:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	681a      	ldr	r2, [r3, #0]
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80045fc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80045fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004600:	9300      	str	r3, [sp, #0]
 8004602:	6a3b      	ldr	r3, [r7, #32]
 8004604:	2200      	movs	r2, #0
 8004606:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800460a:	68f8      	ldr	r0, [r7, #12]
 800460c:	f000 fa08 	bl	8004a20 <I2C_WaitOnFlagUntilTimeout>
 8004610:	4603      	mov	r3, r0
 8004612:	2b00      	cmp	r3, #0
 8004614:	d00d      	beq.n	8004632 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004620:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004624:	d103      	bne.n	800462e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800462c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800462e:	2303      	movs	r3, #3
 8004630:	e05f      	b.n	80046f2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004632:	897b      	ldrh	r3, [r7, #10]
 8004634:	b2db      	uxtb	r3, r3
 8004636:	461a      	mov	r2, r3
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004640:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004642:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004644:	6a3a      	ldr	r2, [r7, #32]
 8004646:	492d      	ldr	r1, [pc, #180]	@ (80046fc <I2C_RequestMemoryWrite+0x128>)
 8004648:	68f8      	ldr	r0, [r7, #12]
 800464a:	f000 fa63 	bl	8004b14 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800464e:	4603      	mov	r3, r0
 8004650:	2b00      	cmp	r3, #0
 8004652:	d001      	beq.n	8004658 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004654:	2301      	movs	r3, #1
 8004656:	e04c      	b.n	80046f2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004658:	2300      	movs	r3, #0
 800465a:	617b      	str	r3, [r7, #20]
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	695b      	ldr	r3, [r3, #20]
 8004662:	617b      	str	r3, [r7, #20]
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	699b      	ldr	r3, [r3, #24]
 800466a:	617b      	str	r3, [r7, #20]
 800466c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800466e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004670:	6a39      	ldr	r1, [r7, #32]
 8004672:	68f8      	ldr	r0, [r7, #12]
 8004674:	f000 faee 	bl	8004c54 <I2C_WaitOnTXEFlagUntilTimeout>
 8004678:	4603      	mov	r3, r0
 800467a:	2b00      	cmp	r3, #0
 800467c:	d00d      	beq.n	800469a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004682:	2b04      	cmp	r3, #4
 8004684:	d107      	bne.n	8004696 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	681a      	ldr	r2, [r3, #0]
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004694:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004696:	2301      	movs	r3, #1
 8004698:	e02b      	b.n	80046f2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800469a:	88fb      	ldrh	r3, [r7, #6]
 800469c:	2b01      	cmp	r3, #1
 800469e:	d105      	bne.n	80046ac <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80046a0:	893b      	ldrh	r3, [r7, #8]
 80046a2:	b2da      	uxtb	r2, r3
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	611a      	str	r2, [r3, #16]
 80046aa:	e021      	b.n	80046f0 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80046ac:	893b      	ldrh	r3, [r7, #8]
 80046ae:	0a1b      	lsrs	r3, r3, #8
 80046b0:	b29b      	uxth	r3, r3
 80046b2:	b2da      	uxtb	r2, r3
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80046ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80046bc:	6a39      	ldr	r1, [r7, #32]
 80046be:	68f8      	ldr	r0, [r7, #12]
 80046c0:	f000 fac8 	bl	8004c54 <I2C_WaitOnTXEFlagUntilTimeout>
 80046c4:	4603      	mov	r3, r0
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d00d      	beq.n	80046e6 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046ce:	2b04      	cmp	r3, #4
 80046d0:	d107      	bne.n	80046e2 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	681a      	ldr	r2, [r3, #0]
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80046e0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80046e2:	2301      	movs	r3, #1
 80046e4:	e005      	b.n	80046f2 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80046e6:	893b      	ldrh	r3, [r7, #8]
 80046e8:	b2da      	uxtb	r2, r3
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80046f0:	2300      	movs	r3, #0
}
 80046f2:	4618      	mov	r0, r3
 80046f4:	3718      	adds	r7, #24
 80046f6:	46bd      	mov	sp, r7
 80046f8:	bd80      	pop	{r7, pc}
 80046fa:	bf00      	nop
 80046fc:	00010002 	.word	0x00010002

08004700 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004700:	b580      	push	{r7, lr}
 8004702:	b088      	sub	sp, #32
 8004704:	af02      	add	r7, sp, #8
 8004706:	60f8      	str	r0, [r7, #12]
 8004708:	4608      	mov	r0, r1
 800470a:	4611      	mov	r1, r2
 800470c:	461a      	mov	r2, r3
 800470e:	4603      	mov	r3, r0
 8004710:	817b      	strh	r3, [r7, #10]
 8004712:	460b      	mov	r3, r1
 8004714:	813b      	strh	r3, [r7, #8]
 8004716:	4613      	mov	r3, r2
 8004718:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	681a      	ldr	r2, [r3, #0]
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004728:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	681a      	ldr	r2, [r3, #0]
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004738:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800473a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800473c:	9300      	str	r3, [sp, #0]
 800473e:	6a3b      	ldr	r3, [r7, #32]
 8004740:	2200      	movs	r2, #0
 8004742:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004746:	68f8      	ldr	r0, [r7, #12]
 8004748:	f000 f96a 	bl	8004a20 <I2C_WaitOnFlagUntilTimeout>
 800474c:	4603      	mov	r3, r0
 800474e:	2b00      	cmp	r3, #0
 8004750:	d00d      	beq.n	800476e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800475c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004760:	d103      	bne.n	800476a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004768:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800476a:	2303      	movs	r3, #3
 800476c:	e0aa      	b.n	80048c4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800476e:	897b      	ldrh	r3, [r7, #10]
 8004770:	b2db      	uxtb	r3, r3
 8004772:	461a      	mov	r2, r3
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800477c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800477e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004780:	6a3a      	ldr	r2, [r7, #32]
 8004782:	4952      	ldr	r1, [pc, #328]	@ (80048cc <I2C_RequestMemoryRead+0x1cc>)
 8004784:	68f8      	ldr	r0, [r7, #12]
 8004786:	f000 f9c5 	bl	8004b14 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800478a:	4603      	mov	r3, r0
 800478c:	2b00      	cmp	r3, #0
 800478e:	d001      	beq.n	8004794 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004790:	2301      	movs	r3, #1
 8004792:	e097      	b.n	80048c4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004794:	2300      	movs	r3, #0
 8004796:	617b      	str	r3, [r7, #20]
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	695b      	ldr	r3, [r3, #20]
 800479e:	617b      	str	r3, [r7, #20]
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	699b      	ldr	r3, [r3, #24]
 80047a6:	617b      	str	r3, [r7, #20]
 80047a8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80047aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80047ac:	6a39      	ldr	r1, [r7, #32]
 80047ae:	68f8      	ldr	r0, [r7, #12]
 80047b0:	f000 fa50 	bl	8004c54 <I2C_WaitOnTXEFlagUntilTimeout>
 80047b4:	4603      	mov	r3, r0
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d00d      	beq.n	80047d6 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047be:	2b04      	cmp	r3, #4
 80047c0:	d107      	bne.n	80047d2 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	681a      	ldr	r2, [r3, #0]
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80047d0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80047d2:	2301      	movs	r3, #1
 80047d4:	e076      	b.n	80048c4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80047d6:	88fb      	ldrh	r3, [r7, #6]
 80047d8:	2b01      	cmp	r3, #1
 80047da:	d105      	bne.n	80047e8 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80047dc:	893b      	ldrh	r3, [r7, #8]
 80047de:	b2da      	uxtb	r2, r3
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	611a      	str	r2, [r3, #16]
 80047e6:	e021      	b.n	800482c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80047e8:	893b      	ldrh	r3, [r7, #8]
 80047ea:	0a1b      	lsrs	r3, r3, #8
 80047ec:	b29b      	uxth	r3, r3
 80047ee:	b2da      	uxtb	r2, r3
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80047f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80047f8:	6a39      	ldr	r1, [r7, #32]
 80047fa:	68f8      	ldr	r0, [r7, #12]
 80047fc:	f000 fa2a 	bl	8004c54 <I2C_WaitOnTXEFlagUntilTimeout>
 8004800:	4603      	mov	r3, r0
 8004802:	2b00      	cmp	r3, #0
 8004804:	d00d      	beq.n	8004822 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800480a:	2b04      	cmp	r3, #4
 800480c:	d107      	bne.n	800481e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	681a      	ldr	r2, [r3, #0]
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800481c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800481e:	2301      	movs	r3, #1
 8004820:	e050      	b.n	80048c4 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004822:	893b      	ldrh	r3, [r7, #8]
 8004824:	b2da      	uxtb	r2, r3
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800482c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800482e:	6a39      	ldr	r1, [r7, #32]
 8004830:	68f8      	ldr	r0, [r7, #12]
 8004832:	f000 fa0f 	bl	8004c54 <I2C_WaitOnTXEFlagUntilTimeout>
 8004836:	4603      	mov	r3, r0
 8004838:	2b00      	cmp	r3, #0
 800483a:	d00d      	beq.n	8004858 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004840:	2b04      	cmp	r3, #4
 8004842:	d107      	bne.n	8004854 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	681a      	ldr	r2, [r3, #0]
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004852:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004854:	2301      	movs	r3, #1
 8004856:	e035      	b.n	80048c4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	681a      	ldr	r2, [r3, #0]
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004866:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004868:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800486a:	9300      	str	r3, [sp, #0]
 800486c:	6a3b      	ldr	r3, [r7, #32]
 800486e:	2200      	movs	r2, #0
 8004870:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004874:	68f8      	ldr	r0, [r7, #12]
 8004876:	f000 f8d3 	bl	8004a20 <I2C_WaitOnFlagUntilTimeout>
 800487a:	4603      	mov	r3, r0
 800487c:	2b00      	cmp	r3, #0
 800487e:	d00d      	beq.n	800489c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800488a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800488e:	d103      	bne.n	8004898 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004896:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004898:	2303      	movs	r3, #3
 800489a:	e013      	b.n	80048c4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800489c:	897b      	ldrh	r3, [r7, #10]
 800489e:	b2db      	uxtb	r3, r3
 80048a0:	f043 0301 	orr.w	r3, r3, #1
 80048a4:	b2da      	uxtb	r2, r3
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80048ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048ae:	6a3a      	ldr	r2, [r7, #32]
 80048b0:	4906      	ldr	r1, [pc, #24]	@ (80048cc <I2C_RequestMemoryRead+0x1cc>)
 80048b2:	68f8      	ldr	r0, [r7, #12]
 80048b4:	f000 f92e 	bl	8004b14 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80048b8:	4603      	mov	r3, r0
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d001      	beq.n	80048c2 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80048be:	2301      	movs	r3, #1
 80048c0:	e000      	b.n	80048c4 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80048c2:	2300      	movs	r3, #0
}
 80048c4:	4618      	mov	r0, r3
 80048c6:	3718      	adds	r7, #24
 80048c8:	46bd      	mov	sp, r7
 80048ca:	bd80      	pop	{r7, pc}
 80048cc:	00010002 	.word	0x00010002

080048d0 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80048d0:	b580      	push	{r7, lr}
 80048d2:	b086      	sub	sp, #24
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80048d8:	2300      	movs	r3, #0
 80048da:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048e0:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80048e2:	697b      	ldr	r3, [r7, #20]
 80048e4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80048e8:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80048ea:	4b4b      	ldr	r3, [pc, #300]	@ (8004a18 <I2C_DMAAbort+0x148>)
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	08db      	lsrs	r3, r3, #3
 80048f0:	4a4a      	ldr	r2, [pc, #296]	@ (8004a1c <I2C_DMAAbort+0x14c>)
 80048f2:	fba2 2303 	umull	r2, r3, r2, r3
 80048f6:	0a1a      	lsrs	r2, r3, #8
 80048f8:	4613      	mov	r3, r2
 80048fa:	009b      	lsls	r3, r3, #2
 80048fc:	4413      	add	r3, r2
 80048fe:	00da      	lsls	r2, r3, #3
 8004900:	1ad3      	subs	r3, r2, r3
 8004902:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	2b00      	cmp	r3, #0
 8004908:	d106      	bne.n	8004918 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800490a:	697b      	ldr	r3, [r7, #20]
 800490c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800490e:	f043 0220 	orr.w	r2, r3, #32
 8004912:	697b      	ldr	r3, [r7, #20]
 8004914:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8004916:	e00a      	b.n	800492e <I2C_DMAAbort+0x5e>
    }
    count--;
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	3b01      	subs	r3, #1
 800491c:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800491e:	697b      	ldr	r3, [r7, #20]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004928:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800492c:	d0ea      	beq.n	8004904 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800492e:	697b      	ldr	r3, [r7, #20]
 8004930:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004932:	2b00      	cmp	r3, #0
 8004934:	d003      	beq.n	800493e <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8004936:	697b      	ldr	r3, [r7, #20]
 8004938:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800493a:	2200      	movs	r2, #0
 800493c:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 800493e:	697b      	ldr	r3, [r7, #20]
 8004940:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004942:	2b00      	cmp	r3, #0
 8004944:	d003      	beq.n	800494e <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8004946:	697b      	ldr	r3, [r7, #20]
 8004948:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800494a:	2200      	movs	r2, #0
 800494c:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800494e:	697b      	ldr	r3, [r7, #20]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	681a      	ldr	r2, [r3, #0]
 8004954:	697b      	ldr	r3, [r7, #20]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800495c:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 800495e:	697b      	ldr	r3, [r7, #20]
 8004960:	2200      	movs	r2, #0
 8004962:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8004964:	697b      	ldr	r3, [r7, #20]
 8004966:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004968:	2b00      	cmp	r3, #0
 800496a:	d003      	beq.n	8004974 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800496c:	697b      	ldr	r3, [r7, #20]
 800496e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004970:	2200      	movs	r2, #0
 8004972:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8004974:	697b      	ldr	r3, [r7, #20]
 8004976:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004978:	2b00      	cmp	r3, #0
 800497a:	d003      	beq.n	8004984 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800497c:	697b      	ldr	r3, [r7, #20]
 800497e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004980:	2200      	movs	r2, #0
 8004982:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8004984:	697b      	ldr	r3, [r7, #20]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	681a      	ldr	r2, [r3, #0]
 800498a:	697b      	ldr	r3, [r7, #20]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f022 0201 	bic.w	r2, r2, #1
 8004992:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004994:	697b      	ldr	r3, [r7, #20]
 8004996:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800499a:	b2db      	uxtb	r3, r3
 800499c:	2b60      	cmp	r3, #96	@ 0x60
 800499e:	d10e      	bne.n	80049be <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80049a0:	697b      	ldr	r3, [r7, #20]
 80049a2:	2220      	movs	r2, #32
 80049a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80049a8:	697b      	ldr	r3, [r7, #20]
 80049aa:	2200      	movs	r2, #0
 80049ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80049b0:	697b      	ldr	r3, [r7, #20]
 80049b2:	2200      	movs	r2, #0
 80049b4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80049b6:	6978      	ldr	r0, [r7, #20]
 80049b8:	f7fe fc80 	bl	80032bc <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80049bc:	e027      	b.n	8004a0e <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80049be:	7cfb      	ldrb	r3, [r7, #19]
 80049c0:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80049c4:	2b28      	cmp	r3, #40	@ 0x28
 80049c6:	d117      	bne.n	80049f8 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 80049c8:	697b      	ldr	r3, [r7, #20]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	681a      	ldr	r2, [r3, #0]
 80049ce:	697b      	ldr	r3, [r7, #20]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f042 0201 	orr.w	r2, r2, #1
 80049d6:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80049d8:	697b      	ldr	r3, [r7, #20]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	681a      	ldr	r2, [r3, #0]
 80049de:	697b      	ldr	r3, [r7, #20]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80049e6:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80049e8:	697b      	ldr	r3, [r7, #20]
 80049ea:	2200      	movs	r2, #0
 80049ec:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80049ee:	697b      	ldr	r3, [r7, #20]
 80049f0:	2228      	movs	r2, #40	@ 0x28
 80049f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 80049f6:	e007      	b.n	8004a08 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 80049f8:	697b      	ldr	r3, [r7, #20]
 80049fa:	2220      	movs	r2, #32
 80049fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a00:	697b      	ldr	r3, [r7, #20]
 8004a02:	2200      	movs	r2, #0
 8004a04:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8004a08:	6978      	ldr	r0, [r7, #20]
 8004a0a:	f7fe fc4d 	bl	80032a8 <HAL_I2C_ErrorCallback>
}
 8004a0e:	bf00      	nop
 8004a10:	3718      	adds	r7, #24
 8004a12:	46bd      	mov	sp, r7
 8004a14:	bd80      	pop	{r7, pc}
 8004a16:	bf00      	nop
 8004a18:	20000014 	.word	0x20000014
 8004a1c:	14f8b589 	.word	0x14f8b589

08004a20 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004a20:	b580      	push	{r7, lr}
 8004a22:	b084      	sub	sp, #16
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	60f8      	str	r0, [r7, #12]
 8004a28:	60b9      	str	r1, [r7, #8]
 8004a2a:	603b      	str	r3, [r7, #0]
 8004a2c:	4613      	mov	r3, r2
 8004a2e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004a30:	e048      	b.n	8004ac4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a32:	683b      	ldr	r3, [r7, #0]
 8004a34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a38:	d044      	beq.n	8004ac4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a3a:	f7fd fa35 	bl	8001ea8 <HAL_GetTick>
 8004a3e:	4602      	mov	r2, r0
 8004a40:	69bb      	ldr	r3, [r7, #24]
 8004a42:	1ad3      	subs	r3, r2, r3
 8004a44:	683a      	ldr	r2, [r7, #0]
 8004a46:	429a      	cmp	r2, r3
 8004a48:	d302      	bcc.n	8004a50 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004a4a:	683b      	ldr	r3, [r7, #0]
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d139      	bne.n	8004ac4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004a50:	68bb      	ldr	r3, [r7, #8]
 8004a52:	0c1b      	lsrs	r3, r3, #16
 8004a54:	b2db      	uxtb	r3, r3
 8004a56:	2b01      	cmp	r3, #1
 8004a58:	d10d      	bne.n	8004a76 <I2C_WaitOnFlagUntilTimeout+0x56>
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	695b      	ldr	r3, [r3, #20]
 8004a60:	43da      	mvns	r2, r3
 8004a62:	68bb      	ldr	r3, [r7, #8]
 8004a64:	4013      	ands	r3, r2
 8004a66:	b29b      	uxth	r3, r3
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	bf0c      	ite	eq
 8004a6c:	2301      	moveq	r3, #1
 8004a6e:	2300      	movne	r3, #0
 8004a70:	b2db      	uxtb	r3, r3
 8004a72:	461a      	mov	r2, r3
 8004a74:	e00c      	b.n	8004a90 <I2C_WaitOnFlagUntilTimeout+0x70>
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	699b      	ldr	r3, [r3, #24]
 8004a7c:	43da      	mvns	r2, r3
 8004a7e:	68bb      	ldr	r3, [r7, #8]
 8004a80:	4013      	ands	r3, r2
 8004a82:	b29b      	uxth	r3, r3
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	bf0c      	ite	eq
 8004a88:	2301      	moveq	r3, #1
 8004a8a:	2300      	movne	r3, #0
 8004a8c:	b2db      	uxtb	r3, r3
 8004a8e:	461a      	mov	r2, r3
 8004a90:	79fb      	ldrb	r3, [r7, #7]
 8004a92:	429a      	cmp	r2, r3
 8004a94:	d116      	bne.n	8004ac4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	2200      	movs	r2, #0
 8004a9a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	2220      	movs	r2, #32
 8004aa0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	2200      	movs	r2, #0
 8004aa8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ab0:	f043 0220 	orr.w	r2, r3, #32
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	2200      	movs	r2, #0
 8004abc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004ac0:	2301      	movs	r3, #1
 8004ac2:	e023      	b.n	8004b0c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004ac4:	68bb      	ldr	r3, [r7, #8]
 8004ac6:	0c1b      	lsrs	r3, r3, #16
 8004ac8:	b2db      	uxtb	r3, r3
 8004aca:	2b01      	cmp	r3, #1
 8004acc:	d10d      	bne.n	8004aea <I2C_WaitOnFlagUntilTimeout+0xca>
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	695b      	ldr	r3, [r3, #20]
 8004ad4:	43da      	mvns	r2, r3
 8004ad6:	68bb      	ldr	r3, [r7, #8]
 8004ad8:	4013      	ands	r3, r2
 8004ada:	b29b      	uxth	r3, r3
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	bf0c      	ite	eq
 8004ae0:	2301      	moveq	r3, #1
 8004ae2:	2300      	movne	r3, #0
 8004ae4:	b2db      	uxtb	r3, r3
 8004ae6:	461a      	mov	r2, r3
 8004ae8:	e00c      	b.n	8004b04 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	699b      	ldr	r3, [r3, #24]
 8004af0:	43da      	mvns	r2, r3
 8004af2:	68bb      	ldr	r3, [r7, #8]
 8004af4:	4013      	ands	r3, r2
 8004af6:	b29b      	uxth	r3, r3
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	bf0c      	ite	eq
 8004afc:	2301      	moveq	r3, #1
 8004afe:	2300      	movne	r3, #0
 8004b00:	b2db      	uxtb	r3, r3
 8004b02:	461a      	mov	r2, r3
 8004b04:	79fb      	ldrb	r3, [r7, #7]
 8004b06:	429a      	cmp	r2, r3
 8004b08:	d093      	beq.n	8004a32 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004b0a:	2300      	movs	r3, #0
}
 8004b0c:	4618      	mov	r0, r3
 8004b0e:	3710      	adds	r7, #16
 8004b10:	46bd      	mov	sp, r7
 8004b12:	bd80      	pop	{r7, pc}

08004b14 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004b14:	b580      	push	{r7, lr}
 8004b16:	b084      	sub	sp, #16
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	60f8      	str	r0, [r7, #12]
 8004b1c:	60b9      	str	r1, [r7, #8]
 8004b1e:	607a      	str	r2, [r7, #4]
 8004b20:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004b22:	e071      	b.n	8004c08 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	695b      	ldr	r3, [r3, #20]
 8004b2a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b2e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b32:	d123      	bne.n	8004b7c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	681a      	ldr	r2, [r3, #0]
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004b42:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004b4c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	2200      	movs	r2, #0
 8004b52:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	2220      	movs	r2, #32
 8004b58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	2200      	movs	r2, #0
 8004b60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b68:	f043 0204 	orr.w	r2, r3, #4
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	2200      	movs	r2, #0
 8004b74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004b78:	2301      	movs	r3, #1
 8004b7a:	e067      	b.n	8004c4c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b82:	d041      	beq.n	8004c08 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b84:	f7fd f990 	bl	8001ea8 <HAL_GetTick>
 8004b88:	4602      	mov	r2, r0
 8004b8a:	683b      	ldr	r3, [r7, #0]
 8004b8c:	1ad3      	subs	r3, r2, r3
 8004b8e:	687a      	ldr	r2, [r7, #4]
 8004b90:	429a      	cmp	r2, r3
 8004b92:	d302      	bcc.n	8004b9a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d136      	bne.n	8004c08 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004b9a:	68bb      	ldr	r3, [r7, #8]
 8004b9c:	0c1b      	lsrs	r3, r3, #16
 8004b9e:	b2db      	uxtb	r3, r3
 8004ba0:	2b01      	cmp	r3, #1
 8004ba2:	d10c      	bne.n	8004bbe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	695b      	ldr	r3, [r3, #20]
 8004baa:	43da      	mvns	r2, r3
 8004bac:	68bb      	ldr	r3, [r7, #8]
 8004bae:	4013      	ands	r3, r2
 8004bb0:	b29b      	uxth	r3, r3
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	bf14      	ite	ne
 8004bb6:	2301      	movne	r3, #1
 8004bb8:	2300      	moveq	r3, #0
 8004bba:	b2db      	uxtb	r3, r3
 8004bbc:	e00b      	b.n	8004bd6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	699b      	ldr	r3, [r3, #24]
 8004bc4:	43da      	mvns	r2, r3
 8004bc6:	68bb      	ldr	r3, [r7, #8]
 8004bc8:	4013      	ands	r3, r2
 8004bca:	b29b      	uxth	r3, r3
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	bf14      	ite	ne
 8004bd0:	2301      	movne	r3, #1
 8004bd2:	2300      	moveq	r3, #0
 8004bd4:	b2db      	uxtb	r3, r3
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d016      	beq.n	8004c08 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	2200      	movs	r2, #0
 8004bde:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	2220      	movs	r2, #32
 8004be4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	2200      	movs	r2, #0
 8004bec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bf4:	f043 0220 	orr.w	r2, r3, #32
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	2200      	movs	r2, #0
 8004c00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004c04:	2301      	movs	r3, #1
 8004c06:	e021      	b.n	8004c4c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004c08:	68bb      	ldr	r3, [r7, #8]
 8004c0a:	0c1b      	lsrs	r3, r3, #16
 8004c0c:	b2db      	uxtb	r3, r3
 8004c0e:	2b01      	cmp	r3, #1
 8004c10:	d10c      	bne.n	8004c2c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	695b      	ldr	r3, [r3, #20]
 8004c18:	43da      	mvns	r2, r3
 8004c1a:	68bb      	ldr	r3, [r7, #8]
 8004c1c:	4013      	ands	r3, r2
 8004c1e:	b29b      	uxth	r3, r3
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	bf14      	ite	ne
 8004c24:	2301      	movne	r3, #1
 8004c26:	2300      	moveq	r3, #0
 8004c28:	b2db      	uxtb	r3, r3
 8004c2a:	e00b      	b.n	8004c44 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	699b      	ldr	r3, [r3, #24]
 8004c32:	43da      	mvns	r2, r3
 8004c34:	68bb      	ldr	r3, [r7, #8]
 8004c36:	4013      	ands	r3, r2
 8004c38:	b29b      	uxth	r3, r3
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	bf14      	ite	ne
 8004c3e:	2301      	movne	r3, #1
 8004c40:	2300      	moveq	r3, #0
 8004c42:	b2db      	uxtb	r3, r3
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	f47f af6d 	bne.w	8004b24 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004c4a:	2300      	movs	r3, #0
}
 8004c4c:	4618      	mov	r0, r3
 8004c4e:	3710      	adds	r7, #16
 8004c50:	46bd      	mov	sp, r7
 8004c52:	bd80      	pop	{r7, pc}

08004c54 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004c54:	b580      	push	{r7, lr}
 8004c56:	b084      	sub	sp, #16
 8004c58:	af00      	add	r7, sp, #0
 8004c5a:	60f8      	str	r0, [r7, #12]
 8004c5c:	60b9      	str	r1, [r7, #8]
 8004c5e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004c60:	e034      	b.n	8004ccc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004c62:	68f8      	ldr	r0, [r7, #12]
 8004c64:	f000 f915 	bl	8004e92 <I2C_IsAcknowledgeFailed>
 8004c68:	4603      	mov	r3, r0
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d001      	beq.n	8004c72 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004c6e:	2301      	movs	r3, #1
 8004c70:	e034      	b.n	8004cdc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c72:	68bb      	ldr	r3, [r7, #8]
 8004c74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c78:	d028      	beq.n	8004ccc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c7a:	f7fd f915 	bl	8001ea8 <HAL_GetTick>
 8004c7e:	4602      	mov	r2, r0
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	1ad3      	subs	r3, r2, r3
 8004c84:	68ba      	ldr	r2, [r7, #8]
 8004c86:	429a      	cmp	r2, r3
 8004c88:	d302      	bcc.n	8004c90 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004c8a:	68bb      	ldr	r3, [r7, #8]
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d11d      	bne.n	8004ccc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	695b      	ldr	r3, [r3, #20]
 8004c96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c9a:	2b80      	cmp	r3, #128	@ 0x80
 8004c9c:	d016      	beq.n	8004ccc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	2200      	movs	r2, #0
 8004ca2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	2220      	movs	r2, #32
 8004ca8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	2200      	movs	r2, #0
 8004cb0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cb8:	f043 0220 	orr.w	r2, r3, #32
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	2200      	movs	r2, #0
 8004cc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004cc8:	2301      	movs	r3, #1
 8004cca:	e007      	b.n	8004cdc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	695b      	ldr	r3, [r3, #20]
 8004cd2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004cd6:	2b80      	cmp	r3, #128	@ 0x80
 8004cd8:	d1c3      	bne.n	8004c62 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004cda:	2300      	movs	r3, #0
}
 8004cdc:	4618      	mov	r0, r3
 8004cde:	3710      	adds	r7, #16
 8004ce0:	46bd      	mov	sp, r7
 8004ce2:	bd80      	pop	{r7, pc}

08004ce4 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004ce4:	b580      	push	{r7, lr}
 8004ce6:	b084      	sub	sp, #16
 8004ce8:	af00      	add	r7, sp, #0
 8004cea:	60f8      	str	r0, [r7, #12]
 8004cec:	60b9      	str	r1, [r7, #8]
 8004cee:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004cf0:	e034      	b.n	8004d5c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004cf2:	68f8      	ldr	r0, [r7, #12]
 8004cf4:	f000 f8cd 	bl	8004e92 <I2C_IsAcknowledgeFailed>
 8004cf8:	4603      	mov	r3, r0
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d001      	beq.n	8004d02 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004cfe:	2301      	movs	r3, #1
 8004d00:	e034      	b.n	8004d6c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d02:	68bb      	ldr	r3, [r7, #8]
 8004d04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d08:	d028      	beq.n	8004d5c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d0a:	f7fd f8cd 	bl	8001ea8 <HAL_GetTick>
 8004d0e:	4602      	mov	r2, r0
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	1ad3      	subs	r3, r2, r3
 8004d14:	68ba      	ldr	r2, [r7, #8]
 8004d16:	429a      	cmp	r2, r3
 8004d18:	d302      	bcc.n	8004d20 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004d1a:	68bb      	ldr	r3, [r7, #8]
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d11d      	bne.n	8004d5c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	695b      	ldr	r3, [r3, #20]
 8004d26:	f003 0304 	and.w	r3, r3, #4
 8004d2a:	2b04      	cmp	r3, #4
 8004d2c:	d016      	beq.n	8004d5c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	2200      	movs	r2, #0
 8004d32:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	2220      	movs	r2, #32
 8004d38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	2200      	movs	r2, #0
 8004d40:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d48:	f043 0220 	orr.w	r2, r3, #32
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	2200      	movs	r2, #0
 8004d54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004d58:	2301      	movs	r3, #1
 8004d5a:	e007      	b.n	8004d6c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	695b      	ldr	r3, [r3, #20]
 8004d62:	f003 0304 	and.w	r3, r3, #4
 8004d66:	2b04      	cmp	r3, #4
 8004d68:	d1c3      	bne.n	8004cf2 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004d6a:	2300      	movs	r3, #0
}
 8004d6c:	4618      	mov	r0, r3
 8004d6e:	3710      	adds	r7, #16
 8004d70:	46bd      	mov	sp, r7
 8004d72:	bd80      	pop	{r7, pc}

08004d74 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8004d74:	b480      	push	{r7}
 8004d76:	b085      	sub	sp, #20
 8004d78:	af00      	add	r7, sp, #0
 8004d7a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004d7c:	2300      	movs	r3, #0
 8004d7e:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8004d80:	4b13      	ldr	r3, [pc, #76]	@ (8004dd0 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	08db      	lsrs	r3, r3, #3
 8004d86:	4a13      	ldr	r2, [pc, #76]	@ (8004dd4 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8004d88:	fba2 2303 	umull	r2, r3, r2, r3
 8004d8c:	0a1a      	lsrs	r2, r3, #8
 8004d8e:	4613      	mov	r3, r2
 8004d90:	009b      	lsls	r3, r3, #2
 8004d92:	4413      	add	r3, r2
 8004d94:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	3b01      	subs	r3, #1
 8004d9a:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d107      	bne.n	8004db2 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004da6:	f043 0220 	orr.w	r2, r3, #32
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 8004dae:	2301      	movs	r3, #1
 8004db0:	e008      	b.n	8004dc4 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004dbc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004dc0:	d0e9      	beq.n	8004d96 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8004dc2:	2300      	movs	r3, #0
}
 8004dc4:	4618      	mov	r0, r3
 8004dc6:	3714      	adds	r7, #20
 8004dc8:	46bd      	mov	sp, r7
 8004dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dce:	4770      	bx	lr
 8004dd0:	20000014 	.word	0x20000014
 8004dd4:	14f8b589 	.word	0x14f8b589

08004dd8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004dd8:	b580      	push	{r7, lr}
 8004dda:	b084      	sub	sp, #16
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	60f8      	str	r0, [r7, #12]
 8004de0:	60b9      	str	r1, [r7, #8]
 8004de2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004de4:	e049      	b.n	8004e7a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	695b      	ldr	r3, [r3, #20]
 8004dec:	f003 0310 	and.w	r3, r3, #16
 8004df0:	2b10      	cmp	r3, #16
 8004df2:	d119      	bne.n	8004e28 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	f06f 0210 	mvn.w	r2, #16
 8004dfc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	2200      	movs	r2, #0
 8004e02:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	2220      	movs	r2, #32
 8004e08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	2200      	movs	r2, #0
 8004e10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	2200      	movs	r2, #0
 8004e20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004e24:	2301      	movs	r3, #1
 8004e26:	e030      	b.n	8004e8a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e28:	f7fd f83e 	bl	8001ea8 <HAL_GetTick>
 8004e2c:	4602      	mov	r2, r0
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	1ad3      	subs	r3, r2, r3
 8004e32:	68ba      	ldr	r2, [r7, #8]
 8004e34:	429a      	cmp	r2, r3
 8004e36:	d302      	bcc.n	8004e3e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004e38:	68bb      	ldr	r3, [r7, #8]
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d11d      	bne.n	8004e7a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	695b      	ldr	r3, [r3, #20]
 8004e44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e48:	2b40      	cmp	r3, #64	@ 0x40
 8004e4a:	d016      	beq.n	8004e7a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	2200      	movs	r2, #0
 8004e50:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	2220      	movs	r2, #32
 8004e56:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	2200      	movs	r2, #0
 8004e5e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e66:	f043 0220 	orr.w	r2, r3, #32
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	2200      	movs	r2, #0
 8004e72:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004e76:	2301      	movs	r3, #1
 8004e78:	e007      	b.n	8004e8a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	695b      	ldr	r3, [r3, #20]
 8004e80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e84:	2b40      	cmp	r3, #64	@ 0x40
 8004e86:	d1ae      	bne.n	8004de6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004e88:	2300      	movs	r3, #0
}
 8004e8a:	4618      	mov	r0, r3
 8004e8c:	3710      	adds	r7, #16
 8004e8e:	46bd      	mov	sp, r7
 8004e90:	bd80      	pop	{r7, pc}

08004e92 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004e92:	b480      	push	{r7}
 8004e94:	b083      	sub	sp, #12
 8004e96:	af00      	add	r7, sp, #0
 8004e98:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	695b      	ldr	r3, [r3, #20]
 8004ea0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ea4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ea8:	d11b      	bne.n	8004ee2 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004eb2:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	2200      	movs	r2, #0
 8004eb8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	2220      	movs	r2, #32
 8004ebe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	2200      	movs	r2, #0
 8004ec6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ece:	f043 0204 	orr.w	r2, r3, #4
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	2200      	movs	r2, #0
 8004eda:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004ede:	2301      	movs	r3, #1
 8004ee0:	e000      	b.n	8004ee4 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004ee2:	2300      	movs	r3, #0
}
 8004ee4:	4618      	mov	r0, r3
 8004ee6:	370c      	adds	r7, #12
 8004ee8:	46bd      	mov	sp, r7
 8004eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eee:	4770      	bx	lr

08004ef0 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8004ef0:	b480      	push	{r7}
 8004ef2:	b083      	sub	sp, #12
 8004ef4:	af00      	add	r7, sp, #0
 8004ef6:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004efc:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8004f00:	d103      	bne.n	8004f0a <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	2201      	movs	r2, #1
 8004f06:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8004f08:	e007      	b.n	8004f1a <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f0e:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8004f12:	d102      	bne.n	8004f1a <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	2208      	movs	r2, #8
 8004f18:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8004f1a:	bf00      	nop
 8004f1c:	370c      	adds	r7, #12
 8004f1e:	46bd      	mov	sp, r7
 8004f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f24:	4770      	bx	lr
	...

08004f28 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004f28:	b580      	push	{r7, lr}
 8004f2a:	b086      	sub	sp, #24
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d101      	bne.n	8004f3a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004f36:	2301      	movs	r3, #1
 8004f38:	e267      	b.n	800540a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	f003 0301 	and.w	r3, r3, #1
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d075      	beq.n	8005032 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004f46:	4b88      	ldr	r3, [pc, #544]	@ (8005168 <HAL_RCC_OscConfig+0x240>)
 8004f48:	689b      	ldr	r3, [r3, #8]
 8004f4a:	f003 030c 	and.w	r3, r3, #12
 8004f4e:	2b04      	cmp	r3, #4
 8004f50:	d00c      	beq.n	8004f6c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004f52:	4b85      	ldr	r3, [pc, #532]	@ (8005168 <HAL_RCC_OscConfig+0x240>)
 8004f54:	689b      	ldr	r3, [r3, #8]
 8004f56:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004f5a:	2b08      	cmp	r3, #8
 8004f5c:	d112      	bne.n	8004f84 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004f5e:	4b82      	ldr	r3, [pc, #520]	@ (8005168 <HAL_RCC_OscConfig+0x240>)
 8004f60:	685b      	ldr	r3, [r3, #4]
 8004f62:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004f66:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004f6a:	d10b      	bne.n	8004f84 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f6c:	4b7e      	ldr	r3, [pc, #504]	@ (8005168 <HAL_RCC_OscConfig+0x240>)
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d05b      	beq.n	8005030 <HAL_RCC_OscConfig+0x108>
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	685b      	ldr	r3, [r3, #4]
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d157      	bne.n	8005030 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004f80:	2301      	movs	r3, #1
 8004f82:	e242      	b.n	800540a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	685b      	ldr	r3, [r3, #4]
 8004f88:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f8c:	d106      	bne.n	8004f9c <HAL_RCC_OscConfig+0x74>
 8004f8e:	4b76      	ldr	r3, [pc, #472]	@ (8005168 <HAL_RCC_OscConfig+0x240>)
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	4a75      	ldr	r2, [pc, #468]	@ (8005168 <HAL_RCC_OscConfig+0x240>)
 8004f94:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f98:	6013      	str	r3, [r2, #0]
 8004f9a:	e01d      	b.n	8004fd8 <HAL_RCC_OscConfig+0xb0>
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	685b      	ldr	r3, [r3, #4]
 8004fa0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004fa4:	d10c      	bne.n	8004fc0 <HAL_RCC_OscConfig+0x98>
 8004fa6:	4b70      	ldr	r3, [pc, #448]	@ (8005168 <HAL_RCC_OscConfig+0x240>)
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	4a6f      	ldr	r2, [pc, #444]	@ (8005168 <HAL_RCC_OscConfig+0x240>)
 8004fac:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004fb0:	6013      	str	r3, [r2, #0]
 8004fb2:	4b6d      	ldr	r3, [pc, #436]	@ (8005168 <HAL_RCC_OscConfig+0x240>)
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	4a6c      	ldr	r2, [pc, #432]	@ (8005168 <HAL_RCC_OscConfig+0x240>)
 8004fb8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004fbc:	6013      	str	r3, [r2, #0]
 8004fbe:	e00b      	b.n	8004fd8 <HAL_RCC_OscConfig+0xb0>
 8004fc0:	4b69      	ldr	r3, [pc, #420]	@ (8005168 <HAL_RCC_OscConfig+0x240>)
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	4a68      	ldr	r2, [pc, #416]	@ (8005168 <HAL_RCC_OscConfig+0x240>)
 8004fc6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004fca:	6013      	str	r3, [r2, #0]
 8004fcc:	4b66      	ldr	r3, [pc, #408]	@ (8005168 <HAL_RCC_OscConfig+0x240>)
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	4a65      	ldr	r2, [pc, #404]	@ (8005168 <HAL_RCC_OscConfig+0x240>)
 8004fd2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004fd6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	685b      	ldr	r3, [r3, #4]
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d013      	beq.n	8005008 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004fe0:	f7fc ff62 	bl	8001ea8 <HAL_GetTick>
 8004fe4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004fe6:	e008      	b.n	8004ffa <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004fe8:	f7fc ff5e 	bl	8001ea8 <HAL_GetTick>
 8004fec:	4602      	mov	r2, r0
 8004fee:	693b      	ldr	r3, [r7, #16]
 8004ff0:	1ad3      	subs	r3, r2, r3
 8004ff2:	2b64      	cmp	r3, #100	@ 0x64
 8004ff4:	d901      	bls.n	8004ffa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004ff6:	2303      	movs	r3, #3
 8004ff8:	e207      	b.n	800540a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ffa:	4b5b      	ldr	r3, [pc, #364]	@ (8005168 <HAL_RCC_OscConfig+0x240>)
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005002:	2b00      	cmp	r3, #0
 8005004:	d0f0      	beq.n	8004fe8 <HAL_RCC_OscConfig+0xc0>
 8005006:	e014      	b.n	8005032 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005008:	f7fc ff4e 	bl	8001ea8 <HAL_GetTick>
 800500c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800500e:	e008      	b.n	8005022 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005010:	f7fc ff4a 	bl	8001ea8 <HAL_GetTick>
 8005014:	4602      	mov	r2, r0
 8005016:	693b      	ldr	r3, [r7, #16]
 8005018:	1ad3      	subs	r3, r2, r3
 800501a:	2b64      	cmp	r3, #100	@ 0x64
 800501c:	d901      	bls.n	8005022 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800501e:	2303      	movs	r3, #3
 8005020:	e1f3      	b.n	800540a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005022:	4b51      	ldr	r3, [pc, #324]	@ (8005168 <HAL_RCC_OscConfig+0x240>)
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800502a:	2b00      	cmp	r3, #0
 800502c:	d1f0      	bne.n	8005010 <HAL_RCC_OscConfig+0xe8>
 800502e:	e000      	b.n	8005032 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005030:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	f003 0302 	and.w	r3, r3, #2
 800503a:	2b00      	cmp	r3, #0
 800503c:	d063      	beq.n	8005106 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800503e:	4b4a      	ldr	r3, [pc, #296]	@ (8005168 <HAL_RCC_OscConfig+0x240>)
 8005040:	689b      	ldr	r3, [r3, #8]
 8005042:	f003 030c 	and.w	r3, r3, #12
 8005046:	2b00      	cmp	r3, #0
 8005048:	d00b      	beq.n	8005062 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800504a:	4b47      	ldr	r3, [pc, #284]	@ (8005168 <HAL_RCC_OscConfig+0x240>)
 800504c:	689b      	ldr	r3, [r3, #8]
 800504e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005052:	2b08      	cmp	r3, #8
 8005054:	d11c      	bne.n	8005090 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005056:	4b44      	ldr	r3, [pc, #272]	@ (8005168 <HAL_RCC_OscConfig+0x240>)
 8005058:	685b      	ldr	r3, [r3, #4]
 800505a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800505e:	2b00      	cmp	r3, #0
 8005060:	d116      	bne.n	8005090 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005062:	4b41      	ldr	r3, [pc, #260]	@ (8005168 <HAL_RCC_OscConfig+0x240>)
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f003 0302 	and.w	r3, r3, #2
 800506a:	2b00      	cmp	r3, #0
 800506c:	d005      	beq.n	800507a <HAL_RCC_OscConfig+0x152>
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	68db      	ldr	r3, [r3, #12]
 8005072:	2b01      	cmp	r3, #1
 8005074:	d001      	beq.n	800507a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005076:	2301      	movs	r3, #1
 8005078:	e1c7      	b.n	800540a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800507a:	4b3b      	ldr	r3, [pc, #236]	@ (8005168 <HAL_RCC_OscConfig+0x240>)
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	691b      	ldr	r3, [r3, #16]
 8005086:	00db      	lsls	r3, r3, #3
 8005088:	4937      	ldr	r1, [pc, #220]	@ (8005168 <HAL_RCC_OscConfig+0x240>)
 800508a:	4313      	orrs	r3, r2
 800508c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800508e:	e03a      	b.n	8005106 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	68db      	ldr	r3, [r3, #12]
 8005094:	2b00      	cmp	r3, #0
 8005096:	d020      	beq.n	80050da <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005098:	4b34      	ldr	r3, [pc, #208]	@ (800516c <HAL_RCC_OscConfig+0x244>)
 800509a:	2201      	movs	r2, #1
 800509c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800509e:	f7fc ff03 	bl	8001ea8 <HAL_GetTick>
 80050a2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80050a4:	e008      	b.n	80050b8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80050a6:	f7fc feff 	bl	8001ea8 <HAL_GetTick>
 80050aa:	4602      	mov	r2, r0
 80050ac:	693b      	ldr	r3, [r7, #16]
 80050ae:	1ad3      	subs	r3, r2, r3
 80050b0:	2b02      	cmp	r3, #2
 80050b2:	d901      	bls.n	80050b8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80050b4:	2303      	movs	r3, #3
 80050b6:	e1a8      	b.n	800540a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80050b8:	4b2b      	ldr	r3, [pc, #172]	@ (8005168 <HAL_RCC_OscConfig+0x240>)
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	f003 0302 	and.w	r3, r3, #2
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d0f0      	beq.n	80050a6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80050c4:	4b28      	ldr	r3, [pc, #160]	@ (8005168 <HAL_RCC_OscConfig+0x240>)
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	691b      	ldr	r3, [r3, #16]
 80050d0:	00db      	lsls	r3, r3, #3
 80050d2:	4925      	ldr	r1, [pc, #148]	@ (8005168 <HAL_RCC_OscConfig+0x240>)
 80050d4:	4313      	orrs	r3, r2
 80050d6:	600b      	str	r3, [r1, #0]
 80050d8:	e015      	b.n	8005106 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80050da:	4b24      	ldr	r3, [pc, #144]	@ (800516c <HAL_RCC_OscConfig+0x244>)
 80050dc:	2200      	movs	r2, #0
 80050de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050e0:	f7fc fee2 	bl	8001ea8 <HAL_GetTick>
 80050e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80050e6:	e008      	b.n	80050fa <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80050e8:	f7fc fede 	bl	8001ea8 <HAL_GetTick>
 80050ec:	4602      	mov	r2, r0
 80050ee:	693b      	ldr	r3, [r7, #16]
 80050f0:	1ad3      	subs	r3, r2, r3
 80050f2:	2b02      	cmp	r3, #2
 80050f4:	d901      	bls.n	80050fa <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80050f6:	2303      	movs	r3, #3
 80050f8:	e187      	b.n	800540a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80050fa:	4b1b      	ldr	r3, [pc, #108]	@ (8005168 <HAL_RCC_OscConfig+0x240>)
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	f003 0302 	and.w	r3, r3, #2
 8005102:	2b00      	cmp	r3, #0
 8005104:	d1f0      	bne.n	80050e8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f003 0308 	and.w	r3, r3, #8
 800510e:	2b00      	cmp	r3, #0
 8005110:	d036      	beq.n	8005180 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	695b      	ldr	r3, [r3, #20]
 8005116:	2b00      	cmp	r3, #0
 8005118:	d016      	beq.n	8005148 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800511a:	4b15      	ldr	r3, [pc, #84]	@ (8005170 <HAL_RCC_OscConfig+0x248>)
 800511c:	2201      	movs	r2, #1
 800511e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005120:	f7fc fec2 	bl	8001ea8 <HAL_GetTick>
 8005124:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005126:	e008      	b.n	800513a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005128:	f7fc febe 	bl	8001ea8 <HAL_GetTick>
 800512c:	4602      	mov	r2, r0
 800512e:	693b      	ldr	r3, [r7, #16]
 8005130:	1ad3      	subs	r3, r2, r3
 8005132:	2b02      	cmp	r3, #2
 8005134:	d901      	bls.n	800513a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005136:	2303      	movs	r3, #3
 8005138:	e167      	b.n	800540a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800513a:	4b0b      	ldr	r3, [pc, #44]	@ (8005168 <HAL_RCC_OscConfig+0x240>)
 800513c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800513e:	f003 0302 	and.w	r3, r3, #2
 8005142:	2b00      	cmp	r3, #0
 8005144:	d0f0      	beq.n	8005128 <HAL_RCC_OscConfig+0x200>
 8005146:	e01b      	b.n	8005180 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005148:	4b09      	ldr	r3, [pc, #36]	@ (8005170 <HAL_RCC_OscConfig+0x248>)
 800514a:	2200      	movs	r2, #0
 800514c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800514e:	f7fc feab 	bl	8001ea8 <HAL_GetTick>
 8005152:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005154:	e00e      	b.n	8005174 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005156:	f7fc fea7 	bl	8001ea8 <HAL_GetTick>
 800515a:	4602      	mov	r2, r0
 800515c:	693b      	ldr	r3, [r7, #16]
 800515e:	1ad3      	subs	r3, r2, r3
 8005160:	2b02      	cmp	r3, #2
 8005162:	d907      	bls.n	8005174 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005164:	2303      	movs	r3, #3
 8005166:	e150      	b.n	800540a <HAL_RCC_OscConfig+0x4e2>
 8005168:	40023800 	.word	0x40023800
 800516c:	42470000 	.word	0x42470000
 8005170:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005174:	4b88      	ldr	r3, [pc, #544]	@ (8005398 <HAL_RCC_OscConfig+0x470>)
 8005176:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005178:	f003 0302 	and.w	r3, r3, #2
 800517c:	2b00      	cmp	r3, #0
 800517e:	d1ea      	bne.n	8005156 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	f003 0304 	and.w	r3, r3, #4
 8005188:	2b00      	cmp	r3, #0
 800518a:	f000 8097 	beq.w	80052bc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800518e:	2300      	movs	r3, #0
 8005190:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005192:	4b81      	ldr	r3, [pc, #516]	@ (8005398 <HAL_RCC_OscConfig+0x470>)
 8005194:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005196:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800519a:	2b00      	cmp	r3, #0
 800519c:	d10f      	bne.n	80051be <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800519e:	2300      	movs	r3, #0
 80051a0:	60bb      	str	r3, [r7, #8]
 80051a2:	4b7d      	ldr	r3, [pc, #500]	@ (8005398 <HAL_RCC_OscConfig+0x470>)
 80051a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051a6:	4a7c      	ldr	r2, [pc, #496]	@ (8005398 <HAL_RCC_OscConfig+0x470>)
 80051a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80051ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80051ae:	4b7a      	ldr	r3, [pc, #488]	@ (8005398 <HAL_RCC_OscConfig+0x470>)
 80051b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80051b6:	60bb      	str	r3, [r7, #8]
 80051b8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80051ba:	2301      	movs	r3, #1
 80051bc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051be:	4b77      	ldr	r3, [pc, #476]	@ (800539c <HAL_RCC_OscConfig+0x474>)
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d118      	bne.n	80051fc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80051ca:	4b74      	ldr	r3, [pc, #464]	@ (800539c <HAL_RCC_OscConfig+0x474>)
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	4a73      	ldr	r2, [pc, #460]	@ (800539c <HAL_RCC_OscConfig+0x474>)
 80051d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80051d4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80051d6:	f7fc fe67 	bl	8001ea8 <HAL_GetTick>
 80051da:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051dc:	e008      	b.n	80051f0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80051de:	f7fc fe63 	bl	8001ea8 <HAL_GetTick>
 80051e2:	4602      	mov	r2, r0
 80051e4:	693b      	ldr	r3, [r7, #16]
 80051e6:	1ad3      	subs	r3, r2, r3
 80051e8:	2b02      	cmp	r3, #2
 80051ea:	d901      	bls.n	80051f0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80051ec:	2303      	movs	r3, #3
 80051ee:	e10c      	b.n	800540a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051f0:	4b6a      	ldr	r3, [pc, #424]	@ (800539c <HAL_RCC_OscConfig+0x474>)
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d0f0      	beq.n	80051de <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	689b      	ldr	r3, [r3, #8]
 8005200:	2b01      	cmp	r3, #1
 8005202:	d106      	bne.n	8005212 <HAL_RCC_OscConfig+0x2ea>
 8005204:	4b64      	ldr	r3, [pc, #400]	@ (8005398 <HAL_RCC_OscConfig+0x470>)
 8005206:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005208:	4a63      	ldr	r2, [pc, #396]	@ (8005398 <HAL_RCC_OscConfig+0x470>)
 800520a:	f043 0301 	orr.w	r3, r3, #1
 800520e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005210:	e01c      	b.n	800524c <HAL_RCC_OscConfig+0x324>
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	689b      	ldr	r3, [r3, #8]
 8005216:	2b05      	cmp	r3, #5
 8005218:	d10c      	bne.n	8005234 <HAL_RCC_OscConfig+0x30c>
 800521a:	4b5f      	ldr	r3, [pc, #380]	@ (8005398 <HAL_RCC_OscConfig+0x470>)
 800521c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800521e:	4a5e      	ldr	r2, [pc, #376]	@ (8005398 <HAL_RCC_OscConfig+0x470>)
 8005220:	f043 0304 	orr.w	r3, r3, #4
 8005224:	6713      	str	r3, [r2, #112]	@ 0x70
 8005226:	4b5c      	ldr	r3, [pc, #368]	@ (8005398 <HAL_RCC_OscConfig+0x470>)
 8005228:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800522a:	4a5b      	ldr	r2, [pc, #364]	@ (8005398 <HAL_RCC_OscConfig+0x470>)
 800522c:	f043 0301 	orr.w	r3, r3, #1
 8005230:	6713      	str	r3, [r2, #112]	@ 0x70
 8005232:	e00b      	b.n	800524c <HAL_RCC_OscConfig+0x324>
 8005234:	4b58      	ldr	r3, [pc, #352]	@ (8005398 <HAL_RCC_OscConfig+0x470>)
 8005236:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005238:	4a57      	ldr	r2, [pc, #348]	@ (8005398 <HAL_RCC_OscConfig+0x470>)
 800523a:	f023 0301 	bic.w	r3, r3, #1
 800523e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005240:	4b55      	ldr	r3, [pc, #340]	@ (8005398 <HAL_RCC_OscConfig+0x470>)
 8005242:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005244:	4a54      	ldr	r2, [pc, #336]	@ (8005398 <HAL_RCC_OscConfig+0x470>)
 8005246:	f023 0304 	bic.w	r3, r3, #4
 800524a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	689b      	ldr	r3, [r3, #8]
 8005250:	2b00      	cmp	r3, #0
 8005252:	d015      	beq.n	8005280 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005254:	f7fc fe28 	bl	8001ea8 <HAL_GetTick>
 8005258:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800525a:	e00a      	b.n	8005272 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800525c:	f7fc fe24 	bl	8001ea8 <HAL_GetTick>
 8005260:	4602      	mov	r2, r0
 8005262:	693b      	ldr	r3, [r7, #16]
 8005264:	1ad3      	subs	r3, r2, r3
 8005266:	f241 3288 	movw	r2, #5000	@ 0x1388
 800526a:	4293      	cmp	r3, r2
 800526c:	d901      	bls.n	8005272 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800526e:	2303      	movs	r3, #3
 8005270:	e0cb      	b.n	800540a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005272:	4b49      	ldr	r3, [pc, #292]	@ (8005398 <HAL_RCC_OscConfig+0x470>)
 8005274:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005276:	f003 0302 	and.w	r3, r3, #2
 800527a:	2b00      	cmp	r3, #0
 800527c:	d0ee      	beq.n	800525c <HAL_RCC_OscConfig+0x334>
 800527e:	e014      	b.n	80052aa <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005280:	f7fc fe12 	bl	8001ea8 <HAL_GetTick>
 8005284:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005286:	e00a      	b.n	800529e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005288:	f7fc fe0e 	bl	8001ea8 <HAL_GetTick>
 800528c:	4602      	mov	r2, r0
 800528e:	693b      	ldr	r3, [r7, #16]
 8005290:	1ad3      	subs	r3, r2, r3
 8005292:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005296:	4293      	cmp	r3, r2
 8005298:	d901      	bls.n	800529e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800529a:	2303      	movs	r3, #3
 800529c:	e0b5      	b.n	800540a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800529e:	4b3e      	ldr	r3, [pc, #248]	@ (8005398 <HAL_RCC_OscConfig+0x470>)
 80052a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052a2:	f003 0302 	and.w	r3, r3, #2
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d1ee      	bne.n	8005288 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80052aa:	7dfb      	ldrb	r3, [r7, #23]
 80052ac:	2b01      	cmp	r3, #1
 80052ae:	d105      	bne.n	80052bc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80052b0:	4b39      	ldr	r3, [pc, #228]	@ (8005398 <HAL_RCC_OscConfig+0x470>)
 80052b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052b4:	4a38      	ldr	r2, [pc, #224]	@ (8005398 <HAL_RCC_OscConfig+0x470>)
 80052b6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80052ba:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	699b      	ldr	r3, [r3, #24]
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	f000 80a1 	beq.w	8005408 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80052c6:	4b34      	ldr	r3, [pc, #208]	@ (8005398 <HAL_RCC_OscConfig+0x470>)
 80052c8:	689b      	ldr	r3, [r3, #8]
 80052ca:	f003 030c 	and.w	r3, r3, #12
 80052ce:	2b08      	cmp	r3, #8
 80052d0:	d05c      	beq.n	800538c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	699b      	ldr	r3, [r3, #24]
 80052d6:	2b02      	cmp	r3, #2
 80052d8:	d141      	bne.n	800535e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80052da:	4b31      	ldr	r3, [pc, #196]	@ (80053a0 <HAL_RCC_OscConfig+0x478>)
 80052dc:	2200      	movs	r2, #0
 80052de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052e0:	f7fc fde2 	bl	8001ea8 <HAL_GetTick>
 80052e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80052e6:	e008      	b.n	80052fa <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80052e8:	f7fc fdde 	bl	8001ea8 <HAL_GetTick>
 80052ec:	4602      	mov	r2, r0
 80052ee:	693b      	ldr	r3, [r7, #16]
 80052f0:	1ad3      	subs	r3, r2, r3
 80052f2:	2b02      	cmp	r3, #2
 80052f4:	d901      	bls.n	80052fa <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80052f6:	2303      	movs	r3, #3
 80052f8:	e087      	b.n	800540a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80052fa:	4b27      	ldr	r3, [pc, #156]	@ (8005398 <HAL_RCC_OscConfig+0x470>)
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005302:	2b00      	cmp	r3, #0
 8005304:	d1f0      	bne.n	80052e8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	69da      	ldr	r2, [r3, #28]
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	6a1b      	ldr	r3, [r3, #32]
 800530e:	431a      	orrs	r2, r3
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005314:	019b      	lsls	r3, r3, #6
 8005316:	431a      	orrs	r2, r3
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800531c:	085b      	lsrs	r3, r3, #1
 800531e:	3b01      	subs	r3, #1
 8005320:	041b      	lsls	r3, r3, #16
 8005322:	431a      	orrs	r2, r3
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005328:	061b      	lsls	r3, r3, #24
 800532a:	491b      	ldr	r1, [pc, #108]	@ (8005398 <HAL_RCC_OscConfig+0x470>)
 800532c:	4313      	orrs	r3, r2
 800532e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005330:	4b1b      	ldr	r3, [pc, #108]	@ (80053a0 <HAL_RCC_OscConfig+0x478>)
 8005332:	2201      	movs	r2, #1
 8005334:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005336:	f7fc fdb7 	bl	8001ea8 <HAL_GetTick>
 800533a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800533c:	e008      	b.n	8005350 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800533e:	f7fc fdb3 	bl	8001ea8 <HAL_GetTick>
 8005342:	4602      	mov	r2, r0
 8005344:	693b      	ldr	r3, [r7, #16]
 8005346:	1ad3      	subs	r3, r2, r3
 8005348:	2b02      	cmp	r3, #2
 800534a:	d901      	bls.n	8005350 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800534c:	2303      	movs	r3, #3
 800534e:	e05c      	b.n	800540a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005350:	4b11      	ldr	r3, [pc, #68]	@ (8005398 <HAL_RCC_OscConfig+0x470>)
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005358:	2b00      	cmp	r3, #0
 800535a:	d0f0      	beq.n	800533e <HAL_RCC_OscConfig+0x416>
 800535c:	e054      	b.n	8005408 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800535e:	4b10      	ldr	r3, [pc, #64]	@ (80053a0 <HAL_RCC_OscConfig+0x478>)
 8005360:	2200      	movs	r2, #0
 8005362:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005364:	f7fc fda0 	bl	8001ea8 <HAL_GetTick>
 8005368:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800536a:	e008      	b.n	800537e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800536c:	f7fc fd9c 	bl	8001ea8 <HAL_GetTick>
 8005370:	4602      	mov	r2, r0
 8005372:	693b      	ldr	r3, [r7, #16]
 8005374:	1ad3      	subs	r3, r2, r3
 8005376:	2b02      	cmp	r3, #2
 8005378:	d901      	bls.n	800537e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800537a:	2303      	movs	r3, #3
 800537c:	e045      	b.n	800540a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800537e:	4b06      	ldr	r3, [pc, #24]	@ (8005398 <HAL_RCC_OscConfig+0x470>)
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005386:	2b00      	cmp	r3, #0
 8005388:	d1f0      	bne.n	800536c <HAL_RCC_OscConfig+0x444>
 800538a:	e03d      	b.n	8005408 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	699b      	ldr	r3, [r3, #24]
 8005390:	2b01      	cmp	r3, #1
 8005392:	d107      	bne.n	80053a4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005394:	2301      	movs	r3, #1
 8005396:	e038      	b.n	800540a <HAL_RCC_OscConfig+0x4e2>
 8005398:	40023800 	.word	0x40023800
 800539c:	40007000 	.word	0x40007000
 80053a0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80053a4:	4b1b      	ldr	r3, [pc, #108]	@ (8005414 <HAL_RCC_OscConfig+0x4ec>)
 80053a6:	685b      	ldr	r3, [r3, #4]
 80053a8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	699b      	ldr	r3, [r3, #24]
 80053ae:	2b01      	cmp	r3, #1
 80053b0:	d028      	beq.n	8005404 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80053bc:	429a      	cmp	r2, r3
 80053be:	d121      	bne.n	8005404 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80053ca:	429a      	cmp	r2, r3
 80053cc:	d11a      	bne.n	8005404 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80053ce:	68fa      	ldr	r2, [r7, #12]
 80053d0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80053d4:	4013      	ands	r3, r2
 80053d6:	687a      	ldr	r2, [r7, #4]
 80053d8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80053da:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80053dc:	4293      	cmp	r3, r2
 80053de:	d111      	bne.n	8005404 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053ea:	085b      	lsrs	r3, r3, #1
 80053ec:	3b01      	subs	r3, #1
 80053ee:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80053f0:	429a      	cmp	r2, r3
 80053f2:	d107      	bne.n	8005404 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053fe:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005400:	429a      	cmp	r2, r3
 8005402:	d001      	beq.n	8005408 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005404:	2301      	movs	r3, #1
 8005406:	e000      	b.n	800540a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005408:	2300      	movs	r3, #0
}
 800540a:	4618      	mov	r0, r3
 800540c:	3718      	adds	r7, #24
 800540e:	46bd      	mov	sp, r7
 8005410:	bd80      	pop	{r7, pc}
 8005412:	bf00      	nop
 8005414:	40023800 	.word	0x40023800

08005418 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005418:	b580      	push	{r7, lr}
 800541a:	b084      	sub	sp, #16
 800541c:	af00      	add	r7, sp, #0
 800541e:	6078      	str	r0, [r7, #4]
 8005420:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	2b00      	cmp	r3, #0
 8005426:	d101      	bne.n	800542c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005428:	2301      	movs	r3, #1
 800542a:	e0cc      	b.n	80055c6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800542c:	4b68      	ldr	r3, [pc, #416]	@ (80055d0 <HAL_RCC_ClockConfig+0x1b8>)
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	f003 0307 	and.w	r3, r3, #7
 8005434:	683a      	ldr	r2, [r7, #0]
 8005436:	429a      	cmp	r2, r3
 8005438:	d90c      	bls.n	8005454 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800543a:	4b65      	ldr	r3, [pc, #404]	@ (80055d0 <HAL_RCC_ClockConfig+0x1b8>)
 800543c:	683a      	ldr	r2, [r7, #0]
 800543e:	b2d2      	uxtb	r2, r2
 8005440:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005442:	4b63      	ldr	r3, [pc, #396]	@ (80055d0 <HAL_RCC_ClockConfig+0x1b8>)
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	f003 0307 	and.w	r3, r3, #7
 800544a:	683a      	ldr	r2, [r7, #0]
 800544c:	429a      	cmp	r2, r3
 800544e:	d001      	beq.n	8005454 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005450:	2301      	movs	r3, #1
 8005452:	e0b8      	b.n	80055c6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	f003 0302 	and.w	r3, r3, #2
 800545c:	2b00      	cmp	r3, #0
 800545e:	d020      	beq.n	80054a2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	f003 0304 	and.w	r3, r3, #4
 8005468:	2b00      	cmp	r3, #0
 800546a:	d005      	beq.n	8005478 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800546c:	4b59      	ldr	r3, [pc, #356]	@ (80055d4 <HAL_RCC_ClockConfig+0x1bc>)
 800546e:	689b      	ldr	r3, [r3, #8]
 8005470:	4a58      	ldr	r2, [pc, #352]	@ (80055d4 <HAL_RCC_ClockConfig+0x1bc>)
 8005472:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005476:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	f003 0308 	and.w	r3, r3, #8
 8005480:	2b00      	cmp	r3, #0
 8005482:	d005      	beq.n	8005490 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005484:	4b53      	ldr	r3, [pc, #332]	@ (80055d4 <HAL_RCC_ClockConfig+0x1bc>)
 8005486:	689b      	ldr	r3, [r3, #8]
 8005488:	4a52      	ldr	r2, [pc, #328]	@ (80055d4 <HAL_RCC_ClockConfig+0x1bc>)
 800548a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800548e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005490:	4b50      	ldr	r3, [pc, #320]	@ (80055d4 <HAL_RCC_ClockConfig+0x1bc>)
 8005492:	689b      	ldr	r3, [r3, #8]
 8005494:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	689b      	ldr	r3, [r3, #8]
 800549c:	494d      	ldr	r1, [pc, #308]	@ (80055d4 <HAL_RCC_ClockConfig+0x1bc>)
 800549e:	4313      	orrs	r3, r2
 80054a0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f003 0301 	and.w	r3, r3, #1
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d044      	beq.n	8005538 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	685b      	ldr	r3, [r3, #4]
 80054b2:	2b01      	cmp	r3, #1
 80054b4:	d107      	bne.n	80054c6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80054b6:	4b47      	ldr	r3, [pc, #284]	@ (80055d4 <HAL_RCC_ClockConfig+0x1bc>)
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d119      	bne.n	80054f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80054c2:	2301      	movs	r3, #1
 80054c4:	e07f      	b.n	80055c6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	685b      	ldr	r3, [r3, #4]
 80054ca:	2b02      	cmp	r3, #2
 80054cc:	d003      	beq.n	80054d6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80054d2:	2b03      	cmp	r3, #3
 80054d4:	d107      	bne.n	80054e6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80054d6:	4b3f      	ldr	r3, [pc, #252]	@ (80055d4 <HAL_RCC_ClockConfig+0x1bc>)
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d109      	bne.n	80054f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80054e2:	2301      	movs	r3, #1
 80054e4:	e06f      	b.n	80055c6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80054e6:	4b3b      	ldr	r3, [pc, #236]	@ (80055d4 <HAL_RCC_ClockConfig+0x1bc>)
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	f003 0302 	and.w	r3, r3, #2
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d101      	bne.n	80054f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80054f2:	2301      	movs	r3, #1
 80054f4:	e067      	b.n	80055c6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80054f6:	4b37      	ldr	r3, [pc, #220]	@ (80055d4 <HAL_RCC_ClockConfig+0x1bc>)
 80054f8:	689b      	ldr	r3, [r3, #8]
 80054fa:	f023 0203 	bic.w	r2, r3, #3
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	685b      	ldr	r3, [r3, #4]
 8005502:	4934      	ldr	r1, [pc, #208]	@ (80055d4 <HAL_RCC_ClockConfig+0x1bc>)
 8005504:	4313      	orrs	r3, r2
 8005506:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005508:	f7fc fcce 	bl	8001ea8 <HAL_GetTick>
 800550c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800550e:	e00a      	b.n	8005526 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005510:	f7fc fcca 	bl	8001ea8 <HAL_GetTick>
 8005514:	4602      	mov	r2, r0
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	1ad3      	subs	r3, r2, r3
 800551a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800551e:	4293      	cmp	r3, r2
 8005520:	d901      	bls.n	8005526 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005522:	2303      	movs	r3, #3
 8005524:	e04f      	b.n	80055c6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005526:	4b2b      	ldr	r3, [pc, #172]	@ (80055d4 <HAL_RCC_ClockConfig+0x1bc>)
 8005528:	689b      	ldr	r3, [r3, #8]
 800552a:	f003 020c 	and.w	r2, r3, #12
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	685b      	ldr	r3, [r3, #4]
 8005532:	009b      	lsls	r3, r3, #2
 8005534:	429a      	cmp	r2, r3
 8005536:	d1eb      	bne.n	8005510 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005538:	4b25      	ldr	r3, [pc, #148]	@ (80055d0 <HAL_RCC_ClockConfig+0x1b8>)
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	f003 0307 	and.w	r3, r3, #7
 8005540:	683a      	ldr	r2, [r7, #0]
 8005542:	429a      	cmp	r2, r3
 8005544:	d20c      	bcs.n	8005560 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005546:	4b22      	ldr	r3, [pc, #136]	@ (80055d0 <HAL_RCC_ClockConfig+0x1b8>)
 8005548:	683a      	ldr	r2, [r7, #0]
 800554a:	b2d2      	uxtb	r2, r2
 800554c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800554e:	4b20      	ldr	r3, [pc, #128]	@ (80055d0 <HAL_RCC_ClockConfig+0x1b8>)
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	f003 0307 	and.w	r3, r3, #7
 8005556:	683a      	ldr	r2, [r7, #0]
 8005558:	429a      	cmp	r2, r3
 800555a:	d001      	beq.n	8005560 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800555c:	2301      	movs	r3, #1
 800555e:	e032      	b.n	80055c6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	f003 0304 	and.w	r3, r3, #4
 8005568:	2b00      	cmp	r3, #0
 800556a:	d008      	beq.n	800557e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800556c:	4b19      	ldr	r3, [pc, #100]	@ (80055d4 <HAL_RCC_ClockConfig+0x1bc>)
 800556e:	689b      	ldr	r3, [r3, #8]
 8005570:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	68db      	ldr	r3, [r3, #12]
 8005578:	4916      	ldr	r1, [pc, #88]	@ (80055d4 <HAL_RCC_ClockConfig+0x1bc>)
 800557a:	4313      	orrs	r3, r2
 800557c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	f003 0308 	and.w	r3, r3, #8
 8005586:	2b00      	cmp	r3, #0
 8005588:	d009      	beq.n	800559e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800558a:	4b12      	ldr	r3, [pc, #72]	@ (80055d4 <HAL_RCC_ClockConfig+0x1bc>)
 800558c:	689b      	ldr	r3, [r3, #8]
 800558e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	691b      	ldr	r3, [r3, #16]
 8005596:	00db      	lsls	r3, r3, #3
 8005598:	490e      	ldr	r1, [pc, #56]	@ (80055d4 <HAL_RCC_ClockConfig+0x1bc>)
 800559a:	4313      	orrs	r3, r2
 800559c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800559e:	f000 f889 	bl	80056b4 <HAL_RCC_GetSysClockFreq>
 80055a2:	4602      	mov	r2, r0
 80055a4:	4b0b      	ldr	r3, [pc, #44]	@ (80055d4 <HAL_RCC_ClockConfig+0x1bc>)
 80055a6:	689b      	ldr	r3, [r3, #8]
 80055a8:	091b      	lsrs	r3, r3, #4
 80055aa:	f003 030f 	and.w	r3, r3, #15
 80055ae:	490a      	ldr	r1, [pc, #40]	@ (80055d8 <HAL_RCC_ClockConfig+0x1c0>)
 80055b0:	5ccb      	ldrb	r3, [r1, r3]
 80055b2:	fa22 f303 	lsr.w	r3, r2, r3
 80055b6:	4a09      	ldr	r2, [pc, #36]	@ (80055dc <HAL_RCC_ClockConfig+0x1c4>)
 80055b8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80055ba:	4b09      	ldr	r3, [pc, #36]	@ (80055e0 <HAL_RCC_ClockConfig+0x1c8>)
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	4618      	mov	r0, r3
 80055c0:	f7fc fc2e 	bl	8001e20 <HAL_InitTick>

  return HAL_OK;
 80055c4:	2300      	movs	r3, #0
}
 80055c6:	4618      	mov	r0, r3
 80055c8:	3710      	adds	r7, #16
 80055ca:	46bd      	mov	sp, r7
 80055cc:	bd80      	pop	{r7, pc}
 80055ce:	bf00      	nop
 80055d0:	40023c00 	.word	0x40023c00
 80055d4:	40023800 	.word	0x40023800
 80055d8:	0800c520 	.word	0x0800c520
 80055dc:	20000014 	.word	0x20000014
 80055e0:	20000018 	.word	0x20000018

080055e4 <HAL_RCC_MCOConfig>:
  * @note  For STM32F410Rx devices to output I2SCLK clock on MCO2 you should have
  *        at last one of the SPI clocks enabled (SPI1, SPI2 or SPI5).
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 80055e4:	b580      	push	{r7, lr}
 80055e6:	b08c      	sub	sp, #48	@ 0x30
 80055e8:	af00      	add	r7, sp, #0
 80055ea:	60f8      	str	r0, [r7, #12]
 80055ec:	60b9      	str	r1, [r7, #8]
 80055ee:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if (RCC_MCOx == RCC_MCO1)
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d129      	bne.n	800564a <HAL_RCC_MCOConfig+0x66>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    __MCO1_CLK_ENABLE();
 80055f6:	2300      	movs	r3, #0
 80055f8:	61bb      	str	r3, [r7, #24]
 80055fa:	4b2b      	ldr	r3, [pc, #172]	@ (80056a8 <HAL_RCC_MCOConfig+0xc4>)
 80055fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055fe:	4a2a      	ldr	r2, [pc, #168]	@ (80056a8 <HAL_RCC_MCOConfig+0xc4>)
 8005600:	f043 0301 	orr.w	r3, r3, #1
 8005604:	6313      	str	r3, [r2, #48]	@ 0x30
 8005606:	4b28      	ldr	r3, [pc, #160]	@ (80056a8 <HAL_RCC_MCOConfig+0xc4>)
 8005608:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800560a:	f003 0301 	and.w	r3, r3, #1
 800560e:	61bb      	str	r3, [r7, #24]
 8005610:	69bb      	ldr	r3, [r7, #24]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 8005612:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005616:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005618:	2302      	movs	r3, #2
 800561a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800561c:	2303      	movs	r3, #3
 800561e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005620:	2300      	movs	r3, #0
 8005622:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8005624:	2300      	movs	r3, #0
 8005626:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8005628:	f107 031c 	add.w	r3, r7, #28
 800562c:	4619      	mov	r1, r3
 800562e:	481f      	ldr	r0, [pc, #124]	@ (80056ac <HAL_RCC_MCOConfig+0xc8>)
 8005630:	f7fc fdac 	bl	800218c <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[2:0] bits then Select MCO1 clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 8005634:	4b1c      	ldr	r3, [pc, #112]	@ (80056a8 <HAL_RCC_MCOConfig+0xc4>)
 8005636:	689b      	ldr	r3, [r3, #8]
 8005638:	f023 62ec 	bic.w	r2, r3, #123731968	@ 0x7600000
 800563c:	68b9      	ldr	r1, [r7, #8]
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	430b      	orrs	r3, r1
 8005642:	4919      	ldr	r1, [pc, #100]	@ (80056a8 <HAL_RCC_MCOConfig+0xc4>)
 8005644:	4313      	orrs	r3, r2
 8005646:	608b      	str	r3, [r1, #8]
#if defined(RCC_CFGR_MCO2EN)
    __HAL_RCC_MCO2_ENABLE();
#endif /* RCC_CFGR_MCO2EN */
  }
#endif /* RCC_CFGR_MCO2 */
}
 8005648:	e029      	b.n	800569e <HAL_RCC_MCOConfig+0xba>
    __MCO2_CLK_ENABLE();
 800564a:	2300      	movs	r3, #0
 800564c:	617b      	str	r3, [r7, #20]
 800564e:	4b16      	ldr	r3, [pc, #88]	@ (80056a8 <HAL_RCC_MCOConfig+0xc4>)
 8005650:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005652:	4a15      	ldr	r2, [pc, #84]	@ (80056a8 <HAL_RCC_MCOConfig+0xc4>)
 8005654:	f043 0304 	orr.w	r3, r3, #4
 8005658:	6313      	str	r3, [r2, #48]	@ 0x30
 800565a:	4b13      	ldr	r3, [pc, #76]	@ (80056a8 <HAL_RCC_MCOConfig+0xc4>)
 800565c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800565e:	f003 0304 	and.w	r3, r3, #4
 8005662:	617b      	str	r3, [r7, #20]
 8005664:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MCO2_PIN;
 8005666:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800566a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800566c:	2302      	movs	r3, #2
 800566e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005670:	2303      	movs	r3, #3
 8005672:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005674:	2300      	movs	r3, #0
 8005676:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8005678:	2300      	movs	r3, #0
 800567a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 800567c:	f107 031c 	add.w	r3, r7, #28
 8005680:	4619      	mov	r1, r3
 8005682:	480b      	ldr	r0, [pc, #44]	@ (80056b0 <HAL_RCC_MCOConfig+0xcc>)
 8005684:	f7fc fd82 	bl	800218c <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3U)));
 8005688:	4b07      	ldr	r3, [pc, #28]	@ (80056a8 <HAL_RCC_MCOConfig+0xc4>)
 800568a:	689b      	ldr	r3, [r3, #8]
 800568c:	f023 4278 	bic.w	r2, r3, #4160749568	@ 0xf8000000
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	00d9      	lsls	r1, r3, #3
 8005694:	68bb      	ldr	r3, [r7, #8]
 8005696:	430b      	orrs	r3, r1
 8005698:	4903      	ldr	r1, [pc, #12]	@ (80056a8 <HAL_RCC_MCOConfig+0xc4>)
 800569a:	4313      	orrs	r3, r2
 800569c:	608b      	str	r3, [r1, #8]
}
 800569e:	bf00      	nop
 80056a0:	3730      	adds	r7, #48	@ 0x30
 80056a2:	46bd      	mov	sp, r7
 80056a4:	bd80      	pop	{r7, pc}
 80056a6:	bf00      	nop
 80056a8:	40023800 	.word	0x40023800
 80056ac:	40020000 	.word	0x40020000
 80056b0:	40020800 	.word	0x40020800

080056b4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80056b4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80056b8:	b090      	sub	sp, #64	@ 0x40
 80056ba:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80056bc:	2300      	movs	r3, #0
 80056be:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80056c0:	2300      	movs	r3, #0
 80056c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80056c4:	2300      	movs	r3, #0
 80056c6:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80056c8:	2300      	movs	r3, #0
 80056ca:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80056cc:	4b59      	ldr	r3, [pc, #356]	@ (8005834 <HAL_RCC_GetSysClockFreq+0x180>)
 80056ce:	689b      	ldr	r3, [r3, #8]
 80056d0:	f003 030c 	and.w	r3, r3, #12
 80056d4:	2b08      	cmp	r3, #8
 80056d6:	d00d      	beq.n	80056f4 <HAL_RCC_GetSysClockFreq+0x40>
 80056d8:	2b08      	cmp	r3, #8
 80056da:	f200 80a1 	bhi.w	8005820 <HAL_RCC_GetSysClockFreq+0x16c>
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d002      	beq.n	80056e8 <HAL_RCC_GetSysClockFreq+0x34>
 80056e2:	2b04      	cmp	r3, #4
 80056e4:	d003      	beq.n	80056ee <HAL_RCC_GetSysClockFreq+0x3a>
 80056e6:	e09b      	b.n	8005820 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80056e8:	4b53      	ldr	r3, [pc, #332]	@ (8005838 <HAL_RCC_GetSysClockFreq+0x184>)
 80056ea:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80056ec:	e09b      	b.n	8005826 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80056ee:	4b53      	ldr	r3, [pc, #332]	@ (800583c <HAL_RCC_GetSysClockFreq+0x188>)
 80056f0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80056f2:	e098      	b.n	8005826 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80056f4:	4b4f      	ldr	r3, [pc, #316]	@ (8005834 <HAL_RCC_GetSysClockFreq+0x180>)
 80056f6:	685b      	ldr	r3, [r3, #4]
 80056f8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80056fc:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80056fe:	4b4d      	ldr	r3, [pc, #308]	@ (8005834 <HAL_RCC_GetSysClockFreq+0x180>)
 8005700:	685b      	ldr	r3, [r3, #4]
 8005702:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005706:	2b00      	cmp	r3, #0
 8005708:	d028      	beq.n	800575c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800570a:	4b4a      	ldr	r3, [pc, #296]	@ (8005834 <HAL_RCC_GetSysClockFreq+0x180>)
 800570c:	685b      	ldr	r3, [r3, #4]
 800570e:	099b      	lsrs	r3, r3, #6
 8005710:	2200      	movs	r2, #0
 8005712:	623b      	str	r3, [r7, #32]
 8005714:	627a      	str	r2, [r7, #36]	@ 0x24
 8005716:	6a3b      	ldr	r3, [r7, #32]
 8005718:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800571c:	2100      	movs	r1, #0
 800571e:	4b47      	ldr	r3, [pc, #284]	@ (800583c <HAL_RCC_GetSysClockFreq+0x188>)
 8005720:	fb03 f201 	mul.w	r2, r3, r1
 8005724:	2300      	movs	r3, #0
 8005726:	fb00 f303 	mul.w	r3, r0, r3
 800572a:	4413      	add	r3, r2
 800572c:	4a43      	ldr	r2, [pc, #268]	@ (800583c <HAL_RCC_GetSysClockFreq+0x188>)
 800572e:	fba0 1202 	umull	r1, r2, r0, r2
 8005732:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005734:	460a      	mov	r2, r1
 8005736:	62ba      	str	r2, [r7, #40]	@ 0x28
 8005738:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800573a:	4413      	add	r3, r2
 800573c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800573e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005740:	2200      	movs	r2, #0
 8005742:	61bb      	str	r3, [r7, #24]
 8005744:	61fa      	str	r2, [r7, #28]
 8005746:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800574a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800574e:	f7fa fd8f 	bl	8000270 <__aeabi_uldivmod>
 8005752:	4602      	mov	r2, r0
 8005754:	460b      	mov	r3, r1
 8005756:	4613      	mov	r3, r2
 8005758:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800575a:	e053      	b.n	8005804 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800575c:	4b35      	ldr	r3, [pc, #212]	@ (8005834 <HAL_RCC_GetSysClockFreq+0x180>)
 800575e:	685b      	ldr	r3, [r3, #4]
 8005760:	099b      	lsrs	r3, r3, #6
 8005762:	2200      	movs	r2, #0
 8005764:	613b      	str	r3, [r7, #16]
 8005766:	617a      	str	r2, [r7, #20]
 8005768:	693b      	ldr	r3, [r7, #16]
 800576a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800576e:	f04f 0b00 	mov.w	fp, #0
 8005772:	4652      	mov	r2, sl
 8005774:	465b      	mov	r3, fp
 8005776:	f04f 0000 	mov.w	r0, #0
 800577a:	f04f 0100 	mov.w	r1, #0
 800577e:	0159      	lsls	r1, r3, #5
 8005780:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005784:	0150      	lsls	r0, r2, #5
 8005786:	4602      	mov	r2, r0
 8005788:	460b      	mov	r3, r1
 800578a:	ebb2 080a 	subs.w	r8, r2, sl
 800578e:	eb63 090b 	sbc.w	r9, r3, fp
 8005792:	f04f 0200 	mov.w	r2, #0
 8005796:	f04f 0300 	mov.w	r3, #0
 800579a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800579e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80057a2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80057a6:	ebb2 0408 	subs.w	r4, r2, r8
 80057aa:	eb63 0509 	sbc.w	r5, r3, r9
 80057ae:	f04f 0200 	mov.w	r2, #0
 80057b2:	f04f 0300 	mov.w	r3, #0
 80057b6:	00eb      	lsls	r3, r5, #3
 80057b8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80057bc:	00e2      	lsls	r2, r4, #3
 80057be:	4614      	mov	r4, r2
 80057c0:	461d      	mov	r5, r3
 80057c2:	eb14 030a 	adds.w	r3, r4, sl
 80057c6:	603b      	str	r3, [r7, #0]
 80057c8:	eb45 030b 	adc.w	r3, r5, fp
 80057cc:	607b      	str	r3, [r7, #4]
 80057ce:	f04f 0200 	mov.w	r2, #0
 80057d2:	f04f 0300 	mov.w	r3, #0
 80057d6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80057da:	4629      	mov	r1, r5
 80057dc:	028b      	lsls	r3, r1, #10
 80057de:	4621      	mov	r1, r4
 80057e0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80057e4:	4621      	mov	r1, r4
 80057e6:	028a      	lsls	r2, r1, #10
 80057e8:	4610      	mov	r0, r2
 80057ea:	4619      	mov	r1, r3
 80057ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80057ee:	2200      	movs	r2, #0
 80057f0:	60bb      	str	r3, [r7, #8]
 80057f2:	60fa      	str	r2, [r7, #12]
 80057f4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80057f8:	f7fa fd3a 	bl	8000270 <__aeabi_uldivmod>
 80057fc:	4602      	mov	r2, r0
 80057fe:	460b      	mov	r3, r1
 8005800:	4613      	mov	r3, r2
 8005802:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005804:	4b0b      	ldr	r3, [pc, #44]	@ (8005834 <HAL_RCC_GetSysClockFreq+0x180>)
 8005806:	685b      	ldr	r3, [r3, #4]
 8005808:	0c1b      	lsrs	r3, r3, #16
 800580a:	f003 0303 	and.w	r3, r3, #3
 800580e:	3301      	adds	r3, #1
 8005810:	005b      	lsls	r3, r3, #1
 8005812:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8005814:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005816:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005818:	fbb2 f3f3 	udiv	r3, r2, r3
 800581c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800581e:	e002      	b.n	8005826 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005820:	4b05      	ldr	r3, [pc, #20]	@ (8005838 <HAL_RCC_GetSysClockFreq+0x184>)
 8005822:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005824:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005826:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8005828:	4618      	mov	r0, r3
 800582a:	3740      	adds	r7, #64	@ 0x40
 800582c:	46bd      	mov	sp, r7
 800582e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005832:	bf00      	nop
 8005834:	40023800 	.word	0x40023800
 8005838:	00f42400 	.word	0x00f42400
 800583c:	017d7840 	.word	0x017d7840

08005840 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005840:	b480      	push	{r7}
 8005842:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005844:	4b03      	ldr	r3, [pc, #12]	@ (8005854 <HAL_RCC_GetHCLKFreq+0x14>)
 8005846:	681b      	ldr	r3, [r3, #0]
}
 8005848:	4618      	mov	r0, r3
 800584a:	46bd      	mov	sp, r7
 800584c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005850:	4770      	bx	lr
 8005852:	bf00      	nop
 8005854:	20000014 	.word	0x20000014

08005858 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005858:	b580      	push	{r7, lr}
 800585a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800585c:	f7ff fff0 	bl	8005840 <HAL_RCC_GetHCLKFreq>
 8005860:	4602      	mov	r2, r0
 8005862:	4b05      	ldr	r3, [pc, #20]	@ (8005878 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005864:	689b      	ldr	r3, [r3, #8]
 8005866:	0a9b      	lsrs	r3, r3, #10
 8005868:	f003 0307 	and.w	r3, r3, #7
 800586c:	4903      	ldr	r1, [pc, #12]	@ (800587c <HAL_RCC_GetPCLK1Freq+0x24>)
 800586e:	5ccb      	ldrb	r3, [r1, r3]
 8005870:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005874:	4618      	mov	r0, r3
 8005876:	bd80      	pop	{r7, pc}
 8005878:	40023800 	.word	0x40023800
 800587c:	0800c530 	.word	0x0800c530

08005880 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005880:	b580      	push	{r7, lr}
 8005882:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005884:	f7ff ffdc 	bl	8005840 <HAL_RCC_GetHCLKFreq>
 8005888:	4602      	mov	r2, r0
 800588a:	4b05      	ldr	r3, [pc, #20]	@ (80058a0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800588c:	689b      	ldr	r3, [r3, #8]
 800588e:	0b5b      	lsrs	r3, r3, #13
 8005890:	f003 0307 	and.w	r3, r3, #7
 8005894:	4903      	ldr	r1, [pc, #12]	@ (80058a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005896:	5ccb      	ldrb	r3, [r1, r3]
 8005898:	fa22 f303 	lsr.w	r3, r2, r3
}
 800589c:	4618      	mov	r0, r3
 800589e:	bd80      	pop	{r7, pc}
 80058a0:	40023800 	.word	0x40023800
 80058a4:	0800c530 	.word	0x0800c530

080058a8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80058a8:	b580      	push	{r7, lr}
 80058aa:	b082      	sub	sp, #8
 80058ac:	af00      	add	r7, sp, #0
 80058ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d101      	bne.n	80058ba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80058b6:	2301      	movs	r3, #1
 80058b8:	e041      	b.n	800593e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80058c0:	b2db      	uxtb	r3, r3
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d106      	bne.n	80058d4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	2200      	movs	r2, #0
 80058ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80058ce:	6878      	ldr	r0, [r7, #4]
 80058d0:	f7fc f98c 	bl	8001bec <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	2202      	movs	r2, #2
 80058d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681a      	ldr	r2, [r3, #0]
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	3304      	adds	r3, #4
 80058e4:	4619      	mov	r1, r3
 80058e6:	4610      	mov	r0, r2
 80058e8:	f000 fad8 	bl	8005e9c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	2201      	movs	r2, #1
 80058f0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	2201      	movs	r2, #1
 80058f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	2201      	movs	r2, #1
 8005900:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	2201      	movs	r2, #1
 8005908:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	2201      	movs	r2, #1
 8005910:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	2201      	movs	r2, #1
 8005918:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	2201      	movs	r2, #1
 8005920:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	2201      	movs	r2, #1
 8005928:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	2201      	movs	r2, #1
 8005930:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	2201      	movs	r2, #1
 8005938:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800593c:	2300      	movs	r3, #0
}
 800593e:	4618      	mov	r0, r3
 8005940:	3708      	adds	r7, #8
 8005942:	46bd      	mov	sp, r7
 8005944:	bd80      	pop	{r7, pc}

08005946 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005946:	b580      	push	{r7, lr}
 8005948:	b082      	sub	sp, #8
 800594a:	af00      	add	r7, sp, #0
 800594c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	2b00      	cmp	r3, #0
 8005952:	d101      	bne.n	8005958 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005954:	2301      	movs	r3, #1
 8005956:	e041      	b.n	80059dc <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800595e:	b2db      	uxtb	r3, r3
 8005960:	2b00      	cmp	r3, #0
 8005962:	d106      	bne.n	8005972 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	2200      	movs	r2, #0
 8005968:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800596c:	6878      	ldr	r0, [r7, #4]
 800596e:	f000 f839 	bl	80059e4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	2202      	movs	r2, #2
 8005976:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681a      	ldr	r2, [r3, #0]
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	3304      	adds	r3, #4
 8005982:	4619      	mov	r1, r3
 8005984:	4610      	mov	r0, r2
 8005986:	f000 fa89 	bl	8005e9c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	2201      	movs	r2, #1
 800598e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	2201      	movs	r2, #1
 8005996:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	2201      	movs	r2, #1
 800599e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	2201      	movs	r2, #1
 80059a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	2201      	movs	r2, #1
 80059ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	2201      	movs	r2, #1
 80059b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	2201      	movs	r2, #1
 80059be:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	2201      	movs	r2, #1
 80059c6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	2201      	movs	r2, #1
 80059ce:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	2201      	movs	r2, #1
 80059d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80059da:	2300      	movs	r3, #0
}
 80059dc:	4618      	mov	r0, r3
 80059de:	3708      	adds	r7, #8
 80059e0:	46bd      	mov	sp, r7
 80059e2:	bd80      	pop	{r7, pc}

080059e4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80059e4:	b480      	push	{r7}
 80059e6:	b083      	sub	sp, #12
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80059ec:	bf00      	nop
 80059ee:	370c      	adds	r7, #12
 80059f0:	46bd      	mov	sp, r7
 80059f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f6:	4770      	bx	lr

080059f8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80059f8:	b580      	push	{r7, lr}
 80059fa:	b084      	sub	sp, #16
 80059fc:	af00      	add	r7, sp, #0
 80059fe:	6078      	str	r0, [r7, #4]
 8005a00:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005a02:	683b      	ldr	r3, [r7, #0]
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d109      	bne.n	8005a1c <HAL_TIM_PWM_Start+0x24>
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005a0e:	b2db      	uxtb	r3, r3
 8005a10:	2b01      	cmp	r3, #1
 8005a12:	bf14      	ite	ne
 8005a14:	2301      	movne	r3, #1
 8005a16:	2300      	moveq	r3, #0
 8005a18:	b2db      	uxtb	r3, r3
 8005a1a:	e022      	b.n	8005a62 <HAL_TIM_PWM_Start+0x6a>
 8005a1c:	683b      	ldr	r3, [r7, #0]
 8005a1e:	2b04      	cmp	r3, #4
 8005a20:	d109      	bne.n	8005a36 <HAL_TIM_PWM_Start+0x3e>
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005a28:	b2db      	uxtb	r3, r3
 8005a2a:	2b01      	cmp	r3, #1
 8005a2c:	bf14      	ite	ne
 8005a2e:	2301      	movne	r3, #1
 8005a30:	2300      	moveq	r3, #0
 8005a32:	b2db      	uxtb	r3, r3
 8005a34:	e015      	b.n	8005a62 <HAL_TIM_PWM_Start+0x6a>
 8005a36:	683b      	ldr	r3, [r7, #0]
 8005a38:	2b08      	cmp	r3, #8
 8005a3a:	d109      	bne.n	8005a50 <HAL_TIM_PWM_Start+0x58>
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005a42:	b2db      	uxtb	r3, r3
 8005a44:	2b01      	cmp	r3, #1
 8005a46:	bf14      	ite	ne
 8005a48:	2301      	movne	r3, #1
 8005a4a:	2300      	moveq	r3, #0
 8005a4c:	b2db      	uxtb	r3, r3
 8005a4e:	e008      	b.n	8005a62 <HAL_TIM_PWM_Start+0x6a>
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005a56:	b2db      	uxtb	r3, r3
 8005a58:	2b01      	cmp	r3, #1
 8005a5a:	bf14      	ite	ne
 8005a5c:	2301      	movne	r3, #1
 8005a5e:	2300      	moveq	r3, #0
 8005a60:	b2db      	uxtb	r3, r3
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d001      	beq.n	8005a6a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005a66:	2301      	movs	r3, #1
 8005a68:	e07c      	b.n	8005b64 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005a6a:	683b      	ldr	r3, [r7, #0]
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d104      	bne.n	8005a7a <HAL_TIM_PWM_Start+0x82>
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	2202      	movs	r2, #2
 8005a74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005a78:	e013      	b.n	8005aa2 <HAL_TIM_PWM_Start+0xaa>
 8005a7a:	683b      	ldr	r3, [r7, #0]
 8005a7c:	2b04      	cmp	r3, #4
 8005a7e:	d104      	bne.n	8005a8a <HAL_TIM_PWM_Start+0x92>
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	2202      	movs	r2, #2
 8005a84:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005a88:	e00b      	b.n	8005aa2 <HAL_TIM_PWM_Start+0xaa>
 8005a8a:	683b      	ldr	r3, [r7, #0]
 8005a8c:	2b08      	cmp	r3, #8
 8005a8e:	d104      	bne.n	8005a9a <HAL_TIM_PWM_Start+0xa2>
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	2202      	movs	r2, #2
 8005a94:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005a98:	e003      	b.n	8005aa2 <HAL_TIM_PWM_Start+0xaa>
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	2202      	movs	r2, #2
 8005a9e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	2201      	movs	r2, #1
 8005aa8:	6839      	ldr	r1, [r7, #0]
 8005aaa:	4618      	mov	r0, r3
 8005aac:	f000 fce6 	bl	800647c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	4a2d      	ldr	r2, [pc, #180]	@ (8005b6c <HAL_TIM_PWM_Start+0x174>)
 8005ab6:	4293      	cmp	r3, r2
 8005ab8:	d004      	beq.n	8005ac4 <HAL_TIM_PWM_Start+0xcc>
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	4a2c      	ldr	r2, [pc, #176]	@ (8005b70 <HAL_TIM_PWM_Start+0x178>)
 8005ac0:	4293      	cmp	r3, r2
 8005ac2:	d101      	bne.n	8005ac8 <HAL_TIM_PWM_Start+0xd0>
 8005ac4:	2301      	movs	r3, #1
 8005ac6:	e000      	b.n	8005aca <HAL_TIM_PWM_Start+0xd2>
 8005ac8:	2300      	movs	r3, #0
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d007      	beq.n	8005ade <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005adc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	4a22      	ldr	r2, [pc, #136]	@ (8005b6c <HAL_TIM_PWM_Start+0x174>)
 8005ae4:	4293      	cmp	r3, r2
 8005ae6:	d022      	beq.n	8005b2e <HAL_TIM_PWM_Start+0x136>
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005af0:	d01d      	beq.n	8005b2e <HAL_TIM_PWM_Start+0x136>
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	4a1f      	ldr	r2, [pc, #124]	@ (8005b74 <HAL_TIM_PWM_Start+0x17c>)
 8005af8:	4293      	cmp	r3, r2
 8005afa:	d018      	beq.n	8005b2e <HAL_TIM_PWM_Start+0x136>
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	4a1d      	ldr	r2, [pc, #116]	@ (8005b78 <HAL_TIM_PWM_Start+0x180>)
 8005b02:	4293      	cmp	r3, r2
 8005b04:	d013      	beq.n	8005b2e <HAL_TIM_PWM_Start+0x136>
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	4a1c      	ldr	r2, [pc, #112]	@ (8005b7c <HAL_TIM_PWM_Start+0x184>)
 8005b0c:	4293      	cmp	r3, r2
 8005b0e:	d00e      	beq.n	8005b2e <HAL_TIM_PWM_Start+0x136>
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	4a16      	ldr	r2, [pc, #88]	@ (8005b70 <HAL_TIM_PWM_Start+0x178>)
 8005b16:	4293      	cmp	r3, r2
 8005b18:	d009      	beq.n	8005b2e <HAL_TIM_PWM_Start+0x136>
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	4a18      	ldr	r2, [pc, #96]	@ (8005b80 <HAL_TIM_PWM_Start+0x188>)
 8005b20:	4293      	cmp	r3, r2
 8005b22:	d004      	beq.n	8005b2e <HAL_TIM_PWM_Start+0x136>
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	4a16      	ldr	r2, [pc, #88]	@ (8005b84 <HAL_TIM_PWM_Start+0x18c>)
 8005b2a:	4293      	cmp	r3, r2
 8005b2c:	d111      	bne.n	8005b52 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	689b      	ldr	r3, [r3, #8]
 8005b34:	f003 0307 	and.w	r3, r3, #7
 8005b38:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	2b06      	cmp	r3, #6
 8005b3e:	d010      	beq.n	8005b62 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	681a      	ldr	r2, [r3, #0]
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	f042 0201 	orr.w	r2, r2, #1
 8005b4e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b50:	e007      	b.n	8005b62 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	681a      	ldr	r2, [r3, #0]
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	f042 0201 	orr.w	r2, r2, #1
 8005b60:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005b62:	2300      	movs	r3, #0
}
 8005b64:	4618      	mov	r0, r3
 8005b66:	3710      	adds	r7, #16
 8005b68:	46bd      	mov	sp, r7
 8005b6a:	bd80      	pop	{r7, pc}
 8005b6c:	40010000 	.word	0x40010000
 8005b70:	40010400 	.word	0x40010400
 8005b74:	40000400 	.word	0x40000400
 8005b78:	40000800 	.word	0x40000800
 8005b7c:	40000c00 	.word	0x40000c00
 8005b80:	40014000 	.word	0x40014000
 8005b84:	40001800 	.word	0x40001800

08005b88 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005b88:	b580      	push	{r7, lr}
 8005b8a:	b086      	sub	sp, #24
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	60f8      	str	r0, [r7, #12]
 8005b90:	60b9      	str	r1, [r7, #8]
 8005b92:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005b94:	2300      	movs	r3, #0
 8005b96:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005b9e:	2b01      	cmp	r3, #1
 8005ba0:	d101      	bne.n	8005ba6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005ba2:	2302      	movs	r3, #2
 8005ba4:	e0ae      	b.n	8005d04 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	2201      	movs	r2, #1
 8005baa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	2b0c      	cmp	r3, #12
 8005bb2:	f200 809f 	bhi.w	8005cf4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005bb6:	a201      	add	r2, pc, #4	@ (adr r2, 8005bbc <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005bb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bbc:	08005bf1 	.word	0x08005bf1
 8005bc0:	08005cf5 	.word	0x08005cf5
 8005bc4:	08005cf5 	.word	0x08005cf5
 8005bc8:	08005cf5 	.word	0x08005cf5
 8005bcc:	08005c31 	.word	0x08005c31
 8005bd0:	08005cf5 	.word	0x08005cf5
 8005bd4:	08005cf5 	.word	0x08005cf5
 8005bd8:	08005cf5 	.word	0x08005cf5
 8005bdc:	08005c73 	.word	0x08005c73
 8005be0:	08005cf5 	.word	0x08005cf5
 8005be4:	08005cf5 	.word	0x08005cf5
 8005be8:	08005cf5 	.word	0x08005cf5
 8005bec:	08005cb3 	.word	0x08005cb3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	68b9      	ldr	r1, [r7, #8]
 8005bf6:	4618      	mov	r0, r3
 8005bf8:	f000 f9f6 	bl	8005fe8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	699a      	ldr	r2, [r3, #24]
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	f042 0208 	orr.w	r2, r2, #8
 8005c0a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	699a      	ldr	r2, [r3, #24]
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	f022 0204 	bic.w	r2, r2, #4
 8005c1a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	6999      	ldr	r1, [r3, #24]
 8005c22:	68bb      	ldr	r3, [r7, #8]
 8005c24:	691a      	ldr	r2, [r3, #16]
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	430a      	orrs	r2, r1
 8005c2c:	619a      	str	r2, [r3, #24]
      break;
 8005c2e:	e064      	b.n	8005cfa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	68b9      	ldr	r1, [r7, #8]
 8005c36:	4618      	mov	r0, r3
 8005c38:	f000 fa46 	bl	80060c8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	699a      	ldr	r2, [r3, #24]
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005c4a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	699a      	ldr	r2, [r3, #24]
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005c5a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	6999      	ldr	r1, [r3, #24]
 8005c62:	68bb      	ldr	r3, [r7, #8]
 8005c64:	691b      	ldr	r3, [r3, #16]
 8005c66:	021a      	lsls	r2, r3, #8
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	430a      	orrs	r2, r1
 8005c6e:	619a      	str	r2, [r3, #24]
      break;
 8005c70:	e043      	b.n	8005cfa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	68b9      	ldr	r1, [r7, #8]
 8005c78:	4618      	mov	r0, r3
 8005c7a:	f000 fa9b 	bl	80061b4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	69da      	ldr	r2, [r3, #28]
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	f042 0208 	orr.w	r2, r2, #8
 8005c8c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	69da      	ldr	r2, [r3, #28]
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	f022 0204 	bic.w	r2, r2, #4
 8005c9c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	69d9      	ldr	r1, [r3, #28]
 8005ca4:	68bb      	ldr	r3, [r7, #8]
 8005ca6:	691a      	ldr	r2, [r3, #16]
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	430a      	orrs	r2, r1
 8005cae:	61da      	str	r2, [r3, #28]
      break;
 8005cb0:	e023      	b.n	8005cfa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	68b9      	ldr	r1, [r7, #8]
 8005cb8:	4618      	mov	r0, r3
 8005cba:	f000 faef 	bl	800629c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	69da      	ldr	r2, [r3, #28]
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005ccc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	69da      	ldr	r2, [r3, #28]
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005cdc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	69d9      	ldr	r1, [r3, #28]
 8005ce4:	68bb      	ldr	r3, [r7, #8]
 8005ce6:	691b      	ldr	r3, [r3, #16]
 8005ce8:	021a      	lsls	r2, r3, #8
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	430a      	orrs	r2, r1
 8005cf0:	61da      	str	r2, [r3, #28]
      break;
 8005cf2:	e002      	b.n	8005cfa <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005cf4:	2301      	movs	r3, #1
 8005cf6:	75fb      	strb	r3, [r7, #23]
      break;
 8005cf8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	2200      	movs	r2, #0
 8005cfe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005d02:	7dfb      	ldrb	r3, [r7, #23]
}
 8005d04:	4618      	mov	r0, r3
 8005d06:	3718      	adds	r7, #24
 8005d08:	46bd      	mov	sp, r7
 8005d0a:	bd80      	pop	{r7, pc}

08005d0c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005d0c:	b580      	push	{r7, lr}
 8005d0e:	b084      	sub	sp, #16
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	6078      	str	r0, [r7, #4]
 8005d14:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005d16:	2300      	movs	r3, #0
 8005d18:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005d20:	2b01      	cmp	r3, #1
 8005d22:	d101      	bne.n	8005d28 <HAL_TIM_ConfigClockSource+0x1c>
 8005d24:	2302      	movs	r3, #2
 8005d26:	e0b4      	b.n	8005e92 <HAL_TIM_ConfigClockSource+0x186>
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	2201      	movs	r2, #1
 8005d2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	2202      	movs	r2, #2
 8005d34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	689b      	ldr	r3, [r3, #8]
 8005d3e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005d40:	68bb      	ldr	r3, [r7, #8]
 8005d42:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005d46:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005d48:	68bb      	ldr	r3, [r7, #8]
 8005d4a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005d4e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	68ba      	ldr	r2, [r7, #8]
 8005d56:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005d58:	683b      	ldr	r3, [r7, #0]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005d60:	d03e      	beq.n	8005de0 <HAL_TIM_ConfigClockSource+0xd4>
 8005d62:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005d66:	f200 8087 	bhi.w	8005e78 <HAL_TIM_ConfigClockSource+0x16c>
 8005d6a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005d6e:	f000 8086 	beq.w	8005e7e <HAL_TIM_ConfigClockSource+0x172>
 8005d72:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005d76:	d87f      	bhi.n	8005e78 <HAL_TIM_ConfigClockSource+0x16c>
 8005d78:	2b70      	cmp	r3, #112	@ 0x70
 8005d7a:	d01a      	beq.n	8005db2 <HAL_TIM_ConfigClockSource+0xa6>
 8005d7c:	2b70      	cmp	r3, #112	@ 0x70
 8005d7e:	d87b      	bhi.n	8005e78 <HAL_TIM_ConfigClockSource+0x16c>
 8005d80:	2b60      	cmp	r3, #96	@ 0x60
 8005d82:	d050      	beq.n	8005e26 <HAL_TIM_ConfigClockSource+0x11a>
 8005d84:	2b60      	cmp	r3, #96	@ 0x60
 8005d86:	d877      	bhi.n	8005e78 <HAL_TIM_ConfigClockSource+0x16c>
 8005d88:	2b50      	cmp	r3, #80	@ 0x50
 8005d8a:	d03c      	beq.n	8005e06 <HAL_TIM_ConfigClockSource+0xfa>
 8005d8c:	2b50      	cmp	r3, #80	@ 0x50
 8005d8e:	d873      	bhi.n	8005e78 <HAL_TIM_ConfigClockSource+0x16c>
 8005d90:	2b40      	cmp	r3, #64	@ 0x40
 8005d92:	d058      	beq.n	8005e46 <HAL_TIM_ConfigClockSource+0x13a>
 8005d94:	2b40      	cmp	r3, #64	@ 0x40
 8005d96:	d86f      	bhi.n	8005e78 <HAL_TIM_ConfigClockSource+0x16c>
 8005d98:	2b30      	cmp	r3, #48	@ 0x30
 8005d9a:	d064      	beq.n	8005e66 <HAL_TIM_ConfigClockSource+0x15a>
 8005d9c:	2b30      	cmp	r3, #48	@ 0x30
 8005d9e:	d86b      	bhi.n	8005e78 <HAL_TIM_ConfigClockSource+0x16c>
 8005da0:	2b20      	cmp	r3, #32
 8005da2:	d060      	beq.n	8005e66 <HAL_TIM_ConfigClockSource+0x15a>
 8005da4:	2b20      	cmp	r3, #32
 8005da6:	d867      	bhi.n	8005e78 <HAL_TIM_ConfigClockSource+0x16c>
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d05c      	beq.n	8005e66 <HAL_TIM_ConfigClockSource+0x15a>
 8005dac:	2b10      	cmp	r3, #16
 8005dae:	d05a      	beq.n	8005e66 <HAL_TIM_ConfigClockSource+0x15a>
 8005db0:	e062      	b.n	8005e78 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005db6:	683b      	ldr	r3, [r7, #0]
 8005db8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005dba:	683b      	ldr	r3, [r7, #0]
 8005dbc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005dbe:	683b      	ldr	r3, [r7, #0]
 8005dc0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005dc2:	f000 fb3b 	bl	800643c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	689b      	ldr	r3, [r3, #8]
 8005dcc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005dce:	68bb      	ldr	r3, [r7, #8]
 8005dd0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005dd4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	68ba      	ldr	r2, [r7, #8]
 8005ddc:	609a      	str	r2, [r3, #8]
      break;
 8005dde:	e04f      	b.n	8005e80 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005de4:	683b      	ldr	r3, [r7, #0]
 8005de6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005de8:	683b      	ldr	r3, [r7, #0]
 8005dea:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005dec:	683b      	ldr	r3, [r7, #0]
 8005dee:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005df0:	f000 fb24 	bl	800643c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	689a      	ldr	r2, [r3, #8]
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005e02:	609a      	str	r2, [r3, #8]
      break;
 8005e04:	e03c      	b.n	8005e80 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005e0a:	683b      	ldr	r3, [r7, #0]
 8005e0c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005e0e:	683b      	ldr	r3, [r7, #0]
 8005e10:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005e12:	461a      	mov	r2, r3
 8005e14:	f000 fa98 	bl	8006348 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	2150      	movs	r1, #80	@ 0x50
 8005e1e:	4618      	mov	r0, r3
 8005e20:	f000 faf1 	bl	8006406 <TIM_ITRx_SetConfig>
      break;
 8005e24:	e02c      	b.n	8005e80 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005e2a:	683b      	ldr	r3, [r7, #0]
 8005e2c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005e2e:	683b      	ldr	r3, [r7, #0]
 8005e30:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005e32:	461a      	mov	r2, r3
 8005e34:	f000 fab7 	bl	80063a6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	2160      	movs	r1, #96	@ 0x60
 8005e3e:	4618      	mov	r0, r3
 8005e40:	f000 fae1 	bl	8006406 <TIM_ITRx_SetConfig>
      break;
 8005e44:	e01c      	b.n	8005e80 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005e4a:	683b      	ldr	r3, [r7, #0]
 8005e4c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005e4e:	683b      	ldr	r3, [r7, #0]
 8005e50:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005e52:	461a      	mov	r2, r3
 8005e54:	f000 fa78 	bl	8006348 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	2140      	movs	r1, #64	@ 0x40
 8005e5e:	4618      	mov	r0, r3
 8005e60:	f000 fad1 	bl	8006406 <TIM_ITRx_SetConfig>
      break;
 8005e64:	e00c      	b.n	8005e80 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681a      	ldr	r2, [r3, #0]
 8005e6a:	683b      	ldr	r3, [r7, #0]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	4619      	mov	r1, r3
 8005e70:	4610      	mov	r0, r2
 8005e72:	f000 fac8 	bl	8006406 <TIM_ITRx_SetConfig>
      break;
 8005e76:	e003      	b.n	8005e80 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005e78:	2301      	movs	r3, #1
 8005e7a:	73fb      	strb	r3, [r7, #15]
      break;
 8005e7c:	e000      	b.n	8005e80 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005e7e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	2201      	movs	r2, #1
 8005e84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2200      	movs	r2, #0
 8005e8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005e90:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e92:	4618      	mov	r0, r3
 8005e94:	3710      	adds	r7, #16
 8005e96:	46bd      	mov	sp, r7
 8005e98:	bd80      	pop	{r7, pc}
	...

08005e9c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005e9c:	b480      	push	{r7}
 8005e9e:	b085      	sub	sp, #20
 8005ea0:	af00      	add	r7, sp, #0
 8005ea2:	6078      	str	r0, [r7, #4]
 8005ea4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	4a43      	ldr	r2, [pc, #268]	@ (8005fbc <TIM_Base_SetConfig+0x120>)
 8005eb0:	4293      	cmp	r3, r2
 8005eb2:	d013      	beq.n	8005edc <TIM_Base_SetConfig+0x40>
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005eba:	d00f      	beq.n	8005edc <TIM_Base_SetConfig+0x40>
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	4a40      	ldr	r2, [pc, #256]	@ (8005fc0 <TIM_Base_SetConfig+0x124>)
 8005ec0:	4293      	cmp	r3, r2
 8005ec2:	d00b      	beq.n	8005edc <TIM_Base_SetConfig+0x40>
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	4a3f      	ldr	r2, [pc, #252]	@ (8005fc4 <TIM_Base_SetConfig+0x128>)
 8005ec8:	4293      	cmp	r3, r2
 8005eca:	d007      	beq.n	8005edc <TIM_Base_SetConfig+0x40>
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	4a3e      	ldr	r2, [pc, #248]	@ (8005fc8 <TIM_Base_SetConfig+0x12c>)
 8005ed0:	4293      	cmp	r3, r2
 8005ed2:	d003      	beq.n	8005edc <TIM_Base_SetConfig+0x40>
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	4a3d      	ldr	r2, [pc, #244]	@ (8005fcc <TIM_Base_SetConfig+0x130>)
 8005ed8:	4293      	cmp	r3, r2
 8005eda:	d108      	bne.n	8005eee <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ee2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005ee4:	683b      	ldr	r3, [r7, #0]
 8005ee6:	685b      	ldr	r3, [r3, #4]
 8005ee8:	68fa      	ldr	r2, [r7, #12]
 8005eea:	4313      	orrs	r3, r2
 8005eec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	4a32      	ldr	r2, [pc, #200]	@ (8005fbc <TIM_Base_SetConfig+0x120>)
 8005ef2:	4293      	cmp	r3, r2
 8005ef4:	d02b      	beq.n	8005f4e <TIM_Base_SetConfig+0xb2>
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005efc:	d027      	beq.n	8005f4e <TIM_Base_SetConfig+0xb2>
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	4a2f      	ldr	r2, [pc, #188]	@ (8005fc0 <TIM_Base_SetConfig+0x124>)
 8005f02:	4293      	cmp	r3, r2
 8005f04:	d023      	beq.n	8005f4e <TIM_Base_SetConfig+0xb2>
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	4a2e      	ldr	r2, [pc, #184]	@ (8005fc4 <TIM_Base_SetConfig+0x128>)
 8005f0a:	4293      	cmp	r3, r2
 8005f0c:	d01f      	beq.n	8005f4e <TIM_Base_SetConfig+0xb2>
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	4a2d      	ldr	r2, [pc, #180]	@ (8005fc8 <TIM_Base_SetConfig+0x12c>)
 8005f12:	4293      	cmp	r3, r2
 8005f14:	d01b      	beq.n	8005f4e <TIM_Base_SetConfig+0xb2>
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	4a2c      	ldr	r2, [pc, #176]	@ (8005fcc <TIM_Base_SetConfig+0x130>)
 8005f1a:	4293      	cmp	r3, r2
 8005f1c:	d017      	beq.n	8005f4e <TIM_Base_SetConfig+0xb2>
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	4a2b      	ldr	r2, [pc, #172]	@ (8005fd0 <TIM_Base_SetConfig+0x134>)
 8005f22:	4293      	cmp	r3, r2
 8005f24:	d013      	beq.n	8005f4e <TIM_Base_SetConfig+0xb2>
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	4a2a      	ldr	r2, [pc, #168]	@ (8005fd4 <TIM_Base_SetConfig+0x138>)
 8005f2a:	4293      	cmp	r3, r2
 8005f2c:	d00f      	beq.n	8005f4e <TIM_Base_SetConfig+0xb2>
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	4a29      	ldr	r2, [pc, #164]	@ (8005fd8 <TIM_Base_SetConfig+0x13c>)
 8005f32:	4293      	cmp	r3, r2
 8005f34:	d00b      	beq.n	8005f4e <TIM_Base_SetConfig+0xb2>
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	4a28      	ldr	r2, [pc, #160]	@ (8005fdc <TIM_Base_SetConfig+0x140>)
 8005f3a:	4293      	cmp	r3, r2
 8005f3c:	d007      	beq.n	8005f4e <TIM_Base_SetConfig+0xb2>
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	4a27      	ldr	r2, [pc, #156]	@ (8005fe0 <TIM_Base_SetConfig+0x144>)
 8005f42:	4293      	cmp	r3, r2
 8005f44:	d003      	beq.n	8005f4e <TIM_Base_SetConfig+0xb2>
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	4a26      	ldr	r2, [pc, #152]	@ (8005fe4 <TIM_Base_SetConfig+0x148>)
 8005f4a:	4293      	cmp	r3, r2
 8005f4c:	d108      	bne.n	8005f60 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005f54:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005f56:	683b      	ldr	r3, [r7, #0]
 8005f58:	68db      	ldr	r3, [r3, #12]
 8005f5a:	68fa      	ldr	r2, [r7, #12]
 8005f5c:	4313      	orrs	r3, r2
 8005f5e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005f66:	683b      	ldr	r3, [r7, #0]
 8005f68:	695b      	ldr	r3, [r3, #20]
 8005f6a:	4313      	orrs	r3, r2
 8005f6c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005f6e:	683b      	ldr	r3, [r7, #0]
 8005f70:	689a      	ldr	r2, [r3, #8]
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005f76:	683b      	ldr	r3, [r7, #0]
 8005f78:	681a      	ldr	r2, [r3, #0]
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	4a0e      	ldr	r2, [pc, #56]	@ (8005fbc <TIM_Base_SetConfig+0x120>)
 8005f82:	4293      	cmp	r3, r2
 8005f84:	d003      	beq.n	8005f8e <TIM_Base_SetConfig+0xf2>
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	4a10      	ldr	r2, [pc, #64]	@ (8005fcc <TIM_Base_SetConfig+0x130>)
 8005f8a:	4293      	cmp	r3, r2
 8005f8c:	d103      	bne.n	8005f96 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005f8e:	683b      	ldr	r3, [r7, #0]
 8005f90:	691a      	ldr	r2, [r3, #16]
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	f043 0204 	orr.w	r2, r3, #4
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	2201      	movs	r2, #1
 8005fa6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	68fa      	ldr	r2, [r7, #12]
 8005fac:	601a      	str	r2, [r3, #0]
}
 8005fae:	bf00      	nop
 8005fb0:	3714      	adds	r7, #20
 8005fb2:	46bd      	mov	sp, r7
 8005fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb8:	4770      	bx	lr
 8005fba:	bf00      	nop
 8005fbc:	40010000 	.word	0x40010000
 8005fc0:	40000400 	.word	0x40000400
 8005fc4:	40000800 	.word	0x40000800
 8005fc8:	40000c00 	.word	0x40000c00
 8005fcc:	40010400 	.word	0x40010400
 8005fd0:	40014000 	.word	0x40014000
 8005fd4:	40014400 	.word	0x40014400
 8005fd8:	40014800 	.word	0x40014800
 8005fdc:	40001800 	.word	0x40001800
 8005fe0:	40001c00 	.word	0x40001c00
 8005fe4:	40002000 	.word	0x40002000

08005fe8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005fe8:	b480      	push	{r7}
 8005fea:	b087      	sub	sp, #28
 8005fec:	af00      	add	r7, sp, #0
 8005fee:	6078      	str	r0, [r7, #4]
 8005ff0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	6a1b      	ldr	r3, [r3, #32]
 8005ff6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	6a1b      	ldr	r3, [r3, #32]
 8005ffc:	f023 0201 	bic.w	r2, r3, #1
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	685b      	ldr	r3, [r3, #4]
 8006008:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	699b      	ldr	r3, [r3, #24]
 800600e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006016:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	f023 0303 	bic.w	r3, r3, #3
 800601e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006020:	683b      	ldr	r3, [r7, #0]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	68fa      	ldr	r2, [r7, #12]
 8006026:	4313      	orrs	r3, r2
 8006028:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800602a:	697b      	ldr	r3, [r7, #20]
 800602c:	f023 0302 	bic.w	r3, r3, #2
 8006030:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006032:	683b      	ldr	r3, [r7, #0]
 8006034:	689b      	ldr	r3, [r3, #8]
 8006036:	697a      	ldr	r2, [r7, #20]
 8006038:	4313      	orrs	r3, r2
 800603a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	4a20      	ldr	r2, [pc, #128]	@ (80060c0 <TIM_OC1_SetConfig+0xd8>)
 8006040:	4293      	cmp	r3, r2
 8006042:	d003      	beq.n	800604c <TIM_OC1_SetConfig+0x64>
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	4a1f      	ldr	r2, [pc, #124]	@ (80060c4 <TIM_OC1_SetConfig+0xdc>)
 8006048:	4293      	cmp	r3, r2
 800604a:	d10c      	bne.n	8006066 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800604c:	697b      	ldr	r3, [r7, #20]
 800604e:	f023 0308 	bic.w	r3, r3, #8
 8006052:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006054:	683b      	ldr	r3, [r7, #0]
 8006056:	68db      	ldr	r3, [r3, #12]
 8006058:	697a      	ldr	r2, [r7, #20]
 800605a:	4313      	orrs	r3, r2
 800605c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800605e:	697b      	ldr	r3, [r7, #20]
 8006060:	f023 0304 	bic.w	r3, r3, #4
 8006064:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	4a15      	ldr	r2, [pc, #84]	@ (80060c0 <TIM_OC1_SetConfig+0xd8>)
 800606a:	4293      	cmp	r3, r2
 800606c:	d003      	beq.n	8006076 <TIM_OC1_SetConfig+0x8e>
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	4a14      	ldr	r2, [pc, #80]	@ (80060c4 <TIM_OC1_SetConfig+0xdc>)
 8006072:	4293      	cmp	r3, r2
 8006074:	d111      	bne.n	800609a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006076:	693b      	ldr	r3, [r7, #16]
 8006078:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800607c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800607e:	693b      	ldr	r3, [r7, #16]
 8006080:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006084:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006086:	683b      	ldr	r3, [r7, #0]
 8006088:	695b      	ldr	r3, [r3, #20]
 800608a:	693a      	ldr	r2, [r7, #16]
 800608c:	4313      	orrs	r3, r2
 800608e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006090:	683b      	ldr	r3, [r7, #0]
 8006092:	699b      	ldr	r3, [r3, #24]
 8006094:	693a      	ldr	r2, [r7, #16]
 8006096:	4313      	orrs	r3, r2
 8006098:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	693a      	ldr	r2, [r7, #16]
 800609e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	68fa      	ldr	r2, [r7, #12]
 80060a4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80060a6:	683b      	ldr	r3, [r7, #0]
 80060a8:	685a      	ldr	r2, [r3, #4]
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	697a      	ldr	r2, [r7, #20]
 80060b2:	621a      	str	r2, [r3, #32]
}
 80060b4:	bf00      	nop
 80060b6:	371c      	adds	r7, #28
 80060b8:	46bd      	mov	sp, r7
 80060ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060be:	4770      	bx	lr
 80060c0:	40010000 	.word	0x40010000
 80060c4:	40010400 	.word	0x40010400

080060c8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80060c8:	b480      	push	{r7}
 80060ca:	b087      	sub	sp, #28
 80060cc:	af00      	add	r7, sp, #0
 80060ce:	6078      	str	r0, [r7, #4]
 80060d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	6a1b      	ldr	r3, [r3, #32]
 80060d6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	6a1b      	ldr	r3, [r3, #32]
 80060dc:	f023 0210 	bic.w	r2, r3, #16
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	685b      	ldr	r3, [r3, #4]
 80060e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	699b      	ldr	r3, [r3, #24]
 80060ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80060f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80060fe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006100:	683b      	ldr	r3, [r7, #0]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	021b      	lsls	r3, r3, #8
 8006106:	68fa      	ldr	r2, [r7, #12]
 8006108:	4313      	orrs	r3, r2
 800610a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800610c:	697b      	ldr	r3, [r7, #20]
 800610e:	f023 0320 	bic.w	r3, r3, #32
 8006112:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006114:	683b      	ldr	r3, [r7, #0]
 8006116:	689b      	ldr	r3, [r3, #8]
 8006118:	011b      	lsls	r3, r3, #4
 800611a:	697a      	ldr	r2, [r7, #20]
 800611c:	4313      	orrs	r3, r2
 800611e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	4a22      	ldr	r2, [pc, #136]	@ (80061ac <TIM_OC2_SetConfig+0xe4>)
 8006124:	4293      	cmp	r3, r2
 8006126:	d003      	beq.n	8006130 <TIM_OC2_SetConfig+0x68>
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	4a21      	ldr	r2, [pc, #132]	@ (80061b0 <TIM_OC2_SetConfig+0xe8>)
 800612c:	4293      	cmp	r3, r2
 800612e:	d10d      	bne.n	800614c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006130:	697b      	ldr	r3, [r7, #20]
 8006132:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006136:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006138:	683b      	ldr	r3, [r7, #0]
 800613a:	68db      	ldr	r3, [r3, #12]
 800613c:	011b      	lsls	r3, r3, #4
 800613e:	697a      	ldr	r2, [r7, #20]
 8006140:	4313      	orrs	r3, r2
 8006142:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006144:	697b      	ldr	r3, [r7, #20]
 8006146:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800614a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	4a17      	ldr	r2, [pc, #92]	@ (80061ac <TIM_OC2_SetConfig+0xe4>)
 8006150:	4293      	cmp	r3, r2
 8006152:	d003      	beq.n	800615c <TIM_OC2_SetConfig+0x94>
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	4a16      	ldr	r2, [pc, #88]	@ (80061b0 <TIM_OC2_SetConfig+0xe8>)
 8006158:	4293      	cmp	r3, r2
 800615a:	d113      	bne.n	8006184 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800615c:	693b      	ldr	r3, [r7, #16]
 800615e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006162:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006164:	693b      	ldr	r3, [r7, #16]
 8006166:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800616a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800616c:	683b      	ldr	r3, [r7, #0]
 800616e:	695b      	ldr	r3, [r3, #20]
 8006170:	009b      	lsls	r3, r3, #2
 8006172:	693a      	ldr	r2, [r7, #16]
 8006174:	4313      	orrs	r3, r2
 8006176:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006178:	683b      	ldr	r3, [r7, #0]
 800617a:	699b      	ldr	r3, [r3, #24]
 800617c:	009b      	lsls	r3, r3, #2
 800617e:	693a      	ldr	r2, [r7, #16]
 8006180:	4313      	orrs	r3, r2
 8006182:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	693a      	ldr	r2, [r7, #16]
 8006188:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	68fa      	ldr	r2, [r7, #12]
 800618e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006190:	683b      	ldr	r3, [r7, #0]
 8006192:	685a      	ldr	r2, [r3, #4]
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	697a      	ldr	r2, [r7, #20]
 800619c:	621a      	str	r2, [r3, #32]
}
 800619e:	bf00      	nop
 80061a0:	371c      	adds	r7, #28
 80061a2:	46bd      	mov	sp, r7
 80061a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a8:	4770      	bx	lr
 80061aa:	bf00      	nop
 80061ac:	40010000 	.word	0x40010000
 80061b0:	40010400 	.word	0x40010400

080061b4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80061b4:	b480      	push	{r7}
 80061b6:	b087      	sub	sp, #28
 80061b8:	af00      	add	r7, sp, #0
 80061ba:	6078      	str	r0, [r7, #4]
 80061bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	6a1b      	ldr	r3, [r3, #32]
 80061c2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	6a1b      	ldr	r3, [r3, #32]
 80061c8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	685b      	ldr	r3, [r3, #4]
 80061d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	69db      	ldr	r3, [r3, #28]
 80061da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80061e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	f023 0303 	bic.w	r3, r3, #3
 80061ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80061ec:	683b      	ldr	r3, [r7, #0]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	68fa      	ldr	r2, [r7, #12]
 80061f2:	4313      	orrs	r3, r2
 80061f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80061f6:	697b      	ldr	r3, [r7, #20]
 80061f8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80061fc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80061fe:	683b      	ldr	r3, [r7, #0]
 8006200:	689b      	ldr	r3, [r3, #8]
 8006202:	021b      	lsls	r3, r3, #8
 8006204:	697a      	ldr	r2, [r7, #20]
 8006206:	4313      	orrs	r3, r2
 8006208:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	4a21      	ldr	r2, [pc, #132]	@ (8006294 <TIM_OC3_SetConfig+0xe0>)
 800620e:	4293      	cmp	r3, r2
 8006210:	d003      	beq.n	800621a <TIM_OC3_SetConfig+0x66>
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	4a20      	ldr	r2, [pc, #128]	@ (8006298 <TIM_OC3_SetConfig+0xe4>)
 8006216:	4293      	cmp	r3, r2
 8006218:	d10d      	bne.n	8006236 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800621a:	697b      	ldr	r3, [r7, #20]
 800621c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006220:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006222:	683b      	ldr	r3, [r7, #0]
 8006224:	68db      	ldr	r3, [r3, #12]
 8006226:	021b      	lsls	r3, r3, #8
 8006228:	697a      	ldr	r2, [r7, #20]
 800622a:	4313      	orrs	r3, r2
 800622c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800622e:	697b      	ldr	r3, [r7, #20]
 8006230:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006234:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	4a16      	ldr	r2, [pc, #88]	@ (8006294 <TIM_OC3_SetConfig+0xe0>)
 800623a:	4293      	cmp	r3, r2
 800623c:	d003      	beq.n	8006246 <TIM_OC3_SetConfig+0x92>
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	4a15      	ldr	r2, [pc, #84]	@ (8006298 <TIM_OC3_SetConfig+0xe4>)
 8006242:	4293      	cmp	r3, r2
 8006244:	d113      	bne.n	800626e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006246:	693b      	ldr	r3, [r7, #16]
 8006248:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800624c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800624e:	693b      	ldr	r3, [r7, #16]
 8006250:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006254:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006256:	683b      	ldr	r3, [r7, #0]
 8006258:	695b      	ldr	r3, [r3, #20]
 800625a:	011b      	lsls	r3, r3, #4
 800625c:	693a      	ldr	r2, [r7, #16]
 800625e:	4313      	orrs	r3, r2
 8006260:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006262:	683b      	ldr	r3, [r7, #0]
 8006264:	699b      	ldr	r3, [r3, #24]
 8006266:	011b      	lsls	r3, r3, #4
 8006268:	693a      	ldr	r2, [r7, #16]
 800626a:	4313      	orrs	r3, r2
 800626c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	693a      	ldr	r2, [r7, #16]
 8006272:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	68fa      	ldr	r2, [r7, #12]
 8006278:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800627a:	683b      	ldr	r3, [r7, #0]
 800627c:	685a      	ldr	r2, [r3, #4]
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	697a      	ldr	r2, [r7, #20]
 8006286:	621a      	str	r2, [r3, #32]
}
 8006288:	bf00      	nop
 800628a:	371c      	adds	r7, #28
 800628c:	46bd      	mov	sp, r7
 800628e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006292:	4770      	bx	lr
 8006294:	40010000 	.word	0x40010000
 8006298:	40010400 	.word	0x40010400

0800629c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800629c:	b480      	push	{r7}
 800629e:	b087      	sub	sp, #28
 80062a0:	af00      	add	r7, sp, #0
 80062a2:	6078      	str	r0, [r7, #4]
 80062a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	6a1b      	ldr	r3, [r3, #32]
 80062aa:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	6a1b      	ldr	r3, [r3, #32]
 80062b0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	685b      	ldr	r3, [r3, #4]
 80062bc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	69db      	ldr	r3, [r3, #28]
 80062c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80062ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80062d2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80062d4:	683b      	ldr	r3, [r7, #0]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	021b      	lsls	r3, r3, #8
 80062da:	68fa      	ldr	r2, [r7, #12]
 80062dc:	4313      	orrs	r3, r2
 80062de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80062e0:	693b      	ldr	r3, [r7, #16]
 80062e2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80062e6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80062e8:	683b      	ldr	r3, [r7, #0]
 80062ea:	689b      	ldr	r3, [r3, #8]
 80062ec:	031b      	lsls	r3, r3, #12
 80062ee:	693a      	ldr	r2, [r7, #16]
 80062f0:	4313      	orrs	r3, r2
 80062f2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	4a12      	ldr	r2, [pc, #72]	@ (8006340 <TIM_OC4_SetConfig+0xa4>)
 80062f8:	4293      	cmp	r3, r2
 80062fa:	d003      	beq.n	8006304 <TIM_OC4_SetConfig+0x68>
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	4a11      	ldr	r2, [pc, #68]	@ (8006344 <TIM_OC4_SetConfig+0xa8>)
 8006300:	4293      	cmp	r3, r2
 8006302:	d109      	bne.n	8006318 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006304:	697b      	ldr	r3, [r7, #20]
 8006306:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800630a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800630c:	683b      	ldr	r3, [r7, #0]
 800630e:	695b      	ldr	r3, [r3, #20]
 8006310:	019b      	lsls	r3, r3, #6
 8006312:	697a      	ldr	r2, [r7, #20]
 8006314:	4313      	orrs	r3, r2
 8006316:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	697a      	ldr	r2, [r7, #20]
 800631c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	68fa      	ldr	r2, [r7, #12]
 8006322:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006324:	683b      	ldr	r3, [r7, #0]
 8006326:	685a      	ldr	r2, [r3, #4]
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	693a      	ldr	r2, [r7, #16]
 8006330:	621a      	str	r2, [r3, #32]
}
 8006332:	bf00      	nop
 8006334:	371c      	adds	r7, #28
 8006336:	46bd      	mov	sp, r7
 8006338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800633c:	4770      	bx	lr
 800633e:	bf00      	nop
 8006340:	40010000 	.word	0x40010000
 8006344:	40010400 	.word	0x40010400

08006348 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006348:	b480      	push	{r7}
 800634a:	b087      	sub	sp, #28
 800634c:	af00      	add	r7, sp, #0
 800634e:	60f8      	str	r0, [r7, #12]
 8006350:	60b9      	str	r1, [r7, #8]
 8006352:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	6a1b      	ldr	r3, [r3, #32]
 8006358:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	6a1b      	ldr	r3, [r3, #32]
 800635e:	f023 0201 	bic.w	r2, r3, #1
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	699b      	ldr	r3, [r3, #24]
 800636a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800636c:	693b      	ldr	r3, [r7, #16]
 800636e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006372:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	011b      	lsls	r3, r3, #4
 8006378:	693a      	ldr	r2, [r7, #16]
 800637a:	4313      	orrs	r3, r2
 800637c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800637e:	697b      	ldr	r3, [r7, #20]
 8006380:	f023 030a 	bic.w	r3, r3, #10
 8006384:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006386:	697a      	ldr	r2, [r7, #20]
 8006388:	68bb      	ldr	r3, [r7, #8]
 800638a:	4313      	orrs	r3, r2
 800638c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	693a      	ldr	r2, [r7, #16]
 8006392:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	697a      	ldr	r2, [r7, #20]
 8006398:	621a      	str	r2, [r3, #32]
}
 800639a:	bf00      	nop
 800639c:	371c      	adds	r7, #28
 800639e:	46bd      	mov	sp, r7
 80063a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063a4:	4770      	bx	lr

080063a6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80063a6:	b480      	push	{r7}
 80063a8:	b087      	sub	sp, #28
 80063aa:	af00      	add	r7, sp, #0
 80063ac:	60f8      	str	r0, [r7, #12]
 80063ae:	60b9      	str	r1, [r7, #8]
 80063b0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	6a1b      	ldr	r3, [r3, #32]
 80063b6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	6a1b      	ldr	r3, [r3, #32]
 80063bc:	f023 0210 	bic.w	r2, r3, #16
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	699b      	ldr	r3, [r3, #24]
 80063c8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80063ca:	693b      	ldr	r3, [r7, #16]
 80063cc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80063d0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	031b      	lsls	r3, r3, #12
 80063d6:	693a      	ldr	r2, [r7, #16]
 80063d8:	4313      	orrs	r3, r2
 80063da:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80063dc:	697b      	ldr	r3, [r7, #20]
 80063de:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80063e2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80063e4:	68bb      	ldr	r3, [r7, #8]
 80063e6:	011b      	lsls	r3, r3, #4
 80063e8:	697a      	ldr	r2, [r7, #20]
 80063ea:	4313      	orrs	r3, r2
 80063ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	693a      	ldr	r2, [r7, #16]
 80063f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	697a      	ldr	r2, [r7, #20]
 80063f8:	621a      	str	r2, [r3, #32]
}
 80063fa:	bf00      	nop
 80063fc:	371c      	adds	r7, #28
 80063fe:	46bd      	mov	sp, r7
 8006400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006404:	4770      	bx	lr

08006406 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006406:	b480      	push	{r7}
 8006408:	b085      	sub	sp, #20
 800640a:	af00      	add	r7, sp, #0
 800640c:	6078      	str	r0, [r7, #4]
 800640e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	689b      	ldr	r3, [r3, #8]
 8006414:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800641c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800641e:	683a      	ldr	r2, [r7, #0]
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	4313      	orrs	r3, r2
 8006424:	f043 0307 	orr.w	r3, r3, #7
 8006428:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	68fa      	ldr	r2, [r7, #12]
 800642e:	609a      	str	r2, [r3, #8]
}
 8006430:	bf00      	nop
 8006432:	3714      	adds	r7, #20
 8006434:	46bd      	mov	sp, r7
 8006436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800643a:	4770      	bx	lr

0800643c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800643c:	b480      	push	{r7}
 800643e:	b087      	sub	sp, #28
 8006440:	af00      	add	r7, sp, #0
 8006442:	60f8      	str	r0, [r7, #12]
 8006444:	60b9      	str	r1, [r7, #8]
 8006446:	607a      	str	r2, [r7, #4]
 8006448:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	689b      	ldr	r3, [r3, #8]
 800644e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006450:	697b      	ldr	r3, [r7, #20]
 8006452:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006456:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006458:	683b      	ldr	r3, [r7, #0]
 800645a:	021a      	lsls	r2, r3, #8
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	431a      	orrs	r2, r3
 8006460:	68bb      	ldr	r3, [r7, #8]
 8006462:	4313      	orrs	r3, r2
 8006464:	697a      	ldr	r2, [r7, #20]
 8006466:	4313      	orrs	r3, r2
 8006468:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	697a      	ldr	r2, [r7, #20]
 800646e:	609a      	str	r2, [r3, #8]
}
 8006470:	bf00      	nop
 8006472:	371c      	adds	r7, #28
 8006474:	46bd      	mov	sp, r7
 8006476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800647a:	4770      	bx	lr

0800647c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800647c:	b480      	push	{r7}
 800647e:	b087      	sub	sp, #28
 8006480:	af00      	add	r7, sp, #0
 8006482:	60f8      	str	r0, [r7, #12]
 8006484:	60b9      	str	r1, [r7, #8]
 8006486:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006488:	68bb      	ldr	r3, [r7, #8]
 800648a:	f003 031f 	and.w	r3, r3, #31
 800648e:	2201      	movs	r2, #1
 8006490:	fa02 f303 	lsl.w	r3, r2, r3
 8006494:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	6a1a      	ldr	r2, [r3, #32]
 800649a:	697b      	ldr	r3, [r7, #20]
 800649c:	43db      	mvns	r3, r3
 800649e:	401a      	ands	r2, r3
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	6a1a      	ldr	r2, [r3, #32]
 80064a8:	68bb      	ldr	r3, [r7, #8]
 80064aa:	f003 031f 	and.w	r3, r3, #31
 80064ae:	6879      	ldr	r1, [r7, #4]
 80064b0:	fa01 f303 	lsl.w	r3, r1, r3
 80064b4:	431a      	orrs	r2, r3
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	621a      	str	r2, [r3, #32]
}
 80064ba:	bf00      	nop
 80064bc:	371c      	adds	r7, #28
 80064be:	46bd      	mov	sp, r7
 80064c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c4:	4770      	bx	lr
	...

080064c8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80064c8:	b480      	push	{r7}
 80064ca:	b085      	sub	sp, #20
 80064cc:	af00      	add	r7, sp, #0
 80064ce:	6078      	str	r0, [r7, #4]
 80064d0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80064d8:	2b01      	cmp	r3, #1
 80064da:	d101      	bne.n	80064e0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80064dc:	2302      	movs	r3, #2
 80064de:	e05a      	b.n	8006596 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	2201      	movs	r2, #1
 80064e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	2202      	movs	r2, #2
 80064ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	685b      	ldr	r3, [r3, #4]
 80064f6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	689b      	ldr	r3, [r3, #8]
 80064fe:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006506:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006508:	683b      	ldr	r3, [r7, #0]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	68fa      	ldr	r2, [r7, #12]
 800650e:	4313      	orrs	r3, r2
 8006510:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	68fa      	ldr	r2, [r7, #12]
 8006518:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	4a21      	ldr	r2, [pc, #132]	@ (80065a4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006520:	4293      	cmp	r3, r2
 8006522:	d022      	beq.n	800656a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800652c:	d01d      	beq.n	800656a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	4a1d      	ldr	r2, [pc, #116]	@ (80065a8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006534:	4293      	cmp	r3, r2
 8006536:	d018      	beq.n	800656a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	4a1b      	ldr	r2, [pc, #108]	@ (80065ac <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800653e:	4293      	cmp	r3, r2
 8006540:	d013      	beq.n	800656a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	4a1a      	ldr	r2, [pc, #104]	@ (80065b0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006548:	4293      	cmp	r3, r2
 800654a:	d00e      	beq.n	800656a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	4a18      	ldr	r2, [pc, #96]	@ (80065b4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006552:	4293      	cmp	r3, r2
 8006554:	d009      	beq.n	800656a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	4a17      	ldr	r2, [pc, #92]	@ (80065b8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800655c:	4293      	cmp	r3, r2
 800655e:	d004      	beq.n	800656a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	4a15      	ldr	r2, [pc, #84]	@ (80065bc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006566:	4293      	cmp	r3, r2
 8006568:	d10c      	bne.n	8006584 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800656a:	68bb      	ldr	r3, [r7, #8]
 800656c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006570:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006572:	683b      	ldr	r3, [r7, #0]
 8006574:	685b      	ldr	r3, [r3, #4]
 8006576:	68ba      	ldr	r2, [r7, #8]
 8006578:	4313      	orrs	r3, r2
 800657a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	68ba      	ldr	r2, [r7, #8]
 8006582:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	2201      	movs	r2, #1
 8006588:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	2200      	movs	r2, #0
 8006590:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006594:	2300      	movs	r3, #0
}
 8006596:	4618      	mov	r0, r3
 8006598:	3714      	adds	r7, #20
 800659a:	46bd      	mov	sp, r7
 800659c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a0:	4770      	bx	lr
 80065a2:	bf00      	nop
 80065a4:	40010000 	.word	0x40010000
 80065a8:	40000400 	.word	0x40000400
 80065ac:	40000800 	.word	0x40000800
 80065b0:	40000c00 	.word	0x40000c00
 80065b4:	40010400 	.word	0x40010400
 80065b8:	40014000 	.word	0x40014000
 80065bc:	40001800 	.word	0x40001800

080065c0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80065c0:	b480      	push	{r7}
 80065c2:	b085      	sub	sp, #20
 80065c4:	af00      	add	r7, sp, #0
 80065c6:	6078      	str	r0, [r7, #4]
 80065c8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80065ca:	2300      	movs	r3, #0
 80065cc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80065d4:	2b01      	cmp	r3, #1
 80065d6:	d101      	bne.n	80065dc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80065d8:	2302      	movs	r3, #2
 80065da:	e03d      	b.n	8006658 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	2201      	movs	r2, #1
 80065e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80065ea:	683b      	ldr	r3, [r7, #0]
 80065ec:	68db      	ldr	r3, [r3, #12]
 80065ee:	4313      	orrs	r3, r2
 80065f0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80065f8:	683b      	ldr	r3, [r7, #0]
 80065fa:	689b      	ldr	r3, [r3, #8]
 80065fc:	4313      	orrs	r3, r2
 80065fe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8006606:	683b      	ldr	r3, [r7, #0]
 8006608:	685b      	ldr	r3, [r3, #4]
 800660a:	4313      	orrs	r3, r2
 800660c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006614:	683b      	ldr	r3, [r7, #0]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	4313      	orrs	r3, r2
 800661a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006622:	683b      	ldr	r3, [r7, #0]
 8006624:	691b      	ldr	r3, [r3, #16]
 8006626:	4313      	orrs	r3, r2
 8006628:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8006630:	683b      	ldr	r3, [r7, #0]
 8006632:	695b      	ldr	r3, [r3, #20]
 8006634:	4313      	orrs	r3, r2
 8006636:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800663e:	683b      	ldr	r3, [r7, #0]
 8006640:	69db      	ldr	r3, [r3, #28]
 8006642:	4313      	orrs	r3, r2
 8006644:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	68fa      	ldr	r2, [r7, #12]
 800664c:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	2200      	movs	r2, #0
 8006652:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006656:	2300      	movs	r3, #0
}
 8006658:	4618      	mov	r0, r3
 800665a:	3714      	adds	r7, #20
 800665c:	46bd      	mov	sp, r7
 800665e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006662:	4770      	bx	lr

08006664 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006664:	b580      	push	{r7, lr}
 8006666:	b082      	sub	sp, #8
 8006668:	af00      	add	r7, sp, #0
 800666a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	2b00      	cmp	r3, #0
 8006670:	d101      	bne.n	8006676 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006672:	2301      	movs	r3, #1
 8006674:	e042      	b.n	80066fc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800667c:	b2db      	uxtb	r3, r3
 800667e:	2b00      	cmp	r3, #0
 8006680:	d106      	bne.n	8006690 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	2200      	movs	r2, #0
 8006686:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800668a:	6878      	ldr	r0, [r7, #4]
 800668c:	f7fb fb34 	bl	8001cf8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	2224      	movs	r2, #36	@ 0x24
 8006694:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	68da      	ldr	r2, [r3, #12]
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80066a6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80066a8:	6878      	ldr	r0, [r7, #4]
 80066aa:	f000 f82b 	bl	8006704 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	691a      	ldr	r2, [r3, #16]
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80066bc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	695a      	ldr	r2, [r3, #20]
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80066cc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	68da      	ldr	r2, [r3, #12]
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80066dc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	2200      	movs	r2, #0
 80066e2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	2220      	movs	r2, #32
 80066e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	2220      	movs	r2, #32
 80066f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	2200      	movs	r2, #0
 80066f8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80066fa:	2300      	movs	r3, #0
}
 80066fc:	4618      	mov	r0, r3
 80066fe:	3708      	adds	r7, #8
 8006700:	46bd      	mov	sp, r7
 8006702:	bd80      	pop	{r7, pc}

08006704 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006704:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006708:	b0c0      	sub	sp, #256	@ 0x100
 800670a:	af00      	add	r7, sp, #0
 800670c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006710:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	691b      	ldr	r3, [r3, #16]
 8006718:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800671c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006720:	68d9      	ldr	r1, [r3, #12]
 8006722:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006726:	681a      	ldr	r2, [r3, #0]
 8006728:	ea40 0301 	orr.w	r3, r0, r1
 800672c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800672e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006732:	689a      	ldr	r2, [r3, #8]
 8006734:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006738:	691b      	ldr	r3, [r3, #16]
 800673a:	431a      	orrs	r2, r3
 800673c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006740:	695b      	ldr	r3, [r3, #20]
 8006742:	431a      	orrs	r2, r3
 8006744:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006748:	69db      	ldr	r3, [r3, #28]
 800674a:	4313      	orrs	r3, r2
 800674c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006750:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	68db      	ldr	r3, [r3, #12]
 8006758:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800675c:	f021 010c 	bic.w	r1, r1, #12
 8006760:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006764:	681a      	ldr	r2, [r3, #0]
 8006766:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800676a:	430b      	orrs	r3, r1
 800676c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800676e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	695b      	ldr	r3, [r3, #20]
 8006776:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800677a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800677e:	6999      	ldr	r1, [r3, #24]
 8006780:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006784:	681a      	ldr	r2, [r3, #0]
 8006786:	ea40 0301 	orr.w	r3, r0, r1
 800678a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800678c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006790:	681a      	ldr	r2, [r3, #0]
 8006792:	4b8f      	ldr	r3, [pc, #572]	@ (80069d0 <UART_SetConfig+0x2cc>)
 8006794:	429a      	cmp	r2, r3
 8006796:	d005      	beq.n	80067a4 <UART_SetConfig+0xa0>
 8006798:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800679c:	681a      	ldr	r2, [r3, #0]
 800679e:	4b8d      	ldr	r3, [pc, #564]	@ (80069d4 <UART_SetConfig+0x2d0>)
 80067a0:	429a      	cmp	r2, r3
 80067a2:	d104      	bne.n	80067ae <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80067a4:	f7ff f86c 	bl	8005880 <HAL_RCC_GetPCLK2Freq>
 80067a8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80067ac:	e003      	b.n	80067b6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80067ae:	f7ff f853 	bl	8005858 <HAL_RCC_GetPCLK1Freq>
 80067b2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80067b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067ba:	69db      	ldr	r3, [r3, #28]
 80067bc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80067c0:	f040 810c 	bne.w	80069dc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80067c4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80067c8:	2200      	movs	r2, #0
 80067ca:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80067ce:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80067d2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80067d6:	4622      	mov	r2, r4
 80067d8:	462b      	mov	r3, r5
 80067da:	1891      	adds	r1, r2, r2
 80067dc:	65b9      	str	r1, [r7, #88]	@ 0x58
 80067de:	415b      	adcs	r3, r3
 80067e0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80067e2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80067e6:	4621      	mov	r1, r4
 80067e8:	eb12 0801 	adds.w	r8, r2, r1
 80067ec:	4629      	mov	r1, r5
 80067ee:	eb43 0901 	adc.w	r9, r3, r1
 80067f2:	f04f 0200 	mov.w	r2, #0
 80067f6:	f04f 0300 	mov.w	r3, #0
 80067fa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80067fe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006802:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006806:	4690      	mov	r8, r2
 8006808:	4699      	mov	r9, r3
 800680a:	4623      	mov	r3, r4
 800680c:	eb18 0303 	adds.w	r3, r8, r3
 8006810:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006814:	462b      	mov	r3, r5
 8006816:	eb49 0303 	adc.w	r3, r9, r3
 800681a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800681e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006822:	685b      	ldr	r3, [r3, #4]
 8006824:	2200      	movs	r2, #0
 8006826:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800682a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800682e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006832:	460b      	mov	r3, r1
 8006834:	18db      	adds	r3, r3, r3
 8006836:	653b      	str	r3, [r7, #80]	@ 0x50
 8006838:	4613      	mov	r3, r2
 800683a:	eb42 0303 	adc.w	r3, r2, r3
 800683e:	657b      	str	r3, [r7, #84]	@ 0x54
 8006840:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006844:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006848:	f7f9 fd12 	bl	8000270 <__aeabi_uldivmod>
 800684c:	4602      	mov	r2, r0
 800684e:	460b      	mov	r3, r1
 8006850:	4b61      	ldr	r3, [pc, #388]	@ (80069d8 <UART_SetConfig+0x2d4>)
 8006852:	fba3 2302 	umull	r2, r3, r3, r2
 8006856:	095b      	lsrs	r3, r3, #5
 8006858:	011c      	lsls	r4, r3, #4
 800685a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800685e:	2200      	movs	r2, #0
 8006860:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006864:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006868:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800686c:	4642      	mov	r2, r8
 800686e:	464b      	mov	r3, r9
 8006870:	1891      	adds	r1, r2, r2
 8006872:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006874:	415b      	adcs	r3, r3
 8006876:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006878:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800687c:	4641      	mov	r1, r8
 800687e:	eb12 0a01 	adds.w	sl, r2, r1
 8006882:	4649      	mov	r1, r9
 8006884:	eb43 0b01 	adc.w	fp, r3, r1
 8006888:	f04f 0200 	mov.w	r2, #0
 800688c:	f04f 0300 	mov.w	r3, #0
 8006890:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006894:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006898:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800689c:	4692      	mov	sl, r2
 800689e:	469b      	mov	fp, r3
 80068a0:	4643      	mov	r3, r8
 80068a2:	eb1a 0303 	adds.w	r3, sl, r3
 80068a6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80068aa:	464b      	mov	r3, r9
 80068ac:	eb4b 0303 	adc.w	r3, fp, r3
 80068b0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80068b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80068b8:	685b      	ldr	r3, [r3, #4]
 80068ba:	2200      	movs	r2, #0
 80068bc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80068c0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80068c4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80068c8:	460b      	mov	r3, r1
 80068ca:	18db      	adds	r3, r3, r3
 80068cc:	643b      	str	r3, [r7, #64]	@ 0x40
 80068ce:	4613      	mov	r3, r2
 80068d0:	eb42 0303 	adc.w	r3, r2, r3
 80068d4:	647b      	str	r3, [r7, #68]	@ 0x44
 80068d6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80068da:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80068de:	f7f9 fcc7 	bl	8000270 <__aeabi_uldivmod>
 80068e2:	4602      	mov	r2, r0
 80068e4:	460b      	mov	r3, r1
 80068e6:	4611      	mov	r1, r2
 80068e8:	4b3b      	ldr	r3, [pc, #236]	@ (80069d8 <UART_SetConfig+0x2d4>)
 80068ea:	fba3 2301 	umull	r2, r3, r3, r1
 80068ee:	095b      	lsrs	r3, r3, #5
 80068f0:	2264      	movs	r2, #100	@ 0x64
 80068f2:	fb02 f303 	mul.w	r3, r2, r3
 80068f6:	1acb      	subs	r3, r1, r3
 80068f8:	00db      	lsls	r3, r3, #3
 80068fa:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80068fe:	4b36      	ldr	r3, [pc, #216]	@ (80069d8 <UART_SetConfig+0x2d4>)
 8006900:	fba3 2302 	umull	r2, r3, r3, r2
 8006904:	095b      	lsrs	r3, r3, #5
 8006906:	005b      	lsls	r3, r3, #1
 8006908:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800690c:	441c      	add	r4, r3
 800690e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006912:	2200      	movs	r2, #0
 8006914:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006918:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800691c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006920:	4642      	mov	r2, r8
 8006922:	464b      	mov	r3, r9
 8006924:	1891      	adds	r1, r2, r2
 8006926:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006928:	415b      	adcs	r3, r3
 800692a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800692c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006930:	4641      	mov	r1, r8
 8006932:	1851      	adds	r1, r2, r1
 8006934:	6339      	str	r1, [r7, #48]	@ 0x30
 8006936:	4649      	mov	r1, r9
 8006938:	414b      	adcs	r3, r1
 800693a:	637b      	str	r3, [r7, #52]	@ 0x34
 800693c:	f04f 0200 	mov.w	r2, #0
 8006940:	f04f 0300 	mov.w	r3, #0
 8006944:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006948:	4659      	mov	r1, fp
 800694a:	00cb      	lsls	r3, r1, #3
 800694c:	4651      	mov	r1, sl
 800694e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006952:	4651      	mov	r1, sl
 8006954:	00ca      	lsls	r2, r1, #3
 8006956:	4610      	mov	r0, r2
 8006958:	4619      	mov	r1, r3
 800695a:	4603      	mov	r3, r0
 800695c:	4642      	mov	r2, r8
 800695e:	189b      	adds	r3, r3, r2
 8006960:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006964:	464b      	mov	r3, r9
 8006966:	460a      	mov	r2, r1
 8006968:	eb42 0303 	adc.w	r3, r2, r3
 800696c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006970:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006974:	685b      	ldr	r3, [r3, #4]
 8006976:	2200      	movs	r2, #0
 8006978:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800697c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006980:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006984:	460b      	mov	r3, r1
 8006986:	18db      	adds	r3, r3, r3
 8006988:	62bb      	str	r3, [r7, #40]	@ 0x28
 800698a:	4613      	mov	r3, r2
 800698c:	eb42 0303 	adc.w	r3, r2, r3
 8006990:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006992:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006996:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800699a:	f7f9 fc69 	bl	8000270 <__aeabi_uldivmod>
 800699e:	4602      	mov	r2, r0
 80069a0:	460b      	mov	r3, r1
 80069a2:	4b0d      	ldr	r3, [pc, #52]	@ (80069d8 <UART_SetConfig+0x2d4>)
 80069a4:	fba3 1302 	umull	r1, r3, r3, r2
 80069a8:	095b      	lsrs	r3, r3, #5
 80069aa:	2164      	movs	r1, #100	@ 0x64
 80069ac:	fb01 f303 	mul.w	r3, r1, r3
 80069b0:	1ad3      	subs	r3, r2, r3
 80069b2:	00db      	lsls	r3, r3, #3
 80069b4:	3332      	adds	r3, #50	@ 0x32
 80069b6:	4a08      	ldr	r2, [pc, #32]	@ (80069d8 <UART_SetConfig+0x2d4>)
 80069b8:	fba2 2303 	umull	r2, r3, r2, r3
 80069bc:	095b      	lsrs	r3, r3, #5
 80069be:	f003 0207 	and.w	r2, r3, #7
 80069c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	4422      	add	r2, r4
 80069ca:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80069cc:	e106      	b.n	8006bdc <UART_SetConfig+0x4d8>
 80069ce:	bf00      	nop
 80069d0:	40011000 	.word	0x40011000
 80069d4:	40011400 	.word	0x40011400
 80069d8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80069dc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80069e0:	2200      	movs	r2, #0
 80069e2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80069e6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80069ea:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80069ee:	4642      	mov	r2, r8
 80069f0:	464b      	mov	r3, r9
 80069f2:	1891      	adds	r1, r2, r2
 80069f4:	6239      	str	r1, [r7, #32]
 80069f6:	415b      	adcs	r3, r3
 80069f8:	627b      	str	r3, [r7, #36]	@ 0x24
 80069fa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80069fe:	4641      	mov	r1, r8
 8006a00:	1854      	adds	r4, r2, r1
 8006a02:	4649      	mov	r1, r9
 8006a04:	eb43 0501 	adc.w	r5, r3, r1
 8006a08:	f04f 0200 	mov.w	r2, #0
 8006a0c:	f04f 0300 	mov.w	r3, #0
 8006a10:	00eb      	lsls	r3, r5, #3
 8006a12:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006a16:	00e2      	lsls	r2, r4, #3
 8006a18:	4614      	mov	r4, r2
 8006a1a:	461d      	mov	r5, r3
 8006a1c:	4643      	mov	r3, r8
 8006a1e:	18e3      	adds	r3, r4, r3
 8006a20:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006a24:	464b      	mov	r3, r9
 8006a26:	eb45 0303 	adc.w	r3, r5, r3
 8006a2a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006a2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a32:	685b      	ldr	r3, [r3, #4]
 8006a34:	2200      	movs	r2, #0
 8006a36:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006a3a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006a3e:	f04f 0200 	mov.w	r2, #0
 8006a42:	f04f 0300 	mov.w	r3, #0
 8006a46:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006a4a:	4629      	mov	r1, r5
 8006a4c:	008b      	lsls	r3, r1, #2
 8006a4e:	4621      	mov	r1, r4
 8006a50:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006a54:	4621      	mov	r1, r4
 8006a56:	008a      	lsls	r2, r1, #2
 8006a58:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006a5c:	f7f9 fc08 	bl	8000270 <__aeabi_uldivmod>
 8006a60:	4602      	mov	r2, r0
 8006a62:	460b      	mov	r3, r1
 8006a64:	4b60      	ldr	r3, [pc, #384]	@ (8006be8 <UART_SetConfig+0x4e4>)
 8006a66:	fba3 2302 	umull	r2, r3, r3, r2
 8006a6a:	095b      	lsrs	r3, r3, #5
 8006a6c:	011c      	lsls	r4, r3, #4
 8006a6e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006a72:	2200      	movs	r2, #0
 8006a74:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006a78:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006a7c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006a80:	4642      	mov	r2, r8
 8006a82:	464b      	mov	r3, r9
 8006a84:	1891      	adds	r1, r2, r2
 8006a86:	61b9      	str	r1, [r7, #24]
 8006a88:	415b      	adcs	r3, r3
 8006a8a:	61fb      	str	r3, [r7, #28]
 8006a8c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006a90:	4641      	mov	r1, r8
 8006a92:	1851      	adds	r1, r2, r1
 8006a94:	6139      	str	r1, [r7, #16]
 8006a96:	4649      	mov	r1, r9
 8006a98:	414b      	adcs	r3, r1
 8006a9a:	617b      	str	r3, [r7, #20]
 8006a9c:	f04f 0200 	mov.w	r2, #0
 8006aa0:	f04f 0300 	mov.w	r3, #0
 8006aa4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006aa8:	4659      	mov	r1, fp
 8006aaa:	00cb      	lsls	r3, r1, #3
 8006aac:	4651      	mov	r1, sl
 8006aae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006ab2:	4651      	mov	r1, sl
 8006ab4:	00ca      	lsls	r2, r1, #3
 8006ab6:	4610      	mov	r0, r2
 8006ab8:	4619      	mov	r1, r3
 8006aba:	4603      	mov	r3, r0
 8006abc:	4642      	mov	r2, r8
 8006abe:	189b      	adds	r3, r3, r2
 8006ac0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006ac4:	464b      	mov	r3, r9
 8006ac6:	460a      	mov	r2, r1
 8006ac8:	eb42 0303 	adc.w	r3, r2, r3
 8006acc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006ad0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ad4:	685b      	ldr	r3, [r3, #4]
 8006ad6:	2200      	movs	r2, #0
 8006ad8:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006ada:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006adc:	f04f 0200 	mov.w	r2, #0
 8006ae0:	f04f 0300 	mov.w	r3, #0
 8006ae4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006ae8:	4649      	mov	r1, r9
 8006aea:	008b      	lsls	r3, r1, #2
 8006aec:	4641      	mov	r1, r8
 8006aee:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006af2:	4641      	mov	r1, r8
 8006af4:	008a      	lsls	r2, r1, #2
 8006af6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006afa:	f7f9 fbb9 	bl	8000270 <__aeabi_uldivmod>
 8006afe:	4602      	mov	r2, r0
 8006b00:	460b      	mov	r3, r1
 8006b02:	4611      	mov	r1, r2
 8006b04:	4b38      	ldr	r3, [pc, #224]	@ (8006be8 <UART_SetConfig+0x4e4>)
 8006b06:	fba3 2301 	umull	r2, r3, r3, r1
 8006b0a:	095b      	lsrs	r3, r3, #5
 8006b0c:	2264      	movs	r2, #100	@ 0x64
 8006b0e:	fb02 f303 	mul.w	r3, r2, r3
 8006b12:	1acb      	subs	r3, r1, r3
 8006b14:	011b      	lsls	r3, r3, #4
 8006b16:	3332      	adds	r3, #50	@ 0x32
 8006b18:	4a33      	ldr	r2, [pc, #204]	@ (8006be8 <UART_SetConfig+0x4e4>)
 8006b1a:	fba2 2303 	umull	r2, r3, r2, r3
 8006b1e:	095b      	lsrs	r3, r3, #5
 8006b20:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006b24:	441c      	add	r4, r3
 8006b26:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006b2a:	2200      	movs	r2, #0
 8006b2c:	673b      	str	r3, [r7, #112]	@ 0x70
 8006b2e:	677a      	str	r2, [r7, #116]	@ 0x74
 8006b30:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006b34:	4642      	mov	r2, r8
 8006b36:	464b      	mov	r3, r9
 8006b38:	1891      	adds	r1, r2, r2
 8006b3a:	60b9      	str	r1, [r7, #8]
 8006b3c:	415b      	adcs	r3, r3
 8006b3e:	60fb      	str	r3, [r7, #12]
 8006b40:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006b44:	4641      	mov	r1, r8
 8006b46:	1851      	adds	r1, r2, r1
 8006b48:	6039      	str	r1, [r7, #0]
 8006b4a:	4649      	mov	r1, r9
 8006b4c:	414b      	adcs	r3, r1
 8006b4e:	607b      	str	r3, [r7, #4]
 8006b50:	f04f 0200 	mov.w	r2, #0
 8006b54:	f04f 0300 	mov.w	r3, #0
 8006b58:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006b5c:	4659      	mov	r1, fp
 8006b5e:	00cb      	lsls	r3, r1, #3
 8006b60:	4651      	mov	r1, sl
 8006b62:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006b66:	4651      	mov	r1, sl
 8006b68:	00ca      	lsls	r2, r1, #3
 8006b6a:	4610      	mov	r0, r2
 8006b6c:	4619      	mov	r1, r3
 8006b6e:	4603      	mov	r3, r0
 8006b70:	4642      	mov	r2, r8
 8006b72:	189b      	adds	r3, r3, r2
 8006b74:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006b76:	464b      	mov	r3, r9
 8006b78:	460a      	mov	r2, r1
 8006b7a:	eb42 0303 	adc.w	r3, r2, r3
 8006b7e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006b80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b84:	685b      	ldr	r3, [r3, #4]
 8006b86:	2200      	movs	r2, #0
 8006b88:	663b      	str	r3, [r7, #96]	@ 0x60
 8006b8a:	667a      	str	r2, [r7, #100]	@ 0x64
 8006b8c:	f04f 0200 	mov.w	r2, #0
 8006b90:	f04f 0300 	mov.w	r3, #0
 8006b94:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006b98:	4649      	mov	r1, r9
 8006b9a:	008b      	lsls	r3, r1, #2
 8006b9c:	4641      	mov	r1, r8
 8006b9e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006ba2:	4641      	mov	r1, r8
 8006ba4:	008a      	lsls	r2, r1, #2
 8006ba6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006baa:	f7f9 fb61 	bl	8000270 <__aeabi_uldivmod>
 8006bae:	4602      	mov	r2, r0
 8006bb0:	460b      	mov	r3, r1
 8006bb2:	4b0d      	ldr	r3, [pc, #52]	@ (8006be8 <UART_SetConfig+0x4e4>)
 8006bb4:	fba3 1302 	umull	r1, r3, r3, r2
 8006bb8:	095b      	lsrs	r3, r3, #5
 8006bba:	2164      	movs	r1, #100	@ 0x64
 8006bbc:	fb01 f303 	mul.w	r3, r1, r3
 8006bc0:	1ad3      	subs	r3, r2, r3
 8006bc2:	011b      	lsls	r3, r3, #4
 8006bc4:	3332      	adds	r3, #50	@ 0x32
 8006bc6:	4a08      	ldr	r2, [pc, #32]	@ (8006be8 <UART_SetConfig+0x4e4>)
 8006bc8:	fba2 2303 	umull	r2, r3, r2, r3
 8006bcc:	095b      	lsrs	r3, r3, #5
 8006bce:	f003 020f 	and.w	r2, r3, #15
 8006bd2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	4422      	add	r2, r4
 8006bda:	609a      	str	r2, [r3, #8]
}
 8006bdc:	bf00      	nop
 8006bde:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006be2:	46bd      	mov	sp, r7
 8006be4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006be8:	51eb851f 	.word	0x51eb851f

08006bec <__NVIC_SetPriority>:
{
 8006bec:	b480      	push	{r7}
 8006bee:	b083      	sub	sp, #12
 8006bf0:	af00      	add	r7, sp, #0
 8006bf2:	4603      	mov	r3, r0
 8006bf4:	6039      	str	r1, [r7, #0]
 8006bf6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006bf8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	db0a      	blt.n	8006c16 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006c00:	683b      	ldr	r3, [r7, #0]
 8006c02:	b2da      	uxtb	r2, r3
 8006c04:	490c      	ldr	r1, [pc, #48]	@ (8006c38 <__NVIC_SetPriority+0x4c>)
 8006c06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006c0a:	0112      	lsls	r2, r2, #4
 8006c0c:	b2d2      	uxtb	r2, r2
 8006c0e:	440b      	add	r3, r1
 8006c10:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8006c14:	e00a      	b.n	8006c2c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006c16:	683b      	ldr	r3, [r7, #0]
 8006c18:	b2da      	uxtb	r2, r3
 8006c1a:	4908      	ldr	r1, [pc, #32]	@ (8006c3c <__NVIC_SetPriority+0x50>)
 8006c1c:	79fb      	ldrb	r3, [r7, #7]
 8006c1e:	f003 030f 	and.w	r3, r3, #15
 8006c22:	3b04      	subs	r3, #4
 8006c24:	0112      	lsls	r2, r2, #4
 8006c26:	b2d2      	uxtb	r2, r2
 8006c28:	440b      	add	r3, r1
 8006c2a:	761a      	strb	r2, [r3, #24]
}
 8006c2c:	bf00      	nop
 8006c2e:	370c      	adds	r7, #12
 8006c30:	46bd      	mov	sp, r7
 8006c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c36:	4770      	bx	lr
 8006c38:	e000e100 	.word	0xe000e100
 8006c3c:	e000ed00 	.word	0xe000ed00

08006c40 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8006c40:	b580      	push	{r7, lr}
 8006c42:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8006c44:	2100      	movs	r1, #0
 8006c46:	f06f 0004 	mvn.w	r0, #4
 8006c4a:	f7ff ffcf 	bl	8006bec <__NVIC_SetPriority>
#endif
}
 8006c4e:	bf00      	nop
 8006c50:	bd80      	pop	{r7, pc}
	...

08006c54 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8006c54:	b480      	push	{r7}
 8006c56:	b083      	sub	sp, #12
 8006c58:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006c5a:	f3ef 8305 	mrs	r3, IPSR
 8006c5e:	603b      	str	r3, [r7, #0]
  return(result);
 8006c60:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d003      	beq.n	8006c6e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8006c66:	f06f 0305 	mvn.w	r3, #5
 8006c6a:	607b      	str	r3, [r7, #4]
 8006c6c:	e00c      	b.n	8006c88 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8006c6e:	4b0a      	ldr	r3, [pc, #40]	@ (8006c98 <osKernelInitialize+0x44>)
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d105      	bne.n	8006c82 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8006c76:	4b08      	ldr	r3, [pc, #32]	@ (8006c98 <osKernelInitialize+0x44>)
 8006c78:	2201      	movs	r2, #1
 8006c7a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8006c7c:	2300      	movs	r3, #0
 8006c7e:	607b      	str	r3, [r7, #4]
 8006c80:	e002      	b.n	8006c88 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8006c82:	f04f 33ff 	mov.w	r3, #4294967295
 8006c86:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006c88:	687b      	ldr	r3, [r7, #4]
}
 8006c8a:	4618      	mov	r0, r3
 8006c8c:	370c      	adds	r7, #12
 8006c8e:	46bd      	mov	sp, r7
 8006c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c94:	4770      	bx	lr
 8006c96:	bf00      	nop
 8006c98:	200009ac 	.word	0x200009ac

08006c9c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8006c9c:	b580      	push	{r7, lr}
 8006c9e:	b082      	sub	sp, #8
 8006ca0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006ca2:	f3ef 8305 	mrs	r3, IPSR
 8006ca6:	603b      	str	r3, [r7, #0]
  return(result);
 8006ca8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d003      	beq.n	8006cb6 <osKernelStart+0x1a>
    stat = osErrorISR;
 8006cae:	f06f 0305 	mvn.w	r3, #5
 8006cb2:	607b      	str	r3, [r7, #4]
 8006cb4:	e010      	b.n	8006cd8 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8006cb6:	4b0b      	ldr	r3, [pc, #44]	@ (8006ce4 <osKernelStart+0x48>)
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	2b01      	cmp	r3, #1
 8006cbc:	d109      	bne.n	8006cd2 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8006cbe:	f7ff ffbf 	bl	8006c40 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8006cc2:	4b08      	ldr	r3, [pc, #32]	@ (8006ce4 <osKernelStart+0x48>)
 8006cc4:	2202      	movs	r2, #2
 8006cc6:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8006cc8:	f001 fdec 	bl	80088a4 <vTaskStartScheduler>
      stat = osOK;
 8006ccc:	2300      	movs	r3, #0
 8006cce:	607b      	str	r3, [r7, #4]
 8006cd0:	e002      	b.n	8006cd8 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8006cd2:	f04f 33ff 	mov.w	r3, #4294967295
 8006cd6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006cd8:	687b      	ldr	r3, [r7, #4]
}
 8006cda:	4618      	mov	r0, r3
 8006cdc:	3708      	adds	r7, #8
 8006cde:	46bd      	mov	sp, r7
 8006ce0:	bd80      	pop	{r7, pc}
 8006ce2:	bf00      	nop
 8006ce4:	200009ac 	.word	0x200009ac

08006ce8 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 8006ce8:	b580      	push	{r7, lr}
 8006cea:	b082      	sub	sp, #8
 8006cec:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006cee:	f3ef 8305 	mrs	r3, IPSR
 8006cf2:	603b      	str	r3, [r7, #0]
  return(result);
 8006cf4:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d003      	beq.n	8006d02 <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 8006cfa:	f001 fef7 	bl	8008aec <xTaskGetTickCountFromISR>
 8006cfe:	6078      	str	r0, [r7, #4]
 8006d00:	e002      	b.n	8006d08 <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 8006d02:	f001 fee3 	bl	8008acc <xTaskGetTickCount>
 8006d06:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 8006d08:	687b      	ldr	r3, [r7, #4]
}
 8006d0a:	4618      	mov	r0, r3
 8006d0c:	3708      	adds	r7, #8
 8006d0e:	46bd      	mov	sp, r7
 8006d10:	bd80      	pop	{r7, pc}

08006d12 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8006d12:	b580      	push	{r7, lr}
 8006d14:	b08e      	sub	sp, #56	@ 0x38
 8006d16:	af04      	add	r7, sp, #16
 8006d18:	60f8      	str	r0, [r7, #12]
 8006d1a:	60b9      	str	r1, [r7, #8]
 8006d1c:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8006d1e:	2300      	movs	r3, #0
 8006d20:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006d22:	f3ef 8305 	mrs	r3, IPSR
 8006d26:	617b      	str	r3, [r7, #20]
  return(result);
 8006d28:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d17e      	bne.n	8006e2c <osThreadNew+0x11a>
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d07b      	beq.n	8006e2c <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8006d34:	2380      	movs	r3, #128	@ 0x80
 8006d36:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8006d38:	2318      	movs	r3, #24
 8006d3a:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8006d3c:	2300      	movs	r3, #0
 8006d3e:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8006d40:	f04f 33ff 	mov.w	r3, #4294967295
 8006d44:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d045      	beq.n	8006dd8 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d002      	beq.n	8006d5a <osThreadNew+0x48>
        name = attr->name;
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	699b      	ldr	r3, [r3, #24]
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d002      	beq.n	8006d68 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	699b      	ldr	r3, [r3, #24]
 8006d66:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8006d68:	69fb      	ldr	r3, [r7, #28]
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d008      	beq.n	8006d80 <osThreadNew+0x6e>
 8006d6e:	69fb      	ldr	r3, [r7, #28]
 8006d70:	2b38      	cmp	r3, #56	@ 0x38
 8006d72:	d805      	bhi.n	8006d80 <osThreadNew+0x6e>
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	685b      	ldr	r3, [r3, #4]
 8006d78:	f003 0301 	and.w	r3, r3, #1
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d001      	beq.n	8006d84 <osThreadNew+0x72>
        return (NULL);
 8006d80:	2300      	movs	r3, #0
 8006d82:	e054      	b.n	8006e2e <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	695b      	ldr	r3, [r3, #20]
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d003      	beq.n	8006d94 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	695b      	ldr	r3, [r3, #20]
 8006d90:	089b      	lsrs	r3, r3, #2
 8006d92:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	689b      	ldr	r3, [r3, #8]
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d00e      	beq.n	8006dba <osThreadNew+0xa8>
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	68db      	ldr	r3, [r3, #12]
 8006da0:	2b5b      	cmp	r3, #91	@ 0x5b
 8006da2:	d90a      	bls.n	8006dba <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d006      	beq.n	8006dba <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	695b      	ldr	r3, [r3, #20]
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d002      	beq.n	8006dba <osThreadNew+0xa8>
        mem = 1;
 8006db4:	2301      	movs	r3, #1
 8006db6:	61bb      	str	r3, [r7, #24]
 8006db8:	e010      	b.n	8006ddc <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	689b      	ldr	r3, [r3, #8]
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d10c      	bne.n	8006ddc <osThreadNew+0xca>
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	68db      	ldr	r3, [r3, #12]
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d108      	bne.n	8006ddc <osThreadNew+0xca>
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	691b      	ldr	r3, [r3, #16]
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d104      	bne.n	8006ddc <osThreadNew+0xca>
          mem = 0;
 8006dd2:	2300      	movs	r3, #0
 8006dd4:	61bb      	str	r3, [r7, #24]
 8006dd6:	e001      	b.n	8006ddc <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8006dd8:	2300      	movs	r3, #0
 8006dda:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8006ddc:	69bb      	ldr	r3, [r7, #24]
 8006dde:	2b01      	cmp	r3, #1
 8006de0:	d110      	bne.n	8006e04 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8006de6:	687a      	ldr	r2, [r7, #4]
 8006de8:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006dea:	9202      	str	r2, [sp, #8]
 8006dec:	9301      	str	r3, [sp, #4]
 8006dee:	69fb      	ldr	r3, [r7, #28]
 8006df0:	9300      	str	r3, [sp, #0]
 8006df2:	68bb      	ldr	r3, [r7, #8]
 8006df4:	6a3a      	ldr	r2, [r7, #32]
 8006df6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006df8:	68f8      	ldr	r0, [r7, #12]
 8006dfa:	f001 faf7 	bl	80083ec <xTaskCreateStatic>
 8006dfe:	4603      	mov	r3, r0
 8006e00:	613b      	str	r3, [r7, #16]
 8006e02:	e013      	b.n	8006e2c <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8006e04:	69bb      	ldr	r3, [r7, #24]
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d110      	bne.n	8006e2c <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8006e0a:	6a3b      	ldr	r3, [r7, #32]
 8006e0c:	b29a      	uxth	r2, r3
 8006e0e:	f107 0310 	add.w	r3, r7, #16
 8006e12:	9301      	str	r3, [sp, #4]
 8006e14:	69fb      	ldr	r3, [r7, #28]
 8006e16:	9300      	str	r3, [sp, #0]
 8006e18:	68bb      	ldr	r3, [r7, #8]
 8006e1a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006e1c:	68f8      	ldr	r0, [r7, #12]
 8006e1e:	f001 fb45 	bl	80084ac <xTaskCreate>
 8006e22:	4603      	mov	r3, r0
 8006e24:	2b01      	cmp	r3, #1
 8006e26:	d001      	beq.n	8006e2c <osThreadNew+0x11a>
            hTask = NULL;
 8006e28:	2300      	movs	r3, #0
 8006e2a:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8006e2c:	693b      	ldr	r3, [r7, #16]
}
 8006e2e:	4618      	mov	r0, r3
 8006e30:	3728      	adds	r7, #40	@ 0x28
 8006e32:	46bd      	mov	sp, r7
 8006e34:	bd80      	pop	{r7, pc}

08006e36 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8006e36:	b580      	push	{r7, lr}
 8006e38:	b084      	sub	sp, #16
 8006e3a:	af00      	add	r7, sp, #0
 8006e3c:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006e3e:	f3ef 8305 	mrs	r3, IPSR
 8006e42:	60bb      	str	r3, [r7, #8]
  return(result);
 8006e44:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d003      	beq.n	8006e52 <osDelay+0x1c>
    stat = osErrorISR;
 8006e4a:	f06f 0305 	mvn.w	r3, #5
 8006e4e:	60fb      	str	r3, [r7, #12]
 8006e50:	e007      	b.n	8006e62 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8006e52:	2300      	movs	r3, #0
 8006e54:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d002      	beq.n	8006e62 <osDelay+0x2c>
      vTaskDelay(ticks);
 8006e5c:	6878      	ldr	r0, [r7, #4]
 8006e5e:	f001 fceb 	bl	8008838 <vTaskDelay>
    }
  }

  return (stat);
 8006e62:	68fb      	ldr	r3, [r7, #12]
}
 8006e64:	4618      	mov	r0, r3
 8006e66:	3710      	adds	r7, #16
 8006e68:	46bd      	mov	sp, r7
 8006e6a:	bd80      	pop	{r7, pc}

08006e6c <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8006e6c:	b580      	push	{r7, lr}
 8006e6e:	b088      	sub	sp, #32
 8006e70:	af00      	add	r7, sp, #0
 8006e72:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 8006e74:	2300      	movs	r3, #0
 8006e76:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006e78:	f3ef 8305 	mrs	r3, IPSR
 8006e7c:	60bb      	str	r3, [r7, #8]
  return(result);
 8006e7e:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d174      	bne.n	8006f6e <osMutexNew+0x102>
    if (attr != NULL) {
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d003      	beq.n	8006e92 <osMutexNew+0x26>
      type = attr->attr_bits;
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	685b      	ldr	r3, [r3, #4]
 8006e8e:	61bb      	str	r3, [r7, #24]
 8006e90:	e001      	b.n	8006e96 <osMutexNew+0x2a>
    } else {
      type = 0U;
 8006e92:	2300      	movs	r3, #0
 8006e94:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8006e96:	69bb      	ldr	r3, [r7, #24]
 8006e98:	f003 0301 	and.w	r3, r3, #1
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d002      	beq.n	8006ea6 <osMutexNew+0x3a>
      rmtx = 1U;
 8006ea0:	2301      	movs	r3, #1
 8006ea2:	617b      	str	r3, [r7, #20]
 8006ea4:	e001      	b.n	8006eaa <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 8006ea6:	2300      	movs	r3, #0
 8006ea8:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8006eaa:	69bb      	ldr	r3, [r7, #24]
 8006eac:	f003 0308 	and.w	r3, r3, #8
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d15c      	bne.n	8006f6e <osMutexNew+0x102>
      mem = -1;
 8006eb4:	f04f 33ff 	mov.w	r3, #4294967295
 8006eb8:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d015      	beq.n	8006eec <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	689b      	ldr	r3, [r3, #8]
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d006      	beq.n	8006ed6 <osMutexNew+0x6a>
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	68db      	ldr	r3, [r3, #12]
 8006ecc:	2b4f      	cmp	r3, #79	@ 0x4f
 8006ece:	d902      	bls.n	8006ed6 <osMutexNew+0x6a>
          mem = 1;
 8006ed0:	2301      	movs	r3, #1
 8006ed2:	613b      	str	r3, [r7, #16]
 8006ed4:	e00c      	b.n	8006ef0 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	689b      	ldr	r3, [r3, #8]
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d108      	bne.n	8006ef0 <osMutexNew+0x84>
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	68db      	ldr	r3, [r3, #12]
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d104      	bne.n	8006ef0 <osMutexNew+0x84>
            mem = 0;
 8006ee6:	2300      	movs	r3, #0
 8006ee8:	613b      	str	r3, [r7, #16]
 8006eea:	e001      	b.n	8006ef0 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 8006eec:	2300      	movs	r3, #0
 8006eee:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 8006ef0:	693b      	ldr	r3, [r7, #16]
 8006ef2:	2b01      	cmp	r3, #1
 8006ef4:	d112      	bne.n	8006f1c <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 8006ef6:	697b      	ldr	r3, [r7, #20]
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d007      	beq.n	8006f0c <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	689b      	ldr	r3, [r3, #8]
 8006f00:	4619      	mov	r1, r3
 8006f02:	2004      	movs	r0, #4
 8006f04:	f000 fc51 	bl	80077aa <xQueueCreateMutexStatic>
 8006f08:	61f8      	str	r0, [r7, #28]
 8006f0a:	e016      	b.n	8006f3a <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	689b      	ldr	r3, [r3, #8]
 8006f10:	4619      	mov	r1, r3
 8006f12:	2001      	movs	r0, #1
 8006f14:	f000 fc49 	bl	80077aa <xQueueCreateMutexStatic>
 8006f18:	61f8      	str	r0, [r7, #28]
 8006f1a:	e00e      	b.n	8006f3a <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 8006f1c:	693b      	ldr	r3, [r7, #16]
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d10b      	bne.n	8006f3a <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 8006f22:	697b      	ldr	r3, [r7, #20]
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d004      	beq.n	8006f32 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 8006f28:	2004      	movs	r0, #4
 8006f2a:	f000 fc26 	bl	800777a <xQueueCreateMutex>
 8006f2e:	61f8      	str	r0, [r7, #28]
 8006f30:	e003      	b.n	8006f3a <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 8006f32:	2001      	movs	r0, #1
 8006f34:	f000 fc21 	bl	800777a <xQueueCreateMutex>
 8006f38:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8006f3a:	69fb      	ldr	r3, [r7, #28]
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d00c      	beq.n	8006f5a <osMutexNew+0xee>
        if (attr != NULL) {
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d003      	beq.n	8006f4e <osMutexNew+0xe2>
          name = attr->name;
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	60fb      	str	r3, [r7, #12]
 8006f4c:	e001      	b.n	8006f52 <osMutexNew+0xe6>
        } else {
          name = NULL;
 8006f4e:	2300      	movs	r3, #0
 8006f50:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 8006f52:	68f9      	ldr	r1, [r7, #12]
 8006f54:	69f8      	ldr	r0, [r7, #28]
 8006f56:	f001 f9eb 	bl	8008330 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8006f5a:	69fb      	ldr	r3, [r7, #28]
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d006      	beq.n	8006f6e <osMutexNew+0x102>
 8006f60:	697b      	ldr	r3, [r7, #20]
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d003      	beq.n	8006f6e <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8006f66:	69fb      	ldr	r3, [r7, #28]
 8006f68:	f043 0301 	orr.w	r3, r3, #1
 8006f6c:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8006f6e:	69fb      	ldr	r3, [r7, #28]
}
 8006f70:	4618      	mov	r0, r3
 8006f72:	3720      	adds	r7, #32
 8006f74:	46bd      	mov	sp, r7
 8006f76:	bd80      	pop	{r7, pc}

08006f78 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8006f78:	b580      	push	{r7, lr}
 8006f7a:	b086      	sub	sp, #24
 8006f7c:	af00      	add	r7, sp, #0
 8006f7e:	6078      	str	r0, [r7, #4]
 8006f80:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	f023 0301 	bic.w	r3, r3, #1
 8006f88:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	f003 0301 	and.w	r3, r3, #1
 8006f90:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8006f92:	2300      	movs	r3, #0
 8006f94:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006f96:	f3ef 8305 	mrs	r3, IPSR
 8006f9a:	60bb      	str	r3, [r7, #8]
  return(result);
 8006f9c:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d003      	beq.n	8006faa <osMutexAcquire+0x32>
    stat = osErrorISR;
 8006fa2:	f06f 0305 	mvn.w	r3, #5
 8006fa6:	617b      	str	r3, [r7, #20]
 8006fa8:	e02c      	b.n	8007004 <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 8006faa:	693b      	ldr	r3, [r7, #16]
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d103      	bne.n	8006fb8 <osMutexAcquire+0x40>
    stat = osErrorParameter;
 8006fb0:	f06f 0303 	mvn.w	r3, #3
 8006fb4:	617b      	str	r3, [r7, #20]
 8006fb6:	e025      	b.n	8007004 <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d011      	beq.n	8006fe2 <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8006fbe:	6839      	ldr	r1, [r7, #0]
 8006fc0:	6938      	ldr	r0, [r7, #16]
 8006fc2:	f000 fc42 	bl	800784a <xQueueTakeMutexRecursive>
 8006fc6:	4603      	mov	r3, r0
 8006fc8:	2b01      	cmp	r3, #1
 8006fca:	d01b      	beq.n	8007004 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8006fcc:	683b      	ldr	r3, [r7, #0]
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d003      	beq.n	8006fda <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 8006fd2:	f06f 0301 	mvn.w	r3, #1
 8006fd6:	617b      	str	r3, [r7, #20]
 8006fd8:	e014      	b.n	8007004 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8006fda:	f06f 0302 	mvn.w	r3, #2
 8006fde:	617b      	str	r3, [r7, #20]
 8006fe0:	e010      	b.n	8007004 <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8006fe2:	6839      	ldr	r1, [r7, #0]
 8006fe4:	6938      	ldr	r0, [r7, #16]
 8006fe6:	f000 fee9 	bl	8007dbc <xQueueSemaphoreTake>
 8006fea:	4603      	mov	r3, r0
 8006fec:	2b01      	cmp	r3, #1
 8006fee:	d009      	beq.n	8007004 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8006ff0:	683b      	ldr	r3, [r7, #0]
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d003      	beq.n	8006ffe <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 8006ff6:	f06f 0301 	mvn.w	r3, #1
 8006ffa:	617b      	str	r3, [r7, #20]
 8006ffc:	e002      	b.n	8007004 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8006ffe:	f06f 0302 	mvn.w	r3, #2
 8007002:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 8007004:	697b      	ldr	r3, [r7, #20]
}
 8007006:	4618      	mov	r0, r3
 8007008:	3718      	adds	r7, #24
 800700a:	46bd      	mov	sp, r7
 800700c:	bd80      	pop	{r7, pc}

0800700e <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 800700e:	b580      	push	{r7, lr}
 8007010:	b086      	sub	sp, #24
 8007012:	af00      	add	r7, sp, #0
 8007014:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	f023 0301 	bic.w	r3, r3, #1
 800701c:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	f003 0301 	and.w	r3, r3, #1
 8007024:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8007026:	2300      	movs	r3, #0
 8007028:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800702a:	f3ef 8305 	mrs	r3, IPSR
 800702e:	60bb      	str	r3, [r7, #8]
  return(result);
 8007030:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8007032:	2b00      	cmp	r3, #0
 8007034:	d003      	beq.n	800703e <osMutexRelease+0x30>
    stat = osErrorISR;
 8007036:	f06f 0305 	mvn.w	r3, #5
 800703a:	617b      	str	r3, [r7, #20]
 800703c:	e01f      	b.n	800707e <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 800703e:	693b      	ldr	r3, [r7, #16]
 8007040:	2b00      	cmp	r3, #0
 8007042:	d103      	bne.n	800704c <osMutexRelease+0x3e>
    stat = osErrorParameter;
 8007044:	f06f 0303 	mvn.w	r3, #3
 8007048:	617b      	str	r3, [r7, #20]
 800704a:	e018      	b.n	800707e <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	2b00      	cmp	r3, #0
 8007050:	d009      	beq.n	8007066 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8007052:	6938      	ldr	r0, [r7, #16]
 8007054:	f000 fbc4 	bl	80077e0 <xQueueGiveMutexRecursive>
 8007058:	4603      	mov	r3, r0
 800705a:	2b01      	cmp	r3, #1
 800705c:	d00f      	beq.n	800707e <osMutexRelease+0x70>
        stat = osErrorResource;
 800705e:	f06f 0302 	mvn.w	r3, #2
 8007062:	617b      	str	r3, [r7, #20]
 8007064:	e00b      	b.n	800707e <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8007066:	2300      	movs	r3, #0
 8007068:	2200      	movs	r2, #0
 800706a:	2100      	movs	r1, #0
 800706c:	6938      	ldr	r0, [r7, #16]
 800706e:	f000 fc23 	bl	80078b8 <xQueueGenericSend>
 8007072:	4603      	mov	r3, r0
 8007074:	2b01      	cmp	r3, #1
 8007076:	d002      	beq.n	800707e <osMutexRelease+0x70>
        stat = osErrorResource;
 8007078:	f06f 0302 	mvn.w	r3, #2
 800707c:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800707e:	697b      	ldr	r3, [r7, #20]
}
 8007080:	4618      	mov	r0, r3
 8007082:	3718      	adds	r7, #24
 8007084:	46bd      	mov	sp, r7
 8007086:	bd80      	pop	{r7, pc}

08007088 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8007088:	b580      	push	{r7, lr}
 800708a:	b08a      	sub	sp, #40	@ 0x28
 800708c:	af02      	add	r7, sp, #8
 800708e:	60f8      	str	r0, [r7, #12]
 8007090:	60b9      	str	r1, [r7, #8]
 8007092:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8007094:	2300      	movs	r3, #0
 8007096:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007098:	f3ef 8305 	mrs	r3, IPSR
 800709c:	613b      	str	r3, [r7, #16]
  return(result);
 800709e:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d15f      	bne.n	8007164 <osMessageQueueNew+0xdc>
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d05c      	beq.n	8007164 <osMessageQueueNew+0xdc>
 80070aa:	68bb      	ldr	r3, [r7, #8]
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d059      	beq.n	8007164 <osMessageQueueNew+0xdc>
    mem = -1;
 80070b0:	f04f 33ff 	mov.w	r3, #4294967295
 80070b4:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d029      	beq.n	8007110 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	689b      	ldr	r3, [r3, #8]
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d012      	beq.n	80070ea <osMessageQueueNew+0x62>
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	68db      	ldr	r3, [r3, #12]
 80070c8:	2b4f      	cmp	r3, #79	@ 0x4f
 80070ca:	d90e      	bls.n	80070ea <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d00a      	beq.n	80070ea <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	695a      	ldr	r2, [r3, #20]
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	68b9      	ldr	r1, [r7, #8]
 80070dc:	fb01 f303 	mul.w	r3, r1, r3
 80070e0:	429a      	cmp	r2, r3
 80070e2:	d302      	bcc.n	80070ea <osMessageQueueNew+0x62>
        mem = 1;
 80070e4:	2301      	movs	r3, #1
 80070e6:	61bb      	str	r3, [r7, #24]
 80070e8:	e014      	b.n	8007114 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	689b      	ldr	r3, [r3, #8]
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d110      	bne.n	8007114 <osMessageQueueNew+0x8c>
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	68db      	ldr	r3, [r3, #12]
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d10c      	bne.n	8007114 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d108      	bne.n	8007114 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	695b      	ldr	r3, [r3, #20]
 8007106:	2b00      	cmp	r3, #0
 8007108:	d104      	bne.n	8007114 <osMessageQueueNew+0x8c>
          mem = 0;
 800710a:	2300      	movs	r3, #0
 800710c:	61bb      	str	r3, [r7, #24]
 800710e:	e001      	b.n	8007114 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8007110:	2300      	movs	r3, #0
 8007112:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8007114:	69bb      	ldr	r3, [r7, #24]
 8007116:	2b01      	cmp	r3, #1
 8007118:	d10b      	bne.n	8007132 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	691a      	ldr	r2, [r3, #16]
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	689b      	ldr	r3, [r3, #8]
 8007122:	2100      	movs	r1, #0
 8007124:	9100      	str	r1, [sp, #0]
 8007126:	68b9      	ldr	r1, [r7, #8]
 8007128:	68f8      	ldr	r0, [r7, #12]
 800712a:	f000 fa31 	bl	8007590 <xQueueGenericCreateStatic>
 800712e:	61f8      	str	r0, [r7, #28]
 8007130:	e008      	b.n	8007144 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8007132:	69bb      	ldr	r3, [r7, #24]
 8007134:	2b00      	cmp	r3, #0
 8007136:	d105      	bne.n	8007144 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8007138:	2200      	movs	r2, #0
 800713a:	68b9      	ldr	r1, [r7, #8]
 800713c:	68f8      	ldr	r0, [r7, #12]
 800713e:	f000 faa4 	bl	800768a <xQueueGenericCreate>
 8007142:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8007144:	69fb      	ldr	r3, [r7, #28]
 8007146:	2b00      	cmp	r3, #0
 8007148:	d00c      	beq.n	8007164 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	2b00      	cmp	r3, #0
 800714e:	d003      	beq.n	8007158 <osMessageQueueNew+0xd0>
        name = attr->name;
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	617b      	str	r3, [r7, #20]
 8007156:	e001      	b.n	800715c <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8007158:	2300      	movs	r3, #0
 800715a:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800715c:	6979      	ldr	r1, [r7, #20]
 800715e:	69f8      	ldr	r0, [r7, #28]
 8007160:	f001 f8e6 	bl	8008330 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8007164:	69fb      	ldr	r3, [r7, #28]
}
 8007166:	4618      	mov	r0, r3
 8007168:	3720      	adds	r7, #32
 800716a:	46bd      	mov	sp, r7
 800716c:	bd80      	pop	{r7, pc}
	...

08007170 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8007170:	b580      	push	{r7, lr}
 8007172:	b088      	sub	sp, #32
 8007174:	af00      	add	r7, sp, #0
 8007176:	60f8      	str	r0, [r7, #12]
 8007178:	60b9      	str	r1, [r7, #8]
 800717a:	603b      	str	r3, [r7, #0]
 800717c:	4613      	mov	r3, r2
 800717e:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8007184:	2300      	movs	r3, #0
 8007186:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007188:	f3ef 8305 	mrs	r3, IPSR
 800718c:	617b      	str	r3, [r7, #20]
  return(result);
 800718e:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8007190:	2b00      	cmp	r3, #0
 8007192:	d028      	beq.n	80071e6 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8007194:	69bb      	ldr	r3, [r7, #24]
 8007196:	2b00      	cmp	r3, #0
 8007198:	d005      	beq.n	80071a6 <osMessageQueuePut+0x36>
 800719a:	68bb      	ldr	r3, [r7, #8]
 800719c:	2b00      	cmp	r3, #0
 800719e:	d002      	beq.n	80071a6 <osMessageQueuePut+0x36>
 80071a0:	683b      	ldr	r3, [r7, #0]
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d003      	beq.n	80071ae <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 80071a6:	f06f 0303 	mvn.w	r3, #3
 80071aa:	61fb      	str	r3, [r7, #28]
 80071ac:	e038      	b.n	8007220 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 80071ae:	2300      	movs	r3, #0
 80071b0:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 80071b2:	f107 0210 	add.w	r2, r7, #16
 80071b6:	2300      	movs	r3, #0
 80071b8:	68b9      	ldr	r1, [r7, #8]
 80071ba:	69b8      	ldr	r0, [r7, #24]
 80071bc:	f000 fc7e 	bl	8007abc <xQueueGenericSendFromISR>
 80071c0:	4603      	mov	r3, r0
 80071c2:	2b01      	cmp	r3, #1
 80071c4:	d003      	beq.n	80071ce <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 80071c6:	f06f 0302 	mvn.w	r3, #2
 80071ca:	61fb      	str	r3, [r7, #28]
 80071cc:	e028      	b.n	8007220 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 80071ce:	693b      	ldr	r3, [r7, #16]
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d025      	beq.n	8007220 <osMessageQueuePut+0xb0>
 80071d4:	4b15      	ldr	r3, [pc, #84]	@ (800722c <osMessageQueuePut+0xbc>)
 80071d6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80071da:	601a      	str	r2, [r3, #0]
 80071dc:	f3bf 8f4f 	dsb	sy
 80071e0:	f3bf 8f6f 	isb	sy
 80071e4:	e01c      	b.n	8007220 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80071e6:	69bb      	ldr	r3, [r7, #24]
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d002      	beq.n	80071f2 <osMessageQueuePut+0x82>
 80071ec:	68bb      	ldr	r3, [r7, #8]
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d103      	bne.n	80071fa <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 80071f2:	f06f 0303 	mvn.w	r3, #3
 80071f6:	61fb      	str	r3, [r7, #28]
 80071f8:	e012      	b.n	8007220 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80071fa:	2300      	movs	r3, #0
 80071fc:	683a      	ldr	r2, [r7, #0]
 80071fe:	68b9      	ldr	r1, [r7, #8]
 8007200:	69b8      	ldr	r0, [r7, #24]
 8007202:	f000 fb59 	bl	80078b8 <xQueueGenericSend>
 8007206:	4603      	mov	r3, r0
 8007208:	2b01      	cmp	r3, #1
 800720a:	d009      	beq.n	8007220 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 800720c:	683b      	ldr	r3, [r7, #0]
 800720e:	2b00      	cmp	r3, #0
 8007210:	d003      	beq.n	800721a <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8007212:	f06f 0301 	mvn.w	r3, #1
 8007216:	61fb      	str	r3, [r7, #28]
 8007218:	e002      	b.n	8007220 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 800721a:	f06f 0302 	mvn.w	r3, #2
 800721e:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8007220:	69fb      	ldr	r3, [r7, #28]
}
 8007222:	4618      	mov	r0, r3
 8007224:	3720      	adds	r7, #32
 8007226:	46bd      	mov	sp, r7
 8007228:	bd80      	pop	{r7, pc}
 800722a:	bf00      	nop
 800722c:	e000ed04 	.word	0xe000ed04

08007230 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8007230:	b580      	push	{r7, lr}
 8007232:	b088      	sub	sp, #32
 8007234:	af00      	add	r7, sp, #0
 8007236:	60f8      	str	r0, [r7, #12]
 8007238:	60b9      	str	r1, [r7, #8]
 800723a:	607a      	str	r2, [r7, #4]
 800723c:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8007242:	2300      	movs	r3, #0
 8007244:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007246:	f3ef 8305 	mrs	r3, IPSR
 800724a:	617b      	str	r3, [r7, #20]
  return(result);
 800724c:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800724e:	2b00      	cmp	r3, #0
 8007250:	d028      	beq.n	80072a4 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8007252:	69bb      	ldr	r3, [r7, #24]
 8007254:	2b00      	cmp	r3, #0
 8007256:	d005      	beq.n	8007264 <osMessageQueueGet+0x34>
 8007258:	68bb      	ldr	r3, [r7, #8]
 800725a:	2b00      	cmp	r3, #0
 800725c:	d002      	beq.n	8007264 <osMessageQueueGet+0x34>
 800725e:	683b      	ldr	r3, [r7, #0]
 8007260:	2b00      	cmp	r3, #0
 8007262:	d003      	beq.n	800726c <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8007264:	f06f 0303 	mvn.w	r3, #3
 8007268:	61fb      	str	r3, [r7, #28]
 800726a:	e037      	b.n	80072dc <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 800726c:	2300      	movs	r3, #0
 800726e:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8007270:	f107 0310 	add.w	r3, r7, #16
 8007274:	461a      	mov	r2, r3
 8007276:	68b9      	ldr	r1, [r7, #8]
 8007278:	69b8      	ldr	r0, [r7, #24]
 800727a:	f000 feaf 	bl	8007fdc <xQueueReceiveFromISR>
 800727e:	4603      	mov	r3, r0
 8007280:	2b01      	cmp	r3, #1
 8007282:	d003      	beq.n	800728c <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8007284:	f06f 0302 	mvn.w	r3, #2
 8007288:	61fb      	str	r3, [r7, #28]
 800728a:	e027      	b.n	80072dc <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 800728c:	693b      	ldr	r3, [r7, #16]
 800728e:	2b00      	cmp	r3, #0
 8007290:	d024      	beq.n	80072dc <osMessageQueueGet+0xac>
 8007292:	4b15      	ldr	r3, [pc, #84]	@ (80072e8 <osMessageQueueGet+0xb8>)
 8007294:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007298:	601a      	str	r2, [r3, #0]
 800729a:	f3bf 8f4f 	dsb	sy
 800729e:	f3bf 8f6f 	isb	sy
 80072a2:	e01b      	b.n	80072dc <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80072a4:	69bb      	ldr	r3, [r7, #24]
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d002      	beq.n	80072b0 <osMessageQueueGet+0x80>
 80072aa:	68bb      	ldr	r3, [r7, #8]
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d103      	bne.n	80072b8 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 80072b0:	f06f 0303 	mvn.w	r3, #3
 80072b4:	61fb      	str	r3, [r7, #28]
 80072b6:	e011      	b.n	80072dc <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80072b8:	683a      	ldr	r2, [r7, #0]
 80072ba:	68b9      	ldr	r1, [r7, #8]
 80072bc:	69b8      	ldr	r0, [r7, #24]
 80072be:	f000 fc9b 	bl	8007bf8 <xQueueReceive>
 80072c2:	4603      	mov	r3, r0
 80072c4:	2b01      	cmp	r3, #1
 80072c6:	d009      	beq.n	80072dc <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 80072c8:	683b      	ldr	r3, [r7, #0]
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d003      	beq.n	80072d6 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 80072ce:	f06f 0301 	mvn.w	r3, #1
 80072d2:	61fb      	str	r3, [r7, #28]
 80072d4:	e002      	b.n	80072dc <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 80072d6:	f06f 0302 	mvn.w	r3, #2
 80072da:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 80072dc:	69fb      	ldr	r3, [r7, #28]
}
 80072de:	4618      	mov	r0, r3
 80072e0:	3720      	adds	r7, #32
 80072e2:	46bd      	mov	sp, r7
 80072e4:	bd80      	pop	{r7, pc}
 80072e6:	bf00      	nop
 80072e8:	e000ed04 	.word	0xe000ed04

080072ec <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80072ec:	b480      	push	{r7}
 80072ee:	b085      	sub	sp, #20
 80072f0:	af00      	add	r7, sp, #0
 80072f2:	60f8      	str	r0, [r7, #12]
 80072f4:	60b9      	str	r1, [r7, #8]
 80072f6:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	4a07      	ldr	r2, [pc, #28]	@ (8007318 <vApplicationGetIdleTaskMemory+0x2c>)
 80072fc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80072fe:	68bb      	ldr	r3, [r7, #8]
 8007300:	4a06      	ldr	r2, [pc, #24]	@ (800731c <vApplicationGetIdleTaskMemory+0x30>)
 8007302:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	2280      	movs	r2, #128	@ 0x80
 8007308:	601a      	str	r2, [r3, #0]
}
 800730a:	bf00      	nop
 800730c:	3714      	adds	r7, #20
 800730e:	46bd      	mov	sp, r7
 8007310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007314:	4770      	bx	lr
 8007316:	bf00      	nop
 8007318:	200009b0 	.word	0x200009b0
 800731c:	20000a0c 	.word	0x20000a0c

08007320 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8007320:	b480      	push	{r7}
 8007322:	b085      	sub	sp, #20
 8007324:	af00      	add	r7, sp, #0
 8007326:	60f8      	str	r0, [r7, #12]
 8007328:	60b9      	str	r1, [r7, #8]
 800732a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	4a07      	ldr	r2, [pc, #28]	@ (800734c <vApplicationGetTimerTaskMemory+0x2c>)
 8007330:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8007332:	68bb      	ldr	r3, [r7, #8]
 8007334:	4a06      	ldr	r2, [pc, #24]	@ (8007350 <vApplicationGetTimerTaskMemory+0x30>)
 8007336:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800733e:	601a      	str	r2, [r3, #0]
}
 8007340:	bf00      	nop
 8007342:	3714      	adds	r7, #20
 8007344:	46bd      	mov	sp, r7
 8007346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800734a:	4770      	bx	lr
 800734c:	20000c0c 	.word	0x20000c0c
 8007350:	20000c68 	.word	0x20000c68

08007354 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007354:	b480      	push	{r7}
 8007356:	b083      	sub	sp, #12
 8007358:	af00      	add	r7, sp, #0
 800735a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	f103 0208 	add.w	r2, r3, #8
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	f04f 32ff 	mov.w	r2, #4294967295
 800736c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	f103 0208 	add.w	r2, r3, #8
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	f103 0208 	add.w	r2, r3, #8
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	2200      	movs	r2, #0
 8007386:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007388:	bf00      	nop
 800738a:	370c      	adds	r7, #12
 800738c:	46bd      	mov	sp, r7
 800738e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007392:	4770      	bx	lr

08007394 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007394:	b480      	push	{r7}
 8007396:	b083      	sub	sp, #12
 8007398:	af00      	add	r7, sp, #0
 800739a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	2200      	movs	r2, #0
 80073a0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80073a2:	bf00      	nop
 80073a4:	370c      	adds	r7, #12
 80073a6:	46bd      	mov	sp, r7
 80073a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ac:	4770      	bx	lr

080073ae <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80073ae:	b480      	push	{r7}
 80073b0:	b085      	sub	sp, #20
 80073b2:	af00      	add	r7, sp, #0
 80073b4:	6078      	str	r0, [r7, #4]
 80073b6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	685b      	ldr	r3, [r3, #4]
 80073bc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80073be:	683b      	ldr	r3, [r7, #0]
 80073c0:	68fa      	ldr	r2, [r7, #12]
 80073c2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	689a      	ldr	r2, [r3, #8]
 80073c8:	683b      	ldr	r3, [r7, #0]
 80073ca:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	689b      	ldr	r3, [r3, #8]
 80073d0:	683a      	ldr	r2, [r7, #0]
 80073d2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	683a      	ldr	r2, [r7, #0]
 80073d8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80073da:	683b      	ldr	r3, [r7, #0]
 80073dc:	687a      	ldr	r2, [r7, #4]
 80073de:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	1c5a      	adds	r2, r3, #1
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	601a      	str	r2, [r3, #0]
}
 80073ea:	bf00      	nop
 80073ec:	3714      	adds	r7, #20
 80073ee:	46bd      	mov	sp, r7
 80073f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f4:	4770      	bx	lr

080073f6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80073f6:	b480      	push	{r7}
 80073f8:	b085      	sub	sp, #20
 80073fa:	af00      	add	r7, sp, #0
 80073fc:	6078      	str	r0, [r7, #4]
 80073fe:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007400:	683b      	ldr	r3, [r7, #0]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007406:	68bb      	ldr	r3, [r7, #8]
 8007408:	f1b3 3fff 	cmp.w	r3, #4294967295
 800740c:	d103      	bne.n	8007416 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	691b      	ldr	r3, [r3, #16]
 8007412:	60fb      	str	r3, [r7, #12]
 8007414:	e00c      	b.n	8007430 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	3308      	adds	r3, #8
 800741a:	60fb      	str	r3, [r7, #12]
 800741c:	e002      	b.n	8007424 <vListInsert+0x2e>
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	685b      	ldr	r3, [r3, #4]
 8007422:	60fb      	str	r3, [r7, #12]
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	685b      	ldr	r3, [r3, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	68ba      	ldr	r2, [r7, #8]
 800742c:	429a      	cmp	r2, r3
 800742e:	d2f6      	bcs.n	800741e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	685a      	ldr	r2, [r3, #4]
 8007434:	683b      	ldr	r3, [r7, #0]
 8007436:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007438:	683b      	ldr	r3, [r7, #0]
 800743a:	685b      	ldr	r3, [r3, #4]
 800743c:	683a      	ldr	r2, [r7, #0]
 800743e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007440:	683b      	ldr	r3, [r7, #0]
 8007442:	68fa      	ldr	r2, [r7, #12]
 8007444:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	683a      	ldr	r2, [r7, #0]
 800744a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800744c:	683b      	ldr	r3, [r7, #0]
 800744e:	687a      	ldr	r2, [r7, #4]
 8007450:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	1c5a      	adds	r2, r3, #1
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	601a      	str	r2, [r3, #0]
}
 800745c:	bf00      	nop
 800745e:	3714      	adds	r7, #20
 8007460:	46bd      	mov	sp, r7
 8007462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007466:	4770      	bx	lr

08007468 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007468:	b480      	push	{r7}
 800746a:	b085      	sub	sp, #20
 800746c:	af00      	add	r7, sp, #0
 800746e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	691b      	ldr	r3, [r3, #16]
 8007474:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	685b      	ldr	r3, [r3, #4]
 800747a:	687a      	ldr	r2, [r7, #4]
 800747c:	6892      	ldr	r2, [r2, #8]
 800747e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	689b      	ldr	r3, [r3, #8]
 8007484:	687a      	ldr	r2, [r7, #4]
 8007486:	6852      	ldr	r2, [r2, #4]
 8007488:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	685b      	ldr	r3, [r3, #4]
 800748e:	687a      	ldr	r2, [r7, #4]
 8007490:	429a      	cmp	r2, r3
 8007492:	d103      	bne.n	800749c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	689a      	ldr	r2, [r3, #8]
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	2200      	movs	r2, #0
 80074a0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	1e5a      	subs	r2, r3, #1
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	681b      	ldr	r3, [r3, #0]
}
 80074b0:	4618      	mov	r0, r3
 80074b2:	3714      	adds	r7, #20
 80074b4:	46bd      	mov	sp, r7
 80074b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ba:	4770      	bx	lr

080074bc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80074bc:	b580      	push	{r7, lr}
 80074be:	b084      	sub	sp, #16
 80074c0:	af00      	add	r7, sp, #0
 80074c2:	6078      	str	r0, [r7, #4]
 80074c4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d10b      	bne.n	80074e8 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80074d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074d4:	f383 8811 	msr	BASEPRI, r3
 80074d8:	f3bf 8f6f 	isb	sy
 80074dc:	f3bf 8f4f 	dsb	sy
 80074e0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80074e2:	bf00      	nop
 80074e4:	bf00      	nop
 80074e6:	e7fd      	b.n	80074e4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80074e8:	f002 fcb6 	bl	8009e58 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	681a      	ldr	r2, [r3, #0]
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80074f4:	68f9      	ldr	r1, [r7, #12]
 80074f6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80074f8:	fb01 f303 	mul.w	r3, r1, r3
 80074fc:	441a      	add	r2, r3
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	2200      	movs	r2, #0
 8007506:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	681a      	ldr	r2, [r3, #0]
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	681a      	ldr	r2, [r3, #0]
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007518:	3b01      	subs	r3, #1
 800751a:	68f9      	ldr	r1, [r7, #12]
 800751c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800751e:	fb01 f303 	mul.w	r3, r1, r3
 8007522:	441a      	add	r2, r3
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	22ff      	movs	r2, #255	@ 0xff
 800752c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	22ff      	movs	r2, #255	@ 0xff
 8007534:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8007538:	683b      	ldr	r3, [r7, #0]
 800753a:	2b00      	cmp	r3, #0
 800753c:	d114      	bne.n	8007568 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	691b      	ldr	r3, [r3, #16]
 8007542:	2b00      	cmp	r3, #0
 8007544:	d01a      	beq.n	800757c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	3310      	adds	r3, #16
 800754a:	4618      	mov	r0, r3
 800754c:	f001 fc4a 	bl	8008de4 <xTaskRemoveFromEventList>
 8007550:	4603      	mov	r3, r0
 8007552:	2b00      	cmp	r3, #0
 8007554:	d012      	beq.n	800757c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007556:	4b0d      	ldr	r3, [pc, #52]	@ (800758c <xQueueGenericReset+0xd0>)
 8007558:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800755c:	601a      	str	r2, [r3, #0]
 800755e:	f3bf 8f4f 	dsb	sy
 8007562:	f3bf 8f6f 	isb	sy
 8007566:	e009      	b.n	800757c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	3310      	adds	r3, #16
 800756c:	4618      	mov	r0, r3
 800756e:	f7ff fef1 	bl	8007354 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	3324      	adds	r3, #36	@ 0x24
 8007576:	4618      	mov	r0, r3
 8007578:	f7ff feec 	bl	8007354 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800757c:	f002 fc9e 	bl	8009ebc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007580:	2301      	movs	r3, #1
}
 8007582:	4618      	mov	r0, r3
 8007584:	3710      	adds	r7, #16
 8007586:	46bd      	mov	sp, r7
 8007588:	bd80      	pop	{r7, pc}
 800758a:	bf00      	nop
 800758c:	e000ed04 	.word	0xe000ed04

08007590 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8007590:	b580      	push	{r7, lr}
 8007592:	b08e      	sub	sp, #56	@ 0x38
 8007594:	af02      	add	r7, sp, #8
 8007596:	60f8      	str	r0, [r7, #12]
 8007598:	60b9      	str	r1, [r7, #8]
 800759a:	607a      	str	r2, [r7, #4]
 800759c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d10b      	bne.n	80075bc <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80075a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075a8:	f383 8811 	msr	BASEPRI, r3
 80075ac:	f3bf 8f6f 	isb	sy
 80075b0:	f3bf 8f4f 	dsb	sy
 80075b4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80075b6:	bf00      	nop
 80075b8:	bf00      	nop
 80075ba:	e7fd      	b.n	80075b8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80075bc:	683b      	ldr	r3, [r7, #0]
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d10b      	bne.n	80075da <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80075c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075c6:	f383 8811 	msr	BASEPRI, r3
 80075ca:	f3bf 8f6f 	isb	sy
 80075ce:	f3bf 8f4f 	dsb	sy
 80075d2:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80075d4:	bf00      	nop
 80075d6:	bf00      	nop
 80075d8:	e7fd      	b.n	80075d6 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d002      	beq.n	80075e6 <xQueueGenericCreateStatic+0x56>
 80075e0:	68bb      	ldr	r3, [r7, #8]
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d001      	beq.n	80075ea <xQueueGenericCreateStatic+0x5a>
 80075e6:	2301      	movs	r3, #1
 80075e8:	e000      	b.n	80075ec <xQueueGenericCreateStatic+0x5c>
 80075ea:	2300      	movs	r3, #0
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d10b      	bne.n	8007608 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80075f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075f4:	f383 8811 	msr	BASEPRI, r3
 80075f8:	f3bf 8f6f 	isb	sy
 80075fc:	f3bf 8f4f 	dsb	sy
 8007600:	623b      	str	r3, [r7, #32]
}
 8007602:	bf00      	nop
 8007604:	bf00      	nop
 8007606:	e7fd      	b.n	8007604 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	2b00      	cmp	r3, #0
 800760c:	d102      	bne.n	8007614 <xQueueGenericCreateStatic+0x84>
 800760e:	68bb      	ldr	r3, [r7, #8]
 8007610:	2b00      	cmp	r3, #0
 8007612:	d101      	bne.n	8007618 <xQueueGenericCreateStatic+0x88>
 8007614:	2301      	movs	r3, #1
 8007616:	e000      	b.n	800761a <xQueueGenericCreateStatic+0x8a>
 8007618:	2300      	movs	r3, #0
 800761a:	2b00      	cmp	r3, #0
 800761c:	d10b      	bne.n	8007636 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800761e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007622:	f383 8811 	msr	BASEPRI, r3
 8007626:	f3bf 8f6f 	isb	sy
 800762a:	f3bf 8f4f 	dsb	sy
 800762e:	61fb      	str	r3, [r7, #28]
}
 8007630:	bf00      	nop
 8007632:	bf00      	nop
 8007634:	e7fd      	b.n	8007632 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007636:	2350      	movs	r3, #80	@ 0x50
 8007638:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800763a:	697b      	ldr	r3, [r7, #20]
 800763c:	2b50      	cmp	r3, #80	@ 0x50
 800763e:	d00b      	beq.n	8007658 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8007640:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007644:	f383 8811 	msr	BASEPRI, r3
 8007648:	f3bf 8f6f 	isb	sy
 800764c:	f3bf 8f4f 	dsb	sy
 8007650:	61bb      	str	r3, [r7, #24]
}
 8007652:	bf00      	nop
 8007654:	bf00      	nop
 8007656:	e7fd      	b.n	8007654 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8007658:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800765a:	683b      	ldr	r3, [r7, #0]
 800765c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800765e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007660:	2b00      	cmp	r3, #0
 8007662:	d00d      	beq.n	8007680 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007664:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007666:	2201      	movs	r2, #1
 8007668:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800766c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8007670:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007672:	9300      	str	r3, [sp, #0]
 8007674:	4613      	mov	r3, r2
 8007676:	687a      	ldr	r2, [r7, #4]
 8007678:	68b9      	ldr	r1, [r7, #8]
 800767a:	68f8      	ldr	r0, [r7, #12]
 800767c:	f000 f840 	bl	8007700 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007680:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8007682:	4618      	mov	r0, r3
 8007684:	3730      	adds	r7, #48	@ 0x30
 8007686:	46bd      	mov	sp, r7
 8007688:	bd80      	pop	{r7, pc}

0800768a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800768a:	b580      	push	{r7, lr}
 800768c:	b08a      	sub	sp, #40	@ 0x28
 800768e:	af02      	add	r7, sp, #8
 8007690:	60f8      	str	r0, [r7, #12]
 8007692:	60b9      	str	r1, [r7, #8]
 8007694:	4613      	mov	r3, r2
 8007696:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	2b00      	cmp	r3, #0
 800769c:	d10b      	bne.n	80076b6 <xQueueGenericCreate+0x2c>
	__asm volatile
 800769e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076a2:	f383 8811 	msr	BASEPRI, r3
 80076a6:	f3bf 8f6f 	isb	sy
 80076aa:	f3bf 8f4f 	dsb	sy
 80076ae:	613b      	str	r3, [r7, #16]
}
 80076b0:	bf00      	nop
 80076b2:	bf00      	nop
 80076b4:	e7fd      	b.n	80076b2 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	68ba      	ldr	r2, [r7, #8]
 80076ba:	fb02 f303 	mul.w	r3, r2, r3
 80076be:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80076c0:	69fb      	ldr	r3, [r7, #28]
 80076c2:	3350      	adds	r3, #80	@ 0x50
 80076c4:	4618      	mov	r0, r3
 80076c6:	f002 fce9 	bl	800a09c <pvPortMalloc>
 80076ca:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80076cc:	69bb      	ldr	r3, [r7, #24]
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d011      	beq.n	80076f6 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80076d2:	69bb      	ldr	r3, [r7, #24]
 80076d4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80076d6:	697b      	ldr	r3, [r7, #20]
 80076d8:	3350      	adds	r3, #80	@ 0x50
 80076da:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80076dc:	69bb      	ldr	r3, [r7, #24]
 80076de:	2200      	movs	r2, #0
 80076e0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80076e4:	79fa      	ldrb	r2, [r7, #7]
 80076e6:	69bb      	ldr	r3, [r7, #24]
 80076e8:	9300      	str	r3, [sp, #0]
 80076ea:	4613      	mov	r3, r2
 80076ec:	697a      	ldr	r2, [r7, #20]
 80076ee:	68b9      	ldr	r1, [r7, #8]
 80076f0:	68f8      	ldr	r0, [r7, #12]
 80076f2:	f000 f805 	bl	8007700 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80076f6:	69bb      	ldr	r3, [r7, #24]
	}
 80076f8:	4618      	mov	r0, r3
 80076fa:	3720      	adds	r7, #32
 80076fc:	46bd      	mov	sp, r7
 80076fe:	bd80      	pop	{r7, pc}

08007700 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007700:	b580      	push	{r7, lr}
 8007702:	b084      	sub	sp, #16
 8007704:	af00      	add	r7, sp, #0
 8007706:	60f8      	str	r0, [r7, #12]
 8007708:	60b9      	str	r1, [r7, #8]
 800770a:	607a      	str	r2, [r7, #4]
 800770c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800770e:	68bb      	ldr	r3, [r7, #8]
 8007710:	2b00      	cmp	r3, #0
 8007712:	d103      	bne.n	800771c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007714:	69bb      	ldr	r3, [r7, #24]
 8007716:	69ba      	ldr	r2, [r7, #24]
 8007718:	601a      	str	r2, [r3, #0]
 800771a:	e002      	b.n	8007722 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800771c:	69bb      	ldr	r3, [r7, #24]
 800771e:	687a      	ldr	r2, [r7, #4]
 8007720:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8007722:	69bb      	ldr	r3, [r7, #24]
 8007724:	68fa      	ldr	r2, [r7, #12]
 8007726:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007728:	69bb      	ldr	r3, [r7, #24]
 800772a:	68ba      	ldr	r2, [r7, #8]
 800772c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800772e:	2101      	movs	r1, #1
 8007730:	69b8      	ldr	r0, [r7, #24]
 8007732:	f7ff fec3 	bl	80074bc <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8007736:	69bb      	ldr	r3, [r7, #24]
 8007738:	78fa      	ldrb	r2, [r7, #3]
 800773a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800773e:	bf00      	nop
 8007740:	3710      	adds	r7, #16
 8007742:	46bd      	mov	sp, r7
 8007744:	bd80      	pop	{r7, pc}

08007746 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8007746:	b580      	push	{r7, lr}
 8007748:	b082      	sub	sp, #8
 800774a:	af00      	add	r7, sp, #0
 800774c:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	2b00      	cmp	r3, #0
 8007752:	d00e      	beq.n	8007772 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	2200      	movs	r2, #0
 8007758:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	2200      	movs	r2, #0
 800775e:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	2200      	movs	r2, #0
 8007764:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8007766:	2300      	movs	r3, #0
 8007768:	2200      	movs	r2, #0
 800776a:	2100      	movs	r1, #0
 800776c:	6878      	ldr	r0, [r7, #4]
 800776e:	f000 f8a3 	bl	80078b8 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8007772:	bf00      	nop
 8007774:	3708      	adds	r7, #8
 8007776:	46bd      	mov	sp, r7
 8007778:	bd80      	pop	{r7, pc}

0800777a <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800777a:	b580      	push	{r7, lr}
 800777c:	b086      	sub	sp, #24
 800777e:	af00      	add	r7, sp, #0
 8007780:	4603      	mov	r3, r0
 8007782:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8007784:	2301      	movs	r3, #1
 8007786:	617b      	str	r3, [r7, #20]
 8007788:	2300      	movs	r3, #0
 800778a:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800778c:	79fb      	ldrb	r3, [r7, #7]
 800778e:	461a      	mov	r2, r3
 8007790:	6939      	ldr	r1, [r7, #16]
 8007792:	6978      	ldr	r0, [r7, #20]
 8007794:	f7ff ff79 	bl	800768a <xQueueGenericCreate>
 8007798:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800779a:	68f8      	ldr	r0, [r7, #12]
 800779c:	f7ff ffd3 	bl	8007746 <prvInitialiseMutex>

		return xNewQueue;
 80077a0:	68fb      	ldr	r3, [r7, #12]
	}
 80077a2:	4618      	mov	r0, r3
 80077a4:	3718      	adds	r7, #24
 80077a6:	46bd      	mov	sp, r7
 80077a8:	bd80      	pop	{r7, pc}

080077aa <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 80077aa:	b580      	push	{r7, lr}
 80077ac:	b088      	sub	sp, #32
 80077ae:	af02      	add	r7, sp, #8
 80077b0:	4603      	mov	r3, r0
 80077b2:	6039      	str	r1, [r7, #0]
 80077b4:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80077b6:	2301      	movs	r3, #1
 80077b8:	617b      	str	r3, [r7, #20]
 80077ba:	2300      	movs	r3, #0
 80077bc:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 80077be:	79fb      	ldrb	r3, [r7, #7]
 80077c0:	9300      	str	r3, [sp, #0]
 80077c2:	683b      	ldr	r3, [r7, #0]
 80077c4:	2200      	movs	r2, #0
 80077c6:	6939      	ldr	r1, [r7, #16]
 80077c8:	6978      	ldr	r0, [r7, #20]
 80077ca:	f7ff fee1 	bl	8007590 <xQueueGenericCreateStatic>
 80077ce:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80077d0:	68f8      	ldr	r0, [r7, #12]
 80077d2:	f7ff ffb8 	bl	8007746 <prvInitialiseMutex>

		return xNewQueue;
 80077d6:	68fb      	ldr	r3, [r7, #12]
	}
 80077d8:	4618      	mov	r0, r3
 80077da:	3718      	adds	r7, #24
 80077dc:	46bd      	mov	sp, r7
 80077de:	bd80      	pop	{r7, pc}

080077e0 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 80077e0:	b590      	push	{r4, r7, lr}
 80077e2:	b087      	sub	sp, #28
 80077e4:	af00      	add	r7, sp, #0
 80077e6:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 80077ec:	693b      	ldr	r3, [r7, #16]
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d10b      	bne.n	800780a <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 80077f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077f6:	f383 8811 	msr	BASEPRI, r3
 80077fa:	f3bf 8f6f 	isb	sy
 80077fe:	f3bf 8f4f 	dsb	sy
 8007802:	60fb      	str	r3, [r7, #12]
}
 8007804:	bf00      	nop
 8007806:	bf00      	nop
 8007808:	e7fd      	b.n	8007806 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800780a:	693b      	ldr	r3, [r7, #16]
 800780c:	689c      	ldr	r4, [r3, #8]
 800780e:	f001 fca9 	bl	8009164 <xTaskGetCurrentTaskHandle>
 8007812:	4603      	mov	r3, r0
 8007814:	429c      	cmp	r4, r3
 8007816:	d111      	bne.n	800783c <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8007818:	693b      	ldr	r3, [r7, #16]
 800781a:	68db      	ldr	r3, [r3, #12]
 800781c:	1e5a      	subs	r2, r3, #1
 800781e:	693b      	ldr	r3, [r7, #16]
 8007820:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8007822:	693b      	ldr	r3, [r7, #16]
 8007824:	68db      	ldr	r3, [r3, #12]
 8007826:	2b00      	cmp	r3, #0
 8007828:	d105      	bne.n	8007836 <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 800782a:	2300      	movs	r3, #0
 800782c:	2200      	movs	r2, #0
 800782e:	2100      	movs	r1, #0
 8007830:	6938      	ldr	r0, [r7, #16]
 8007832:	f000 f841 	bl	80078b8 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 8007836:	2301      	movs	r3, #1
 8007838:	617b      	str	r3, [r7, #20]
 800783a:	e001      	b.n	8007840 <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 800783c:	2300      	movs	r3, #0
 800783e:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 8007840:	697b      	ldr	r3, [r7, #20]
	}
 8007842:	4618      	mov	r0, r3
 8007844:	371c      	adds	r7, #28
 8007846:	46bd      	mov	sp, r7
 8007848:	bd90      	pop	{r4, r7, pc}

0800784a <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 800784a:	b590      	push	{r4, r7, lr}
 800784c:	b087      	sub	sp, #28
 800784e:	af00      	add	r7, sp, #0
 8007850:	6078      	str	r0, [r7, #4]
 8007852:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8007858:	693b      	ldr	r3, [r7, #16]
 800785a:	2b00      	cmp	r3, #0
 800785c:	d10b      	bne.n	8007876 <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 800785e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007862:	f383 8811 	msr	BASEPRI, r3
 8007866:	f3bf 8f6f 	isb	sy
 800786a:	f3bf 8f4f 	dsb	sy
 800786e:	60fb      	str	r3, [r7, #12]
}
 8007870:	bf00      	nop
 8007872:	bf00      	nop
 8007874:	e7fd      	b.n	8007872 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8007876:	693b      	ldr	r3, [r7, #16]
 8007878:	689c      	ldr	r4, [r3, #8]
 800787a:	f001 fc73 	bl	8009164 <xTaskGetCurrentTaskHandle>
 800787e:	4603      	mov	r3, r0
 8007880:	429c      	cmp	r4, r3
 8007882:	d107      	bne.n	8007894 <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8007884:	693b      	ldr	r3, [r7, #16]
 8007886:	68db      	ldr	r3, [r3, #12]
 8007888:	1c5a      	adds	r2, r3, #1
 800788a:	693b      	ldr	r3, [r7, #16]
 800788c:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 800788e:	2301      	movs	r3, #1
 8007890:	617b      	str	r3, [r7, #20]
 8007892:	e00c      	b.n	80078ae <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8007894:	6839      	ldr	r1, [r7, #0]
 8007896:	6938      	ldr	r0, [r7, #16]
 8007898:	f000 fa90 	bl	8007dbc <xQueueSemaphoreTake>
 800789c:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 800789e:	697b      	ldr	r3, [r7, #20]
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d004      	beq.n	80078ae <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 80078a4:	693b      	ldr	r3, [r7, #16]
 80078a6:	68db      	ldr	r3, [r3, #12]
 80078a8:	1c5a      	adds	r2, r3, #1
 80078aa:	693b      	ldr	r3, [r7, #16]
 80078ac:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 80078ae:	697b      	ldr	r3, [r7, #20]
	}
 80078b0:	4618      	mov	r0, r3
 80078b2:	371c      	adds	r7, #28
 80078b4:	46bd      	mov	sp, r7
 80078b6:	bd90      	pop	{r4, r7, pc}

080078b8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80078b8:	b580      	push	{r7, lr}
 80078ba:	b08e      	sub	sp, #56	@ 0x38
 80078bc:	af00      	add	r7, sp, #0
 80078be:	60f8      	str	r0, [r7, #12]
 80078c0:	60b9      	str	r1, [r7, #8]
 80078c2:	607a      	str	r2, [r7, #4]
 80078c4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80078c6:	2300      	movs	r3, #0
 80078c8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80078ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d10b      	bne.n	80078ec <xQueueGenericSend+0x34>
	__asm volatile
 80078d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078d8:	f383 8811 	msr	BASEPRI, r3
 80078dc:	f3bf 8f6f 	isb	sy
 80078e0:	f3bf 8f4f 	dsb	sy
 80078e4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80078e6:	bf00      	nop
 80078e8:	bf00      	nop
 80078ea:	e7fd      	b.n	80078e8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80078ec:	68bb      	ldr	r3, [r7, #8]
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d103      	bne.n	80078fa <xQueueGenericSend+0x42>
 80078f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d101      	bne.n	80078fe <xQueueGenericSend+0x46>
 80078fa:	2301      	movs	r3, #1
 80078fc:	e000      	b.n	8007900 <xQueueGenericSend+0x48>
 80078fe:	2300      	movs	r3, #0
 8007900:	2b00      	cmp	r3, #0
 8007902:	d10b      	bne.n	800791c <xQueueGenericSend+0x64>
	__asm volatile
 8007904:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007908:	f383 8811 	msr	BASEPRI, r3
 800790c:	f3bf 8f6f 	isb	sy
 8007910:	f3bf 8f4f 	dsb	sy
 8007914:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007916:	bf00      	nop
 8007918:	bf00      	nop
 800791a:	e7fd      	b.n	8007918 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800791c:	683b      	ldr	r3, [r7, #0]
 800791e:	2b02      	cmp	r3, #2
 8007920:	d103      	bne.n	800792a <xQueueGenericSend+0x72>
 8007922:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007924:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007926:	2b01      	cmp	r3, #1
 8007928:	d101      	bne.n	800792e <xQueueGenericSend+0x76>
 800792a:	2301      	movs	r3, #1
 800792c:	e000      	b.n	8007930 <xQueueGenericSend+0x78>
 800792e:	2300      	movs	r3, #0
 8007930:	2b00      	cmp	r3, #0
 8007932:	d10b      	bne.n	800794c <xQueueGenericSend+0x94>
	__asm volatile
 8007934:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007938:	f383 8811 	msr	BASEPRI, r3
 800793c:	f3bf 8f6f 	isb	sy
 8007940:	f3bf 8f4f 	dsb	sy
 8007944:	623b      	str	r3, [r7, #32]
}
 8007946:	bf00      	nop
 8007948:	bf00      	nop
 800794a:	e7fd      	b.n	8007948 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800794c:	f001 fc1a 	bl	8009184 <xTaskGetSchedulerState>
 8007950:	4603      	mov	r3, r0
 8007952:	2b00      	cmp	r3, #0
 8007954:	d102      	bne.n	800795c <xQueueGenericSend+0xa4>
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	2b00      	cmp	r3, #0
 800795a:	d101      	bne.n	8007960 <xQueueGenericSend+0xa8>
 800795c:	2301      	movs	r3, #1
 800795e:	e000      	b.n	8007962 <xQueueGenericSend+0xaa>
 8007960:	2300      	movs	r3, #0
 8007962:	2b00      	cmp	r3, #0
 8007964:	d10b      	bne.n	800797e <xQueueGenericSend+0xc6>
	__asm volatile
 8007966:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800796a:	f383 8811 	msr	BASEPRI, r3
 800796e:	f3bf 8f6f 	isb	sy
 8007972:	f3bf 8f4f 	dsb	sy
 8007976:	61fb      	str	r3, [r7, #28]
}
 8007978:	bf00      	nop
 800797a:	bf00      	nop
 800797c:	e7fd      	b.n	800797a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800797e:	f002 fa6b 	bl	8009e58 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007982:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007984:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007986:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007988:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800798a:	429a      	cmp	r2, r3
 800798c:	d302      	bcc.n	8007994 <xQueueGenericSend+0xdc>
 800798e:	683b      	ldr	r3, [r7, #0]
 8007990:	2b02      	cmp	r3, #2
 8007992:	d129      	bne.n	80079e8 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007994:	683a      	ldr	r2, [r7, #0]
 8007996:	68b9      	ldr	r1, [r7, #8]
 8007998:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800799a:	f000 fbb9 	bl	8008110 <prvCopyDataToQueue>
 800799e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80079a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d010      	beq.n	80079ca <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80079a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079aa:	3324      	adds	r3, #36	@ 0x24
 80079ac:	4618      	mov	r0, r3
 80079ae:	f001 fa19 	bl	8008de4 <xTaskRemoveFromEventList>
 80079b2:	4603      	mov	r3, r0
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	d013      	beq.n	80079e0 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80079b8:	4b3f      	ldr	r3, [pc, #252]	@ (8007ab8 <xQueueGenericSend+0x200>)
 80079ba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80079be:	601a      	str	r2, [r3, #0]
 80079c0:	f3bf 8f4f 	dsb	sy
 80079c4:	f3bf 8f6f 	isb	sy
 80079c8:	e00a      	b.n	80079e0 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80079ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d007      	beq.n	80079e0 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80079d0:	4b39      	ldr	r3, [pc, #228]	@ (8007ab8 <xQueueGenericSend+0x200>)
 80079d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80079d6:	601a      	str	r2, [r3, #0]
 80079d8:	f3bf 8f4f 	dsb	sy
 80079dc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80079e0:	f002 fa6c 	bl	8009ebc <vPortExitCritical>
				return pdPASS;
 80079e4:	2301      	movs	r3, #1
 80079e6:	e063      	b.n	8007ab0 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d103      	bne.n	80079f6 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80079ee:	f002 fa65 	bl	8009ebc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80079f2:	2300      	movs	r3, #0
 80079f4:	e05c      	b.n	8007ab0 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80079f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d106      	bne.n	8007a0a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80079fc:	f107 0314 	add.w	r3, r7, #20
 8007a00:	4618      	mov	r0, r3
 8007a02:	f001 fa53 	bl	8008eac <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007a06:	2301      	movs	r3, #1
 8007a08:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007a0a:	f002 fa57 	bl	8009ebc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007a0e:	f000 ffb1 	bl	8008974 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007a12:	f002 fa21 	bl	8009e58 <vPortEnterCritical>
 8007a16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a18:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007a1c:	b25b      	sxtb	r3, r3
 8007a1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a22:	d103      	bne.n	8007a2c <xQueueGenericSend+0x174>
 8007a24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a26:	2200      	movs	r2, #0
 8007a28:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007a2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a2e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007a32:	b25b      	sxtb	r3, r3
 8007a34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a38:	d103      	bne.n	8007a42 <xQueueGenericSend+0x18a>
 8007a3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a3c:	2200      	movs	r2, #0
 8007a3e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007a42:	f002 fa3b 	bl	8009ebc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007a46:	1d3a      	adds	r2, r7, #4
 8007a48:	f107 0314 	add.w	r3, r7, #20
 8007a4c:	4611      	mov	r1, r2
 8007a4e:	4618      	mov	r0, r3
 8007a50:	f001 fa42 	bl	8008ed8 <xTaskCheckForTimeOut>
 8007a54:	4603      	mov	r3, r0
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d124      	bne.n	8007aa4 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007a5a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007a5c:	f000 fc50 	bl	8008300 <prvIsQueueFull>
 8007a60:	4603      	mov	r3, r0
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d018      	beq.n	8007a98 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007a66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a68:	3310      	adds	r3, #16
 8007a6a:	687a      	ldr	r2, [r7, #4]
 8007a6c:	4611      	mov	r1, r2
 8007a6e:	4618      	mov	r0, r3
 8007a70:	f001 f966 	bl	8008d40 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007a74:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007a76:	f000 fbdb 	bl	8008230 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8007a7a:	f000 ff89 	bl	8008990 <xTaskResumeAll>
 8007a7e:	4603      	mov	r3, r0
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	f47f af7c 	bne.w	800797e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8007a86:	4b0c      	ldr	r3, [pc, #48]	@ (8007ab8 <xQueueGenericSend+0x200>)
 8007a88:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007a8c:	601a      	str	r2, [r3, #0]
 8007a8e:	f3bf 8f4f 	dsb	sy
 8007a92:	f3bf 8f6f 	isb	sy
 8007a96:	e772      	b.n	800797e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007a98:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007a9a:	f000 fbc9 	bl	8008230 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007a9e:	f000 ff77 	bl	8008990 <xTaskResumeAll>
 8007aa2:	e76c      	b.n	800797e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007aa4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007aa6:	f000 fbc3 	bl	8008230 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007aaa:	f000 ff71 	bl	8008990 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007aae:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007ab0:	4618      	mov	r0, r3
 8007ab2:	3738      	adds	r7, #56	@ 0x38
 8007ab4:	46bd      	mov	sp, r7
 8007ab6:	bd80      	pop	{r7, pc}
 8007ab8:	e000ed04 	.word	0xe000ed04

08007abc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007abc:	b580      	push	{r7, lr}
 8007abe:	b090      	sub	sp, #64	@ 0x40
 8007ac0:	af00      	add	r7, sp, #0
 8007ac2:	60f8      	str	r0, [r7, #12]
 8007ac4:	60b9      	str	r1, [r7, #8]
 8007ac6:	607a      	str	r2, [r7, #4]
 8007ac8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8007ace:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d10b      	bne.n	8007aec <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8007ad4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ad8:	f383 8811 	msr	BASEPRI, r3
 8007adc:	f3bf 8f6f 	isb	sy
 8007ae0:	f3bf 8f4f 	dsb	sy
 8007ae4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007ae6:	bf00      	nop
 8007ae8:	bf00      	nop
 8007aea:	e7fd      	b.n	8007ae8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007aec:	68bb      	ldr	r3, [r7, #8]
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d103      	bne.n	8007afa <xQueueGenericSendFromISR+0x3e>
 8007af2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007af4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d101      	bne.n	8007afe <xQueueGenericSendFromISR+0x42>
 8007afa:	2301      	movs	r3, #1
 8007afc:	e000      	b.n	8007b00 <xQueueGenericSendFromISR+0x44>
 8007afe:	2300      	movs	r3, #0
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d10b      	bne.n	8007b1c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8007b04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b08:	f383 8811 	msr	BASEPRI, r3
 8007b0c:	f3bf 8f6f 	isb	sy
 8007b10:	f3bf 8f4f 	dsb	sy
 8007b14:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007b16:	bf00      	nop
 8007b18:	bf00      	nop
 8007b1a:	e7fd      	b.n	8007b18 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007b1c:	683b      	ldr	r3, [r7, #0]
 8007b1e:	2b02      	cmp	r3, #2
 8007b20:	d103      	bne.n	8007b2a <xQueueGenericSendFromISR+0x6e>
 8007b22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b26:	2b01      	cmp	r3, #1
 8007b28:	d101      	bne.n	8007b2e <xQueueGenericSendFromISR+0x72>
 8007b2a:	2301      	movs	r3, #1
 8007b2c:	e000      	b.n	8007b30 <xQueueGenericSendFromISR+0x74>
 8007b2e:	2300      	movs	r3, #0
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d10b      	bne.n	8007b4c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8007b34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b38:	f383 8811 	msr	BASEPRI, r3
 8007b3c:	f3bf 8f6f 	isb	sy
 8007b40:	f3bf 8f4f 	dsb	sy
 8007b44:	623b      	str	r3, [r7, #32]
}
 8007b46:	bf00      	nop
 8007b48:	bf00      	nop
 8007b4a:	e7fd      	b.n	8007b48 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007b4c:	f002 fa64 	bl	800a018 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007b50:	f3ef 8211 	mrs	r2, BASEPRI
 8007b54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b58:	f383 8811 	msr	BASEPRI, r3
 8007b5c:	f3bf 8f6f 	isb	sy
 8007b60:	f3bf 8f4f 	dsb	sy
 8007b64:	61fa      	str	r2, [r7, #28]
 8007b66:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007b68:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007b6a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007b6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b6e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007b70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b74:	429a      	cmp	r2, r3
 8007b76:	d302      	bcc.n	8007b7e <xQueueGenericSendFromISR+0xc2>
 8007b78:	683b      	ldr	r3, [r7, #0]
 8007b7a:	2b02      	cmp	r3, #2
 8007b7c:	d12f      	bne.n	8007bde <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007b7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b80:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007b84:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007b88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007b8e:	683a      	ldr	r2, [r7, #0]
 8007b90:	68b9      	ldr	r1, [r7, #8]
 8007b92:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8007b94:	f000 fabc 	bl	8008110 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007b98:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8007b9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ba0:	d112      	bne.n	8007bc8 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007ba2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ba4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d016      	beq.n	8007bd8 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007baa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bac:	3324      	adds	r3, #36	@ 0x24
 8007bae:	4618      	mov	r0, r3
 8007bb0:	f001 f918 	bl	8008de4 <xTaskRemoveFromEventList>
 8007bb4:	4603      	mov	r3, r0
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d00e      	beq.n	8007bd8 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d00b      	beq.n	8007bd8 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	2201      	movs	r2, #1
 8007bc4:	601a      	str	r2, [r3, #0]
 8007bc6:	e007      	b.n	8007bd8 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007bc8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007bcc:	3301      	adds	r3, #1
 8007bce:	b2db      	uxtb	r3, r3
 8007bd0:	b25a      	sxtb	r2, r3
 8007bd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bd4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8007bd8:	2301      	movs	r3, #1
 8007bda:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8007bdc:	e001      	b.n	8007be2 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007bde:	2300      	movs	r3, #0
 8007be0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007be2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007be4:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007be6:	697b      	ldr	r3, [r7, #20]
 8007be8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007bec:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007bee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8007bf0:	4618      	mov	r0, r3
 8007bf2:	3740      	adds	r7, #64	@ 0x40
 8007bf4:	46bd      	mov	sp, r7
 8007bf6:	bd80      	pop	{r7, pc}

08007bf8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007bf8:	b580      	push	{r7, lr}
 8007bfa:	b08c      	sub	sp, #48	@ 0x30
 8007bfc:	af00      	add	r7, sp, #0
 8007bfe:	60f8      	str	r0, [r7, #12]
 8007c00:	60b9      	str	r1, [r7, #8]
 8007c02:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007c04:	2300      	movs	r3, #0
 8007c06:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007c0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d10b      	bne.n	8007c2a <xQueueReceive+0x32>
	__asm volatile
 8007c12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c16:	f383 8811 	msr	BASEPRI, r3
 8007c1a:	f3bf 8f6f 	isb	sy
 8007c1e:	f3bf 8f4f 	dsb	sy
 8007c22:	623b      	str	r3, [r7, #32]
}
 8007c24:	bf00      	nop
 8007c26:	bf00      	nop
 8007c28:	e7fd      	b.n	8007c26 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007c2a:	68bb      	ldr	r3, [r7, #8]
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d103      	bne.n	8007c38 <xQueueReceive+0x40>
 8007c30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d101      	bne.n	8007c3c <xQueueReceive+0x44>
 8007c38:	2301      	movs	r3, #1
 8007c3a:	e000      	b.n	8007c3e <xQueueReceive+0x46>
 8007c3c:	2300      	movs	r3, #0
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d10b      	bne.n	8007c5a <xQueueReceive+0x62>
	__asm volatile
 8007c42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c46:	f383 8811 	msr	BASEPRI, r3
 8007c4a:	f3bf 8f6f 	isb	sy
 8007c4e:	f3bf 8f4f 	dsb	sy
 8007c52:	61fb      	str	r3, [r7, #28]
}
 8007c54:	bf00      	nop
 8007c56:	bf00      	nop
 8007c58:	e7fd      	b.n	8007c56 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007c5a:	f001 fa93 	bl	8009184 <xTaskGetSchedulerState>
 8007c5e:	4603      	mov	r3, r0
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d102      	bne.n	8007c6a <xQueueReceive+0x72>
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d101      	bne.n	8007c6e <xQueueReceive+0x76>
 8007c6a:	2301      	movs	r3, #1
 8007c6c:	e000      	b.n	8007c70 <xQueueReceive+0x78>
 8007c6e:	2300      	movs	r3, #0
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d10b      	bne.n	8007c8c <xQueueReceive+0x94>
	__asm volatile
 8007c74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c78:	f383 8811 	msr	BASEPRI, r3
 8007c7c:	f3bf 8f6f 	isb	sy
 8007c80:	f3bf 8f4f 	dsb	sy
 8007c84:	61bb      	str	r3, [r7, #24]
}
 8007c86:	bf00      	nop
 8007c88:	bf00      	nop
 8007c8a:	e7fd      	b.n	8007c88 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007c8c:	f002 f8e4 	bl	8009e58 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007c90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c94:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007c96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d01f      	beq.n	8007cdc <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007c9c:	68b9      	ldr	r1, [r7, #8]
 8007c9e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007ca0:	f000 faa0 	bl	80081e4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007ca4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ca6:	1e5a      	subs	r2, r3, #1
 8007ca8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007caa:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007cac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007cae:	691b      	ldr	r3, [r3, #16]
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d00f      	beq.n	8007cd4 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007cb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007cb6:	3310      	adds	r3, #16
 8007cb8:	4618      	mov	r0, r3
 8007cba:	f001 f893 	bl	8008de4 <xTaskRemoveFromEventList>
 8007cbe:	4603      	mov	r3, r0
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d007      	beq.n	8007cd4 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007cc4:	4b3c      	ldr	r3, [pc, #240]	@ (8007db8 <xQueueReceive+0x1c0>)
 8007cc6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007cca:	601a      	str	r2, [r3, #0]
 8007ccc:	f3bf 8f4f 	dsb	sy
 8007cd0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007cd4:	f002 f8f2 	bl	8009ebc <vPortExitCritical>
				return pdPASS;
 8007cd8:	2301      	movs	r3, #1
 8007cda:	e069      	b.n	8007db0 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d103      	bne.n	8007cea <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007ce2:	f002 f8eb 	bl	8009ebc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007ce6:	2300      	movs	r3, #0
 8007ce8:	e062      	b.n	8007db0 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007cea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d106      	bne.n	8007cfe <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007cf0:	f107 0310 	add.w	r3, r7, #16
 8007cf4:	4618      	mov	r0, r3
 8007cf6:	f001 f8d9 	bl	8008eac <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007cfa:	2301      	movs	r3, #1
 8007cfc:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007cfe:	f002 f8dd 	bl	8009ebc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007d02:	f000 fe37 	bl	8008974 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007d06:	f002 f8a7 	bl	8009e58 <vPortEnterCritical>
 8007d0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d0c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007d10:	b25b      	sxtb	r3, r3
 8007d12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d16:	d103      	bne.n	8007d20 <xQueueReceive+0x128>
 8007d18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d1a:	2200      	movs	r2, #0
 8007d1c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007d20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d22:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007d26:	b25b      	sxtb	r3, r3
 8007d28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d2c:	d103      	bne.n	8007d36 <xQueueReceive+0x13e>
 8007d2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d30:	2200      	movs	r2, #0
 8007d32:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007d36:	f002 f8c1 	bl	8009ebc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007d3a:	1d3a      	adds	r2, r7, #4
 8007d3c:	f107 0310 	add.w	r3, r7, #16
 8007d40:	4611      	mov	r1, r2
 8007d42:	4618      	mov	r0, r3
 8007d44:	f001 f8c8 	bl	8008ed8 <xTaskCheckForTimeOut>
 8007d48:	4603      	mov	r3, r0
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d123      	bne.n	8007d96 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007d4e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007d50:	f000 fac0 	bl	80082d4 <prvIsQueueEmpty>
 8007d54:	4603      	mov	r3, r0
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	d017      	beq.n	8007d8a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007d5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d5c:	3324      	adds	r3, #36	@ 0x24
 8007d5e:	687a      	ldr	r2, [r7, #4]
 8007d60:	4611      	mov	r1, r2
 8007d62:	4618      	mov	r0, r3
 8007d64:	f000 ffec 	bl	8008d40 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007d68:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007d6a:	f000 fa61 	bl	8008230 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007d6e:	f000 fe0f 	bl	8008990 <xTaskResumeAll>
 8007d72:	4603      	mov	r3, r0
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d189      	bne.n	8007c8c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8007d78:	4b0f      	ldr	r3, [pc, #60]	@ (8007db8 <xQueueReceive+0x1c0>)
 8007d7a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007d7e:	601a      	str	r2, [r3, #0]
 8007d80:	f3bf 8f4f 	dsb	sy
 8007d84:	f3bf 8f6f 	isb	sy
 8007d88:	e780      	b.n	8007c8c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8007d8a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007d8c:	f000 fa50 	bl	8008230 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007d90:	f000 fdfe 	bl	8008990 <xTaskResumeAll>
 8007d94:	e77a      	b.n	8007c8c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8007d96:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007d98:	f000 fa4a 	bl	8008230 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007d9c:	f000 fdf8 	bl	8008990 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007da0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007da2:	f000 fa97 	bl	80082d4 <prvIsQueueEmpty>
 8007da6:	4603      	mov	r3, r0
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	f43f af6f 	beq.w	8007c8c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007dae:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007db0:	4618      	mov	r0, r3
 8007db2:	3730      	adds	r7, #48	@ 0x30
 8007db4:	46bd      	mov	sp, r7
 8007db6:	bd80      	pop	{r7, pc}
 8007db8:	e000ed04 	.word	0xe000ed04

08007dbc <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8007dbc:	b580      	push	{r7, lr}
 8007dbe:	b08e      	sub	sp, #56	@ 0x38
 8007dc0:	af00      	add	r7, sp, #0
 8007dc2:	6078      	str	r0, [r7, #4]
 8007dc4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8007dc6:	2300      	movs	r3, #0
 8007dc8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8007dce:	2300      	movs	r3, #0
 8007dd0:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007dd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d10b      	bne.n	8007df0 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8007dd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ddc:	f383 8811 	msr	BASEPRI, r3
 8007de0:	f3bf 8f6f 	isb	sy
 8007de4:	f3bf 8f4f 	dsb	sy
 8007de8:	623b      	str	r3, [r7, #32]
}
 8007dea:	bf00      	nop
 8007dec:	bf00      	nop
 8007dee:	e7fd      	b.n	8007dec <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007df0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007df2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d00b      	beq.n	8007e10 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8007df8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007dfc:	f383 8811 	msr	BASEPRI, r3
 8007e00:	f3bf 8f6f 	isb	sy
 8007e04:	f3bf 8f4f 	dsb	sy
 8007e08:	61fb      	str	r3, [r7, #28]
}
 8007e0a:	bf00      	nop
 8007e0c:	bf00      	nop
 8007e0e:	e7fd      	b.n	8007e0c <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007e10:	f001 f9b8 	bl	8009184 <xTaskGetSchedulerState>
 8007e14:	4603      	mov	r3, r0
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d102      	bne.n	8007e20 <xQueueSemaphoreTake+0x64>
 8007e1a:	683b      	ldr	r3, [r7, #0]
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d101      	bne.n	8007e24 <xQueueSemaphoreTake+0x68>
 8007e20:	2301      	movs	r3, #1
 8007e22:	e000      	b.n	8007e26 <xQueueSemaphoreTake+0x6a>
 8007e24:	2300      	movs	r3, #0
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d10b      	bne.n	8007e42 <xQueueSemaphoreTake+0x86>
	__asm volatile
 8007e2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e2e:	f383 8811 	msr	BASEPRI, r3
 8007e32:	f3bf 8f6f 	isb	sy
 8007e36:	f3bf 8f4f 	dsb	sy
 8007e3a:	61bb      	str	r3, [r7, #24]
}
 8007e3c:	bf00      	nop
 8007e3e:	bf00      	nop
 8007e40:	e7fd      	b.n	8007e3e <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007e42:	f002 f809 	bl	8009e58 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8007e46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e4a:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8007e4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d024      	beq.n	8007e9c <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8007e52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e54:	1e5a      	subs	r2, r3, #1
 8007e56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e58:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007e5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d104      	bne.n	8007e6c <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8007e62:	f001 fb09 	bl	8009478 <pvTaskIncrementMutexHeldCount>
 8007e66:	4602      	mov	r2, r0
 8007e68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e6a:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007e6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e6e:	691b      	ldr	r3, [r3, #16]
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	d00f      	beq.n	8007e94 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007e74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e76:	3310      	adds	r3, #16
 8007e78:	4618      	mov	r0, r3
 8007e7a:	f000 ffb3 	bl	8008de4 <xTaskRemoveFromEventList>
 8007e7e:	4603      	mov	r3, r0
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d007      	beq.n	8007e94 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007e84:	4b54      	ldr	r3, [pc, #336]	@ (8007fd8 <xQueueSemaphoreTake+0x21c>)
 8007e86:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007e8a:	601a      	str	r2, [r3, #0]
 8007e8c:	f3bf 8f4f 	dsb	sy
 8007e90:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007e94:	f002 f812 	bl	8009ebc <vPortExitCritical>
				return pdPASS;
 8007e98:	2301      	movs	r3, #1
 8007e9a:	e098      	b.n	8007fce <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007e9c:	683b      	ldr	r3, [r7, #0]
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d112      	bne.n	8007ec8 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8007ea2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d00b      	beq.n	8007ec0 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8007ea8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007eac:	f383 8811 	msr	BASEPRI, r3
 8007eb0:	f3bf 8f6f 	isb	sy
 8007eb4:	f3bf 8f4f 	dsb	sy
 8007eb8:	617b      	str	r3, [r7, #20]
}
 8007eba:	bf00      	nop
 8007ebc:	bf00      	nop
 8007ebe:	e7fd      	b.n	8007ebc <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8007ec0:	f001 fffc 	bl	8009ebc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007ec4:	2300      	movs	r3, #0
 8007ec6:	e082      	b.n	8007fce <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007ec8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	d106      	bne.n	8007edc <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007ece:	f107 030c 	add.w	r3, r7, #12
 8007ed2:	4618      	mov	r0, r3
 8007ed4:	f000 ffea 	bl	8008eac <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007ed8:	2301      	movs	r3, #1
 8007eda:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007edc:	f001 ffee 	bl	8009ebc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007ee0:	f000 fd48 	bl	8008974 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007ee4:	f001 ffb8 	bl	8009e58 <vPortEnterCritical>
 8007ee8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007eea:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007eee:	b25b      	sxtb	r3, r3
 8007ef0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ef4:	d103      	bne.n	8007efe <xQueueSemaphoreTake+0x142>
 8007ef6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ef8:	2200      	movs	r2, #0
 8007efa:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007efe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f00:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007f04:	b25b      	sxtb	r3, r3
 8007f06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f0a:	d103      	bne.n	8007f14 <xQueueSemaphoreTake+0x158>
 8007f0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f0e:	2200      	movs	r2, #0
 8007f10:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007f14:	f001 ffd2 	bl	8009ebc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007f18:	463a      	mov	r2, r7
 8007f1a:	f107 030c 	add.w	r3, r7, #12
 8007f1e:	4611      	mov	r1, r2
 8007f20:	4618      	mov	r0, r3
 8007f22:	f000 ffd9 	bl	8008ed8 <xTaskCheckForTimeOut>
 8007f26:	4603      	mov	r3, r0
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d132      	bne.n	8007f92 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007f2c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007f2e:	f000 f9d1 	bl	80082d4 <prvIsQueueEmpty>
 8007f32:	4603      	mov	r3, r0
 8007f34:	2b00      	cmp	r3, #0
 8007f36:	d026      	beq.n	8007f86 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007f38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d109      	bne.n	8007f54 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8007f40:	f001 ff8a 	bl	8009e58 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007f44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f46:	689b      	ldr	r3, [r3, #8]
 8007f48:	4618      	mov	r0, r3
 8007f4a:	f001 f939 	bl	80091c0 <xTaskPriorityInherit>
 8007f4e:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8007f50:	f001 ffb4 	bl	8009ebc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007f54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f56:	3324      	adds	r3, #36	@ 0x24
 8007f58:	683a      	ldr	r2, [r7, #0]
 8007f5a:	4611      	mov	r1, r2
 8007f5c:	4618      	mov	r0, r3
 8007f5e:	f000 feef 	bl	8008d40 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007f62:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007f64:	f000 f964 	bl	8008230 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007f68:	f000 fd12 	bl	8008990 <xTaskResumeAll>
 8007f6c:	4603      	mov	r3, r0
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	f47f af67 	bne.w	8007e42 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8007f74:	4b18      	ldr	r3, [pc, #96]	@ (8007fd8 <xQueueSemaphoreTake+0x21c>)
 8007f76:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007f7a:	601a      	str	r2, [r3, #0]
 8007f7c:	f3bf 8f4f 	dsb	sy
 8007f80:	f3bf 8f6f 	isb	sy
 8007f84:	e75d      	b.n	8007e42 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8007f86:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007f88:	f000 f952 	bl	8008230 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007f8c:	f000 fd00 	bl	8008990 <xTaskResumeAll>
 8007f90:	e757      	b.n	8007e42 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8007f92:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007f94:	f000 f94c 	bl	8008230 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007f98:	f000 fcfa 	bl	8008990 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007f9c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007f9e:	f000 f999 	bl	80082d4 <prvIsQueueEmpty>
 8007fa2:	4603      	mov	r3, r0
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	f43f af4c 	beq.w	8007e42 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8007faa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	d00d      	beq.n	8007fcc <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8007fb0:	f001 ff52 	bl	8009e58 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8007fb4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007fb6:	f000 f893 	bl	80080e0 <prvGetDisinheritPriorityAfterTimeout>
 8007fba:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8007fbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007fbe:	689b      	ldr	r3, [r3, #8]
 8007fc0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007fc2:	4618      	mov	r0, r3
 8007fc4:	f001 f9d4 	bl	8009370 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8007fc8:	f001 ff78 	bl	8009ebc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007fcc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007fce:	4618      	mov	r0, r3
 8007fd0:	3738      	adds	r7, #56	@ 0x38
 8007fd2:	46bd      	mov	sp, r7
 8007fd4:	bd80      	pop	{r7, pc}
 8007fd6:	bf00      	nop
 8007fd8:	e000ed04 	.word	0xe000ed04

08007fdc <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007fdc:	b580      	push	{r7, lr}
 8007fde:	b08e      	sub	sp, #56	@ 0x38
 8007fe0:	af00      	add	r7, sp, #0
 8007fe2:	60f8      	str	r0, [r7, #12]
 8007fe4:	60b9      	str	r1, [r7, #8]
 8007fe6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8007fec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d10b      	bne.n	800800a <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8007ff2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ff6:	f383 8811 	msr	BASEPRI, r3
 8007ffa:	f3bf 8f6f 	isb	sy
 8007ffe:	f3bf 8f4f 	dsb	sy
 8008002:	623b      	str	r3, [r7, #32]
}
 8008004:	bf00      	nop
 8008006:	bf00      	nop
 8008008:	e7fd      	b.n	8008006 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800800a:	68bb      	ldr	r3, [r7, #8]
 800800c:	2b00      	cmp	r3, #0
 800800e:	d103      	bne.n	8008018 <xQueueReceiveFromISR+0x3c>
 8008010:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008012:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008014:	2b00      	cmp	r3, #0
 8008016:	d101      	bne.n	800801c <xQueueReceiveFromISR+0x40>
 8008018:	2301      	movs	r3, #1
 800801a:	e000      	b.n	800801e <xQueueReceiveFromISR+0x42>
 800801c:	2300      	movs	r3, #0
 800801e:	2b00      	cmp	r3, #0
 8008020:	d10b      	bne.n	800803a <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8008022:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008026:	f383 8811 	msr	BASEPRI, r3
 800802a:	f3bf 8f6f 	isb	sy
 800802e:	f3bf 8f4f 	dsb	sy
 8008032:	61fb      	str	r3, [r7, #28]
}
 8008034:	bf00      	nop
 8008036:	bf00      	nop
 8008038:	e7fd      	b.n	8008036 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800803a:	f001 ffed 	bl	800a018 <vPortValidateInterruptPriority>
	__asm volatile
 800803e:	f3ef 8211 	mrs	r2, BASEPRI
 8008042:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008046:	f383 8811 	msr	BASEPRI, r3
 800804a:	f3bf 8f6f 	isb	sy
 800804e:	f3bf 8f4f 	dsb	sy
 8008052:	61ba      	str	r2, [r7, #24]
 8008054:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8008056:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008058:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800805a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800805c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800805e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008060:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008062:	2b00      	cmp	r3, #0
 8008064:	d02f      	beq.n	80080c6 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8008066:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008068:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800806c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008070:	68b9      	ldr	r1, [r7, #8]
 8008072:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008074:	f000 f8b6 	bl	80081e4 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008078:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800807a:	1e5a      	subs	r2, r3, #1
 800807c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800807e:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8008080:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8008084:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008088:	d112      	bne.n	80080b0 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800808a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800808c:	691b      	ldr	r3, [r3, #16]
 800808e:	2b00      	cmp	r3, #0
 8008090:	d016      	beq.n	80080c0 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008092:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008094:	3310      	adds	r3, #16
 8008096:	4618      	mov	r0, r3
 8008098:	f000 fea4 	bl	8008de4 <xTaskRemoveFromEventList>
 800809c:	4603      	mov	r3, r0
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d00e      	beq.n	80080c0 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d00b      	beq.n	80080c0 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	2201      	movs	r2, #1
 80080ac:	601a      	str	r2, [r3, #0]
 80080ae:	e007      	b.n	80080c0 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80080b0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80080b4:	3301      	adds	r3, #1
 80080b6:	b2db      	uxtb	r3, r3
 80080b8:	b25a      	sxtb	r2, r3
 80080ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080bc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 80080c0:	2301      	movs	r3, #1
 80080c2:	637b      	str	r3, [r7, #52]	@ 0x34
 80080c4:	e001      	b.n	80080ca <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 80080c6:	2300      	movs	r3, #0
 80080c8:	637b      	str	r3, [r7, #52]	@ 0x34
 80080ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080cc:	613b      	str	r3, [r7, #16]
	__asm volatile
 80080ce:	693b      	ldr	r3, [r7, #16]
 80080d0:	f383 8811 	msr	BASEPRI, r3
}
 80080d4:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80080d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80080d8:	4618      	mov	r0, r3
 80080da:	3738      	adds	r7, #56	@ 0x38
 80080dc:	46bd      	mov	sp, r7
 80080de:	bd80      	pop	{r7, pc}

080080e0 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80080e0:	b480      	push	{r7}
 80080e2:	b085      	sub	sp, #20
 80080e4:	af00      	add	r7, sp, #0
 80080e6:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d006      	beq.n	80080fe <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 80080fa:	60fb      	str	r3, [r7, #12]
 80080fc:	e001      	b.n	8008102 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80080fe:	2300      	movs	r3, #0
 8008100:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8008102:	68fb      	ldr	r3, [r7, #12]
	}
 8008104:	4618      	mov	r0, r3
 8008106:	3714      	adds	r7, #20
 8008108:	46bd      	mov	sp, r7
 800810a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800810e:	4770      	bx	lr

08008110 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8008110:	b580      	push	{r7, lr}
 8008112:	b086      	sub	sp, #24
 8008114:	af00      	add	r7, sp, #0
 8008116:	60f8      	str	r0, [r7, #12]
 8008118:	60b9      	str	r1, [r7, #8]
 800811a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800811c:	2300      	movs	r3, #0
 800811e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008124:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800812a:	2b00      	cmp	r3, #0
 800812c:	d10d      	bne.n	800814a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	2b00      	cmp	r3, #0
 8008134:	d14d      	bne.n	80081d2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	689b      	ldr	r3, [r3, #8]
 800813a:	4618      	mov	r0, r3
 800813c:	f001 f8a8 	bl	8009290 <xTaskPriorityDisinherit>
 8008140:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	2200      	movs	r2, #0
 8008146:	609a      	str	r2, [r3, #8]
 8008148:	e043      	b.n	80081d2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	2b00      	cmp	r3, #0
 800814e:	d119      	bne.n	8008184 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	6858      	ldr	r0, [r3, #4]
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008158:	461a      	mov	r2, r3
 800815a:	68b9      	ldr	r1, [r7, #8]
 800815c:	f002 f9fc 	bl	800a558 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	685a      	ldr	r2, [r3, #4]
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008168:	441a      	add	r2, r3
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	685a      	ldr	r2, [r3, #4]
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	689b      	ldr	r3, [r3, #8]
 8008176:	429a      	cmp	r2, r3
 8008178:	d32b      	bcc.n	80081d2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	681a      	ldr	r2, [r3, #0]
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	605a      	str	r2, [r3, #4]
 8008182:	e026      	b.n	80081d2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	68d8      	ldr	r0, [r3, #12]
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800818c:	461a      	mov	r2, r3
 800818e:	68b9      	ldr	r1, [r7, #8]
 8008190:	f002 f9e2 	bl	800a558 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	68da      	ldr	r2, [r3, #12]
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800819c:	425b      	negs	r3, r3
 800819e:	441a      	add	r2, r3
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	68da      	ldr	r2, [r3, #12]
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	429a      	cmp	r2, r3
 80081ae:	d207      	bcs.n	80081c0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	689a      	ldr	r2, [r3, #8]
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80081b8:	425b      	negs	r3, r3
 80081ba:	441a      	add	r2, r3
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	2b02      	cmp	r3, #2
 80081c4:	d105      	bne.n	80081d2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80081c6:	693b      	ldr	r3, [r7, #16]
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	d002      	beq.n	80081d2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80081cc:	693b      	ldr	r3, [r7, #16]
 80081ce:	3b01      	subs	r3, #1
 80081d0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80081d2:	693b      	ldr	r3, [r7, #16]
 80081d4:	1c5a      	adds	r2, r3, #1
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80081da:	697b      	ldr	r3, [r7, #20]
}
 80081dc:	4618      	mov	r0, r3
 80081de:	3718      	adds	r7, #24
 80081e0:	46bd      	mov	sp, r7
 80081e2:	bd80      	pop	{r7, pc}

080081e4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80081e4:	b580      	push	{r7, lr}
 80081e6:	b082      	sub	sp, #8
 80081e8:	af00      	add	r7, sp, #0
 80081ea:	6078      	str	r0, [r7, #4]
 80081ec:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d018      	beq.n	8008228 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	68da      	ldr	r2, [r3, #12]
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80081fe:	441a      	add	r2, r3
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	68da      	ldr	r2, [r3, #12]
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	689b      	ldr	r3, [r3, #8]
 800820c:	429a      	cmp	r2, r3
 800820e:	d303      	bcc.n	8008218 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	681a      	ldr	r2, [r3, #0]
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	68d9      	ldr	r1, [r3, #12]
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008220:	461a      	mov	r2, r3
 8008222:	6838      	ldr	r0, [r7, #0]
 8008224:	f002 f998 	bl	800a558 <memcpy>
	}
}
 8008228:	bf00      	nop
 800822a:	3708      	adds	r7, #8
 800822c:	46bd      	mov	sp, r7
 800822e:	bd80      	pop	{r7, pc}

08008230 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008230:	b580      	push	{r7, lr}
 8008232:	b084      	sub	sp, #16
 8008234:	af00      	add	r7, sp, #0
 8008236:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008238:	f001 fe0e 	bl	8009e58 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008242:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008244:	e011      	b.n	800826a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800824a:	2b00      	cmp	r3, #0
 800824c:	d012      	beq.n	8008274 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	3324      	adds	r3, #36	@ 0x24
 8008252:	4618      	mov	r0, r3
 8008254:	f000 fdc6 	bl	8008de4 <xTaskRemoveFromEventList>
 8008258:	4603      	mov	r3, r0
 800825a:	2b00      	cmp	r3, #0
 800825c:	d001      	beq.n	8008262 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800825e:	f000 fe9f 	bl	8008fa0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8008262:	7bfb      	ldrb	r3, [r7, #15]
 8008264:	3b01      	subs	r3, #1
 8008266:	b2db      	uxtb	r3, r3
 8008268:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800826a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800826e:	2b00      	cmp	r3, #0
 8008270:	dce9      	bgt.n	8008246 <prvUnlockQueue+0x16>
 8008272:	e000      	b.n	8008276 <prvUnlockQueue+0x46>
					break;
 8008274:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	22ff      	movs	r2, #255	@ 0xff
 800827a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800827e:	f001 fe1d 	bl	8009ebc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8008282:	f001 fde9 	bl	8009e58 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800828c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800828e:	e011      	b.n	80082b4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	691b      	ldr	r3, [r3, #16]
 8008294:	2b00      	cmp	r3, #0
 8008296:	d012      	beq.n	80082be <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	3310      	adds	r3, #16
 800829c:	4618      	mov	r0, r3
 800829e:	f000 fda1 	bl	8008de4 <xTaskRemoveFromEventList>
 80082a2:	4603      	mov	r3, r0
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	d001      	beq.n	80082ac <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80082a8:	f000 fe7a 	bl	8008fa0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80082ac:	7bbb      	ldrb	r3, [r7, #14]
 80082ae:	3b01      	subs	r3, #1
 80082b0:	b2db      	uxtb	r3, r3
 80082b2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80082b4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	dce9      	bgt.n	8008290 <prvUnlockQueue+0x60>
 80082bc:	e000      	b.n	80082c0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80082be:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	22ff      	movs	r2, #255	@ 0xff
 80082c4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80082c8:	f001 fdf8 	bl	8009ebc <vPortExitCritical>
}
 80082cc:	bf00      	nop
 80082ce:	3710      	adds	r7, #16
 80082d0:	46bd      	mov	sp, r7
 80082d2:	bd80      	pop	{r7, pc}

080082d4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80082d4:	b580      	push	{r7, lr}
 80082d6:	b084      	sub	sp, #16
 80082d8:	af00      	add	r7, sp, #0
 80082da:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80082dc:	f001 fdbc 	bl	8009e58 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d102      	bne.n	80082ee <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80082e8:	2301      	movs	r3, #1
 80082ea:	60fb      	str	r3, [r7, #12]
 80082ec:	e001      	b.n	80082f2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80082ee:	2300      	movs	r3, #0
 80082f0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80082f2:	f001 fde3 	bl	8009ebc <vPortExitCritical>

	return xReturn;
 80082f6:	68fb      	ldr	r3, [r7, #12]
}
 80082f8:	4618      	mov	r0, r3
 80082fa:	3710      	adds	r7, #16
 80082fc:	46bd      	mov	sp, r7
 80082fe:	bd80      	pop	{r7, pc}

08008300 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8008300:	b580      	push	{r7, lr}
 8008302:	b084      	sub	sp, #16
 8008304:	af00      	add	r7, sp, #0
 8008306:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008308:	f001 fda6 	bl	8009e58 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008314:	429a      	cmp	r2, r3
 8008316:	d102      	bne.n	800831e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8008318:	2301      	movs	r3, #1
 800831a:	60fb      	str	r3, [r7, #12]
 800831c:	e001      	b.n	8008322 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800831e:	2300      	movs	r3, #0
 8008320:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008322:	f001 fdcb 	bl	8009ebc <vPortExitCritical>

	return xReturn;
 8008326:	68fb      	ldr	r3, [r7, #12]
}
 8008328:	4618      	mov	r0, r3
 800832a:	3710      	adds	r7, #16
 800832c:	46bd      	mov	sp, r7
 800832e:	bd80      	pop	{r7, pc}

08008330 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8008330:	b480      	push	{r7}
 8008332:	b085      	sub	sp, #20
 8008334:	af00      	add	r7, sp, #0
 8008336:	6078      	str	r0, [r7, #4]
 8008338:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800833a:	2300      	movs	r3, #0
 800833c:	60fb      	str	r3, [r7, #12]
 800833e:	e014      	b.n	800836a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8008340:	4a0f      	ldr	r2, [pc, #60]	@ (8008380 <vQueueAddToRegistry+0x50>)
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008348:	2b00      	cmp	r3, #0
 800834a:	d10b      	bne.n	8008364 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800834c:	490c      	ldr	r1, [pc, #48]	@ (8008380 <vQueueAddToRegistry+0x50>)
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	683a      	ldr	r2, [r7, #0]
 8008352:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8008356:	4a0a      	ldr	r2, [pc, #40]	@ (8008380 <vQueueAddToRegistry+0x50>)
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	00db      	lsls	r3, r3, #3
 800835c:	4413      	add	r3, r2
 800835e:	687a      	ldr	r2, [r7, #4]
 8008360:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8008362:	e006      	b.n	8008372 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	3301      	adds	r3, #1
 8008368:	60fb      	str	r3, [r7, #12]
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	2b07      	cmp	r3, #7
 800836e:	d9e7      	bls.n	8008340 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8008370:	bf00      	nop
 8008372:	bf00      	nop
 8008374:	3714      	adds	r7, #20
 8008376:	46bd      	mov	sp, r7
 8008378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800837c:	4770      	bx	lr
 800837e:	bf00      	nop
 8008380:	20001068 	.word	0x20001068

08008384 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008384:	b580      	push	{r7, lr}
 8008386:	b086      	sub	sp, #24
 8008388:	af00      	add	r7, sp, #0
 800838a:	60f8      	str	r0, [r7, #12]
 800838c:	60b9      	str	r1, [r7, #8]
 800838e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8008394:	f001 fd60 	bl	8009e58 <vPortEnterCritical>
 8008398:	697b      	ldr	r3, [r7, #20]
 800839a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800839e:	b25b      	sxtb	r3, r3
 80083a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083a4:	d103      	bne.n	80083ae <vQueueWaitForMessageRestricted+0x2a>
 80083a6:	697b      	ldr	r3, [r7, #20]
 80083a8:	2200      	movs	r2, #0
 80083aa:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80083ae:	697b      	ldr	r3, [r7, #20]
 80083b0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80083b4:	b25b      	sxtb	r3, r3
 80083b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083ba:	d103      	bne.n	80083c4 <vQueueWaitForMessageRestricted+0x40>
 80083bc:	697b      	ldr	r3, [r7, #20]
 80083be:	2200      	movs	r2, #0
 80083c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80083c4:	f001 fd7a 	bl	8009ebc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80083c8:	697b      	ldr	r3, [r7, #20]
 80083ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	d106      	bne.n	80083de <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80083d0:	697b      	ldr	r3, [r7, #20]
 80083d2:	3324      	adds	r3, #36	@ 0x24
 80083d4:	687a      	ldr	r2, [r7, #4]
 80083d6:	68b9      	ldr	r1, [r7, #8]
 80083d8:	4618      	mov	r0, r3
 80083da:	f000 fcd7 	bl	8008d8c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80083de:	6978      	ldr	r0, [r7, #20]
 80083e0:	f7ff ff26 	bl	8008230 <prvUnlockQueue>
	}
 80083e4:	bf00      	nop
 80083e6:	3718      	adds	r7, #24
 80083e8:	46bd      	mov	sp, r7
 80083ea:	bd80      	pop	{r7, pc}

080083ec <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80083ec:	b580      	push	{r7, lr}
 80083ee:	b08e      	sub	sp, #56	@ 0x38
 80083f0:	af04      	add	r7, sp, #16
 80083f2:	60f8      	str	r0, [r7, #12]
 80083f4:	60b9      	str	r1, [r7, #8]
 80083f6:	607a      	str	r2, [r7, #4]
 80083f8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80083fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d10b      	bne.n	8008418 <xTaskCreateStatic+0x2c>
	__asm volatile
 8008400:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008404:	f383 8811 	msr	BASEPRI, r3
 8008408:	f3bf 8f6f 	isb	sy
 800840c:	f3bf 8f4f 	dsb	sy
 8008410:	623b      	str	r3, [r7, #32]
}
 8008412:	bf00      	nop
 8008414:	bf00      	nop
 8008416:	e7fd      	b.n	8008414 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8008418:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800841a:	2b00      	cmp	r3, #0
 800841c:	d10b      	bne.n	8008436 <xTaskCreateStatic+0x4a>
	__asm volatile
 800841e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008422:	f383 8811 	msr	BASEPRI, r3
 8008426:	f3bf 8f6f 	isb	sy
 800842a:	f3bf 8f4f 	dsb	sy
 800842e:	61fb      	str	r3, [r7, #28]
}
 8008430:	bf00      	nop
 8008432:	bf00      	nop
 8008434:	e7fd      	b.n	8008432 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008436:	235c      	movs	r3, #92	@ 0x5c
 8008438:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800843a:	693b      	ldr	r3, [r7, #16]
 800843c:	2b5c      	cmp	r3, #92	@ 0x5c
 800843e:	d00b      	beq.n	8008458 <xTaskCreateStatic+0x6c>
	__asm volatile
 8008440:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008444:	f383 8811 	msr	BASEPRI, r3
 8008448:	f3bf 8f6f 	isb	sy
 800844c:	f3bf 8f4f 	dsb	sy
 8008450:	61bb      	str	r3, [r7, #24]
}
 8008452:	bf00      	nop
 8008454:	bf00      	nop
 8008456:	e7fd      	b.n	8008454 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008458:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800845a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800845c:	2b00      	cmp	r3, #0
 800845e:	d01e      	beq.n	800849e <xTaskCreateStatic+0xb2>
 8008460:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008462:	2b00      	cmp	r3, #0
 8008464:	d01b      	beq.n	800849e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008466:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008468:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800846a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800846c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800846e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008470:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008472:	2202      	movs	r2, #2
 8008474:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008478:	2300      	movs	r3, #0
 800847a:	9303      	str	r3, [sp, #12]
 800847c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800847e:	9302      	str	r3, [sp, #8]
 8008480:	f107 0314 	add.w	r3, r7, #20
 8008484:	9301      	str	r3, [sp, #4]
 8008486:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008488:	9300      	str	r3, [sp, #0]
 800848a:	683b      	ldr	r3, [r7, #0]
 800848c:	687a      	ldr	r2, [r7, #4]
 800848e:	68b9      	ldr	r1, [r7, #8]
 8008490:	68f8      	ldr	r0, [r7, #12]
 8008492:	f000 f850 	bl	8008536 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008496:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008498:	f000 f8de 	bl	8008658 <prvAddNewTaskToReadyList>
 800849c:	e001      	b.n	80084a2 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800849e:	2300      	movs	r3, #0
 80084a0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80084a2:	697b      	ldr	r3, [r7, #20]
	}
 80084a4:	4618      	mov	r0, r3
 80084a6:	3728      	adds	r7, #40	@ 0x28
 80084a8:	46bd      	mov	sp, r7
 80084aa:	bd80      	pop	{r7, pc}

080084ac <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80084ac:	b580      	push	{r7, lr}
 80084ae:	b08c      	sub	sp, #48	@ 0x30
 80084b0:	af04      	add	r7, sp, #16
 80084b2:	60f8      	str	r0, [r7, #12]
 80084b4:	60b9      	str	r1, [r7, #8]
 80084b6:	603b      	str	r3, [r7, #0]
 80084b8:	4613      	mov	r3, r2
 80084ba:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80084bc:	88fb      	ldrh	r3, [r7, #6]
 80084be:	009b      	lsls	r3, r3, #2
 80084c0:	4618      	mov	r0, r3
 80084c2:	f001 fdeb 	bl	800a09c <pvPortMalloc>
 80084c6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80084c8:	697b      	ldr	r3, [r7, #20]
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d00e      	beq.n	80084ec <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80084ce:	205c      	movs	r0, #92	@ 0x5c
 80084d0:	f001 fde4 	bl	800a09c <pvPortMalloc>
 80084d4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80084d6:	69fb      	ldr	r3, [r7, #28]
 80084d8:	2b00      	cmp	r3, #0
 80084da:	d003      	beq.n	80084e4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80084dc:	69fb      	ldr	r3, [r7, #28]
 80084de:	697a      	ldr	r2, [r7, #20]
 80084e0:	631a      	str	r2, [r3, #48]	@ 0x30
 80084e2:	e005      	b.n	80084f0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80084e4:	6978      	ldr	r0, [r7, #20]
 80084e6:	f001 fead 	bl	800a244 <vPortFree>
 80084ea:	e001      	b.n	80084f0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80084ec:	2300      	movs	r3, #0
 80084ee:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80084f0:	69fb      	ldr	r3, [r7, #28]
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d017      	beq.n	8008526 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80084f6:	69fb      	ldr	r3, [r7, #28]
 80084f8:	2200      	movs	r2, #0
 80084fa:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80084fe:	88fa      	ldrh	r2, [r7, #6]
 8008500:	2300      	movs	r3, #0
 8008502:	9303      	str	r3, [sp, #12]
 8008504:	69fb      	ldr	r3, [r7, #28]
 8008506:	9302      	str	r3, [sp, #8]
 8008508:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800850a:	9301      	str	r3, [sp, #4]
 800850c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800850e:	9300      	str	r3, [sp, #0]
 8008510:	683b      	ldr	r3, [r7, #0]
 8008512:	68b9      	ldr	r1, [r7, #8]
 8008514:	68f8      	ldr	r0, [r7, #12]
 8008516:	f000 f80e 	bl	8008536 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800851a:	69f8      	ldr	r0, [r7, #28]
 800851c:	f000 f89c 	bl	8008658 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008520:	2301      	movs	r3, #1
 8008522:	61bb      	str	r3, [r7, #24]
 8008524:	e002      	b.n	800852c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008526:	f04f 33ff 	mov.w	r3, #4294967295
 800852a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800852c:	69bb      	ldr	r3, [r7, #24]
	}
 800852e:	4618      	mov	r0, r3
 8008530:	3720      	adds	r7, #32
 8008532:	46bd      	mov	sp, r7
 8008534:	bd80      	pop	{r7, pc}

08008536 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008536:	b580      	push	{r7, lr}
 8008538:	b088      	sub	sp, #32
 800853a:	af00      	add	r7, sp, #0
 800853c:	60f8      	str	r0, [r7, #12]
 800853e:	60b9      	str	r1, [r7, #8]
 8008540:	607a      	str	r2, [r7, #4]
 8008542:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008544:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008546:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	009b      	lsls	r3, r3, #2
 800854c:	461a      	mov	r2, r3
 800854e:	21a5      	movs	r1, #165	@ 0xa5
 8008550:	f001 ffce 	bl	800a4f0 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008554:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008556:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800855e:	3b01      	subs	r3, #1
 8008560:	009b      	lsls	r3, r3, #2
 8008562:	4413      	add	r3, r2
 8008564:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008566:	69bb      	ldr	r3, [r7, #24]
 8008568:	f023 0307 	bic.w	r3, r3, #7
 800856c:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800856e:	69bb      	ldr	r3, [r7, #24]
 8008570:	f003 0307 	and.w	r3, r3, #7
 8008574:	2b00      	cmp	r3, #0
 8008576:	d00b      	beq.n	8008590 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8008578:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800857c:	f383 8811 	msr	BASEPRI, r3
 8008580:	f3bf 8f6f 	isb	sy
 8008584:	f3bf 8f4f 	dsb	sy
 8008588:	617b      	str	r3, [r7, #20]
}
 800858a:	bf00      	nop
 800858c:	bf00      	nop
 800858e:	e7fd      	b.n	800858c <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008590:	68bb      	ldr	r3, [r7, #8]
 8008592:	2b00      	cmp	r3, #0
 8008594:	d01f      	beq.n	80085d6 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008596:	2300      	movs	r3, #0
 8008598:	61fb      	str	r3, [r7, #28]
 800859a:	e012      	b.n	80085c2 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800859c:	68ba      	ldr	r2, [r7, #8]
 800859e:	69fb      	ldr	r3, [r7, #28]
 80085a0:	4413      	add	r3, r2
 80085a2:	7819      	ldrb	r1, [r3, #0]
 80085a4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80085a6:	69fb      	ldr	r3, [r7, #28]
 80085a8:	4413      	add	r3, r2
 80085aa:	3334      	adds	r3, #52	@ 0x34
 80085ac:	460a      	mov	r2, r1
 80085ae:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80085b0:	68ba      	ldr	r2, [r7, #8]
 80085b2:	69fb      	ldr	r3, [r7, #28]
 80085b4:	4413      	add	r3, r2
 80085b6:	781b      	ldrb	r3, [r3, #0]
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d006      	beq.n	80085ca <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80085bc:	69fb      	ldr	r3, [r7, #28]
 80085be:	3301      	adds	r3, #1
 80085c0:	61fb      	str	r3, [r7, #28]
 80085c2:	69fb      	ldr	r3, [r7, #28]
 80085c4:	2b0f      	cmp	r3, #15
 80085c6:	d9e9      	bls.n	800859c <prvInitialiseNewTask+0x66>
 80085c8:	e000      	b.n	80085cc <prvInitialiseNewTask+0x96>
			{
				break;
 80085ca:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80085cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085ce:	2200      	movs	r2, #0
 80085d0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80085d4:	e003      	b.n	80085de <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80085d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085d8:	2200      	movs	r2, #0
 80085da:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80085de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085e0:	2b37      	cmp	r3, #55	@ 0x37
 80085e2:	d901      	bls.n	80085e8 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80085e4:	2337      	movs	r3, #55	@ 0x37
 80085e6:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80085e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085ea:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80085ec:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80085ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085f0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80085f2:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80085f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085f6:	2200      	movs	r2, #0
 80085f8:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80085fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085fc:	3304      	adds	r3, #4
 80085fe:	4618      	mov	r0, r3
 8008600:	f7fe fec8 	bl	8007394 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008604:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008606:	3318      	adds	r3, #24
 8008608:	4618      	mov	r0, r3
 800860a:	f7fe fec3 	bl	8007394 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800860e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008610:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008612:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008614:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008616:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800861a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800861c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800861e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008620:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008622:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008624:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008626:	2200      	movs	r2, #0
 8008628:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800862a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800862c:	2200      	movs	r2, #0
 800862e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008632:	683a      	ldr	r2, [r7, #0]
 8008634:	68f9      	ldr	r1, [r7, #12]
 8008636:	69b8      	ldr	r0, [r7, #24]
 8008638:	f001 fae0 	bl	8009bfc <pxPortInitialiseStack>
 800863c:	4602      	mov	r2, r0
 800863e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008640:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008642:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008644:	2b00      	cmp	r3, #0
 8008646:	d002      	beq.n	800864e <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008648:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800864a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800864c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800864e:	bf00      	nop
 8008650:	3720      	adds	r7, #32
 8008652:	46bd      	mov	sp, r7
 8008654:	bd80      	pop	{r7, pc}
	...

08008658 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008658:	b580      	push	{r7, lr}
 800865a:	b082      	sub	sp, #8
 800865c:	af00      	add	r7, sp, #0
 800865e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008660:	f001 fbfa 	bl	8009e58 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008664:	4b2d      	ldr	r3, [pc, #180]	@ (800871c <prvAddNewTaskToReadyList+0xc4>)
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	3301      	adds	r3, #1
 800866a:	4a2c      	ldr	r2, [pc, #176]	@ (800871c <prvAddNewTaskToReadyList+0xc4>)
 800866c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800866e:	4b2c      	ldr	r3, [pc, #176]	@ (8008720 <prvAddNewTaskToReadyList+0xc8>)
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	2b00      	cmp	r3, #0
 8008674:	d109      	bne.n	800868a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008676:	4a2a      	ldr	r2, [pc, #168]	@ (8008720 <prvAddNewTaskToReadyList+0xc8>)
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800867c:	4b27      	ldr	r3, [pc, #156]	@ (800871c <prvAddNewTaskToReadyList+0xc4>)
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	2b01      	cmp	r3, #1
 8008682:	d110      	bne.n	80086a6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008684:	f000 fcb0 	bl	8008fe8 <prvInitialiseTaskLists>
 8008688:	e00d      	b.n	80086a6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800868a:	4b26      	ldr	r3, [pc, #152]	@ (8008724 <prvAddNewTaskToReadyList+0xcc>)
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	2b00      	cmp	r3, #0
 8008690:	d109      	bne.n	80086a6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008692:	4b23      	ldr	r3, [pc, #140]	@ (8008720 <prvAddNewTaskToReadyList+0xc8>)
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800869c:	429a      	cmp	r2, r3
 800869e:	d802      	bhi.n	80086a6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80086a0:	4a1f      	ldr	r2, [pc, #124]	@ (8008720 <prvAddNewTaskToReadyList+0xc8>)
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80086a6:	4b20      	ldr	r3, [pc, #128]	@ (8008728 <prvAddNewTaskToReadyList+0xd0>)
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	3301      	adds	r3, #1
 80086ac:	4a1e      	ldr	r2, [pc, #120]	@ (8008728 <prvAddNewTaskToReadyList+0xd0>)
 80086ae:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80086b0:	4b1d      	ldr	r3, [pc, #116]	@ (8008728 <prvAddNewTaskToReadyList+0xd0>)
 80086b2:	681a      	ldr	r2, [r3, #0]
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80086bc:	4b1b      	ldr	r3, [pc, #108]	@ (800872c <prvAddNewTaskToReadyList+0xd4>)
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	429a      	cmp	r2, r3
 80086c2:	d903      	bls.n	80086cc <prvAddNewTaskToReadyList+0x74>
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086c8:	4a18      	ldr	r2, [pc, #96]	@ (800872c <prvAddNewTaskToReadyList+0xd4>)
 80086ca:	6013      	str	r3, [r2, #0]
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80086d0:	4613      	mov	r3, r2
 80086d2:	009b      	lsls	r3, r3, #2
 80086d4:	4413      	add	r3, r2
 80086d6:	009b      	lsls	r3, r3, #2
 80086d8:	4a15      	ldr	r2, [pc, #84]	@ (8008730 <prvAddNewTaskToReadyList+0xd8>)
 80086da:	441a      	add	r2, r3
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	3304      	adds	r3, #4
 80086e0:	4619      	mov	r1, r3
 80086e2:	4610      	mov	r0, r2
 80086e4:	f7fe fe63 	bl	80073ae <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80086e8:	f001 fbe8 	bl	8009ebc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80086ec:	4b0d      	ldr	r3, [pc, #52]	@ (8008724 <prvAddNewTaskToReadyList+0xcc>)
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	d00e      	beq.n	8008712 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80086f4:	4b0a      	ldr	r3, [pc, #40]	@ (8008720 <prvAddNewTaskToReadyList+0xc8>)
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086fe:	429a      	cmp	r2, r3
 8008700:	d207      	bcs.n	8008712 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008702:	4b0c      	ldr	r3, [pc, #48]	@ (8008734 <prvAddNewTaskToReadyList+0xdc>)
 8008704:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008708:	601a      	str	r2, [r3, #0]
 800870a:	f3bf 8f4f 	dsb	sy
 800870e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008712:	bf00      	nop
 8008714:	3708      	adds	r7, #8
 8008716:	46bd      	mov	sp, r7
 8008718:	bd80      	pop	{r7, pc}
 800871a:	bf00      	nop
 800871c:	2000157c 	.word	0x2000157c
 8008720:	200010a8 	.word	0x200010a8
 8008724:	20001588 	.word	0x20001588
 8008728:	20001598 	.word	0x20001598
 800872c:	20001584 	.word	0x20001584
 8008730:	200010ac 	.word	0x200010ac
 8008734:	e000ed04 	.word	0xe000ed04

08008738 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8008738:	b580      	push	{r7, lr}
 800873a:	b08a      	sub	sp, #40	@ 0x28
 800873c:	af00      	add	r7, sp, #0
 800873e:	6078      	str	r0, [r7, #4]
 8008740:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8008742:	2300      	movs	r3, #0
 8008744:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	2b00      	cmp	r3, #0
 800874a:	d10b      	bne.n	8008764 <vTaskDelayUntil+0x2c>
	__asm volatile
 800874c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008750:	f383 8811 	msr	BASEPRI, r3
 8008754:	f3bf 8f6f 	isb	sy
 8008758:	f3bf 8f4f 	dsb	sy
 800875c:	617b      	str	r3, [r7, #20]
}
 800875e:	bf00      	nop
 8008760:	bf00      	nop
 8008762:	e7fd      	b.n	8008760 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 8008764:	683b      	ldr	r3, [r7, #0]
 8008766:	2b00      	cmp	r3, #0
 8008768:	d10b      	bne.n	8008782 <vTaskDelayUntil+0x4a>
	__asm volatile
 800876a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800876e:	f383 8811 	msr	BASEPRI, r3
 8008772:	f3bf 8f6f 	isb	sy
 8008776:	f3bf 8f4f 	dsb	sy
 800877a:	613b      	str	r3, [r7, #16]
}
 800877c:	bf00      	nop
 800877e:	bf00      	nop
 8008780:	e7fd      	b.n	800877e <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 8008782:	4b2a      	ldr	r3, [pc, #168]	@ (800882c <vTaskDelayUntil+0xf4>)
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	2b00      	cmp	r3, #0
 8008788:	d00b      	beq.n	80087a2 <vTaskDelayUntil+0x6a>
	__asm volatile
 800878a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800878e:	f383 8811 	msr	BASEPRI, r3
 8008792:	f3bf 8f6f 	isb	sy
 8008796:	f3bf 8f4f 	dsb	sy
 800879a:	60fb      	str	r3, [r7, #12]
}
 800879c:	bf00      	nop
 800879e:	bf00      	nop
 80087a0:	e7fd      	b.n	800879e <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 80087a2:	f000 f8e7 	bl	8008974 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 80087a6:	4b22      	ldr	r3, [pc, #136]	@ (8008830 <vTaskDelayUntil+0xf8>)
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	683a      	ldr	r2, [r7, #0]
 80087b2:	4413      	add	r3, r2
 80087b4:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	6a3a      	ldr	r2, [r7, #32]
 80087bc:	429a      	cmp	r2, r3
 80087be:	d20b      	bcs.n	80087d8 <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	69fa      	ldr	r2, [r7, #28]
 80087c6:	429a      	cmp	r2, r3
 80087c8:	d211      	bcs.n	80087ee <vTaskDelayUntil+0xb6>
 80087ca:	69fa      	ldr	r2, [r7, #28]
 80087cc:	6a3b      	ldr	r3, [r7, #32]
 80087ce:	429a      	cmp	r2, r3
 80087d0:	d90d      	bls.n	80087ee <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 80087d2:	2301      	movs	r3, #1
 80087d4:	627b      	str	r3, [r7, #36]	@ 0x24
 80087d6:	e00a      	b.n	80087ee <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	69fa      	ldr	r2, [r7, #28]
 80087de:	429a      	cmp	r2, r3
 80087e0:	d303      	bcc.n	80087ea <vTaskDelayUntil+0xb2>
 80087e2:	69fa      	ldr	r2, [r7, #28]
 80087e4:	6a3b      	ldr	r3, [r7, #32]
 80087e6:	429a      	cmp	r2, r3
 80087e8:	d901      	bls.n	80087ee <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 80087ea:	2301      	movs	r3, #1
 80087ec:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	69fa      	ldr	r2, [r7, #28]
 80087f2:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 80087f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d006      	beq.n	8008808 <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 80087fa:	69fa      	ldr	r2, [r7, #28]
 80087fc:	6a3b      	ldr	r3, [r7, #32]
 80087fe:	1ad3      	subs	r3, r2, r3
 8008800:	2100      	movs	r1, #0
 8008802:	4618      	mov	r0, r3
 8008804:	f000 fe4c 	bl	80094a0 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8008808:	f000 f8c2 	bl	8008990 <xTaskResumeAll>
 800880c:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800880e:	69bb      	ldr	r3, [r7, #24]
 8008810:	2b00      	cmp	r3, #0
 8008812:	d107      	bne.n	8008824 <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 8008814:	4b07      	ldr	r3, [pc, #28]	@ (8008834 <vTaskDelayUntil+0xfc>)
 8008816:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800881a:	601a      	str	r2, [r3, #0]
 800881c:	f3bf 8f4f 	dsb	sy
 8008820:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008824:	bf00      	nop
 8008826:	3728      	adds	r7, #40	@ 0x28
 8008828:	46bd      	mov	sp, r7
 800882a:	bd80      	pop	{r7, pc}
 800882c:	200015a4 	.word	0x200015a4
 8008830:	20001580 	.word	0x20001580
 8008834:	e000ed04 	.word	0xe000ed04

08008838 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008838:	b580      	push	{r7, lr}
 800883a:	b084      	sub	sp, #16
 800883c:	af00      	add	r7, sp, #0
 800883e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008840:	2300      	movs	r3, #0
 8008842:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	2b00      	cmp	r3, #0
 8008848:	d018      	beq.n	800887c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800884a:	4b14      	ldr	r3, [pc, #80]	@ (800889c <vTaskDelay+0x64>)
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	2b00      	cmp	r3, #0
 8008850:	d00b      	beq.n	800886a <vTaskDelay+0x32>
	__asm volatile
 8008852:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008856:	f383 8811 	msr	BASEPRI, r3
 800885a:	f3bf 8f6f 	isb	sy
 800885e:	f3bf 8f4f 	dsb	sy
 8008862:	60bb      	str	r3, [r7, #8]
}
 8008864:	bf00      	nop
 8008866:	bf00      	nop
 8008868:	e7fd      	b.n	8008866 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800886a:	f000 f883 	bl	8008974 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800886e:	2100      	movs	r1, #0
 8008870:	6878      	ldr	r0, [r7, #4]
 8008872:	f000 fe15 	bl	80094a0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8008876:	f000 f88b 	bl	8008990 <xTaskResumeAll>
 800887a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	2b00      	cmp	r3, #0
 8008880:	d107      	bne.n	8008892 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8008882:	4b07      	ldr	r3, [pc, #28]	@ (80088a0 <vTaskDelay+0x68>)
 8008884:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008888:	601a      	str	r2, [r3, #0]
 800888a:	f3bf 8f4f 	dsb	sy
 800888e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008892:	bf00      	nop
 8008894:	3710      	adds	r7, #16
 8008896:	46bd      	mov	sp, r7
 8008898:	bd80      	pop	{r7, pc}
 800889a:	bf00      	nop
 800889c:	200015a4 	.word	0x200015a4
 80088a0:	e000ed04 	.word	0xe000ed04

080088a4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80088a4:	b580      	push	{r7, lr}
 80088a6:	b08a      	sub	sp, #40	@ 0x28
 80088a8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80088aa:	2300      	movs	r3, #0
 80088ac:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80088ae:	2300      	movs	r3, #0
 80088b0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80088b2:	463a      	mov	r2, r7
 80088b4:	1d39      	adds	r1, r7, #4
 80088b6:	f107 0308 	add.w	r3, r7, #8
 80088ba:	4618      	mov	r0, r3
 80088bc:	f7fe fd16 	bl	80072ec <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80088c0:	6839      	ldr	r1, [r7, #0]
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	68ba      	ldr	r2, [r7, #8]
 80088c6:	9202      	str	r2, [sp, #8]
 80088c8:	9301      	str	r3, [sp, #4]
 80088ca:	2300      	movs	r3, #0
 80088cc:	9300      	str	r3, [sp, #0]
 80088ce:	2300      	movs	r3, #0
 80088d0:	460a      	mov	r2, r1
 80088d2:	4922      	ldr	r1, [pc, #136]	@ (800895c <vTaskStartScheduler+0xb8>)
 80088d4:	4822      	ldr	r0, [pc, #136]	@ (8008960 <vTaskStartScheduler+0xbc>)
 80088d6:	f7ff fd89 	bl	80083ec <xTaskCreateStatic>
 80088da:	4603      	mov	r3, r0
 80088dc:	4a21      	ldr	r2, [pc, #132]	@ (8008964 <vTaskStartScheduler+0xc0>)
 80088de:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80088e0:	4b20      	ldr	r3, [pc, #128]	@ (8008964 <vTaskStartScheduler+0xc0>)
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	d002      	beq.n	80088ee <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80088e8:	2301      	movs	r3, #1
 80088ea:	617b      	str	r3, [r7, #20]
 80088ec:	e001      	b.n	80088f2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80088ee:	2300      	movs	r3, #0
 80088f0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80088f2:	697b      	ldr	r3, [r7, #20]
 80088f4:	2b01      	cmp	r3, #1
 80088f6:	d102      	bne.n	80088fe <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80088f8:	f000 fe26 	bl	8009548 <xTimerCreateTimerTask>
 80088fc:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80088fe:	697b      	ldr	r3, [r7, #20]
 8008900:	2b01      	cmp	r3, #1
 8008902:	d116      	bne.n	8008932 <vTaskStartScheduler+0x8e>
	__asm volatile
 8008904:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008908:	f383 8811 	msr	BASEPRI, r3
 800890c:	f3bf 8f6f 	isb	sy
 8008910:	f3bf 8f4f 	dsb	sy
 8008914:	613b      	str	r3, [r7, #16]
}
 8008916:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008918:	4b13      	ldr	r3, [pc, #76]	@ (8008968 <vTaskStartScheduler+0xc4>)
 800891a:	f04f 32ff 	mov.w	r2, #4294967295
 800891e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008920:	4b12      	ldr	r3, [pc, #72]	@ (800896c <vTaskStartScheduler+0xc8>)
 8008922:	2201      	movs	r2, #1
 8008924:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008926:	4b12      	ldr	r3, [pc, #72]	@ (8008970 <vTaskStartScheduler+0xcc>)
 8008928:	2200      	movs	r2, #0
 800892a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800892c:	f001 f9f0 	bl	8009d10 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008930:	e00f      	b.n	8008952 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008932:	697b      	ldr	r3, [r7, #20]
 8008934:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008938:	d10b      	bne.n	8008952 <vTaskStartScheduler+0xae>
	__asm volatile
 800893a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800893e:	f383 8811 	msr	BASEPRI, r3
 8008942:	f3bf 8f6f 	isb	sy
 8008946:	f3bf 8f4f 	dsb	sy
 800894a:	60fb      	str	r3, [r7, #12]
}
 800894c:	bf00      	nop
 800894e:	bf00      	nop
 8008950:	e7fd      	b.n	800894e <vTaskStartScheduler+0xaa>
}
 8008952:	bf00      	nop
 8008954:	3718      	adds	r7, #24
 8008956:	46bd      	mov	sp, r7
 8008958:	bd80      	pop	{r7, pc}
 800895a:	bf00      	nop
 800895c:	0800af88 	.word	0x0800af88
 8008960:	08008fb9 	.word	0x08008fb9
 8008964:	200015a0 	.word	0x200015a0
 8008968:	2000159c 	.word	0x2000159c
 800896c:	20001588 	.word	0x20001588
 8008970:	20001580 	.word	0x20001580

08008974 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008974:	b480      	push	{r7}
 8008976:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8008978:	4b04      	ldr	r3, [pc, #16]	@ (800898c <vTaskSuspendAll+0x18>)
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	3301      	adds	r3, #1
 800897e:	4a03      	ldr	r2, [pc, #12]	@ (800898c <vTaskSuspendAll+0x18>)
 8008980:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8008982:	bf00      	nop
 8008984:	46bd      	mov	sp, r7
 8008986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800898a:	4770      	bx	lr
 800898c:	200015a4 	.word	0x200015a4

08008990 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008990:	b580      	push	{r7, lr}
 8008992:	b084      	sub	sp, #16
 8008994:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008996:	2300      	movs	r3, #0
 8008998:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800899a:	2300      	movs	r3, #0
 800899c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800899e:	4b42      	ldr	r3, [pc, #264]	@ (8008aa8 <xTaskResumeAll+0x118>)
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	d10b      	bne.n	80089be <xTaskResumeAll+0x2e>
	__asm volatile
 80089a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089aa:	f383 8811 	msr	BASEPRI, r3
 80089ae:	f3bf 8f6f 	isb	sy
 80089b2:	f3bf 8f4f 	dsb	sy
 80089b6:	603b      	str	r3, [r7, #0]
}
 80089b8:	bf00      	nop
 80089ba:	bf00      	nop
 80089bc:	e7fd      	b.n	80089ba <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80089be:	f001 fa4b 	bl	8009e58 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80089c2:	4b39      	ldr	r3, [pc, #228]	@ (8008aa8 <xTaskResumeAll+0x118>)
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	3b01      	subs	r3, #1
 80089c8:	4a37      	ldr	r2, [pc, #220]	@ (8008aa8 <xTaskResumeAll+0x118>)
 80089ca:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80089cc:	4b36      	ldr	r3, [pc, #216]	@ (8008aa8 <xTaskResumeAll+0x118>)
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	d162      	bne.n	8008a9a <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80089d4:	4b35      	ldr	r3, [pc, #212]	@ (8008aac <xTaskResumeAll+0x11c>)
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d05e      	beq.n	8008a9a <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80089dc:	e02f      	b.n	8008a3e <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80089de:	4b34      	ldr	r3, [pc, #208]	@ (8008ab0 <xTaskResumeAll+0x120>)
 80089e0:	68db      	ldr	r3, [r3, #12]
 80089e2:	68db      	ldr	r3, [r3, #12]
 80089e4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	3318      	adds	r3, #24
 80089ea:	4618      	mov	r0, r3
 80089ec:	f7fe fd3c 	bl	8007468 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	3304      	adds	r3, #4
 80089f4:	4618      	mov	r0, r3
 80089f6:	f7fe fd37 	bl	8007468 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80089fe:	4b2d      	ldr	r3, [pc, #180]	@ (8008ab4 <xTaskResumeAll+0x124>)
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	429a      	cmp	r2, r3
 8008a04:	d903      	bls.n	8008a0e <xTaskResumeAll+0x7e>
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a0a:	4a2a      	ldr	r2, [pc, #168]	@ (8008ab4 <xTaskResumeAll+0x124>)
 8008a0c:	6013      	str	r3, [r2, #0]
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a12:	4613      	mov	r3, r2
 8008a14:	009b      	lsls	r3, r3, #2
 8008a16:	4413      	add	r3, r2
 8008a18:	009b      	lsls	r3, r3, #2
 8008a1a:	4a27      	ldr	r2, [pc, #156]	@ (8008ab8 <xTaskResumeAll+0x128>)
 8008a1c:	441a      	add	r2, r3
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	3304      	adds	r3, #4
 8008a22:	4619      	mov	r1, r3
 8008a24:	4610      	mov	r0, r2
 8008a26:	f7fe fcc2 	bl	80073ae <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a2e:	4b23      	ldr	r3, [pc, #140]	@ (8008abc <xTaskResumeAll+0x12c>)
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a34:	429a      	cmp	r2, r3
 8008a36:	d302      	bcc.n	8008a3e <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8008a38:	4b21      	ldr	r3, [pc, #132]	@ (8008ac0 <xTaskResumeAll+0x130>)
 8008a3a:	2201      	movs	r2, #1
 8008a3c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008a3e:	4b1c      	ldr	r3, [pc, #112]	@ (8008ab0 <xTaskResumeAll+0x120>)
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d1cb      	bne.n	80089de <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d001      	beq.n	8008a50 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008a4c:	f000 fb6a 	bl	8009124 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008a50:	4b1c      	ldr	r3, [pc, #112]	@ (8008ac4 <xTaskResumeAll+0x134>)
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d010      	beq.n	8008a7e <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008a5c:	f000 f858 	bl	8008b10 <xTaskIncrementTick>
 8008a60:	4603      	mov	r3, r0
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d002      	beq.n	8008a6c <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8008a66:	4b16      	ldr	r3, [pc, #88]	@ (8008ac0 <xTaskResumeAll+0x130>)
 8008a68:	2201      	movs	r2, #1
 8008a6a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	3b01      	subs	r3, #1
 8008a70:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	d1f1      	bne.n	8008a5c <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8008a78:	4b12      	ldr	r3, [pc, #72]	@ (8008ac4 <xTaskResumeAll+0x134>)
 8008a7a:	2200      	movs	r2, #0
 8008a7c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008a7e:	4b10      	ldr	r3, [pc, #64]	@ (8008ac0 <xTaskResumeAll+0x130>)
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d009      	beq.n	8008a9a <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008a86:	2301      	movs	r3, #1
 8008a88:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008a8a:	4b0f      	ldr	r3, [pc, #60]	@ (8008ac8 <xTaskResumeAll+0x138>)
 8008a8c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008a90:	601a      	str	r2, [r3, #0]
 8008a92:	f3bf 8f4f 	dsb	sy
 8008a96:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008a9a:	f001 fa0f 	bl	8009ebc <vPortExitCritical>

	return xAlreadyYielded;
 8008a9e:	68bb      	ldr	r3, [r7, #8]
}
 8008aa0:	4618      	mov	r0, r3
 8008aa2:	3710      	adds	r7, #16
 8008aa4:	46bd      	mov	sp, r7
 8008aa6:	bd80      	pop	{r7, pc}
 8008aa8:	200015a4 	.word	0x200015a4
 8008aac:	2000157c 	.word	0x2000157c
 8008ab0:	2000153c 	.word	0x2000153c
 8008ab4:	20001584 	.word	0x20001584
 8008ab8:	200010ac 	.word	0x200010ac
 8008abc:	200010a8 	.word	0x200010a8
 8008ac0:	20001590 	.word	0x20001590
 8008ac4:	2000158c 	.word	0x2000158c
 8008ac8:	e000ed04 	.word	0xe000ed04

08008acc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008acc:	b480      	push	{r7}
 8008ace:	b083      	sub	sp, #12
 8008ad0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8008ad2:	4b05      	ldr	r3, [pc, #20]	@ (8008ae8 <xTaskGetTickCount+0x1c>)
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008ad8:	687b      	ldr	r3, [r7, #4]
}
 8008ada:	4618      	mov	r0, r3
 8008adc:	370c      	adds	r7, #12
 8008ade:	46bd      	mov	sp, r7
 8008ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ae4:	4770      	bx	lr
 8008ae6:	bf00      	nop
 8008ae8:	20001580 	.word	0x20001580

08008aec <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8008aec:	b580      	push	{r7, lr}
 8008aee:	b082      	sub	sp, #8
 8008af0:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008af2:	f001 fa91 	bl	800a018 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8008af6:	2300      	movs	r3, #0
 8008af8:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8008afa:	4b04      	ldr	r3, [pc, #16]	@ (8008b0c <xTaskGetTickCountFromISR+0x20>)
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008b00:	683b      	ldr	r3, [r7, #0]
}
 8008b02:	4618      	mov	r0, r3
 8008b04:	3708      	adds	r7, #8
 8008b06:	46bd      	mov	sp, r7
 8008b08:	bd80      	pop	{r7, pc}
 8008b0a:	bf00      	nop
 8008b0c:	20001580 	.word	0x20001580

08008b10 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008b10:	b580      	push	{r7, lr}
 8008b12:	b086      	sub	sp, #24
 8008b14:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008b16:	2300      	movs	r3, #0
 8008b18:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008b1a:	4b4f      	ldr	r3, [pc, #316]	@ (8008c58 <xTaskIncrementTick+0x148>)
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	f040 8090 	bne.w	8008c44 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008b24:	4b4d      	ldr	r3, [pc, #308]	@ (8008c5c <xTaskIncrementTick+0x14c>)
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	3301      	adds	r3, #1
 8008b2a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008b2c:	4a4b      	ldr	r2, [pc, #300]	@ (8008c5c <xTaskIncrementTick+0x14c>)
 8008b2e:	693b      	ldr	r3, [r7, #16]
 8008b30:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008b32:	693b      	ldr	r3, [r7, #16]
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	d121      	bne.n	8008b7c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8008b38:	4b49      	ldr	r3, [pc, #292]	@ (8008c60 <xTaskIncrementTick+0x150>)
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d00b      	beq.n	8008b5a <xTaskIncrementTick+0x4a>
	__asm volatile
 8008b42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b46:	f383 8811 	msr	BASEPRI, r3
 8008b4a:	f3bf 8f6f 	isb	sy
 8008b4e:	f3bf 8f4f 	dsb	sy
 8008b52:	603b      	str	r3, [r7, #0]
}
 8008b54:	bf00      	nop
 8008b56:	bf00      	nop
 8008b58:	e7fd      	b.n	8008b56 <xTaskIncrementTick+0x46>
 8008b5a:	4b41      	ldr	r3, [pc, #260]	@ (8008c60 <xTaskIncrementTick+0x150>)
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	60fb      	str	r3, [r7, #12]
 8008b60:	4b40      	ldr	r3, [pc, #256]	@ (8008c64 <xTaskIncrementTick+0x154>)
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	4a3e      	ldr	r2, [pc, #248]	@ (8008c60 <xTaskIncrementTick+0x150>)
 8008b66:	6013      	str	r3, [r2, #0]
 8008b68:	4a3e      	ldr	r2, [pc, #248]	@ (8008c64 <xTaskIncrementTick+0x154>)
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	6013      	str	r3, [r2, #0]
 8008b6e:	4b3e      	ldr	r3, [pc, #248]	@ (8008c68 <xTaskIncrementTick+0x158>)
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	3301      	adds	r3, #1
 8008b74:	4a3c      	ldr	r2, [pc, #240]	@ (8008c68 <xTaskIncrementTick+0x158>)
 8008b76:	6013      	str	r3, [r2, #0]
 8008b78:	f000 fad4 	bl	8009124 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008b7c:	4b3b      	ldr	r3, [pc, #236]	@ (8008c6c <xTaskIncrementTick+0x15c>)
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	693a      	ldr	r2, [r7, #16]
 8008b82:	429a      	cmp	r2, r3
 8008b84:	d349      	bcc.n	8008c1a <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008b86:	4b36      	ldr	r3, [pc, #216]	@ (8008c60 <xTaskIncrementTick+0x150>)
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	d104      	bne.n	8008b9a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008b90:	4b36      	ldr	r3, [pc, #216]	@ (8008c6c <xTaskIncrementTick+0x15c>)
 8008b92:	f04f 32ff 	mov.w	r2, #4294967295
 8008b96:	601a      	str	r2, [r3, #0]
					break;
 8008b98:	e03f      	b.n	8008c1a <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008b9a:	4b31      	ldr	r3, [pc, #196]	@ (8008c60 <xTaskIncrementTick+0x150>)
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	68db      	ldr	r3, [r3, #12]
 8008ba0:	68db      	ldr	r3, [r3, #12]
 8008ba2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008ba4:	68bb      	ldr	r3, [r7, #8]
 8008ba6:	685b      	ldr	r3, [r3, #4]
 8008ba8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008baa:	693a      	ldr	r2, [r7, #16]
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	429a      	cmp	r2, r3
 8008bb0:	d203      	bcs.n	8008bba <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008bb2:	4a2e      	ldr	r2, [pc, #184]	@ (8008c6c <xTaskIncrementTick+0x15c>)
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008bb8:	e02f      	b.n	8008c1a <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008bba:	68bb      	ldr	r3, [r7, #8]
 8008bbc:	3304      	adds	r3, #4
 8008bbe:	4618      	mov	r0, r3
 8008bc0:	f7fe fc52 	bl	8007468 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008bc4:	68bb      	ldr	r3, [r7, #8]
 8008bc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	d004      	beq.n	8008bd6 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008bcc:	68bb      	ldr	r3, [r7, #8]
 8008bce:	3318      	adds	r3, #24
 8008bd0:	4618      	mov	r0, r3
 8008bd2:	f7fe fc49 	bl	8007468 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008bd6:	68bb      	ldr	r3, [r7, #8]
 8008bd8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008bda:	4b25      	ldr	r3, [pc, #148]	@ (8008c70 <xTaskIncrementTick+0x160>)
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	429a      	cmp	r2, r3
 8008be0:	d903      	bls.n	8008bea <xTaskIncrementTick+0xda>
 8008be2:	68bb      	ldr	r3, [r7, #8]
 8008be4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008be6:	4a22      	ldr	r2, [pc, #136]	@ (8008c70 <xTaskIncrementTick+0x160>)
 8008be8:	6013      	str	r3, [r2, #0]
 8008bea:	68bb      	ldr	r3, [r7, #8]
 8008bec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008bee:	4613      	mov	r3, r2
 8008bf0:	009b      	lsls	r3, r3, #2
 8008bf2:	4413      	add	r3, r2
 8008bf4:	009b      	lsls	r3, r3, #2
 8008bf6:	4a1f      	ldr	r2, [pc, #124]	@ (8008c74 <xTaskIncrementTick+0x164>)
 8008bf8:	441a      	add	r2, r3
 8008bfa:	68bb      	ldr	r3, [r7, #8]
 8008bfc:	3304      	adds	r3, #4
 8008bfe:	4619      	mov	r1, r3
 8008c00:	4610      	mov	r0, r2
 8008c02:	f7fe fbd4 	bl	80073ae <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008c06:	68bb      	ldr	r3, [r7, #8]
 8008c08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008c0a:	4b1b      	ldr	r3, [pc, #108]	@ (8008c78 <xTaskIncrementTick+0x168>)
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c10:	429a      	cmp	r2, r3
 8008c12:	d3b8      	bcc.n	8008b86 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8008c14:	2301      	movs	r3, #1
 8008c16:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008c18:	e7b5      	b.n	8008b86 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008c1a:	4b17      	ldr	r3, [pc, #92]	@ (8008c78 <xTaskIncrementTick+0x168>)
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008c20:	4914      	ldr	r1, [pc, #80]	@ (8008c74 <xTaskIncrementTick+0x164>)
 8008c22:	4613      	mov	r3, r2
 8008c24:	009b      	lsls	r3, r3, #2
 8008c26:	4413      	add	r3, r2
 8008c28:	009b      	lsls	r3, r3, #2
 8008c2a:	440b      	add	r3, r1
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	2b01      	cmp	r3, #1
 8008c30:	d901      	bls.n	8008c36 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8008c32:	2301      	movs	r3, #1
 8008c34:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008c36:	4b11      	ldr	r3, [pc, #68]	@ (8008c7c <xTaskIncrementTick+0x16c>)
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	d007      	beq.n	8008c4e <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8008c3e:	2301      	movs	r3, #1
 8008c40:	617b      	str	r3, [r7, #20]
 8008c42:	e004      	b.n	8008c4e <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008c44:	4b0e      	ldr	r3, [pc, #56]	@ (8008c80 <xTaskIncrementTick+0x170>)
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	3301      	adds	r3, #1
 8008c4a:	4a0d      	ldr	r2, [pc, #52]	@ (8008c80 <xTaskIncrementTick+0x170>)
 8008c4c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008c4e:	697b      	ldr	r3, [r7, #20]
}
 8008c50:	4618      	mov	r0, r3
 8008c52:	3718      	adds	r7, #24
 8008c54:	46bd      	mov	sp, r7
 8008c56:	bd80      	pop	{r7, pc}
 8008c58:	200015a4 	.word	0x200015a4
 8008c5c:	20001580 	.word	0x20001580
 8008c60:	20001534 	.word	0x20001534
 8008c64:	20001538 	.word	0x20001538
 8008c68:	20001594 	.word	0x20001594
 8008c6c:	2000159c 	.word	0x2000159c
 8008c70:	20001584 	.word	0x20001584
 8008c74:	200010ac 	.word	0x200010ac
 8008c78:	200010a8 	.word	0x200010a8
 8008c7c:	20001590 	.word	0x20001590
 8008c80:	2000158c 	.word	0x2000158c

08008c84 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008c84:	b480      	push	{r7}
 8008c86:	b085      	sub	sp, #20
 8008c88:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008c8a:	4b28      	ldr	r3, [pc, #160]	@ (8008d2c <vTaskSwitchContext+0xa8>)
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	d003      	beq.n	8008c9a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008c92:	4b27      	ldr	r3, [pc, #156]	@ (8008d30 <vTaskSwitchContext+0xac>)
 8008c94:	2201      	movs	r2, #1
 8008c96:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008c98:	e042      	b.n	8008d20 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8008c9a:	4b25      	ldr	r3, [pc, #148]	@ (8008d30 <vTaskSwitchContext+0xac>)
 8008c9c:	2200      	movs	r2, #0
 8008c9e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008ca0:	4b24      	ldr	r3, [pc, #144]	@ (8008d34 <vTaskSwitchContext+0xb0>)
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	60fb      	str	r3, [r7, #12]
 8008ca6:	e011      	b.n	8008ccc <vTaskSwitchContext+0x48>
 8008ca8:	68fb      	ldr	r3, [r7, #12]
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	d10b      	bne.n	8008cc6 <vTaskSwitchContext+0x42>
	__asm volatile
 8008cae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cb2:	f383 8811 	msr	BASEPRI, r3
 8008cb6:	f3bf 8f6f 	isb	sy
 8008cba:	f3bf 8f4f 	dsb	sy
 8008cbe:	607b      	str	r3, [r7, #4]
}
 8008cc0:	bf00      	nop
 8008cc2:	bf00      	nop
 8008cc4:	e7fd      	b.n	8008cc2 <vTaskSwitchContext+0x3e>
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	3b01      	subs	r3, #1
 8008cca:	60fb      	str	r3, [r7, #12]
 8008ccc:	491a      	ldr	r1, [pc, #104]	@ (8008d38 <vTaskSwitchContext+0xb4>)
 8008cce:	68fa      	ldr	r2, [r7, #12]
 8008cd0:	4613      	mov	r3, r2
 8008cd2:	009b      	lsls	r3, r3, #2
 8008cd4:	4413      	add	r3, r2
 8008cd6:	009b      	lsls	r3, r3, #2
 8008cd8:	440b      	add	r3, r1
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	2b00      	cmp	r3, #0
 8008cde:	d0e3      	beq.n	8008ca8 <vTaskSwitchContext+0x24>
 8008ce0:	68fa      	ldr	r2, [r7, #12]
 8008ce2:	4613      	mov	r3, r2
 8008ce4:	009b      	lsls	r3, r3, #2
 8008ce6:	4413      	add	r3, r2
 8008ce8:	009b      	lsls	r3, r3, #2
 8008cea:	4a13      	ldr	r2, [pc, #76]	@ (8008d38 <vTaskSwitchContext+0xb4>)
 8008cec:	4413      	add	r3, r2
 8008cee:	60bb      	str	r3, [r7, #8]
 8008cf0:	68bb      	ldr	r3, [r7, #8]
 8008cf2:	685b      	ldr	r3, [r3, #4]
 8008cf4:	685a      	ldr	r2, [r3, #4]
 8008cf6:	68bb      	ldr	r3, [r7, #8]
 8008cf8:	605a      	str	r2, [r3, #4]
 8008cfa:	68bb      	ldr	r3, [r7, #8]
 8008cfc:	685a      	ldr	r2, [r3, #4]
 8008cfe:	68bb      	ldr	r3, [r7, #8]
 8008d00:	3308      	adds	r3, #8
 8008d02:	429a      	cmp	r2, r3
 8008d04:	d104      	bne.n	8008d10 <vTaskSwitchContext+0x8c>
 8008d06:	68bb      	ldr	r3, [r7, #8]
 8008d08:	685b      	ldr	r3, [r3, #4]
 8008d0a:	685a      	ldr	r2, [r3, #4]
 8008d0c:	68bb      	ldr	r3, [r7, #8]
 8008d0e:	605a      	str	r2, [r3, #4]
 8008d10:	68bb      	ldr	r3, [r7, #8]
 8008d12:	685b      	ldr	r3, [r3, #4]
 8008d14:	68db      	ldr	r3, [r3, #12]
 8008d16:	4a09      	ldr	r2, [pc, #36]	@ (8008d3c <vTaskSwitchContext+0xb8>)
 8008d18:	6013      	str	r3, [r2, #0]
 8008d1a:	4a06      	ldr	r2, [pc, #24]	@ (8008d34 <vTaskSwitchContext+0xb0>)
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	6013      	str	r3, [r2, #0]
}
 8008d20:	bf00      	nop
 8008d22:	3714      	adds	r7, #20
 8008d24:	46bd      	mov	sp, r7
 8008d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d2a:	4770      	bx	lr
 8008d2c:	200015a4 	.word	0x200015a4
 8008d30:	20001590 	.word	0x20001590
 8008d34:	20001584 	.word	0x20001584
 8008d38:	200010ac 	.word	0x200010ac
 8008d3c:	200010a8 	.word	0x200010a8

08008d40 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008d40:	b580      	push	{r7, lr}
 8008d42:	b084      	sub	sp, #16
 8008d44:	af00      	add	r7, sp, #0
 8008d46:	6078      	str	r0, [r7, #4]
 8008d48:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	d10b      	bne.n	8008d68 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8008d50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d54:	f383 8811 	msr	BASEPRI, r3
 8008d58:	f3bf 8f6f 	isb	sy
 8008d5c:	f3bf 8f4f 	dsb	sy
 8008d60:	60fb      	str	r3, [r7, #12]
}
 8008d62:	bf00      	nop
 8008d64:	bf00      	nop
 8008d66:	e7fd      	b.n	8008d64 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008d68:	4b07      	ldr	r3, [pc, #28]	@ (8008d88 <vTaskPlaceOnEventList+0x48>)
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	3318      	adds	r3, #24
 8008d6e:	4619      	mov	r1, r3
 8008d70:	6878      	ldr	r0, [r7, #4]
 8008d72:	f7fe fb40 	bl	80073f6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008d76:	2101      	movs	r1, #1
 8008d78:	6838      	ldr	r0, [r7, #0]
 8008d7a:	f000 fb91 	bl	80094a0 <prvAddCurrentTaskToDelayedList>
}
 8008d7e:	bf00      	nop
 8008d80:	3710      	adds	r7, #16
 8008d82:	46bd      	mov	sp, r7
 8008d84:	bd80      	pop	{r7, pc}
 8008d86:	bf00      	nop
 8008d88:	200010a8 	.word	0x200010a8

08008d8c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008d8c:	b580      	push	{r7, lr}
 8008d8e:	b086      	sub	sp, #24
 8008d90:	af00      	add	r7, sp, #0
 8008d92:	60f8      	str	r0, [r7, #12]
 8008d94:	60b9      	str	r1, [r7, #8]
 8008d96:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	d10b      	bne.n	8008db6 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8008d9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008da2:	f383 8811 	msr	BASEPRI, r3
 8008da6:	f3bf 8f6f 	isb	sy
 8008daa:	f3bf 8f4f 	dsb	sy
 8008dae:	617b      	str	r3, [r7, #20]
}
 8008db0:	bf00      	nop
 8008db2:	bf00      	nop
 8008db4:	e7fd      	b.n	8008db2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008db6:	4b0a      	ldr	r3, [pc, #40]	@ (8008de0 <vTaskPlaceOnEventListRestricted+0x54>)
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	3318      	adds	r3, #24
 8008dbc:	4619      	mov	r1, r3
 8008dbe:	68f8      	ldr	r0, [r7, #12]
 8008dc0:	f7fe faf5 	bl	80073ae <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	d002      	beq.n	8008dd0 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8008dca:	f04f 33ff 	mov.w	r3, #4294967295
 8008dce:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8008dd0:	6879      	ldr	r1, [r7, #4]
 8008dd2:	68b8      	ldr	r0, [r7, #8]
 8008dd4:	f000 fb64 	bl	80094a0 <prvAddCurrentTaskToDelayedList>
	}
 8008dd8:	bf00      	nop
 8008dda:	3718      	adds	r7, #24
 8008ddc:	46bd      	mov	sp, r7
 8008dde:	bd80      	pop	{r7, pc}
 8008de0:	200010a8 	.word	0x200010a8

08008de4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008de4:	b580      	push	{r7, lr}
 8008de6:	b086      	sub	sp, #24
 8008de8:	af00      	add	r7, sp, #0
 8008dea:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	68db      	ldr	r3, [r3, #12]
 8008df0:	68db      	ldr	r3, [r3, #12]
 8008df2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008df4:	693b      	ldr	r3, [r7, #16]
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	d10b      	bne.n	8008e12 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8008dfa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008dfe:	f383 8811 	msr	BASEPRI, r3
 8008e02:	f3bf 8f6f 	isb	sy
 8008e06:	f3bf 8f4f 	dsb	sy
 8008e0a:	60fb      	str	r3, [r7, #12]
}
 8008e0c:	bf00      	nop
 8008e0e:	bf00      	nop
 8008e10:	e7fd      	b.n	8008e0e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008e12:	693b      	ldr	r3, [r7, #16]
 8008e14:	3318      	adds	r3, #24
 8008e16:	4618      	mov	r0, r3
 8008e18:	f7fe fb26 	bl	8007468 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008e1c:	4b1d      	ldr	r3, [pc, #116]	@ (8008e94 <xTaskRemoveFromEventList+0xb0>)
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	d11d      	bne.n	8008e60 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008e24:	693b      	ldr	r3, [r7, #16]
 8008e26:	3304      	adds	r3, #4
 8008e28:	4618      	mov	r0, r3
 8008e2a:	f7fe fb1d 	bl	8007468 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008e2e:	693b      	ldr	r3, [r7, #16]
 8008e30:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008e32:	4b19      	ldr	r3, [pc, #100]	@ (8008e98 <xTaskRemoveFromEventList+0xb4>)
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	429a      	cmp	r2, r3
 8008e38:	d903      	bls.n	8008e42 <xTaskRemoveFromEventList+0x5e>
 8008e3a:	693b      	ldr	r3, [r7, #16]
 8008e3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e3e:	4a16      	ldr	r2, [pc, #88]	@ (8008e98 <xTaskRemoveFromEventList+0xb4>)
 8008e40:	6013      	str	r3, [r2, #0]
 8008e42:	693b      	ldr	r3, [r7, #16]
 8008e44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008e46:	4613      	mov	r3, r2
 8008e48:	009b      	lsls	r3, r3, #2
 8008e4a:	4413      	add	r3, r2
 8008e4c:	009b      	lsls	r3, r3, #2
 8008e4e:	4a13      	ldr	r2, [pc, #76]	@ (8008e9c <xTaskRemoveFromEventList+0xb8>)
 8008e50:	441a      	add	r2, r3
 8008e52:	693b      	ldr	r3, [r7, #16]
 8008e54:	3304      	adds	r3, #4
 8008e56:	4619      	mov	r1, r3
 8008e58:	4610      	mov	r0, r2
 8008e5a:	f7fe faa8 	bl	80073ae <vListInsertEnd>
 8008e5e:	e005      	b.n	8008e6c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008e60:	693b      	ldr	r3, [r7, #16]
 8008e62:	3318      	adds	r3, #24
 8008e64:	4619      	mov	r1, r3
 8008e66:	480e      	ldr	r0, [pc, #56]	@ (8008ea0 <xTaskRemoveFromEventList+0xbc>)
 8008e68:	f7fe faa1 	bl	80073ae <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008e6c:	693b      	ldr	r3, [r7, #16]
 8008e6e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008e70:	4b0c      	ldr	r3, [pc, #48]	@ (8008ea4 <xTaskRemoveFromEventList+0xc0>)
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e76:	429a      	cmp	r2, r3
 8008e78:	d905      	bls.n	8008e86 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008e7a:	2301      	movs	r3, #1
 8008e7c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008e7e:	4b0a      	ldr	r3, [pc, #40]	@ (8008ea8 <xTaskRemoveFromEventList+0xc4>)
 8008e80:	2201      	movs	r2, #1
 8008e82:	601a      	str	r2, [r3, #0]
 8008e84:	e001      	b.n	8008e8a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8008e86:	2300      	movs	r3, #0
 8008e88:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008e8a:	697b      	ldr	r3, [r7, #20]
}
 8008e8c:	4618      	mov	r0, r3
 8008e8e:	3718      	adds	r7, #24
 8008e90:	46bd      	mov	sp, r7
 8008e92:	bd80      	pop	{r7, pc}
 8008e94:	200015a4 	.word	0x200015a4
 8008e98:	20001584 	.word	0x20001584
 8008e9c:	200010ac 	.word	0x200010ac
 8008ea0:	2000153c 	.word	0x2000153c
 8008ea4:	200010a8 	.word	0x200010a8
 8008ea8:	20001590 	.word	0x20001590

08008eac <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008eac:	b480      	push	{r7}
 8008eae:	b083      	sub	sp, #12
 8008eb0:	af00      	add	r7, sp, #0
 8008eb2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008eb4:	4b06      	ldr	r3, [pc, #24]	@ (8008ed0 <vTaskInternalSetTimeOutState+0x24>)
 8008eb6:	681a      	ldr	r2, [r3, #0]
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008ebc:	4b05      	ldr	r3, [pc, #20]	@ (8008ed4 <vTaskInternalSetTimeOutState+0x28>)
 8008ebe:	681a      	ldr	r2, [r3, #0]
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	605a      	str	r2, [r3, #4]
}
 8008ec4:	bf00      	nop
 8008ec6:	370c      	adds	r7, #12
 8008ec8:	46bd      	mov	sp, r7
 8008eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ece:	4770      	bx	lr
 8008ed0:	20001594 	.word	0x20001594
 8008ed4:	20001580 	.word	0x20001580

08008ed8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008ed8:	b580      	push	{r7, lr}
 8008eda:	b088      	sub	sp, #32
 8008edc:	af00      	add	r7, sp, #0
 8008ede:	6078      	str	r0, [r7, #4]
 8008ee0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	2b00      	cmp	r3, #0
 8008ee6:	d10b      	bne.n	8008f00 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8008ee8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008eec:	f383 8811 	msr	BASEPRI, r3
 8008ef0:	f3bf 8f6f 	isb	sy
 8008ef4:	f3bf 8f4f 	dsb	sy
 8008ef8:	613b      	str	r3, [r7, #16]
}
 8008efa:	bf00      	nop
 8008efc:	bf00      	nop
 8008efe:	e7fd      	b.n	8008efc <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8008f00:	683b      	ldr	r3, [r7, #0]
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	d10b      	bne.n	8008f1e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8008f06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f0a:	f383 8811 	msr	BASEPRI, r3
 8008f0e:	f3bf 8f6f 	isb	sy
 8008f12:	f3bf 8f4f 	dsb	sy
 8008f16:	60fb      	str	r3, [r7, #12]
}
 8008f18:	bf00      	nop
 8008f1a:	bf00      	nop
 8008f1c:	e7fd      	b.n	8008f1a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8008f1e:	f000 ff9b 	bl	8009e58 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8008f22:	4b1d      	ldr	r3, [pc, #116]	@ (8008f98 <xTaskCheckForTimeOut+0xc0>)
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	685b      	ldr	r3, [r3, #4]
 8008f2c:	69ba      	ldr	r2, [r7, #24]
 8008f2e:	1ad3      	subs	r3, r2, r3
 8008f30:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8008f32:	683b      	ldr	r3, [r7, #0]
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f3a:	d102      	bne.n	8008f42 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008f3c:	2300      	movs	r3, #0
 8008f3e:	61fb      	str	r3, [r7, #28]
 8008f40:	e023      	b.n	8008f8a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	681a      	ldr	r2, [r3, #0]
 8008f46:	4b15      	ldr	r3, [pc, #84]	@ (8008f9c <xTaskCheckForTimeOut+0xc4>)
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	429a      	cmp	r2, r3
 8008f4c:	d007      	beq.n	8008f5e <xTaskCheckForTimeOut+0x86>
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	685b      	ldr	r3, [r3, #4]
 8008f52:	69ba      	ldr	r2, [r7, #24]
 8008f54:	429a      	cmp	r2, r3
 8008f56:	d302      	bcc.n	8008f5e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008f58:	2301      	movs	r3, #1
 8008f5a:	61fb      	str	r3, [r7, #28]
 8008f5c:	e015      	b.n	8008f8a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008f5e:	683b      	ldr	r3, [r7, #0]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	697a      	ldr	r2, [r7, #20]
 8008f64:	429a      	cmp	r2, r3
 8008f66:	d20b      	bcs.n	8008f80 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008f68:	683b      	ldr	r3, [r7, #0]
 8008f6a:	681a      	ldr	r2, [r3, #0]
 8008f6c:	697b      	ldr	r3, [r7, #20]
 8008f6e:	1ad2      	subs	r2, r2, r3
 8008f70:	683b      	ldr	r3, [r7, #0]
 8008f72:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008f74:	6878      	ldr	r0, [r7, #4]
 8008f76:	f7ff ff99 	bl	8008eac <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8008f7a:	2300      	movs	r3, #0
 8008f7c:	61fb      	str	r3, [r7, #28]
 8008f7e:	e004      	b.n	8008f8a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8008f80:	683b      	ldr	r3, [r7, #0]
 8008f82:	2200      	movs	r2, #0
 8008f84:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8008f86:	2301      	movs	r3, #1
 8008f88:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8008f8a:	f000 ff97 	bl	8009ebc <vPortExitCritical>

	return xReturn;
 8008f8e:	69fb      	ldr	r3, [r7, #28]
}
 8008f90:	4618      	mov	r0, r3
 8008f92:	3720      	adds	r7, #32
 8008f94:	46bd      	mov	sp, r7
 8008f96:	bd80      	pop	{r7, pc}
 8008f98:	20001580 	.word	0x20001580
 8008f9c:	20001594 	.word	0x20001594

08008fa0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008fa0:	b480      	push	{r7}
 8008fa2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008fa4:	4b03      	ldr	r3, [pc, #12]	@ (8008fb4 <vTaskMissedYield+0x14>)
 8008fa6:	2201      	movs	r2, #1
 8008fa8:	601a      	str	r2, [r3, #0]
}
 8008faa:	bf00      	nop
 8008fac:	46bd      	mov	sp, r7
 8008fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fb2:	4770      	bx	lr
 8008fb4:	20001590 	.word	0x20001590

08008fb8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008fb8:	b580      	push	{r7, lr}
 8008fba:	b082      	sub	sp, #8
 8008fbc:	af00      	add	r7, sp, #0
 8008fbe:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008fc0:	f000 f852 	bl	8009068 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008fc4:	4b06      	ldr	r3, [pc, #24]	@ (8008fe0 <prvIdleTask+0x28>)
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	2b01      	cmp	r3, #1
 8008fca:	d9f9      	bls.n	8008fc0 <prvIdleTask+0x8>
			{
				taskYIELD();
 8008fcc:	4b05      	ldr	r3, [pc, #20]	@ (8008fe4 <prvIdleTask+0x2c>)
 8008fce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008fd2:	601a      	str	r2, [r3, #0]
 8008fd4:	f3bf 8f4f 	dsb	sy
 8008fd8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008fdc:	e7f0      	b.n	8008fc0 <prvIdleTask+0x8>
 8008fde:	bf00      	nop
 8008fe0:	200010ac 	.word	0x200010ac
 8008fe4:	e000ed04 	.word	0xe000ed04

08008fe8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008fe8:	b580      	push	{r7, lr}
 8008fea:	b082      	sub	sp, #8
 8008fec:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008fee:	2300      	movs	r3, #0
 8008ff0:	607b      	str	r3, [r7, #4]
 8008ff2:	e00c      	b.n	800900e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008ff4:	687a      	ldr	r2, [r7, #4]
 8008ff6:	4613      	mov	r3, r2
 8008ff8:	009b      	lsls	r3, r3, #2
 8008ffa:	4413      	add	r3, r2
 8008ffc:	009b      	lsls	r3, r3, #2
 8008ffe:	4a12      	ldr	r2, [pc, #72]	@ (8009048 <prvInitialiseTaskLists+0x60>)
 8009000:	4413      	add	r3, r2
 8009002:	4618      	mov	r0, r3
 8009004:	f7fe f9a6 	bl	8007354 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	3301      	adds	r3, #1
 800900c:	607b      	str	r3, [r7, #4]
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	2b37      	cmp	r3, #55	@ 0x37
 8009012:	d9ef      	bls.n	8008ff4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009014:	480d      	ldr	r0, [pc, #52]	@ (800904c <prvInitialiseTaskLists+0x64>)
 8009016:	f7fe f99d 	bl	8007354 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800901a:	480d      	ldr	r0, [pc, #52]	@ (8009050 <prvInitialiseTaskLists+0x68>)
 800901c:	f7fe f99a 	bl	8007354 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009020:	480c      	ldr	r0, [pc, #48]	@ (8009054 <prvInitialiseTaskLists+0x6c>)
 8009022:	f7fe f997 	bl	8007354 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8009026:	480c      	ldr	r0, [pc, #48]	@ (8009058 <prvInitialiseTaskLists+0x70>)
 8009028:	f7fe f994 	bl	8007354 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800902c:	480b      	ldr	r0, [pc, #44]	@ (800905c <prvInitialiseTaskLists+0x74>)
 800902e:	f7fe f991 	bl	8007354 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8009032:	4b0b      	ldr	r3, [pc, #44]	@ (8009060 <prvInitialiseTaskLists+0x78>)
 8009034:	4a05      	ldr	r2, [pc, #20]	@ (800904c <prvInitialiseTaskLists+0x64>)
 8009036:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009038:	4b0a      	ldr	r3, [pc, #40]	@ (8009064 <prvInitialiseTaskLists+0x7c>)
 800903a:	4a05      	ldr	r2, [pc, #20]	@ (8009050 <prvInitialiseTaskLists+0x68>)
 800903c:	601a      	str	r2, [r3, #0]
}
 800903e:	bf00      	nop
 8009040:	3708      	adds	r7, #8
 8009042:	46bd      	mov	sp, r7
 8009044:	bd80      	pop	{r7, pc}
 8009046:	bf00      	nop
 8009048:	200010ac 	.word	0x200010ac
 800904c:	2000150c 	.word	0x2000150c
 8009050:	20001520 	.word	0x20001520
 8009054:	2000153c 	.word	0x2000153c
 8009058:	20001550 	.word	0x20001550
 800905c:	20001568 	.word	0x20001568
 8009060:	20001534 	.word	0x20001534
 8009064:	20001538 	.word	0x20001538

08009068 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009068:	b580      	push	{r7, lr}
 800906a:	b082      	sub	sp, #8
 800906c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800906e:	e019      	b.n	80090a4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009070:	f000 fef2 	bl	8009e58 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009074:	4b10      	ldr	r3, [pc, #64]	@ (80090b8 <prvCheckTasksWaitingTermination+0x50>)
 8009076:	68db      	ldr	r3, [r3, #12]
 8009078:	68db      	ldr	r3, [r3, #12]
 800907a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	3304      	adds	r3, #4
 8009080:	4618      	mov	r0, r3
 8009082:	f7fe f9f1 	bl	8007468 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8009086:	4b0d      	ldr	r3, [pc, #52]	@ (80090bc <prvCheckTasksWaitingTermination+0x54>)
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	3b01      	subs	r3, #1
 800908c:	4a0b      	ldr	r2, [pc, #44]	@ (80090bc <prvCheckTasksWaitingTermination+0x54>)
 800908e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009090:	4b0b      	ldr	r3, [pc, #44]	@ (80090c0 <prvCheckTasksWaitingTermination+0x58>)
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	3b01      	subs	r3, #1
 8009096:	4a0a      	ldr	r2, [pc, #40]	@ (80090c0 <prvCheckTasksWaitingTermination+0x58>)
 8009098:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800909a:	f000 ff0f 	bl	8009ebc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800909e:	6878      	ldr	r0, [r7, #4]
 80090a0:	f000 f810 	bl	80090c4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80090a4:	4b06      	ldr	r3, [pc, #24]	@ (80090c0 <prvCheckTasksWaitingTermination+0x58>)
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d1e1      	bne.n	8009070 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80090ac:	bf00      	nop
 80090ae:	bf00      	nop
 80090b0:	3708      	adds	r7, #8
 80090b2:	46bd      	mov	sp, r7
 80090b4:	bd80      	pop	{r7, pc}
 80090b6:	bf00      	nop
 80090b8:	20001550 	.word	0x20001550
 80090bc:	2000157c 	.word	0x2000157c
 80090c0:	20001564 	.word	0x20001564

080090c4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80090c4:	b580      	push	{r7, lr}
 80090c6:	b084      	sub	sp, #16
 80090c8:	af00      	add	r7, sp, #0
 80090ca:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	d108      	bne.n	80090e8 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80090da:	4618      	mov	r0, r3
 80090dc:	f001 f8b2 	bl	800a244 <vPortFree>
				vPortFree( pxTCB );
 80090e0:	6878      	ldr	r0, [r7, #4]
 80090e2:	f001 f8af 	bl	800a244 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80090e6:	e019      	b.n	800911c <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80090ee:	2b01      	cmp	r3, #1
 80090f0:	d103      	bne.n	80090fa <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80090f2:	6878      	ldr	r0, [r7, #4]
 80090f4:	f001 f8a6 	bl	800a244 <vPortFree>
	}
 80090f8:	e010      	b.n	800911c <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8009100:	2b02      	cmp	r3, #2
 8009102:	d00b      	beq.n	800911c <prvDeleteTCB+0x58>
	__asm volatile
 8009104:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009108:	f383 8811 	msr	BASEPRI, r3
 800910c:	f3bf 8f6f 	isb	sy
 8009110:	f3bf 8f4f 	dsb	sy
 8009114:	60fb      	str	r3, [r7, #12]
}
 8009116:	bf00      	nop
 8009118:	bf00      	nop
 800911a:	e7fd      	b.n	8009118 <prvDeleteTCB+0x54>
	}
 800911c:	bf00      	nop
 800911e:	3710      	adds	r7, #16
 8009120:	46bd      	mov	sp, r7
 8009122:	bd80      	pop	{r7, pc}

08009124 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009124:	b480      	push	{r7}
 8009126:	b083      	sub	sp, #12
 8009128:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800912a:	4b0c      	ldr	r3, [pc, #48]	@ (800915c <prvResetNextTaskUnblockTime+0x38>)
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	2b00      	cmp	r3, #0
 8009132:	d104      	bne.n	800913e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009134:	4b0a      	ldr	r3, [pc, #40]	@ (8009160 <prvResetNextTaskUnblockTime+0x3c>)
 8009136:	f04f 32ff 	mov.w	r2, #4294967295
 800913a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800913c:	e008      	b.n	8009150 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800913e:	4b07      	ldr	r3, [pc, #28]	@ (800915c <prvResetNextTaskUnblockTime+0x38>)
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	68db      	ldr	r3, [r3, #12]
 8009144:	68db      	ldr	r3, [r3, #12]
 8009146:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	685b      	ldr	r3, [r3, #4]
 800914c:	4a04      	ldr	r2, [pc, #16]	@ (8009160 <prvResetNextTaskUnblockTime+0x3c>)
 800914e:	6013      	str	r3, [r2, #0]
}
 8009150:	bf00      	nop
 8009152:	370c      	adds	r7, #12
 8009154:	46bd      	mov	sp, r7
 8009156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800915a:	4770      	bx	lr
 800915c:	20001534 	.word	0x20001534
 8009160:	2000159c 	.word	0x2000159c

08009164 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8009164:	b480      	push	{r7}
 8009166:	b083      	sub	sp, #12
 8009168:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800916a:	4b05      	ldr	r3, [pc, #20]	@ (8009180 <xTaskGetCurrentTaskHandle+0x1c>)
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	607b      	str	r3, [r7, #4]

		return xReturn;
 8009170:	687b      	ldr	r3, [r7, #4]
	}
 8009172:	4618      	mov	r0, r3
 8009174:	370c      	adds	r7, #12
 8009176:	46bd      	mov	sp, r7
 8009178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800917c:	4770      	bx	lr
 800917e:	bf00      	nop
 8009180:	200010a8 	.word	0x200010a8

08009184 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009184:	b480      	push	{r7}
 8009186:	b083      	sub	sp, #12
 8009188:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800918a:	4b0b      	ldr	r3, [pc, #44]	@ (80091b8 <xTaskGetSchedulerState+0x34>)
 800918c:	681b      	ldr	r3, [r3, #0]
 800918e:	2b00      	cmp	r3, #0
 8009190:	d102      	bne.n	8009198 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009192:	2301      	movs	r3, #1
 8009194:	607b      	str	r3, [r7, #4]
 8009196:	e008      	b.n	80091aa <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009198:	4b08      	ldr	r3, [pc, #32]	@ (80091bc <xTaskGetSchedulerState+0x38>)
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	2b00      	cmp	r3, #0
 800919e:	d102      	bne.n	80091a6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80091a0:	2302      	movs	r3, #2
 80091a2:	607b      	str	r3, [r7, #4]
 80091a4:	e001      	b.n	80091aa <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80091a6:	2300      	movs	r3, #0
 80091a8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80091aa:	687b      	ldr	r3, [r7, #4]
	}
 80091ac:	4618      	mov	r0, r3
 80091ae:	370c      	adds	r7, #12
 80091b0:	46bd      	mov	sp, r7
 80091b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091b6:	4770      	bx	lr
 80091b8:	20001588 	.word	0x20001588
 80091bc:	200015a4 	.word	0x200015a4

080091c0 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80091c0:	b580      	push	{r7, lr}
 80091c2:	b084      	sub	sp, #16
 80091c4:	af00      	add	r7, sp, #0
 80091c6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80091cc:	2300      	movs	r3, #0
 80091ce:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	d051      	beq.n	800927a <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80091d6:	68bb      	ldr	r3, [r7, #8]
 80091d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80091da:	4b2a      	ldr	r3, [pc, #168]	@ (8009284 <xTaskPriorityInherit+0xc4>)
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091e0:	429a      	cmp	r2, r3
 80091e2:	d241      	bcs.n	8009268 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80091e4:	68bb      	ldr	r3, [r7, #8]
 80091e6:	699b      	ldr	r3, [r3, #24]
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	db06      	blt.n	80091fa <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80091ec:	4b25      	ldr	r3, [pc, #148]	@ (8009284 <xTaskPriorityInherit+0xc4>)
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091f2:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80091f6:	68bb      	ldr	r3, [r7, #8]
 80091f8:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80091fa:	68bb      	ldr	r3, [r7, #8]
 80091fc:	6959      	ldr	r1, [r3, #20]
 80091fe:	68bb      	ldr	r3, [r7, #8]
 8009200:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009202:	4613      	mov	r3, r2
 8009204:	009b      	lsls	r3, r3, #2
 8009206:	4413      	add	r3, r2
 8009208:	009b      	lsls	r3, r3, #2
 800920a:	4a1f      	ldr	r2, [pc, #124]	@ (8009288 <xTaskPriorityInherit+0xc8>)
 800920c:	4413      	add	r3, r2
 800920e:	4299      	cmp	r1, r3
 8009210:	d122      	bne.n	8009258 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009212:	68bb      	ldr	r3, [r7, #8]
 8009214:	3304      	adds	r3, #4
 8009216:	4618      	mov	r0, r3
 8009218:	f7fe f926 	bl	8007468 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800921c:	4b19      	ldr	r3, [pc, #100]	@ (8009284 <xTaskPriorityInherit+0xc4>)
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009222:	68bb      	ldr	r3, [r7, #8]
 8009224:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8009226:	68bb      	ldr	r3, [r7, #8]
 8009228:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800922a:	4b18      	ldr	r3, [pc, #96]	@ (800928c <xTaskPriorityInherit+0xcc>)
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	429a      	cmp	r2, r3
 8009230:	d903      	bls.n	800923a <xTaskPriorityInherit+0x7a>
 8009232:	68bb      	ldr	r3, [r7, #8]
 8009234:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009236:	4a15      	ldr	r2, [pc, #84]	@ (800928c <xTaskPriorityInherit+0xcc>)
 8009238:	6013      	str	r3, [r2, #0]
 800923a:	68bb      	ldr	r3, [r7, #8]
 800923c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800923e:	4613      	mov	r3, r2
 8009240:	009b      	lsls	r3, r3, #2
 8009242:	4413      	add	r3, r2
 8009244:	009b      	lsls	r3, r3, #2
 8009246:	4a10      	ldr	r2, [pc, #64]	@ (8009288 <xTaskPriorityInherit+0xc8>)
 8009248:	441a      	add	r2, r3
 800924a:	68bb      	ldr	r3, [r7, #8]
 800924c:	3304      	adds	r3, #4
 800924e:	4619      	mov	r1, r3
 8009250:	4610      	mov	r0, r2
 8009252:	f7fe f8ac 	bl	80073ae <vListInsertEnd>
 8009256:	e004      	b.n	8009262 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8009258:	4b0a      	ldr	r3, [pc, #40]	@ (8009284 <xTaskPriorityInherit+0xc4>)
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800925e:	68bb      	ldr	r3, [r7, #8]
 8009260:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8009262:	2301      	movs	r3, #1
 8009264:	60fb      	str	r3, [r7, #12]
 8009266:	e008      	b.n	800927a <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8009268:	68bb      	ldr	r3, [r7, #8]
 800926a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800926c:	4b05      	ldr	r3, [pc, #20]	@ (8009284 <xTaskPriorityInherit+0xc4>)
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009272:	429a      	cmp	r2, r3
 8009274:	d201      	bcs.n	800927a <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8009276:	2301      	movs	r3, #1
 8009278:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800927a:	68fb      	ldr	r3, [r7, #12]
	}
 800927c:	4618      	mov	r0, r3
 800927e:	3710      	adds	r7, #16
 8009280:	46bd      	mov	sp, r7
 8009282:	bd80      	pop	{r7, pc}
 8009284:	200010a8 	.word	0x200010a8
 8009288:	200010ac 	.word	0x200010ac
 800928c:	20001584 	.word	0x20001584

08009290 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8009290:	b580      	push	{r7, lr}
 8009292:	b086      	sub	sp, #24
 8009294:	af00      	add	r7, sp, #0
 8009296:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800929c:	2300      	movs	r3, #0
 800929e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	d058      	beq.n	8009358 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80092a6:	4b2f      	ldr	r3, [pc, #188]	@ (8009364 <xTaskPriorityDisinherit+0xd4>)
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	693a      	ldr	r2, [r7, #16]
 80092ac:	429a      	cmp	r2, r3
 80092ae:	d00b      	beq.n	80092c8 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80092b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092b4:	f383 8811 	msr	BASEPRI, r3
 80092b8:	f3bf 8f6f 	isb	sy
 80092bc:	f3bf 8f4f 	dsb	sy
 80092c0:	60fb      	str	r3, [r7, #12]
}
 80092c2:	bf00      	nop
 80092c4:	bf00      	nop
 80092c6:	e7fd      	b.n	80092c4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80092c8:	693b      	ldr	r3, [r7, #16]
 80092ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80092cc:	2b00      	cmp	r3, #0
 80092ce:	d10b      	bne.n	80092e8 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80092d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092d4:	f383 8811 	msr	BASEPRI, r3
 80092d8:	f3bf 8f6f 	isb	sy
 80092dc:	f3bf 8f4f 	dsb	sy
 80092e0:	60bb      	str	r3, [r7, #8]
}
 80092e2:	bf00      	nop
 80092e4:	bf00      	nop
 80092e6:	e7fd      	b.n	80092e4 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80092e8:	693b      	ldr	r3, [r7, #16]
 80092ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80092ec:	1e5a      	subs	r2, r3, #1
 80092ee:	693b      	ldr	r3, [r7, #16]
 80092f0:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80092f2:	693b      	ldr	r3, [r7, #16]
 80092f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80092f6:	693b      	ldr	r3, [r7, #16]
 80092f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80092fa:	429a      	cmp	r2, r3
 80092fc:	d02c      	beq.n	8009358 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80092fe:	693b      	ldr	r3, [r7, #16]
 8009300:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009302:	2b00      	cmp	r3, #0
 8009304:	d128      	bne.n	8009358 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009306:	693b      	ldr	r3, [r7, #16]
 8009308:	3304      	adds	r3, #4
 800930a:	4618      	mov	r0, r3
 800930c:	f7fe f8ac 	bl	8007468 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009310:	693b      	ldr	r3, [r7, #16]
 8009312:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009314:	693b      	ldr	r3, [r7, #16]
 8009316:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009318:	693b      	ldr	r3, [r7, #16]
 800931a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800931c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8009320:	693b      	ldr	r3, [r7, #16]
 8009322:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8009324:	693b      	ldr	r3, [r7, #16]
 8009326:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009328:	4b0f      	ldr	r3, [pc, #60]	@ (8009368 <xTaskPriorityDisinherit+0xd8>)
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	429a      	cmp	r2, r3
 800932e:	d903      	bls.n	8009338 <xTaskPriorityDisinherit+0xa8>
 8009330:	693b      	ldr	r3, [r7, #16]
 8009332:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009334:	4a0c      	ldr	r2, [pc, #48]	@ (8009368 <xTaskPriorityDisinherit+0xd8>)
 8009336:	6013      	str	r3, [r2, #0]
 8009338:	693b      	ldr	r3, [r7, #16]
 800933a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800933c:	4613      	mov	r3, r2
 800933e:	009b      	lsls	r3, r3, #2
 8009340:	4413      	add	r3, r2
 8009342:	009b      	lsls	r3, r3, #2
 8009344:	4a09      	ldr	r2, [pc, #36]	@ (800936c <xTaskPriorityDisinherit+0xdc>)
 8009346:	441a      	add	r2, r3
 8009348:	693b      	ldr	r3, [r7, #16]
 800934a:	3304      	adds	r3, #4
 800934c:	4619      	mov	r1, r3
 800934e:	4610      	mov	r0, r2
 8009350:	f7fe f82d 	bl	80073ae <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009354:	2301      	movs	r3, #1
 8009356:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009358:	697b      	ldr	r3, [r7, #20]
	}
 800935a:	4618      	mov	r0, r3
 800935c:	3718      	adds	r7, #24
 800935e:	46bd      	mov	sp, r7
 8009360:	bd80      	pop	{r7, pc}
 8009362:	bf00      	nop
 8009364:	200010a8 	.word	0x200010a8
 8009368:	20001584 	.word	0x20001584
 800936c:	200010ac 	.word	0x200010ac

08009370 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8009370:	b580      	push	{r7, lr}
 8009372:	b088      	sub	sp, #32
 8009374:	af00      	add	r7, sp, #0
 8009376:	6078      	str	r0, [r7, #4]
 8009378:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800937e:	2301      	movs	r3, #1
 8009380:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	2b00      	cmp	r3, #0
 8009386:	d06c      	beq.n	8009462 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8009388:	69bb      	ldr	r3, [r7, #24]
 800938a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800938c:	2b00      	cmp	r3, #0
 800938e:	d10b      	bne.n	80093a8 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8009390:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009394:	f383 8811 	msr	BASEPRI, r3
 8009398:	f3bf 8f6f 	isb	sy
 800939c:	f3bf 8f4f 	dsb	sy
 80093a0:	60fb      	str	r3, [r7, #12]
}
 80093a2:	bf00      	nop
 80093a4:	bf00      	nop
 80093a6:	e7fd      	b.n	80093a4 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80093a8:	69bb      	ldr	r3, [r7, #24]
 80093aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80093ac:	683a      	ldr	r2, [r7, #0]
 80093ae:	429a      	cmp	r2, r3
 80093b0:	d902      	bls.n	80093b8 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80093b2:	683b      	ldr	r3, [r7, #0]
 80093b4:	61fb      	str	r3, [r7, #28]
 80093b6:	e002      	b.n	80093be <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80093b8:	69bb      	ldr	r3, [r7, #24]
 80093ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80093bc:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80093be:	69bb      	ldr	r3, [r7, #24]
 80093c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093c2:	69fa      	ldr	r2, [r7, #28]
 80093c4:	429a      	cmp	r2, r3
 80093c6:	d04c      	beq.n	8009462 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80093c8:	69bb      	ldr	r3, [r7, #24]
 80093ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80093cc:	697a      	ldr	r2, [r7, #20]
 80093ce:	429a      	cmp	r2, r3
 80093d0:	d147      	bne.n	8009462 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80093d2:	4b26      	ldr	r3, [pc, #152]	@ (800946c <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	69ba      	ldr	r2, [r7, #24]
 80093d8:	429a      	cmp	r2, r3
 80093da:	d10b      	bne.n	80093f4 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 80093dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093e0:	f383 8811 	msr	BASEPRI, r3
 80093e4:	f3bf 8f6f 	isb	sy
 80093e8:	f3bf 8f4f 	dsb	sy
 80093ec:	60bb      	str	r3, [r7, #8]
}
 80093ee:	bf00      	nop
 80093f0:	bf00      	nop
 80093f2:	e7fd      	b.n	80093f0 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80093f4:	69bb      	ldr	r3, [r7, #24]
 80093f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093f8:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80093fa:	69bb      	ldr	r3, [r7, #24]
 80093fc:	69fa      	ldr	r2, [r7, #28]
 80093fe:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009400:	69bb      	ldr	r3, [r7, #24]
 8009402:	699b      	ldr	r3, [r3, #24]
 8009404:	2b00      	cmp	r3, #0
 8009406:	db04      	blt.n	8009412 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009408:	69fb      	ldr	r3, [r7, #28]
 800940a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800940e:	69bb      	ldr	r3, [r7, #24]
 8009410:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8009412:	69bb      	ldr	r3, [r7, #24]
 8009414:	6959      	ldr	r1, [r3, #20]
 8009416:	693a      	ldr	r2, [r7, #16]
 8009418:	4613      	mov	r3, r2
 800941a:	009b      	lsls	r3, r3, #2
 800941c:	4413      	add	r3, r2
 800941e:	009b      	lsls	r3, r3, #2
 8009420:	4a13      	ldr	r2, [pc, #76]	@ (8009470 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8009422:	4413      	add	r3, r2
 8009424:	4299      	cmp	r1, r3
 8009426:	d11c      	bne.n	8009462 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009428:	69bb      	ldr	r3, [r7, #24]
 800942a:	3304      	adds	r3, #4
 800942c:	4618      	mov	r0, r3
 800942e:	f7fe f81b 	bl	8007468 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8009432:	69bb      	ldr	r3, [r7, #24]
 8009434:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009436:	4b0f      	ldr	r3, [pc, #60]	@ (8009474 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	429a      	cmp	r2, r3
 800943c:	d903      	bls.n	8009446 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800943e:	69bb      	ldr	r3, [r7, #24]
 8009440:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009442:	4a0c      	ldr	r2, [pc, #48]	@ (8009474 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8009444:	6013      	str	r3, [r2, #0]
 8009446:	69bb      	ldr	r3, [r7, #24]
 8009448:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800944a:	4613      	mov	r3, r2
 800944c:	009b      	lsls	r3, r3, #2
 800944e:	4413      	add	r3, r2
 8009450:	009b      	lsls	r3, r3, #2
 8009452:	4a07      	ldr	r2, [pc, #28]	@ (8009470 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8009454:	441a      	add	r2, r3
 8009456:	69bb      	ldr	r3, [r7, #24]
 8009458:	3304      	adds	r3, #4
 800945a:	4619      	mov	r1, r3
 800945c:	4610      	mov	r0, r2
 800945e:	f7fd ffa6 	bl	80073ae <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009462:	bf00      	nop
 8009464:	3720      	adds	r7, #32
 8009466:	46bd      	mov	sp, r7
 8009468:	bd80      	pop	{r7, pc}
 800946a:	bf00      	nop
 800946c:	200010a8 	.word	0x200010a8
 8009470:	200010ac 	.word	0x200010ac
 8009474:	20001584 	.word	0x20001584

08009478 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8009478:	b480      	push	{r7}
 800947a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800947c:	4b07      	ldr	r3, [pc, #28]	@ (800949c <pvTaskIncrementMutexHeldCount+0x24>)
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	2b00      	cmp	r3, #0
 8009482:	d004      	beq.n	800948e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8009484:	4b05      	ldr	r3, [pc, #20]	@ (800949c <pvTaskIncrementMutexHeldCount+0x24>)
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800948a:	3201      	adds	r2, #1
 800948c:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800948e:	4b03      	ldr	r3, [pc, #12]	@ (800949c <pvTaskIncrementMutexHeldCount+0x24>)
 8009490:	681b      	ldr	r3, [r3, #0]
	}
 8009492:	4618      	mov	r0, r3
 8009494:	46bd      	mov	sp, r7
 8009496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800949a:	4770      	bx	lr
 800949c:	200010a8 	.word	0x200010a8

080094a0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80094a0:	b580      	push	{r7, lr}
 80094a2:	b084      	sub	sp, #16
 80094a4:	af00      	add	r7, sp, #0
 80094a6:	6078      	str	r0, [r7, #4]
 80094a8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80094aa:	4b21      	ldr	r3, [pc, #132]	@ (8009530 <prvAddCurrentTaskToDelayedList+0x90>)
 80094ac:	681b      	ldr	r3, [r3, #0]
 80094ae:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80094b0:	4b20      	ldr	r3, [pc, #128]	@ (8009534 <prvAddCurrentTaskToDelayedList+0x94>)
 80094b2:	681b      	ldr	r3, [r3, #0]
 80094b4:	3304      	adds	r3, #4
 80094b6:	4618      	mov	r0, r3
 80094b8:	f7fd ffd6 	bl	8007468 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80094c2:	d10a      	bne.n	80094da <prvAddCurrentTaskToDelayedList+0x3a>
 80094c4:	683b      	ldr	r3, [r7, #0]
 80094c6:	2b00      	cmp	r3, #0
 80094c8:	d007      	beq.n	80094da <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80094ca:	4b1a      	ldr	r3, [pc, #104]	@ (8009534 <prvAddCurrentTaskToDelayedList+0x94>)
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	3304      	adds	r3, #4
 80094d0:	4619      	mov	r1, r3
 80094d2:	4819      	ldr	r0, [pc, #100]	@ (8009538 <prvAddCurrentTaskToDelayedList+0x98>)
 80094d4:	f7fd ff6b 	bl	80073ae <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80094d8:	e026      	b.n	8009528 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80094da:	68fa      	ldr	r2, [r7, #12]
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	4413      	add	r3, r2
 80094e0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80094e2:	4b14      	ldr	r3, [pc, #80]	@ (8009534 <prvAddCurrentTaskToDelayedList+0x94>)
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	68ba      	ldr	r2, [r7, #8]
 80094e8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80094ea:	68ba      	ldr	r2, [r7, #8]
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	429a      	cmp	r2, r3
 80094f0:	d209      	bcs.n	8009506 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80094f2:	4b12      	ldr	r3, [pc, #72]	@ (800953c <prvAddCurrentTaskToDelayedList+0x9c>)
 80094f4:	681a      	ldr	r2, [r3, #0]
 80094f6:	4b0f      	ldr	r3, [pc, #60]	@ (8009534 <prvAddCurrentTaskToDelayedList+0x94>)
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	3304      	adds	r3, #4
 80094fc:	4619      	mov	r1, r3
 80094fe:	4610      	mov	r0, r2
 8009500:	f7fd ff79 	bl	80073f6 <vListInsert>
}
 8009504:	e010      	b.n	8009528 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009506:	4b0e      	ldr	r3, [pc, #56]	@ (8009540 <prvAddCurrentTaskToDelayedList+0xa0>)
 8009508:	681a      	ldr	r2, [r3, #0]
 800950a:	4b0a      	ldr	r3, [pc, #40]	@ (8009534 <prvAddCurrentTaskToDelayedList+0x94>)
 800950c:	681b      	ldr	r3, [r3, #0]
 800950e:	3304      	adds	r3, #4
 8009510:	4619      	mov	r1, r3
 8009512:	4610      	mov	r0, r2
 8009514:	f7fd ff6f 	bl	80073f6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009518:	4b0a      	ldr	r3, [pc, #40]	@ (8009544 <prvAddCurrentTaskToDelayedList+0xa4>)
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	68ba      	ldr	r2, [r7, #8]
 800951e:	429a      	cmp	r2, r3
 8009520:	d202      	bcs.n	8009528 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8009522:	4a08      	ldr	r2, [pc, #32]	@ (8009544 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009524:	68bb      	ldr	r3, [r7, #8]
 8009526:	6013      	str	r3, [r2, #0]
}
 8009528:	bf00      	nop
 800952a:	3710      	adds	r7, #16
 800952c:	46bd      	mov	sp, r7
 800952e:	bd80      	pop	{r7, pc}
 8009530:	20001580 	.word	0x20001580
 8009534:	200010a8 	.word	0x200010a8
 8009538:	20001568 	.word	0x20001568
 800953c:	20001538 	.word	0x20001538
 8009540:	20001534 	.word	0x20001534
 8009544:	2000159c 	.word	0x2000159c

08009548 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8009548:	b580      	push	{r7, lr}
 800954a:	b08a      	sub	sp, #40	@ 0x28
 800954c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800954e:	2300      	movs	r3, #0
 8009550:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8009552:	f000 fb13 	bl	8009b7c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8009556:	4b1d      	ldr	r3, [pc, #116]	@ (80095cc <xTimerCreateTimerTask+0x84>)
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	2b00      	cmp	r3, #0
 800955c:	d021      	beq.n	80095a2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800955e:	2300      	movs	r3, #0
 8009560:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8009562:	2300      	movs	r3, #0
 8009564:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8009566:	1d3a      	adds	r2, r7, #4
 8009568:	f107 0108 	add.w	r1, r7, #8
 800956c:	f107 030c 	add.w	r3, r7, #12
 8009570:	4618      	mov	r0, r3
 8009572:	f7fd fed5 	bl	8007320 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8009576:	6879      	ldr	r1, [r7, #4]
 8009578:	68bb      	ldr	r3, [r7, #8]
 800957a:	68fa      	ldr	r2, [r7, #12]
 800957c:	9202      	str	r2, [sp, #8]
 800957e:	9301      	str	r3, [sp, #4]
 8009580:	2302      	movs	r3, #2
 8009582:	9300      	str	r3, [sp, #0]
 8009584:	2300      	movs	r3, #0
 8009586:	460a      	mov	r2, r1
 8009588:	4911      	ldr	r1, [pc, #68]	@ (80095d0 <xTimerCreateTimerTask+0x88>)
 800958a:	4812      	ldr	r0, [pc, #72]	@ (80095d4 <xTimerCreateTimerTask+0x8c>)
 800958c:	f7fe ff2e 	bl	80083ec <xTaskCreateStatic>
 8009590:	4603      	mov	r3, r0
 8009592:	4a11      	ldr	r2, [pc, #68]	@ (80095d8 <xTimerCreateTimerTask+0x90>)
 8009594:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8009596:	4b10      	ldr	r3, [pc, #64]	@ (80095d8 <xTimerCreateTimerTask+0x90>)
 8009598:	681b      	ldr	r3, [r3, #0]
 800959a:	2b00      	cmp	r3, #0
 800959c:	d001      	beq.n	80095a2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800959e:	2301      	movs	r3, #1
 80095a0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80095a2:	697b      	ldr	r3, [r7, #20]
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	d10b      	bne.n	80095c0 <xTimerCreateTimerTask+0x78>
	__asm volatile
 80095a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095ac:	f383 8811 	msr	BASEPRI, r3
 80095b0:	f3bf 8f6f 	isb	sy
 80095b4:	f3bf 8f4f 	dsb	sy
 80095b8:	613b      	str	r3, [r7, #16]
}
 80095ba:	bf00      	nop
 80095bc:	bf00      	nop
 80095be:	e7fd      	b.n	80095bc <xTimerCreateTimerTask+0x74>
	return xReturn;
 80095c0:	697b      	ldr	r3, [r7, #20]
}
 80095c2:	4618      	mov	r0, r3
 80095c4:	3718      	adds	r7, #24
 80095c6:	46bd      	mov	sp, r7
 80095c8:	bd80      	pop	{r7, pc}
 80095ca:	bf00      	nop
 80095cc:	200015d8 	.word	0x200015d8
 80095d0:	0800af90 	.word	0x0800af90
 80095d4:	08009715 	.word	0x08009715
 80095d8:	200015dc 	.word	0x200015dc

080095dc <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80095dc:	b580      	push	{r7, lr}
 80095de:	b08a      	sub	sp, #40	@ 0x28
 80095e0:	af00      	add	r7, sp, #0
 80095e2:	60f8      	str	r0, [r7, #12]
 80095e4:	60b9      	str	r1, [r7, #8]
 80095e6:	607a      	str	r2, [r7, #4]
 80095e8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80095ea:	2300      	movs	r3, #0
 80095ec:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80095ee:	68fb      	ldr	r3, [r7, #12]
 80095f0:	2b00      	cmp	r3, #0
 80095f2:	d10b      	bne.n	800960c <xTimerGenericCommand+0x30>
	__asm volatile
 80095f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095f8:	f383 8811 	msr	BASEPRI, r3
 80095fc:	f3bf 8f6f 	isb	sy
 8009600:	f3bf 8f4f 	dsb	sy
 8009604:	623b      	str	r3, [r7, #32]
}
 8009606:	bf00      	nop
 8009608:	bf00      	nop
 800960a:	e7fd      	b.n	8009608 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800960c:	4b19      	ldr	r3, [pc, #100]	@ (8009674 <xTimerGenericCommand+0x98>)
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	2b00      	cmp	r3, #0
 8009612:	d02a      	beq.n	800966a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8009614:	68bb      	ldr	r3, [r7, #8]
 8009616:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800961c:	68fb      	ldr	r3, [r7, #12]
 800961e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8009620:	68bb      	ldr	r3, [r7, #8]
 8009622:	2b05      	cmp	r3, #5
 8009624:	dc18      	bgt.n	8009658 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8009626:	f7ff fdad 	bl	8009184 <xTaskGetSchedulerState>
 800962a:	4603      	mov	r3, r0
 800962c:	2b02      	cmp	r3, #2
 800962e:	d109      	bne.n	8009644 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8009630:	4b10      	ldr	r3, [pc, #64]	@ (8009674 <xTimerGenericCommand+0x98>)
 8009632:	6818      	ldr	r0, [r3, #0]
 8009634:	f107 0110 	add.w	r1, r7, #16
 8009638:	2300      	movs	r3, #0
 800963a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800963c:	f7fe f93c 	bl	80078b8 <xQueueGenericSend>
 8009640:	6278      	str	r0, [r7, #36]	@ 0x24
 8009642:	e012      	b.n	800966a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8009644:	4b0b      	ldr	r3, [pc, #44]	@ (8009674 <xTimerGenericCommand+0x98>)
 8009646:	6818      	ldr	r0, [r3, #0]
 8009648:	f107 0110 	add.w	r1, r7, #16
 800964c:	2300      	movs	r3, #0
 800964e:	2200      	movs	r2, #0
 8009650:	f7fe f932 	bl	80078b8 <xQueueGenericSend>
 8009654:	6278      	str	r0, [r7, #36]	@ 0x24
 8009656:	e008      	b.n	800966a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009658:	4b06      	ldr	r3, [pc, #24]	@ (8009674 <xTimerGenericCommand+0x98>)
 800965a:	6818      	ldr	r0, [r3, #0]
 800965c:	f107 0110 	add.w	r1, r7, #16
 8009660:	2300      	movs	r3, #0
 8009662:	683a      	ldr	r2, [r7, #0]
 8009664:	f7fe fa2a 	bl	8007abc <xQueueGenericSendFromISR>
 8009668:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800966a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800966c:	4618      	mov	r0, r3
 800966e:	3728      	adds	r7, #40	@ 0x28
 8009670:	46bd      	mov	sp, r7
 8009672:	bd80      	pop	{r7, pc}
 8009674:	200015d8 	.word	0x200015d8

08009678 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8009678:	b580      	push	{r7, lr}
 800967a:	b088      	sub	sp, #32
 800967c:	af02      	add	r7, sp, #8
 800967e:	6078      	str	r0, [r7, #4]
 8009680:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009682:	4b23      	ldr	r3, [pc, #140]	@ (8009710 <prvProcessExpiredTimer+0x98>)
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	68db      	ldr	r3, [r3, #12]
 8009688:	68db      	ldr	r3, [r3, #12]
 800968a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800968c:	697b      	ldr	r3, [r7, #20]
 800968e:	3304      	adds	r3, #4
 8009690:	4618      	mov	r0, r3
 8009692:	f7fd fee9 	bl	8007468 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009696:	697b      	ldr	r3, [r7, #20]
 8009698:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800969c:	f003 0304 	and.w	r3, r3, #4
 80096a0:	2b00      	cmp	r3, #0
 80096a2:	d023      	beq.n	80096ec <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80096a4:	697b      	ldr	r3, [r7, #20]
 80096a6:	699a      	ldr	r2, [r3, #24]
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	18d1      	adds	r1, r2, r3
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	683a      	ldr	r2, [r7, #0]
 80096b0:	6978      	ldr	r0, [r7, #20]
 80096b2:	f000 f8d5 	bl	8009860 <prvInsertTimerInActiveList>
 80096b6:	4603      	mov	r3, r0
 80096b8:	2b00      	cmp	r3, #0
 80096ba:	d020      	beq.n	80096fe <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80096bc:	2300      	movs	r3, #0
 80096be:	9300      	str	r3, [sp, #0]
 80096c0:	2300      	movs	r3, #0
 80096c2:	687a      	ldr	r2, [r7, #4]
 80096c4:	2100      	movs	r1, #0
 80096c6:	6978      	ldr	r0, [r7, #20]
 80096c8:	f7ff ff88 	bl	80095dc <xTimerGenericCommand>
 80096cc:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80096ce:	693b      	ldr	r3, [r7, #16]
 80096d0:	2b00      	cmp	r3, #0
 80096d2:	d114      	bne.n	80096fe <prvProcessExpiredTimer+0x86>
	__asm volatile
 80096d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096d8:	f383 8811 	msr	BASEPRI, r3
 80096dc:	f3bf 8f6f 	isb	sy
 80096e0:	f3bf 8f4f 	dsb	sy
 80096e4:	60fb      	str	r3, [r7, #12]
}
 80096e6:	bf00      	nop
 80096e8:	bf00      	nop
 80096ea:	e7fd      	b.n	80096e8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80096ec:	697b      	ldr	r3, [r7, #20]
 80096ee:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80096f2:	f023 0301 	bic.w	r3, r3, #1
 80096f6:	b2da      	uxtb	r2, r3
 80096f8:	697b      	ldr	r3, [r7, #20]
 80096fa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80096fe:	697b      	ldr	r3, [r7, #20]
 8009700:	6a1b      	ldr	r3, [r3, #32]
 8009702:	6978      	ldr	r0, [r7, #20]
 8009704:	4798      	blx	r3
}
 8009706:	bf00      	nop
 8009708:	3718      	adds	r7, #24
 800970a:	46bd      	mov	sp, r7
 800970c:	bd80      	pop	{r7, pc}
 800970e:	bf00      	nop
 8009710:	200015d0 	.word	0x200015d0

08009714 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8009714:	b580      	push	{r7, lr}
 8009716:	b084      	sub	sp, #16
 8009718:	af00      	add	r7, sp, #0
 800971a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800971c:	f107 0308 	add.w	r3, r7, #8
 8009720:	4618      	mov	r0, r3
 8009722:	f000 f859 	bl	80097d8 <prvGetNextExpireTime>
 8009726:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8009728:	68bb      	ldr	r3, [r7, #8]
 800972a:	4619      	mov	r1, r3
 800972c:	68f8      	ldr	r0, [r7, #12]
 800972e:	f000 f805 	bl	800973c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8009732:	f000 f8d7 	bl	80098e4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009736:	bf00      	nop
 8009738:	e7f0      	b.n	800971c <prvTimerTask+0x8>
	...

0800973c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800973c:	b580      	push	{r7, lr}
 800973e:	b084      	sub	sp, #16
 8009740:	af00      	add	r7, sp, #0
 8009742:	6078      	str	r0, [r7, #4]
 8009744:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8009746:	f7ff f915 	bl	8008974 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800974a:	f107 0308 	add.w	r3, r7, #8
 800974e:	4618      	mov	r0, r3
 8009750:	f000 f866 	bl	8009820 <prvSampleTimeNow>
 8009754:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8009756:	68bb      	ldr	r3, [r7, #8]
 8009758:	2b00      	cmp	r3, #0
 800975a:	d130      	bne.n	80097be <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800975c:	683b      	ldr	r3, [r7, #0]
 800975e:	2b00      	cmp	r3, #0
 8009760:	d10a      	bne.n	8009778 <prvProcessTimerOrBlockTask+0x3c>
 8009762:	687a      	ldr	r2, [r7, #4]
 8009764:	68fb      	ldr	r3, [r7, #12]
 8009766:	429a      	cmp	r2, r3
 8009768:	d806      	bhi.n	8009778 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800976a:	f7ff f911 	bl	8008990 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800976e:	68f9      	ldr	r1, [r7, #12]
 8009770:	6878      	ldr	r0, [r7, #4]
 8009772:	f7ff ff81 	bl	8009678 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8009776:	e024      	b.n	80097c2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8009778:	683b      	ldr	r3, [r7, #0]
 800977a:	2b00      	cmp	r3, #0
 800977c:	d008      	beq.n	8009790 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800977e:	4b13      	ldr	r3, [pc, #76]	@ (80097cc <prvProcessTimerOrBlockTask+0x90>)
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	2b00      	cmp	r3, #0
 8009786:	d101      	bne.n	800978c <prvProcessTimerOrBlockTask+0x50>
 8009788:	2301      	movs	r3, #1
 800978a:	e000      	b.n	800978e <prvProcessTimerOrBlockTask+0x52>
 800978c:	2300      	movs	r3, #0
 800978e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009790:	4b0f      	ldr	r3, [pc, #60]	@ (80097d0 <prvProcessTimerOrBlockTask+0x94>)
 8009792:	6818      	ldr	r0, [r3, #0]
 8009794:	687a      	ldr	r2, [r7, #4]
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	1ad3      	subs	r3, r2, r3
 800979a:	683a      	ldr	r2, [r7, #0]
 800979c:	4619      	mov	r1, r3
 800979e:	f7fe fdf1 	bl	8008384 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80097a2:	f7ff f8f5 	bl	8008990 <xTaskResumeAll>
 80097a6:	4603      	mov	r3, r0
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	d10a      	bne.n	80097c2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80097ac:	4b09      	ldr	r3, [pc, #36]	@ (80097d4 <prvProcessTimerOrBlockTask+0x98>)
 80097ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80097b2:	601a      	str	r2, [r3, #0]
 80097b4:	f3bf 8f4f 	dsb	sy
 80097b8:	f3bf 8f6f 	isb	sy
}
 80097bc:	e001      	b.n	80097c2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80097be:	f7ff f8e7 	bl	8008990 <xTaskResumeAll>
}
 80097c2:	bf00      	nop
 80097c4:	3710      	adds	r7, #16
 80097c6:	46bd      	mov	sp, r7
 80097c8:	bd80      	pop	{r7, pc}
 80097ca:	bf00      	nop
 80097cc:	200015d4 	.word	0x200015d4
 80097d0:	200015d8 	.word	0x200015d8
 80097d4:	e000ed04 	.word	0xe000ed04

080097d8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80097d8:	b480      	push	{r7}
 80097da:	b085      	sub	sp, #20
 80097dc:	af00      	add	r7, sp, #0
 80097de:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80097e0:	4b0e      	ldr	r3, [pc, #56]	@ (800981c <prvGetNextExpireTime+0x44>)
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	d101      	bne.n	80097ee <prvGetNextExpireTime+0x16>
 80097ea:	2201      	movs	r2, #1
 80097ec:	e000      	b.n	80097f0 <prvGetNextExpireTime+0x18>
 80097ee:	2200      	movs	r2, #0
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	d105      	bne.n	8009808 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80097fc:	4b07      	ldr	r3, [pc, #28]	@ (800981c <prvGetNextExpireTime+0x44>)
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	68db      	ldr	r3, [r3, #12]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	60fb      	str	r3, [r7, #12]
 8009806:	e001      	b.n	800980c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8009808:	2300      	movs	r3, #0
 800980a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800980c:	68fb      	ldr	r3, [r7, #12]
}
 800980e:	4618      	mov	r0, r3
 8009810:	3714      	adds	r7, #20
 8009812:	46bd      	mov	sp, r7
 8009814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009818:	4770      	bx	lr
 800981a:	bf00      	nop
 800981c:	200015d0 	.word	0x200015d0

08009820 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8009820:	b580      	push	{r7, lr}
 8009822:	b084      	sub	sp, #16
 8009824:	af00      	add	r7, sp, #0
 8009826:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8009828:	f7ff f950 	bl	8008acc <xTaskGetTickCount>
 800982c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800982e:	4b0b      	ldr	r3, [pc, #44]	@ (800985c <prvSampleTimeNow+0x3c>)
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	68fa      	ldr	r2, [r7, #12]
 8009834:	429a      	cmp	r2, r3
 8009836:	d205      	bcs.n	8009844 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8009838:	f000 f93a 	bl	8009ab0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	2201      	movs	r2, #1
 8009840:	601a      	str	r2, [r3, #0]
 8009842:	e002      	b.n	800984a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	2200      	movs	r2, #0
 8009848:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800984a:	4a04      	ldr	r2, [pc, #16]	@ (800985c <prvSampleTimeNow+0x3c>)
 800984c:	68fb      	ldr	r3, [r7, #12]
 800984e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8009850:	68fb      	ldr	r3, [r7, #12]
}
 8009852:	4618      	mov	r0, r3
 8009854:	3710      	adds	r7, #16
 8009856:	46bd      	mov	sp, r7
 8009858:	bd80      	pop	{r7, pc}
 800985a:	bf00      	nop
 800985c:	200015e0 	.word	0x200015e0

08009860 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8009860:	b580      	push	{r7, lr}
 8009862:	b086      	sub	sp, #24
 8009864:	af00      	add	r7, sp, #0
 8009866:	60f8      	str	r0, [r7, #12]
 8009868:	60b9      	str	r1, [r7, #8]
 800986a:	607a      	str	r2, [r7, #4]
 800986c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800986e:	2300      	movs	r3, #0
 8009870:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8009872:	68fb      	ldr	r3, [r7, #12]
 8009874:	68ba      	ldr	r2, [r7, #8]
 8009876:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009878:	68fb      	ldr	r3, [r7, #12]
 800987a:	68fa      	ldr	r2, [r7, #12]
 800987c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800987e:	68ba      	ldr	r2, [r7, #8]
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	429a      	cmp	r2, r3
 8009884:	d812      	bhi.n	80098ac <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009886:	687a      	ldr	r2, [r7, #4]
 8009888:	683b      	ldr	r3, [r7, #0]
 800988a:	1ad2      	subs	r2, r2, r3
 800988c:	68fb      	ldr	r3, [r7, #12]
 800988e:	699b      	ldr	r3, [r3, #24]
 8009890:	429a      	cmp	r2, r3
 8009892:	d302      	bcc.n	800989a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009894:	2301      	movs	r3, #1
 8009896:	617b      	str	r3, [r7, #20]
 8009898:	e01b      	b.n	80098d2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800989a:	4b10      	ldr	r3, [pc, #64]	@ (80098dc <prvInsertTimerInActiveList+0x7c>)
 800989c:	681a      	ldr	r2, [r3, #0]
 800989e:	68fb      	ldr	r3, [r7, #12]
 80098a0:	3304      	adds	r3, #4
 80098a2:	4619      	mov	r1, r3
 80098a4:	4610      	mov	r0, r2
 80098a6:	f7fd fda6 	bl	80073f6 <vListInsert>
 80098aa:	e012      	b.n	80098d2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80098ac:	687a      	ldr	r2, [r7, #4]
 80098ae:	683b      	ldr	r3, [r7, #0]
 80098b0:	429a      	cmp	r2, r3
 80098b2:	d206      	bcs.n	80098c2 <prvInsertTimerInActiveList+0x62>
 80098b4:	68ba      	ldr	r2, [r7, #8]
 80098b6:	683b      	ldr	r3, [r7, #0]
 80098b8:	429a      	cmp	r2, r3
 80098ba:	d302      	bcc.n	80098c2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80098bc:	2301      	movs	r3, #1
 80098be:	617b      	str	r3, [r7, #20]
 80098c0:	e007      	b.n	80098d2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80098c2:	4b07      	ldr	r3, [pc, #28]	@ (80098e0 <prvInsertTimerInActiveList+0x80>)
 80098c4:	681a      	ldr	r2, [r3, #0]
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	3304      	adds	r3, #4
 80098ca:	4619      	mov	r1, r3
 80098cc:	4610      	mov	r0, r2
 80098ce:	f7fd fd92 	bl	80073f6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80098d2:	697b      	ldr	r3, [r7, #20]
}
 80098d4:	4618      	mov	r0, r3
 80098d6:	3718      	adds	r7, #24
 80098d8:	46bd      	mov	sp, r7
 80098da:	bd80      	pop	{r7, pc}
 80098dc:	200015d4 	.word	0x200015d4
 80098e0:	200015d0 	.word	0x200015d0

080098e4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80098e4:	b580      	push	{r7, lr}
 80098e6:	b08e      	sub	sp, #56	@ 0x38
 80098e8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80098ea:	e0ce      	b.n	8009a8a <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	2b00      	cmp	r3, #0
 80098f0:	da19      	bge.n	8009926 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80098f2:	1d3b      	adds	r3, r7, #4
 80098f4:	3304      	adds	r3, #4
 80098f6:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80098f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80098fa:	2b00      	cmp	r3, #0
 80098fc:	d10b      	bne.n	8009916 <prvProcessReceivedCommands+0x32>
	__asm volatile
 80098fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009902:	f383 8811 	msr	BASEPRI, r3
 8009906:	f3bf 8f6f 	isb	sy
 800990a:	f3bf 8f4f 	dsb	sy
 800990e:	61fb      	str	r3, [r7, #28]
}
 8009910:	bf00      	nop
 8009912:	bf00      	nop
 8009914:	e7fd      	b.n	8009912 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8009916:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800991c:	6850      	ldr	r0, [r2, #4]
 800991e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009920:	6892      	ldr	r2, [r2, #8]
 8009922:	4611      	mov	r1, r2
 8009924:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	2b00      	cmp	r3, #0
 800992a:	f2c0 80ae 	blt.w	8009a8a <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800992e:	68fb      	ldr	r3, [r7, #12]
 8009930:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8009932:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009934:	695b      	ldr	r3, [r3, #20]
 8009936:	2b00      	cmp	r3, #0
 8009938:	d004      	beq.n	8009944 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800993a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800993c:	3304      	adds	r3, #4
 800993e:	4618      	mov	r0, r3
 8009940:	f7fd fd92 	bl	8007468 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009944:	463b      	mov	r3, r7
 8009946:	4618      	mov	r0, r3
 8009948:	f7ff ff6a 	bl	8009820 <prvSampleTimeNow>
 800994c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	2b09      	cmp	r3, #9
 8009952:	f200 8097 	bhi.w	8009a84 <prvProcessReceivedCommands+0x1a0>
 8009956:	a201      	add	r2, pc, #4	@ (adr r2, 800995c <prvProcessReceivedCommands+0x78>)
 8009958:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800995c:	08009985 	.word	0x08009985
 8009960:	08009985 	.word	0x08009985
 8009964:	08009985 	.word	0x08009985
 8009968:	080099fb 	.word	0x080099fb
 800996c:	08009a0f 	.word	0x08009a0f
 8009970:	08009a5b 	.word	0x08009a5b
 8009974:	08009985 	.word	0x08009985
 8009978:	08009985 	.word	0x08009985
 800997c:	080099fb 	.word	0x080099fb
 8009980:	08009a0f 	.word	0x08009a0f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009984:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009986:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800998a:	f043 0301 	orr.w	r3, r3, #1
 800998e:	b2da      	uxtb	r2, r3
 8009990:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009992:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8009996:	68ba      	ldr	r2, [r7, #8]
 8009998:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800999a:	699b      	ldr	r3, [r3, #24]
 800999c:	18d1      	adds	r1, r2, r3
 800999e:	68bb      	ldr	r3, [r7, #8]
 80099a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80099a2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80099a4:	f7ff ff5c 	bl	8009860 <prvInsertTimerInActiveList>
 80099a8:	4603      	mov	r3, r0
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	d06c      	beq.n	8009a88 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80099ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099b0:	6a1b      	ldr	r3, [r3, #32]
 80099b2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80099b4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80099b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099b8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80099bc:	f003 0304 	and.w	r3, r3, #4
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	d061      	beq.n	8009a88 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80099c4:	68ba      	ldr	r2, [r7, #8]
 80099c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099c8:	699b      	ldr	r3, [r3, #24]
 80099ca:	441a      	add	r2, r3
 80099cc:	2300      	movs	r3, #0
 80099ce:	9300      	str	r3, [sp, #0]
 80099d0:	2300      	movs	r3, #0
 80099d2:	2100      	movs	r1, #0
 80099d4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80099d6:	f7ff fe01 	bl	80095dc <xTimerGenericCommand>
 80099da:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80099dc:	6a3b      	ldr	r3, [r7, #32]
 80099de:	2b00      	cmp	r3, #0
 80099e0:	d152      	bne.n	8009a88 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80099e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099e6:	f383 8811 	msr	BASEPRI, r3
 80099ea:	f3bf 8f6f 	isb	sy
 80099ee:	f3bf 8f4f 	dsb	sy
 80099f2:	61bb      	str	r3, [r7, #24]
}
 80099f4:	bf00      	nop
 80099f6:	bf00      	nop
 80099f8:	e7fd      	b.n	80099f6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80099fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099fc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009a00:	f023 0301 	bic.w	r3, r3, #1
 8009a04:	b2da      	uxtb	r2, r3
 8009a06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a08:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8009a0c:	e03d      	b.n	8009a8a <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009a0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a10:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009a14:	f043 0301 	orr.w	r3, r3, #1
 8009a18:	b2da      	uxtb	r2, r3
 8009a1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a1c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8009a20:	68ba      	ldr	r2, [r7, #8]
 8009a22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a24:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009a26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a28:	699b      	ldr	r3, [r3, #24]
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	d10b      	bne.n	8009a46 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8009a2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a32:	f383 8811 	msr	BASEPRI, r3
 8009a36:	f3bf 8f6f 	isb	sy
 8009a3a:	f3bf 8f4f 	dsb	sy
 8009a3e:	617b      	str	r3, [r7, #20]
}
 8009a40:	bf00      	nop
 8009a42:	bf00      	nop
 8009a44:	e7fd      	b.n	8009a42 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8009a46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a48:	699a      	ldr	r2, [r3, #24]
 8009a4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a4c:	18d1      	adds	r1, r2, r3
 8009a4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a50:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009a52:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009a54:	f7ff ff04 	bl	8009860 <prvInsertTimerInActiveList>
					break;
 8009a58:	e017      	b.n	8009a8a <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8009a5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a5c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009a60:	f003 0302 	and.w	r3, r3, #2
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	d103      	bne.n	8009a70 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8009a68:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009a6a:	f000 fbeb 	bl	800a244 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8009a6e:	e00c      	b.n	8009a8a <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009a70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a72:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009a76:	f023 0301 	bic.w	r3, r3, #1
 8009a7a:	b2da      	uxtb	r2, r3
 8009a7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a7e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8009a82:	e002      	b.n	8009a8a <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8009a84:	bf00      	nop
 8009a86:	e000      	b.n	8009a8a <prvProcessReceivedCommands+0x1a6>
					break;
 8009a88:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009a8a:	4b08      	ldr	r3, [pc, #32]	@ (8009aac <prvProcessReceivedCommands+0x1c8>)
 8009a8c:	681b      	ldr	r3, [r3, #0]
 8009a8e:	1d39      	adds	r1, r7, #4
 8009a90:	2200      	movs	r2, #0
 8009a92:	4618      	mov	r0, r3
 8009a94:	f7fe f8b0 	bl	8007bf8 <xQueueReceive>
 8009a98:	4603      	mov	r3, r0
 8009a9a:	2b00      	cmp	r3, #0
 8009a9c:	f47f af26 	bne.w	80098ec <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8009aa0:	bf00      	nop
 8009aa2:	bf00      	nop
 8009aa4:	3730      	adds	r7, #48	@ 0x30
 8009aa6:	46bd      	mov	sp, r7
 8009aa8:	bd80      	pop	{r7, pc}
 8009aaa:	bf00      	nop
 8009aac:	200015d8 	.word	0x200015d8

08009ab0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8009ab0:	b580      	push	{r7, lr}
 8009ab2:	b088      	sub	sp, #32
 8009ab4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009ab6:	e049      	b.n	8009b4c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009ab8:	4b2e      	ldr	r3, [pc, #184]	@ (8009b74 <prvSwitchTimerLists+0xc4>)
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	68db      	ldr	r3, [r3, #12]
 8009abe:	681b      	ldr	r3, [r3, #0]
 8009ac0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009ac2:	4b2c      	ldr	r3, [pc, #176]	@ (8009b74 <prvSwitchTimerLists+0xc4>)
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	68db      	ldr	r3, [r3, #12]
 8009ac8:	68db      	ldr	r3, [r3, #12]
 8009aca:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009acc:	68fb      	ldr	r3, [r7, #12]
 8009ace:	3304      	adds	r3, #4
 8009ad0:	4618      	mov	r0, r3
 8009ad2:	f7fd fcc9 	bl	8007468 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009ad6:	68fb      	ldr	r3, [r7, #12]
 8009ad8:	6a1b      	ldr	r3, [r3, #32]
 8009ada:	68f8      	ldr	r0, [r7, #12]
 8009adc:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009ade:	68fb      	ldr	r3, [r7, #12]
 8009ae0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009ae4:	f003 0304 	and.w	r3, r3, #4
 8009ae8:	2b00      	cmp	r3, #0
 8009aea:	d02f      	beq.n	8009b4c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8009aec:	68fb      	ldr	r3, [r7, #12]
 8009aee:	699b      	ldr	r3, [r3, #24]
 8009af0:	693a      	ldr	r2, [r7, #16]
 8009af2:	4413      	add	r3, r2
 8009af4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8009af6:	68ba      	ldr	r2, [r7, #8]
 8009af8:	693b      	ldr	r3, [r7, #16]
 8009afa:	429a      	cmp	r2, r3
 8009afc:	d90e      	bls.n	8009b1c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8009afe:	68fb      	ldr	r3, [r7, #12]
 8009b00:	68ba      	ldr	r2, [r7, #8]
 8009b02:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009b04:	68fb      	ldr	r3, [r7, #12]
 8009b06:	68fa      	ldr	r2, [r7, #12]
 8009b08:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009b0a:	4b1a      	ldr	r3, [pc, #104]	@ (8009b74 <prvSwitchTimerLists+0xc4>)
 8009b0c:	681a      	ldr	r2, [r3, #0]
 8009b0e:	68fb      	ldr	r3, [r7, #12]
 8009b10:	3304      	adds	r3, #4
 8009b12:	4619      	mov	r1, r3
 8009b14:	4610      	mov	r0, r2
 8009b16:	f7fd fc6e 	bl	80073f6 <vListInsert>
 8009b1a:	e017      	b.n	8009b4c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009b1c:	2300      	movs	r3, #0
 8009b1e:	9300      	str	r3, [sp, #0]
 8009b20:	2300      	movs	r3, #0
 8009b22:	693a      	ldr	r2, [r7, #16]
 8009b24:	2100      	movs	r1, #0
 8009b26:	68f8      	ldr	r0, [r7, #12]
 8009b28:	f7ff fd58 	bl	80095dc <xTimerGenericCommand>
 8009b2c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	2b00      	cmp	r3, #0
 8009b32:	d10b      	bne.n	8009b4c <prvSwitchTimerLists+0x9c>
	__asm volatile
 8009b34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b38:	f383 8811 	msr	BASEPRI, r3
 8009b3c:	f3bf 8f6f 	isb	sy
 8009b40:	f3bf 8f4f 	dsb	sy
 8009b44:	603b      	str	r3, [r7, #0]
}
 8009b46:	bf00      	nop
 8009b48:	bf00      	nop
 8009b4a:	e7fd      	b.n	8009b48 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009b4c:	4b09      	ldr	r3, [pc, #36]	@ (8009b74 <prvSwitchTimerLists+0xc4>)
 8009b4e:	681b      	ldr	r3, [r3, #0]
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	d1b0      	bne.n	8009ab8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8009b56:	4b07      	ldr	r3, [pc, #28]	@ (8009b74 <prvSwitchTimerLists+0xc4>)
 8009b58:	681b      	ldr	r3, [r3, #0]
 8009b5a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8009b5c:	4b06      	ldr	r3, [pc, #24]	@ (8009b78 <prvSwitchTimerLists+0xc8>)
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	4a04      	ldr	r2, [pc, #16]	@ (8009b74 <prvSwitchTimerLists+0xc4>)
 8009b62:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8009b64:	4a04      	ldr	r2, [pc, #16]	@ (8009b78 <prvSwitchTimerLists+0xc8>)
 8009b66:	697b      	ldr	r3, [r7, #20]
 8009b68:	6013      	str	r3, [r2, #0]
}
 8009b6a:	bf00      	nop
 8009b6c:	3718      	adds	r7, #24
 8009b6e:	46bd      	mov	sp, r7
 8009b70:	bd80      	pop	{r7, pc}
 8009b72:	bf00      	nop
 8009b74:	200015d0 	.word	0x200015d0
 8009b78:	200015d4 	.word	0x200015d4

08009b7c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8009b7c:	b580      	push	{r7, lr}
 8009b7e:	b082      	sub	sp, #8
 8009b80:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8009b82:	f000 f969 	bl	8009e58 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8009b86:	4b15      	ldr	r3, [pc, #84]	@ (8009bdc <prvCheckForValidListAndQueue+0x60>)
 8009b88:	681b      	ldr	r3, [r3, #0]
 8009b8a:	2b00      	cmp	r3, #0
 8009b8c:	d120      	bne.n	8009bd0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8009b8e:	4814      	ldr	r0, [pc, #80]	@ (8009be0 <prvCheckForValidListAndQueue+0x64>)
 8009b90:	f7fd fbe0 	bl	8007354 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8009b94:	4813      	ldr	r0, [pc, #76]	@ (8009be4 <prvCheckForValidListAndQueue+0x68>)
 8009b96:	f7fd fbdd 	bl	8007354 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8009b9a:	4b13      	ldr	r3, [pc, #76]	@ (8009be8 <prvCheckForValidListAndQueue+0x6c>)
 8009b9c:	4a10      	ldr	r2, [pc, #64]	@ (8009be0 <prvCheckForValidListAndQueue+0x64>)
 8009b9e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8009ba0:	4b12      	ldr	r3, [pc, #72]	@ (8009bec <prvCheckForValidListAndQueue+0x70>)
 8009ba2:	4a10      	ldr	r2, [pc, #64]	@ (8009be4 <prvCheckForValidListAndQueue+0x68>)
 8009ba4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009ba6:	2300      	movs	r3, #0
 8009ba8:	9300      	str	r3, [sp, #0]
 8009baa:	4b11      	ldr	r3, [pc, #68]	@ (8009bf0 <prvCheckForValidListAndQueue+0x74>)
 8009bac:	4a11      	ldr	r2, [pc, #68]	@ (8009bf4 <prvCheckForValidListAndQueue+0x78>)
 8009bae:	2110      	movs	r1, #16
 8009bb0:	200a      	movs	r0, #10
 8009bb2:	f7fd fced 	bl	8007590 <xQueueGenericCreateStatic>
 8009bb6:	4603      	mov	r3, r0
 8009bb8:	4a08      	ldr	r2, [pc, #32]	@ (8009bdc <prvCheckForValidListAndQueue+0x60>)
 8009bba:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009bbc:	4b07      	ldr	r3, [pc, #28]	@ (8009bdc <prvCheckForValidListAndQueue+0x60>)
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	2b00      	cmp	r3, #0
 8009bc2:	d005      	beq.n	8009bd0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009bc4:	4b05      	ldr	r3, [pc, #20]	@ (8009bdc <prvCheckForValidListAndQueue+0x60>)
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	490b      	ldr	r1, [pc, #44]	@ (8009bf8 <prvCheckForValidListAndQueue+0x7c>)
 8009bca:	4618      	mov	r0, r3
 8009bcc:	f7fe fbb0 	bl	8008330 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009bd0:	f000 f974 	bl	8009ebc <vPortExitCritical>
}
 8009bd4:	bf00      	nop
 8009bd6:	46bd      	mov	sp, r7
 8009bd8:	bd80      	pop	{r7, pc}
 8009bda:	bf00      	nop
 8009bdc:	200015d8 	.word	0x200015d8
 8009be0:	200015a8 	.word	0x200015a8
 8009be4:	200015bc 	.word	0x200015bc
 8009be8:	200015d0 	.word	0x200015d0
 8009bec:	200015d4 	.word	0x200015d4
 8009bf0:	20001684 	.word	0x20001684
 8009bf4:	200015e4 	.word	0x200015e4
 8009bf8:	0800af98 	.word	0x0800af98

08009bfc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009bfc:	b480      	push	{r7}
 8009bfe:	b085      	sub	sp, #20
 8009c00:	af00      	add	r7, sp, #0
 8009c02:	60f8      	str	r0, [r7, #12]
 8009c04:	60b9      	str	r1, [r7, #8]
 8009c06:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8009c08:	68fb      	ldr	r3, [r7, #12]
 8009c0a:	3b04      	subs	r3, #4
 8009c0c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009c0e:	68fb      	ldr	r3, [r7, #12]
 8009c10:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8009c14:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009c16:	68fb      	ldr	r3, [r7, #12]
 8009c18:	3b04      	subs	r3, #4
 8009c1a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009c1c:	68bb      	ldr	r3, [r7, #8]
 8009c1e:	f023 0201 	bic.w	r2, r3, #1
 8009c22:	68fb      	ldr	r3, [r7, #12]
 8009c24:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009c26:	68fb      	ldr	r3, [r7, #12]
 8009c28:	3b04      	subs	r3, #4
 8009c2a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009c2c:	4a0c      	ldr	r2, [pc, #48]	@ (8009c60 <pxPortInitialiseStack+0x64>)
 8009c2e:	68fb      	ldr	r3, [r7, #12]
 8009c30:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8009c32:	68fb      	ldr	r3, [r7, #12]
 8009c34:	3b14      	subs	r3, #20
 8009c36:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009c38:	687a      	ldr	r2, [r7, #4]
 8009c3a:	68fb      	ldr	r3, [r7, #12]
 8009c3c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8009c3e:	68fb      	ldr	r3, [r7, #12]
 8009c40:	3b04      	subs	r3, #4
 8009c42:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009c44:	68fb      	ldr	r3, [r7, #12]
 8009c46:	f06f 0202 	mvn.w	r2, #2
 8009c4a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009c4c:	68fb      	ldr	r3, [r7, #12]
 8009c4e:	3b20      	subs	r3, #32
 8009c50:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009c52:	68fb      	ldr	r3, [r7, #12]
}
 8009c54:	4618      	mov	r0, r3
 8009c56:	3714      	adds	r7, #20
 8009c58:	46bd      	mov	sp, r7
 8009c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c5e:	4770      	bx	lr
 8009c60:	08009c65 	.word	0x08009c65

08009c64 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009c64:	b480      	push	{r7}
 8009c66:	b085      	sub	sp, #20
 8009c68:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8009c6a:	2300      	movs	r3, #0
 8009c6c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009c6e:	4b13      	ldr	r3, [pc, #76]	@ (8009cbc <prvTaskExitError+0x58>)
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c76:	d00b      	beq.n	8009c90 <prvTaskExitError+0x2c>
	__asm volatile
 8009c78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c7c:	f383 8811 	msr	BASEPRI, r3
 8009c80:	f3bf 8f6f 	isb	sy
 8009c84:	f3bf 8f4f 	dsb	sy
 8009c88:	60fb      	str	r3, [r7, #12]
}
 8009c8a:	bf00      	nop
 8009c8c:	bf00      	nop
 8009c8e:	e7fd      	b.n	8009c8c <prvTaskExitError+0x28>
	__asm volatile
 8009c90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c94:	f383 8811 	msr	BASEPRI, r3
 8009c98:	f3bf 8f6f 	isb	sy
 8009c9c:	f3bf 8f4f 	dsb	sy
 8009ca0:	60bb      	str	r3, [r7, #8]
}
 8009ca2:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009ca4:	bf00      	nop
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	2b00      	cmp	r3, #0
 8009caa:	d0fc      	beq.n	8009ca6 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009cac:	bf00      	nop
 8009cae:	bf00      	nop
 8009cb0:	3714      	adds	r7, #20
 8009cb2:	46bd      	mov	sp, r7
 8009cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cb8:	4770      	bx	lr
 8009cba:	bf00      	nop
 8009cbc:	20000020 	.word	0x20000020

08009cc0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009cc0:	4b07      	ldr	r3, [pc, #28]	@ (8009ce0 <pxCurrentTCBConst2>)
 8009cc2:	6819      	ldr	r1, [r3, #0]
 8009cc4:	6808      	ldr	r0, [r1, #0]
 8009cc6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cca:	f380 8809 	msr	PSP, r0
 8009cce:	f3bf 8f6f 	isb	sy
 8009cd2:	f04f 0000 	mov.w	r0, #0
 8009cd6:	f380 8811 	msr	BASEPRI, r0
 8009cda:	4770      	bx	lr
 8009cdc:	f3af 8000 	nop.w

08009ce0 <pxCurrentTCBConst2>:
 8009ce0:	200010a8 	.word	0x200010a8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009ce4:	bf00      	nop
 8009ce6:	bf00      	nop

08009ce8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009ce8:	4808      	ldr	r0, [pc, #32]	@ (8009d0c <prvPortStartFirstTask+0x24>)
 8009cea:	6800      	ldr	r0, [r0, #0]
 8009cec:	6800      	ldr	r0, [r0, #0]
 8009cee:	f380 8808 	msr	MSP, r0
 8009cf2:	f04f 0000 	mov.w	r0, #0
 8009cf6:	f380 8814 	msr	CONTROL, r0
 8009cfa:	b662      	cpsie	i
 8009cfc:	b661      	cpsie	f
 8009cfe:	f3bf 8f4f 	dsb	sy
 8009d02:	f3bf 8f6f 	isb	sy
 8009d06:	df00      	svc	0
 8009d08:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8009d0a:	bf00      	nop
 8009d0c:	e000ed08 	.word	0xe000ed08

08009d10 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009d10:	b580      	push	{r7, lr}
 8009d12:	b086      	sub	sp, #24
 8009d14:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009d16:	4b47      	ldr	r3, [pc, #284]	@ (8009e34 <xPortStartScheduler+0x124>)
 8009d18:	681b      	ldr	r3, [r3, #0]
 8009d1a:	4a47      	ldr	r2, [pc, #284]	@ (8009e38 <xPortStartScheduler+0x128>)
 8009d1c:	4293      	cmp	r3, r2
 8009d1e:	d10b      	bne.n	8009d38 <xPortStartScheduler+0x28>
	__asm volatile
 8009d20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d24:	f383 8811 	msr	BASEPRI, r3
 8009d28:	f3bf 8f6f 	isb	sy
 8009d2c:	f3bf 8f4f 	dsb	sy
 8009d30:	60fb      	str	r3, [r7, #12]
}
 8009d32:	bf00      	nop
 8009d34:	bf00      	nop
 8009d36:	e7fd      	b.n	8009d34 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009d38:	4b3e      	ldr	r3, [pc, #248]	@ (8009e34 <xPortStartScheduler+0x124>)
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	4a3f      	ldr	r2, [pc, #252]	@ (8009e3c <xPortStartScheduler+0x12c>)
 8009d3e:	4293      	cmp	r3, r2
 8009d40:	d10b      	bne.n	8009d5a <xPortStartScheduler+0x4a>
	__asm volatile
 8009d42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d46:	f383 8811 	msr	BASEPRI, r3
 8009d4a:	f3bf 8f6f 	isb	sy
 8009d4e:	f3bf 8f4f 	dsb	sy
 8009d52:	613b      	str	r3, [r7, #16]
}
 8009d54:	bf00      	nop
 8009d56:	bf00      	nop
 8009d58:	e7fd      	b.n	8009d56 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8009d5a:	4b39      	ldr	r3, [pc, #228]	@ (8009e40 <xPortStartScheduler+0x130>)
 8009d5c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8009d5e:	697b      	ldr	r3, [r7, #20]
 8009d60:	781b      	ldrb	r3, [r3, #0]
 8009d62:	b2db      	uxtb	r3, r3
 8009d64:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009d66:	697b      	ldr	r3, [r7, #20]
 8009d68:	22ff      	movs	r2, #255	@ 0xff
 8009d6a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009d6c:	697b      	ldr	r3, [r7, #20]
 8009d6e:	781b      	ldrb	r3, [r3, #0]
 8009d70:	b2db      	uxtb	r3, r3
 8009d72:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009d74:	78fb      	ldrb	r3, [r7, #3]
 8009d76:	b2db      	uxtb	r3, r3
 8009d78:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8009d7c:	b2da      	uxtb	r2, r3
 8009d7e:	4b31      	ldr	r3, [pc, #196]	@ (8009e44 <xPortStartScheduler+0x134>)
 8009d80:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009d82:	4b31      	ldr	r3, [pc, #196]	@ (8009e48 <xPortStartScheduler+0x138>)
 8009d84:	2207      	movs	r2, #7
 8009d86:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009d88:	e009      	b.n	8009d9e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8009d8a:	4b2f      	ldr	r3, [pc, #188]	@ (8009e48 <xPortStartScheduler+0x138>)
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	3b01      	subs	r3, #1
 8009d90:	4a2d      	ldr	r2, [pc, #180]	@ (8009e48 <xPortStartScheduler+0x138>)
 8009d92:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009d94:	78fb      	ldrb	r3, [r7, #3]
 8009d96:	b2db      	uxtb	r3, r3
 8009d98:	005b      	lsls	r3, r3, #1
 8009d9a:	b2db      	uxtb	r3, r3
 8009d9c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009d9e:	78fb      	ldrb	r3, [r7, #3]
 8009da0:	b2db      	uxtb	r3, r3
 8009da2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009da6:	2b80      	cmp	r3, #128	@ 0x80
 8009da8:	d0ef      	beq.n	8009d8a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8009daa:	4b27      	ldr	r3, [pc, #156]	@ (8009e48 <xPortStartScheduler+0x138>)
 8009dac:	681b      	ldr	r3, [r3, #0]
 8009dae:	f1c3 0307 	rsb	r3, r3, #7
 8009db2:	2b04      	cmp	r3, #4
 8009db4:	d00b      	beq.n	8009dce <xPortStartScheduler+0xbe>
	__asm volatile
 8009db6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009dba:	f383 8811 	msr	BASEPRI, r3
 8009dbe:	f3bf 8f6f 	isb	sy
 8009dc2:	f3bf 8f4f 	dsb	sy
 8009dc6:	60bb      	str	r3, [r7, #8]
}
 8009dc8:	bf00      	nop
 8009dca:	bf00      	nop
 8009dcc:	e7fd      	b.n	8009dca <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8009dce:	4b1e      	ldr	r3, [pc, #120]	@ (8009e48 <xPortStartScheduler+0x138>)
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	021b      	lsls	r3, r3, #8
 8009dd4:	4a1c      	ldr	r2, [pc, #112]	@ (8009e48 <xPortStartScheduler+0x138>)
 8009dd6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009dd8:	4b1b      	ldr	r3, [pc, #108]	@ (8009e48 <xPortStartScheduler+0x138>)
 8009dda:	681b      	ldr	r3, [r3, #0]
 8009ddc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009de0:	4a19      	ldr	r2, [pc, #100]	@ (8009e48 <xPortStartScheduler+0x138>)
 8009de2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	b2da      	uxtb	r2, r3
 8009de8:	697b      	ldr	r3, [r7, #20]
 8009dea:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8009dec:	4b17      	ldr	r3, [pc, #92]	@ (8009e4c <xPortStartScheduler+0x13c>)
 8009dee:	681b      	ldr	r3, [r3, #0]
 8009df0:	4a16      	ldr	r2, [pc, #88]	@ (8009e4c <xPortStartScheduler+0x13c>)
 8009df2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8009df6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009df8:	4b14      	ldr	r3, [pc, #80]	@ (8009e4c <xPortStartScheduler+0x13c>)
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	4a13      	ldr	r2, [pc, #76]	@ (8009e4c <xPortStartScheduler+0x13c>)
 8009dfe:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8009e02:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009e04:	f000 f8da 	bl	8009fbc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009e08:	4b11      	ldr	r3, [pc, #68]	@ (8009e50 <xPortStartScheduler+0x140>)
 8009e0a:	2200      	movs	r2, #0
 8009e0c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8009e0e:	f000 f8f9 	bl	800a004 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8009e12:	4b10      	ldr	r3, [pc, #64]	@ (8009e54 <xPortStartScheduler+0x144>)
 8009e14:	681b      	ldr	r3, [r3, #0]
 8009e16:	4a0f      	ldr	r2, [pc, #60]	@ (8009e54 <xPortStartScheduler+0x144>)
 8009e18:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8009e1c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8009e1e:	f7ff ff63 	bl	8009ce8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009e22:	f7fe ff2f 	bl	8008c84 <vTaskSwitchContext>
	prvTaskExitError();
 8009e26:	f7ff ff1d 	bl	8009c64 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8009e2a:	2300      	movs	r3, #0
}
 8009e2c:	4618      	mov	r0, r3
 8009e2e:	3718      	adds	r7, #24
 8009e30:	46bd      	mov	sp, r7
 8009e32:	bd80      	pop	{r7, pc}
 8009e34:	e000ed00 	.word	0xe000ed00
 8009e38:	410fc271 	.word	0x410fc271
 8009e3c:	410fc270 	.word	0x410fc270
 8009e40:	e000e400 	.word	0xe000e400
 8009e44:	200016d4 	.word	0x200016d4
 8009e48:	200016d8 	.word	0x200016d8
 8009e4c:	e000ed20 	.word	0xe000ed20
 8009e50:	20000020 	.word	0x20000020
 8009e54:	e000ef34 	.word	0xe000ef34

08009e58 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009e58:	b480      	push	{r7}
 8009e5a:	b083      	sub	sp, #12
 8009e5c:	af00      	add	r7, sp, #0
	__asm volatile
 8009e5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e62:	f383 8811 	msr	BASEPRI, r3
 8009e66:	f3bf 8f6f 	isb	sy
 8009e6a:	f3bf 8f4f 	dsb	sy
 8009e6e:	607b      	str	r3, [r7, #4]
}
 8009e70:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009e72:	4b10      	ldr	r3, [pc, #64]	@ (8009eb4 <vPortEnterCritical+0x5c>)
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	3301      	adds	r3, #1
 8009e78:	4a0e      	ldr	r2, [pc, #56]	@ (8009eb4 <vPortEnterCritical+0x5c>)
 8009e7a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8009e7c:	4b0d      	ldr	r3, [pc, #52]	@ (8009eb4 <vPortEnterCritical+0x5c>)
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	2b01      	cmp	r3, #1
 8009e82:	d110      	bne.n	8009ea6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009e84:	4b0c      	ldr	r3, [pc, #48]	@ (8009eb8 <vPortEnterCritical+0x60>)
 8009e86:	681b      	ldr	r3, [r3, #0]
 8009e88:	b2db      	uxtb	r3, r3
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	d00b      	beq.n	8009ea6 <vPortEnterCritical+0x4e>
	__asm volatile
 8009e8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e92:	f383 8811 	msr	BASEPRI, r3
 8009e96:	f3bf 8f6f 	isb	sy
 8009e9a:	f3bf 8f4f 	dsb	sy
 8009e9e:	603b      	str	r3, [r7, #0]
}
 8009ea0:	bf00      	nop
 8009ea2:	bf00      	nop
 8009ea4:	e7fd      	b.n	8009ea2 <vPortEnterCritical+0x4a>
	}
}
 8009ea6:	bf00      	nop
 8009ea8:	370c      	adds	r7, #12
 8009eaa:	46bd      	mov	sp, r7
 8009eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eb0:	4770      	bx	lr
 8009eb2:	bf00      	nop
 8009eb4:	20000020 	.word	0x20000020
 8009eb8:	e000ed04 	.word	0xe000ed04

08009ebc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8009ebc:	b480      	push	{r7}
 8009ebe:	b083      	sub	sp, #12
 8009ec0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009ec2:	4b12      	ldr	r3, [pc, #72]	@ (8009f0c <vPortExitCritical+0x50>)
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d10b      	bne.n	8009ee2 <vPortExitCritical+0x26>
	__asm volatile
 8009eca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ece:	f383 8811 	msr	BASEPRI, r3
 8009ed2:	f3bf 8f6f 	isb	sy
 8009ed6:	f3bf 8f4f 	dsb	sy
 8009eda:	607b      	str	r3, [r7, #4]
}
 8009edc:	bf00      	nop
 8009ede:	bf00      	nop
 8009ee0:	e7fd      	b.n	8009ede <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8009ee2:	4b0a      	ldr	r3, [pc, #40]	@ (8009f0c <vPortExitCritical+0x50>)
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	3b01      	subs	r3, #1
 8009ee8:	4a08      	ldr	r2, [pc, #32]	@ (8009f0c <vPortExitCritical+0x50>)
 8009eea:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8009eec:	4b07      	ldr	r3, [pc, #28]	@ (8009f0c <vPortExitCritical+0x50>)
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	2b00      	cmp	r3, #0
 8009ef2:	d105      	bne.n	8009f00 <vPortExitCritical+0x44>
 8009ef4:	2300      	movs	r3, #0
 8009ef6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009ef8:	683b      	ldr	r3, [r7, #0]
 8009efa:	f383 8811 	msr	BASEPRI, r3
}
 8009efe:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009f00:	bf00      	nop
 8009f02:	370c      	adds	r7, #12
 8009f04:	46bd      	mov	sp, r7
 8009f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f0a:	4770      	bx	lr
 8009f0c:	20000020 	.word	0x20000020

08009f10 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009f10:	f3ef 8009 	mrs	r0, PSP
 8009f14:	f3bf 8f6f 	isb	sy
 8009f18:	4b15      	ldr	r3, [pc, #84]	@ (8009f70 <pxCurrentTCBConst>)
 8009f1a:	681a      	ldr	r2, [r3, #0]
 8009f1c:	f01e 0f10 	tst.w	lr, #16
 8009f20:	bf08      	it	eq
 8009f22:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009f26:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f2a:	6010      	str	r0, [r2, #0]
 8009f2c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009f30:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8009f34:	f380 8811 	msr	BASEPRI, r0
 8009f38:	f3bf 8f4f 	dsb	sy
 8009f3c:	f3bf 8f6f 	isb	sy
 8009f40:	f7fe fea0 	bl	8008c84 <vTaskSwitchContext>
 8009f44:	f04f 0000 	mov.w	r0, #0
 8009f48:	f380 8811 	msr	BASEPRI, r0
 8009f4c:	bc09      	pop	{r0, r3}
 8009f4e:	6819      	ldr	r1, [r3, #0]
 8009f50:	6808      	ldr	r0, [r1, #0]
 8009f52:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f56:	f01e 0f10 	tst.w	lr, #16
 8009f5a:	bf08      	it	eq
 8009f5c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009f60:	f380 8809 	msr	PSP, r0
 8009f64:	f3bf 8f6f 	isb	sy
 8009f68:	4770      	bx	lr
 8009f6a:	bf00      	nop
 8009f6c:	f3af 8000 	nop.w

08009f70 <pxCurrentTCBConst>:
 8009f70:	200010a8 	.word	0x200010a8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009f74:	bf00      	nop
 8009f76:	bf00      	nop

08009f78 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009f78:	b580      	push	{r7, lr}
 8009f7a:	b082      	sub	sp, #8
 8009f7c:	af00      	add	r7, sp, #0
	__asm volatile
 8009f7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f82:	f383 8811 	msr	BASEPRI, r3
 8009f86:	f3bf 8f6f 	isb	sy
 8009f8a:	f3bf 8f4f 	dsb	sy
 8009f8e:	607b      	str	r3, [r7, #4]
}
 8009f90:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009f92:	f7fe fdbd 	bl	8008b10 <xTaskIncrementTick>
 8009f96:	4603      	mov	r3, r0
 8009f98:	2b00      	cmp	r3, #0
 8009f9a:	d003      	beq.n	8009fa4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8009f9c:	4b06      	ldr	r3, [pc, #24]	@ (8009fb8 <xPortSysTickHandler+0x40>)
 8009f9e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009fa2:	601a      	str	r2, [r3, #0]
 8009fa4:	2300      	movs	r3, #0
 8009fa6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009fa8:	683b      	ldr	r3, [r7, #0]
 8009faa:	f383 8811 	msr	BASEPRI, r3
}
 8009fae:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009fb0:	bf00      	nop
 8009fb2:	3708      	adds	r7, #8
 8009fb4:	46bd      	mov	sp, r7
 8009fb6:	bd80      	pop	{r7, pc}
 8009fb8:	e000ed04 	.word	0xe000ed04

08009fbc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8009fbc:	b480      	push	{r7}
 8009fbe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009fc0:	4b0b      	ldr	r3, [pc, #44]	@ (8009ff0 <vPortSetupTimerInterrupt+0x34>)
 8009fc2:	2200      	movs	r2, #0
 8009fc4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009fc6:	4b0b      	ldr	r3, [pc, #44]	@ (8009ff4 <vPortSetupTimerInterrupt+0x38>)
 8009fc8:	2200      	movs	r2, #0
 8009fca:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8009fcc:	4b0a      	ldr	r3, [pc, #40]	@ (8009ff8 <vPortSetupTimerInterrupt+0x3c>)
 8009fce:	681b      	ldr	r3, [r3, #0]
 8009fd0:	4a0a      	ldr	r2, [pc, #40]	@ (8009ffc <vPortSetupTimerInterrupt+0x40>)
 8009fd2:	fba2 2303 	umull	r2, r3, r2, r3
 8009fd6:	099b      	lsrs	r3, r3, #6
 8009fd8:	4a09      	ldr	r2, [pc, #36]	@ (800a000 <vPortSetupTimerInterrupt+0x44>)
 8009fda:	3b01      	subs	r3, #1
 8009fdc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8009fde:	4b04      	ldr	r3, [pc, #16]	@ (8009ff0 <vPortSetupTimerInterrupt+0x34>)
 8009fe0:	2207      	movs	r2, #7
 8009fe2:	601a      	str	r2, [r3, #0]
}
 8009fe4:	bf00      	nop
 8009fe6:	46bd      	mov	sp, r7
 8009fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fec:	4770      	bx	lr
 8009fee:	bf00      	nop
 8009ff0:	e000e010 	.word	0xe000e010
 8009ff4:	e000e018 	.word	0xe000e018
 8009ff8:	20000014 	.word	0x20000014
 8009ffc:	10624dd3 	.word	0x10624dd3
 800a000:	e000e014 	.word	0xe000e014

0800a004 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a004:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800a014 <vPortEnableVFP+0x10>
 800a008:	6801      	ldr	r1, [r0, #0]
 800a00a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800a00e:	6001      	str	r1, [r0, #0]
 800a010:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a012:	bf00      	nop
 800a014:	e000ed88 	.word	0xe000ed88

0800a018 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a018:	b480      	push	{r7}
 800a01a:	b085      	sub	sp, #20
 800a01c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a01e:	f3ef 8305 	mrs	r3, IPSR
 800a022:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a024:	68fb      	ldr	r3, [r7, #12]
 800a026:	2b0f      	cmp	r3, #15
 800a028:	d915      	bls.n	800a056 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a02a:	4a18      	ldr	r2, [pc, #96]	@ (800a08c <vPortValidateInterruptPriority+0x74>)
 800a02c:	68fb      	ldr	r3, [r7, #12]
 800a02e:	4413      	add	r3, r2
 800a030:	781b      	ldrb	r3, [r3, #0]
 800a032:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a034:	4b16      	ldr	r3, [pc, #88]	@ (800a090 <vPortValidateInterruptPriority+0x78>)
 800a036:	781b      	ldrb	r3, [r3, #0]
 800a038:	7afa      	ldrb	r2, [r7, #11]
 800a03a:	429a      	cmp	r2, r3
 800a03c:	d20b      	bcs.n	800a056 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800a03e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a042:	f383 8811 	msr	BASEPRI, r3
 800a046:	f3bf 8f6f 	isb	sy
 800a04a:	f3bf 8f4f 	dsb	sy
 800a04e:	607b      	str	r3, [r7, #4]
}
 800a050:	bf00      	nop
 800a052:	bf00      	nop
 800a054:	e7fd      	b.n	800a052 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a056:	4b0f      	ldr	r3, [pc, #60]	@ (800a094 <vPortValidateInterruptPriority+0x7c>)
 800a058:	681b      	ldr	r3, [r3, #0]
 800a05a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800a05e:	4b0e      	ldr	r3, [pc, #56]	@ (800a098 <vPortValidateInterruptPriority+0x80>)
 800a060:	681b      	ldr	r3, [r3, #0]
 800a062:	429a      	cmp	r2, r3
 800a064:	d90b      	bls.n	800a07e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800a066:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a06a:	f383 8811 	msr	BASEPRI, r3
 800a06e:	f3bf 8f6f 	isb	sy
 800a072:	f3bf 8f4f 	dsb	sy
 800a076:	603b      	str	r3, [r7, #0]
}
 800a078:	bf00      	nop
 800a07a:	bf00      	nop
 800a07c:	e7fd      	b.n	800a07a <vPortValidateInterruptPriority+0x62>
	}
 800a07e:	bf00      	nop
 800a080:	3714      	adds	r7, #20
 800a082:	46bd      	mov	sp, r7
 800a084:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a088:	4770      	bx	lr
 800a08a:	bf00      	nop
 800a08c:	e000e3f0 	.word	0xe000e3f0
 800a090:	200016d4 	.word	0x200016d4
 800a094:	e000ed0c 	.word	0xe000ed0c
 800a098:	200016d8 	.word	0x200016d8

0800a09c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a09c:	b580      	push	{r7, lr}
 800a09e:	b08a      	sub	sp, #40	@ 0x28
 800a0a0:	af00      	add	r7, sp, #0
 800a0a2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a0a4:	2300      	movs	r3, #0
 800a0a6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a0a8:	f7fe fc64 	bl	8008974 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a0ac:	4b5f      	ldr	r3, [pc, #380]	@ (800a22c <pvPortMalloc+0x190>)
 800a0ae:	681b      	ldr	r3, [r3, #0]
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	d101      	bne.n	800a0b8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a0b4:	f000 f92a 	bl	800a30c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a0b8:	4b5d      	ldr	r3, [pc, #372]	@ (800a230 <pvPortMalloc+0x194>)
 800a0ba:	681a      	ldr	r2, [r3, #0]
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	4013      	ands	r3, r2
 800a0c0:	2b00      	cmp	r3, #0
 800a0c2:	f040 8095 	bne.w	800a1f0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	2b00      	cmp	r3, #0
 800a0ca:	d01e      	beq.n	800a10a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800a0cc:	2208      	movs	r2, #8
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	4413      	add	r3, r2
 800a0d2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	f003 0307 	and.w	r3, r3, #7
 800a0da:	2b00      	cmp	r3, #0
 800a0dc:	d015      	beq.n	800a10a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	f023 0307 	bic.w	r3, r3, #7
 800a0e4:	3308      	adds	r3, #8
 800a0e6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	f003 0307 	and.w	r3, r3, #7
 800a0ee:	2b00      	cmp	r3, #0
 800a0f0:	d00b      	beq.n	800a10a <pvPortMalloc+0x6e>
	__asm volatile
 800a0f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0f6:	f383 8811 	msr	BASEPRI, r3
 800a0fa:	f3bf 8f6f 	isb	sy
 800a0fe:	f3bf 8f4f 	dsb	sy
 800a102:	617b      	str	r3, [r7, #20]
}
 800a104:	bf00      	nop
 800a106:	bf00      	nop
 800a108:	e7fd      	b.n	800a106 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	2b00      	cmp	r3, #0
 800a10e:	d06f      	beq.n	800a1f0 <pvPortMalloc+0x154>
 800a110:	4b48      	ldr	r3, [pc, #288]	@ (800a234 <pvPortMalloc+0x198>)
 800a112:	681b      	ldr	r3, [r3, #0]
 800a114:	687a      	ldr	r2, [r7, #4]
 800a116:	429a      	cmp	r2, r3
 800a118:	d86a      	bhi.n	800a1f0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a11a:	4b47      	ldr	r3, [pc, #284]	@ (800a238 <pvPortMalloc+0x19c>)
 800a11c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a11e:	4b46      	ldr	r3, [pc, #280]	@ (800a238 <pvPortMalloc+0x19c>)
 800a120:	681b      	ldr	r3, [r3, #0]
 800a122:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a124:	e004      	b.n	800a130 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800a126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a128:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a12a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a130:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a132:	685b      	ldr	r3, [r3, #4]
 800a134:	687a      	ldr	r2, [r7, #4]
 800a136:	429a      	cmp	r2, r3
 800a138:	d903      	bls.n	800a142 <pvPortMalloc+0xa6>
 800a13a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a13c:	681b      	ldr	r3, [r3, #0]
 800a13e:	2b00      	cmp	r3, #0
 800a140:	d1f1      	bne.n	800a126 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a142:	4b3a      	ldr	r3, [pc, #232]	@ (800a22c <pvPortMalloc+0x190>)
 800a144:	681b      	ldr	r3, [r3, #0]
 800a146:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a148:	429a      	cmp	r2, r3
 800a14a:	d051      	beq.n	800a1f0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a14c:	6a3b      	ldr	r3, [r7, #32]
 800a14e:	681b      	ldr	r3, [r3, #0]
 800a150:	2208      	movs	r2, #8
 800a152:	4413      	add	r3, r2
 800a154:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a156:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a158:	681a      	ldr	r2, [r3, #0]
 800a15a:	6a3b      	ldr	r3, [r7, #32]
 800a15c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a15e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a160:	685a      	ldr	r2, [r3, #4]
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	1ad2      	subs	r2, r2, r3
 800a166:	2308      	movs	r3, #8
 800a168:	005b      	lsls	r3, r3, #1
 800a16a:	429a      	cmp	r2, r3
 800a16c:	d920      	bls.n	800a1b0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a16e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	4413      	add	r3, r2
 800a174:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a176:	69bb      	ldr	r3, [r7, #24]
 800a178:	f003 0307 	and.w	r3, r3, #7
 800a17c:	2b00      	cmp	r3, #0
 800a17e:	d00b      	beq.n	800a198 <pvPortMalloc+0xfc>
	__asm volatile
 800a180:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a184:	f383 8811 	msr	BASEPRI, r3
 800a188:	f3bf 8f6f 	isb	sy
 800a18c:	f3bf 8f4f 	dsb	sy
 800a190:	613b      	str	r3, [r7, #16]
}
 800a192:	bf00      	nop
 800a194:	bf00      	nop
 800a196:	e7fd      	b.n	800a194 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a198:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a19a:	685a      	ldr	r2, [r3, #4]
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	1ad2      	subs	r2, r2, r3
 800a1a0:	69bb      	ldr	r3, [r7, #24]
 800a1a2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a1a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1a6:	687a      	ldr	r2, [r7, #4]
 800a1a8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a1aa:	69b8      	ldr	r0, [r7, #24]
 800a1ac:	f000 f910 	bl	800a3d0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a1b0:	4b20      	ldr	r3, [pc, #128]	@ (800a234 <pvPortMalloc+0x198>)
 800a1b2:	681a      	ldr	r2, [r3, #0]
 800a1b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1b6:	685b      	ldr	r3, [r3, #4]
 800a1b8:	1ad3      	subs	r3, r2, r3
 800a1ba:	4a1e      	ldr	r2, [pc, #120]	@ (800a234 <pvPortMalloc+0x198>)
 800a1bc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a1be:	4b1d      	ldr	r3, [pc, #116]	@ (800a234 <pvPortMalloc+0x198>)
 800a1c0:	681a      	ldr	r2, [r3, #0]
 800a1c2:	4b1e      	ldr	r3, [pc, #120]	@ (800a23c <pvPortMalloc+0x1a0>)
 800a1c4:	681b      	ldr	r3, [r3, #0]
 800a1c6:	429a      	cmp	r2, r3
 800a1c8:	d203      	bcs.n	800a1d2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a1ca:	4b1a      	ldr	r3, [pc, #104]	@ (800a234 <pvPortMalloc+0x198>)
 800a1cc:	681b      	ldr	r3, [r3, #0]
 800a1ce:	4a1b      	ldr	r2, [pc, #108]	@ (800a23c <pvPortMalloc+0x1a0>)
 800a1d0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a1d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1d4:	685a      	ldr	r2, [r3, #4]
 800a1d6:	4b16      	ldr	r3, [pc, #88]	@ (800a230 <pvPortMalloc+0x194>)
 800a1d8:	681b      	ldr	r3, [r3, #0]
 800a1da:	431a      	orrs	r2, r3
 800a1dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1de:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a1e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1e2:	2200      	movs	r2, #0
 800a1e4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800a1e6:	4b16      	ldr	r3, [pc, #88]	@ (800a240 <pvPortMalloc+0x1a4>)
 800a1e8:	681b      	ldr	r3, [r3, #0]
 800a1ea:	3301      	adds	r3, #1
 800a1ec:	4a14      	ldr	r2, [pc, #80]	@ (800a240 <pvPortMalloc+0x1a4>)
 800a1ee:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a1f0:	f7fe fbce 	bl	8008990 <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 800a1f4:	69fb      	ldr	r3, [r7, #28]
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	d101      	bne.n	800a1fe <pvPortMalloc+0x162>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 800a1fa:	f7f6 f9cf 	bl	800059c <vApplicationMallocFailedHook>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a1fe:	69fb      	ldr	r3, [r7, #28]
 800a200:	f003 0307 	and.w	r3, r3, #7
 800a204:	2b00      	cmp	r3, #0
 800a206:	d00b      	beq.n	800a220 <pvPortMalloc+0x184>
	__asm volatile
 800a208:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a20c:	f383 8811 	msr	BASEPRI, r3
 800a210:	f3bf 8f6f 	isb	sy
 800a214:	f3bf 8f4f 	dsb	sy
 800a218:	60fb      	str	r3, [r7, #12]
}
 800a21a:	bf00      	nop
 800a21c:	bf00      	nop
 800a21e:	e7fd      	b.n	800a21c <pvPortMalloc+0x180>
	return pvReturn;
 800a220:	69fb      	ldr	r3, [r7, #28]
}
 800a222:	4618      	mov	r0, r3
 800a224:	3728      	adds	r7, #40	@ 0x28
 800a226:	46bd      	mov	sp, r7
 800a228:	bd80      	pop	{r7, pc}
 800a22a:	bf00      	nop
 800a22c:	200052e4 	.word	0x200052e4
 800a230:	200052f8 	.word	0x200052f8
 800a234:	200052e8 	.word	0x200052e8
 800a238:	200052dc 	.word	0x200052dc
 800a23c:	200052ec 	.word	0x200052ec
 800a240:	200052f0 	.word	0x200052f0

0800a244 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a244:	b580      	push	{r7, lr}
 800a246:	b086      	sub	sp, #24
 800a248:	af00      	add	r7, sp, #0
 800a24a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	2b00      	cmp	r3, #0
 800a254:	d04f      	beq.n	800a2f6 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a256:	2308      	movs	r3, #8
 800a258:	425b      	negs	r3, r3
 800a25a:	697a      	ldr	r2, [r7, #20]
 800a25c:	4413      	add	r3, r2
 800a25e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a260:	697b      	ldr	r3, [r7, #20]
 800a262:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a264:	693b      	ldr	r3, [r7, #16]
 800a266:	685a      	ldr	r2, [r3, #4]
 800a268:	4b25      	ldr	r3, [pc, #148]	@ (800a300 <vPortFree+0xbc>)
 800a26a:	681b      	ldr	r3, [r3, #0]
 800a26c:	4013      	ands	r3, r2
 800a26e:	2b00      	cmp	r3, #0
 800a270:	d10b      	bne.n	800a28a <vPortFree+0x46>
	__asm volatile
 800a272:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a276:	f383 8811 	msr	BASEPRI, r3
 800a27a:	f3bf 8f6f 	isb	sy
 800a27e:	f3bf 8f4f 	dsb	sy
 800a282:	60fb      	str	r3, [r7, #12]
}
 800a284:	bf00      	nop
 800a286:	bf00      	nop
 800a288:	e7fd      	b.n	800a286 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a28a:	693b      	ldr	r3, [r7, #16]
 800a28c:	681b      	ldr	r3, [r3, #0]
 800a28e:	2b00      	cmp	r3, #0
 800a290:	d00b      	beq.n	800a2aa <vPortFree+0x66>
	__asm volatile
 800a292:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a296:	f383 8811 	msr	BASEPRI, r3
 800a29a:	f3bf 8f6f 	isb	sy
 800a29e:	f3bf 8f4f 	dsb	sy
 800a2a2:	60bb      	str	r3, [r7, #8]
}
 800a2a4:	bf00      	nop
 800a2a6:	bf00      	nop
 800a2a8:	e7fd      	b.n	800a2a6 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a2aa:	693b      	ldr	r3, [r7, #16]
 800a2ac:	685a      	ldr	r2, [r3, #4]
 800a2ae:	4b14      	ldr	r3, [pc, #80]	@ (800a300 <vPortFree+0xbc>)
 800a2b0:	681b      	ldr	r3, [r3, #0]
 800a2b2:	4013      	ands	r3, r2
 800a2b4:	2b00      	cmp	r3, #0
 800a2b6:	d01e      	beq.n	800a2f6 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a2b8:	693b      	ldr	r3, [r7, #16]
 800a2ba:	681b      	ldr	r3, [r3, #0]
 800a2bc:	2b00      	cmp	r3, #0
 800a2be:	d11a      	bne.n	800a2f6 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a2c0:	693b      	ldr	r3, [r7, #16]
 800a2c2:	685a      	ldr	r2, [r3, #4]
 800a2c4:	4b0e      	ldr	r3, [pc, #56]	@ (800a300 <vPortFree+0xbc>)
 800a2c6:	681b      	ldr	r3, [r3, #0]
 800a2c8:	43db      	mvns	r3, r3
 800a2ca:	401a      	ands	r2, r3
 800a2cc:	693b      	ldr	r3, [r7, #16]
 800a2ce:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a2d0:	f7fe fb50 	bl	8008974 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a2d4:	693b      	ldr	r3, [r7, #16]
 800a2d6:	685a      	ldr	r2, [r3, #4]
 800a2d8:	4b0a      	ldr	r3, [pc, #40]	@ (800a304 <vPortFree+0xc0>)
 800a2da:	681b      	ldr	r3, [r3, #0]
 800a2dc:	4413      	add	r3, r2
 800a2de:	4a09      	ldr	r2, [pc, #36]	@ (800a304 <vPortFree+0xc0>)
 800a2e0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a2e2:	6938      	ldr	r0, [r7, #16]
 800a2e4:	f000 f874 	bl	800a3d0 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800a2e8:	4b07      	ldr	r3, [pc, #28]	@ (800a308 <vPortFree+0xc4>)
 800a2ea:	681b      	ldr	r3, [r3, #0]
 800a2ec:	3301      	adds	r3, #1
 800a2ee:	4a06      	ldr	r2, [pc, #24]	@ (800a308 <vPortFree+0xc4>)
 800a2f0:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800a2f2:	f7fe fb4d 	bl	8008990 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a2f6:	bf00      	nop
 800a2f8:	3718      	adds	r7, #24
 800a2fa:	46bd      	mov	sp, r7
 800a2fc:	bd80      	pop	{r7, pc}
 800a2fe:	bf00      	nop
 800a300:	200052f8 	.word	0x200052f8
 800a304:	200052e8 	.word	0x200052e8
 800a308:	200052f4 	.word	0x200052f4

0800a30c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a30c:	b480      	push	{r7}
 800a30e:	b085      	sub	sp, #20
 800a310:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a312:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800a316:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a318:	4b27      	ldr	r3, [pc, #156]	@ (800a3b8 <prvHeapInit+0xac>)
 800a31a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a31c:	68fb      	ldr	r3, [r7, #12]
 800a31e:	f003 0307 	and.w	r3, r3, #7
 800a322:	2b00      	cmp	r3, #0
 800a324:	d00c      	beq.n	800a340 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a326:	68fb      	ldr	r3, [r7, #12]
 800a328:	3307      	adds	r3, #7
 800a32a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a32c:	68fb      	ldr	r3, [r7, #12]
 800a32e:	f023 0307 	bic.w	r3, r3, #7
 800a332:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a334:	68ba      	ldr	r2, [r7, #8]
 800a336:	68fb      	ldr	r3, [r7, #12]
 800a338:	1ad3      	subs	r3, r2, r3
 800a33a:	4a1f      	ldr	r2, [pc, #124]	@ (800a3b8 <prvHeapInit+0xac>)
 800a33c:	4413      	add	r3, r2
 800a33e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a340:	68fb      	ldr	r3, [r7, #12]
 800a342:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a344:	4a1d      	ldr	r2, [pc, #116]	@ (800a3bc <prvHeapInit+0xb0>)
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a34a:	4b1c      	ldr	r3, [pc, #112]	@ (800a3bc <prvHeapInit+0xb0>)
 800a34c:	2200      	movs	r2, #0
 800a34e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	68ba      	ldr	r2, [r7, #8]
 800a354:	4413      	add	r3, r2
 800a356:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a358:	2208      	movs	r2, #8
 800a35a:	68fb      	ldr	r3, [r7, #12]
 800a35c:	1a9b      	subs	r3, r3, r2
 800a35e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a360:	68fb      	ldr	r3, [r7, #12]
 800a362:	f023 0307 	bic.w	r3, r3, #7
 800a366:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a368:	68fb      	ldr	r3, [r7, #12]
 800a36a:	4a15      	ldr	r2, [pc, #84]	@ (800a3c0 <prvHeapInit+0xb4>)
 800a36c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a36e:	4b14      	ldr	r3, [pc, #80]	@ (800a3c0 <prvHeapInit+0xb4>)
 800a370:	681b      	ldr	r3, [r3, #0]
 800a372:	2200      	movs	r2, #0
 800a374:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a376:	4b12      	ldr	r3, [pc, #72]	@ (800a3c0 <prvHeapInit+0xb4>)
 800a378:	681b      	ldr	r3, [r3, #0]
 800a37a:	2200      	movs	r2, #0
 800a37c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a382:	683b      	ldr	r3, [r7, #0]
 800a384:	68fa      	ldr	r2, [r7, #12]
 800a386:	1ad2      	subs	r2, r2, r3
 800a388:	683b      	ldr	r3, [r7, #0]
 800a38a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a38c:	4b0c      	ldr	r3, [pc, #48]	@ (800a3c0 <prvHeapInit+0xb4>)
 800a38e:	681a      	ldr	r2, [r3, #0]
 800a390:	683b      	ldr	r3, [r7, #0]
 800a392:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a394:	683b      	ldr	r3, [r7, #0]
 800a396:	685b      	ldr	r3, [r3, #4]
 800a398:	4a0a      	ldr	r2, [pc, #40]	@ (800a3c4 <prvHeapInit+0xb8>)
 800a39a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a39c:	683b      	ldr	r3, [r7, #0]
 800a39e:	685b      	ldr	r3, [r3, #4]
 800a3a0:	4a09      	ldr	r2, [pc, #36]	@ (800a3c8 <prvHeapInit+0xbc>)
 800a3a2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a3a4:	4b09      	ldr	r3, [pc, #36]	@ (800a3cc <prvHeapInit+0xc0>)
 800a3a6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800a3aa:	601a      	str	r2, [r3, #0]
}
 800a3ac:	bf00      	nop
 800a3ae:	3714      	adds	r7, #20
 800a3b0:	46bd      	mov	sp, r7
 800a3b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3b6:	4770      	bx	lr
 800a3b8:	200016dc 	.word	0x200016dc
 800a3bc:	200052dc 	.word	0x200052dc
 800a3c0:	200052e4 	.word	0x200052e4
 800a3c4:	200052ec 	.word	0x200052ec
 800a3c8:	200052e8 	.word	0x200052e8
 800a3cc:	200052f8 	.word	0x200052f8

0800a3d0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a3d0:	b480      	push	{r7}
 800a3d2:	b085      	sub	sp, #20
 800a3d4:	af00      	add	r7, sp, #0
 800a3d6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a3d8:	4b28      	ldr	r3, [pc, #160]	@ (800a47c <prvInsertBlockIntoFreeList+0xac>)
 800a3da:	60fb      	str	r3, [r7, #12]
 800a3dc:	e002      	b.n	800a3e4 <prvInsertBlockIntoFreeList+0x14>
 800a3de:	68fb      	ldr	r3, [r7, #12]
 800a3e0:	681b      	ldr	r3, [r3, #0]
 800a3e2:	60fb      	str	r3, [r7, #12]
 800a3e4:	68fb      	ldr	r3, [r7, #12]
 800a3e6:	681b      	ldr	r3, [r3, #0]
 800a3e8:	687a      	ldr	r2, [r7, #4]
 800a3ea:	429a      	cmp	r2, r3
 800a3ec:	d8f7      	bhi.n	800a3de <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a3ee:	68fb      	ldr	r3, [r7, #12]
 800a3f0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a3f2:	68fb      	ldr	r3, [r7, #12]
 800a3f4:	685b      	ldr	r3, [r3, #4]
 800a3f6:	68ba      	ldr	r2, [r7, #8]
 800a3f8:	4413      	add	r3, r2
 800a3fa:	687a      	ldr	r2, [r7, #4]
 800a3fc:	429a      	cmp	r2, r3
 800a3fe:	d108      	bne.n	800a412 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a400:	68fb      	ldr	r3, [r7, #12]
 800a402:	685a      	ldr	r2, [r3, #4]
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	685b      	ldr	r3, [r3, #4]
 800a408:	441a      	add	r2, r3
 800a40a:	68fb      	ldr	r3, [r7, #12]
 800a40c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a40e:	68fb      	ldr	r3, [r7, #12]
 800a410:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	685b      	ldr	r3, [r3, #4]
 800a41a:	68ba      	ldr	r2, [r7, #8]
 800a41c:	441a      	add	r2, r3
 800a41e:	68fb      	ldr	r3, [r7, #12]
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	429a      	cmp	r2, r3
 800a424:	d118      	bne.n	800a458 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a426:	68fb      	ldr	r3, [r7, #12]
 800a428:	681a      	ldr	r2, [r3, #0]
 800a42a:	4b15      	ldr	r3, [pc, #84]	@ (800a480 <prvInsertBlockIntoFreeList+0xb0>)
 800a42c:	681b      	ldr	r3, [r3, #0]
 800a42e:	429a      	cmp	r2, r3
 800a430:	d00d      	beq.n	800a44e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	685a      	ldr	r2, [r3, #4]
 800a436:	68fb      	ldr	r3, [r7, #12]
 800a438:	681b      	ldr	r3, [r3, #0]
 800a43a:	685b      	ldr	r3, [r3, #4]
 800a43c:	441a      	add	r2, r3
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a442:	68fb      	ldr	r3, [r7, #12]
 800a444:	681b      	ldr	r3, [r3, #0]
 800a446:	681a      	ldr	r2, [r3, #0]
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	601a      	str	r2, [r3, #0]
 800a44c:	e008      	b.n	800a460 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a44e:	4b0c      	ldr	r3, [pc, #48]	@ (800a480 <prvInsertBlockIntoFreeList+0xb0>)
 800a450:	681a      	ldr	r2, [r3, #0]
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	601a      	str	r2, [r3, #0]
 800a456:	e003      	b.n	800a460 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a458:	68fb      	ldr	r3, [r7, #12]
 800a45a:	681a      	ldr	r2, [r3, #0]
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a460:	68fa      	ldr	r2, [r7, #12]
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	429a      	cmp	r2, r3
 800a466:	d002      	beq.n	800a46e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a468:	68fb      	ldr	r3, [r7, #12]
 800a46a:	687a      	ldr	r2, [r7, #4]
 800a46c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a46e:	bf00      	nop
 800a470:	3714      	adds	r7, #20
 800a472:	46bd      	mov	sp, r7
 800a474:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a478:	4770      	bx	lr
 800a47a:	bf00      	nop
 800a47c:	200052dc 	.word	0x200052dc
 800a480:	200052e4 	.word	0x200052e4

0800a484 <sniprintf>:
 800a484:	b40c      	push	{r2, r3}
 800a486:	b530      	push	{r4, r5, lr}
 800a488:	4b18      	ldr	r3, [pc, #96]	@ (800a4ec <sniprintf+0x68>)
 800a48a:	1e0c      	subs	r4, r1, #0
 800a48c:	681d      	ldr	r5, [r3, #0]
 800a48e:	b09d      	sub	sp, #116	@ 0x74
 800a490:	da08      	bge.n	800a4a4 <sniprintf+0x20>
 800a492:	238b      	movs	r3, #139	@ 0x8b
 800a494:	602b      	str	r3, [r5, #0]
 800a496:	f04f 30ff 	mov.w	r0, #4294967295
 800a49a:	b01d      	add	sp, #116	@ 0x74
 800a49c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a4a0:	b002      	add	sp, #8
 800a4a2:	4770      	bx	lr
 800a4a4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800a4a8:	f8ad 3014 	strh.w	r3, [sp, #20]
 800a4ac:	f04f 0300 	mov.w	r3, #0
 800a4b0:	931b      	str	r3, [sp, #108]	@ 0x6c
 800a4b2:	bf14      	ite	ne
 800a4b4:	f104 33ff 	addne.w	r3, r4, #4294967295
 800a4b8:	4623      	moveq	r3, r4
 800a4ba:	9304      	str	r3, [sp, #16]
 800a4bc:	9307      	str	r3, [sp, #28]
 800a4be:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a4c2:	9002      	str	r0, [sp, #8]
 800a4c4:	9006      	str	r0, [sp, #24]
 800a4c6:	f8ad 3016 	strh.w	r3, [sp, #22]
 800a4ca:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800a4cc:	ab21      	add	r3, sp, #132	@ 0x84
 800a4ce:	a902      	add	r1, sp, #8
 800a4d0:	4628      	mov	r0, r5
 800a4d2:	9301      	str	r3, [sp, #4]
 800a4d4:	f000 f9a2 	bl	800a81c <_svfiprintf_r>
 800a4d8:	1c43      	adds	r3, r0, #1
 800a4da:	bfbc      	itt	lt
 800a4dc:	238b      	movlt	r3, #139	@ 0x8b
 800a4de:	602b      	strlt	r3, [r5, #0]
 800a4e0:	2c00      	cmp	r4, #0
 800a4e2:	d0da      	beq.n	800a49a <sniprintf+0x16>
 800a4e4:	9b02      	ldr	r3, [sp, #8]
 800a4e6:	2200      	movs	r2, #0
 800a4e8:	701a      	strb	r2, [r3, #0]
 800a4ea:	e7d6      	b.n	800a49a <sniprintf+0x16>
 800a4ec:	20000024 	.word	0x20000024

0800a4f0 <memset>:
 800a4f0:	4402      	add	r2, r0
 800a4f2:	4603      	mov	r3, r0
 800a4f4:	4293      	cmp	r3, r2
 800a4f6:	d100      	bne.n	800a4fa <memset+0xa>
 800a4f8:	4770      	bx	lr
 800a4fa:	f803 1b01 	strb.w	r1, [r3], #1
 800a4fe:	e7f9      	b.n	800a4f4 <memset+0x4>

0800a500 <__errno>:
 800a500:	4b01      	ldr	r3, [pc, #4]	@ (800a508 <__errno+0x8>)
 800a502:	6818      	ldr	r0, [r3, #0]
 800a504:	4770      	bx	lr
 800a506:	bf00      	nop
 800a508:	20000024 	.word	0x20000024

0800a50c <__libc_init_array>:
 800a50c:	b570      	push	{r4, r5, r6, lr}
 800a50e:	4d0d      	ldr	r5, [pc, #52]	@ (800a544 <__libc_init_array+0x38>)
 800a510:	4c0d      	ldr	r4, [pc, #52]	@ (800a548 <__libc_init_array+0x3c>)
 800a512:	1b64      	subs	r4, r4, r5
 800a514:	10a4      	asrs	r4, r4, #2
 800a516:	2600      	movs	r6, #0
 800a518:	42a6      	cmp	r6, r4
 800a51a:	d109      	bne.n	800a530 <__libc_init_array+0x24>
 800a51c:	4d0b      	ldr	r5, [pc, #44]	@ (800a54c <__libc_init_array+0x40>)
 800a51e:	4c0c      	ldr	r4, [pc, #48]	@ (800a550 <__libc_init_array+0x44>)
 800a520:	f000 fc64 	bl	800adec <_init>
 800a524:	1b64      	subs	r4, r4, r5
 800a526:	10a4      	asrs	r4, r4, #2
 800a528:	2600      	movs	r6, #0
 800a52a:	42a6      	cmp	r6, r4
 800a52c:	d105      	bne.n	800a53a <__libc_init_array+0x2e>
 800a52e:	bd70      	pop	{r4, r5, r6, pc}
 800a530:	f855 3b04 	ldr.w	r3, [r5], #4
 800a534:	4798      	blx	r3
 800a536:	3601      	adds	r6, #1
 800a538:	e7ee      	b.n	800a518 <__libc_init_array+0xc>
 800a53a:	f855 3b04 	ldr.w	r3, [r5], #4
 800a53e:	4798      	blx	r3
 800a540:	3601      	adds	r6, #1
 800a542:	e7f2      	b.n	800a52a <__libc_init_array+0x1e>
 800a544:	0800c574 	.word	0x0800c574
 800a548:	0800c574 	.word	0x0800c574
 800a54c:	0800c574 	.word	0x0800c574
 800a550:	0800c578 	.word	0x0800c578

0800a554 <__retarget_lock_acquire_recursive>:
 800a554:	4770      	bx	lr

0800a556 <__retarget_lock_release_recursive>:
 800a556:	4770      	bx	lr

0800a558 <memcpy>:
 800a558:	440a      	add	r2, r1
 800a55a:	4291      	cmp	r1, r2
 800a55c:	f100 33ff 	add.w	r3, r0, #4294967295
 800a560:	d100      	bne.n	800a564 <memcpy+0xc>
 800a562:	4770      	bx	lr
 800a564:	b510      	push	{r4, lr}
 800a566:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a56a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a56e:	4291      	cmp	r1, r2
 800a570:	d1f9      	bne.n	800a566 <memcpy+0xe>
 800a572:	bd10      	pop	{r4, pc}

0800a574 <_free_r>:
 800a574:	b538      	push	{r3, r4, r5, lr}
 800a576:	4605      	mov	r5, r0
 800a578:	2900      	cmp	r1, #0
 800a57a:	d041      	beq.n	800a600 <_free_r+0x8c>
 800a57c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a580:	1f0c      	subs	r4, r1, #4
 800a582:	2b00      	cmp	r3, #0
 800a584:	bfb8      	it	lt
 800a586:	18e4      	addlt	r4, r4, r3
 800a588:	f000 f8e0 	bl	800a74c <__malloc_lock>
 800a58c:	4a1d      	ldr	r2, [pc, #116]	@ (800a604 <_free_r+0x90>)
 800a58e:	6813      	ldr	r3, [r2, #0]
 800a590:	b933      	cbnz	r3, 800a5a0 <_free_r+0x2c>
 800a592:	6063      	str	r3, [r4, #4]
 800a594:	6014      	str	r4, [r2, #0]
 800a596:	4628      	mov	r0, r5
 800a598:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a59c:	f000 b8dc 	b.w	800a758 <__malloc_unlock>
 800a5a0:	42a3      	cmp	r3, r4
 800a5a2:	d908      	bls.n	800a5b6 <_free_r+0x42>
 800a5a4:	6820      	ldr	r0, [r4, #0]
 800a5a6:	1821      	adds	r1, r4, r0
 800a5a8:	428b      	cmp	r3, r1
 800a5aa:	bf01      	itttt	eq
 800a5ac:	6819      	ldreq	r1, [r3, #0]
 800a5ae:	685b      	ldreq	r3, [r3, #4]
 800a5b0:	1809      	addeq	r1, r1, r0
 800a5b2:	6021      	streq	r1, [r4, #0]
 800a5b4:	e7ed      	b.n	800a592 <_free_r+0x1e>
 800a5b6:	461a      	mov	r2, r3
 800a5b8:	685b      	ldr	r3, [r3, #4]
 800a5ba:	b10b      	cbz	r3, 800a5c0 <_free_r+0x4c>
 800a5bc:	42a3      	cmp	r3, r4
 800a5be:	d9fa      	bls.n	800a5b6 <_free_r+0x42>
 800a5c0:	6811      	ldr	r1, [r2, #0]
 800a5c2:	1850      	adds	r0, r2, r1
 800a5c4:	42a0      	cmp	r0, r4
 800a5c6:	d10b      	bne.n	800a5e0 <_free_r+0x6c>
 800a5c8:	6820      	ldr	r0, [r4, #0]
 800a5ca:	4401      	add	r1, r0
 800a5cc:	1850      	adds	r0, r2, r1
 800a5ce:	4283      	cmp	r3, r0
 800a5d0:	6011      	str	r1, [r2, #0]
 800a5d2:	d1e0      	bne.n	800a596 <_free_r+0x22>
 800a5d4:	6818      	ldr	r0, [r3, #0]
 800a5d6:	685b      	ldr	r3, [r3, #4]
 800a5d8:	6053      	str	r3, [r2, #4]
 800a5da:	4408      	add	r0, r1
 800a5dc:	6010      	str	r0, [r2, #0]
 800a5de:	e7da      	b.n	800a596 <_free_r+0x22>
 800a5e0:	d902      	bls.n	800a5e8 <_free_r+0x74>
 800a5e2:	230c      	movs	r3, #12
 800a5e4:	602b      	str	r3, [r5, #0]
 800a5e6:	e7d6      	b.n	800a596 <_free_r+0x22>
 800a5e8:	6820      	ldr	r0, [r4, #0]
 800a5ea:	1821      	adds	r1, r4, r0
 800a5ec:	428b      	cmp	r3, r1
 800a5ee:	bf04      	itt	eq
 800a5f0:	6819      	ldreq	r1, [r3, #0]
 800a5f2:	685b      	ldreq	r3, [r3, #4]
 800a5f4:	6063      	str	r3, [r4, #4]
 800a5f6:	bf04      	itt	eq
 800a5f8:	1809      	addeq	r1, r1, r0
 800a5fa:	6021      	streq	r1, [r4, #0]
 800a5fc:	6054      	str	r4, [r2, #4]
 800a5fe:	e7ca      	b.n	800a596 <_free_r+0x22>
 800a600:	bd38      	pop	{r3, r4, r5, pc}
 800a602:	bf00      	nop
 800a604:	20005440 	.word	0x20005440

0800a608 <sbrk_aligned>:
 800a608:	b570      	push	{r4, r5, r6, lr}
 800a60a:	4e0f      	ldr	r6, [pc, #60]	@ (800a648 <sbrk_aligned+0x40>)
 800a60c:	460c      	mov	r4, r1
 800a60e:	6831      	ldr	r1, [r6, #0]
 800a610:	4605      	mov	r5, r0
 800a612:	b911      	cbnz	r1, 800a61a <sbrk_aligned+0x12>
 800a614:	f000 fba4 	bl	800ad60 <_sbrk_r>
 800a618:	6030      	str	r0, [r6, #0]
 800a61a:	4621      	mov	r1, r4
 800a61c:	4628      	mov	r0, r5
 800a61e:	f000 fb9f 	bl	800ad60 <_sbrk_r>
 800a622:	1c43      	adds	r3, r0, #1
 800a624:	d103      	bne.n	800a62e <sbrk_aligned+0x26>
 800a626:	f04f 34ff 	mov.w	r4, #4294967295
 800a62a:	4620      	mov	r0, r4
 800a62c:	bd70      	pop	{r4, r5, r6, pc}
 800a62e:	1cc4      	adds	r4, r0, #3
 800a630:	f024 0403 	bic.w	r4, r4, #3
 800a634:	42a0      	cmp	r0, r4
 800a636:	d0f8      	beq.n	800a62a <sbrk_aligned+0x22>
 800a638:	1a21      	subs	r1, r4, r0
 800a63a:	4628      	mov	r0, r5
 800a63c:	f000 fb90 	bl	800ad60 <_sbrk_r>
 800a640:	3001      	adds	r0, #1
 800a642:	d1f2      	bne.n	800a62a <sbrk_aligned+0x22>
 800a644:	e7ef      	b.n	800a626 <sbrk_aligned+0x1e>
 800a646:	bf00      	nop
 800a648:	2000543c 	.word	0x2000543c

0800a64c <_malloc_r>:
 800a64c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a650:	1ccd      	adds	r5, r1, #3
 800a652:	f025 0503 	bic.w	r5, r5, #3
 800a656:	3508      	adds	r5, #8
 800a658:	2d0c      	cmp	r5, #12
 800a65a:	bf38      	it	cc
 800a65c:	250c      	movcc	r5, #12
 800a65e:	2d00      	cmp	r5, #0
 800a660:	4606      	mov	r6, r0
 800a662:	db01      	blt.n	800a668 <_malloc_r+0x1c>
 800a664:	42a9      	cmp	r1, r5
 800a666:	d904      	bls.n	800a672 <_malloc_r+0x26>
 800a668:	230c      	movs	r3, #12
 800a66a:	6033      	str	r3, [r6, #0]
 800a66c:	2000      	movs	r0, #0
 800a66e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a672:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a748 <_malloc_r+0xfc>
 800a676:	f000 f869 	bl	800a74c <__malloc_lock>
 800a67a:	f8d8 3000 	ldr.w	r3, [r8]
 800a67e:	461c      	mov	r4, r3
 800a680:	bb44      	cbnz	r4, 800a6d4 <_malloc_r+0x88>
 800a682:	4629      	mov	r1, r5
 800a684:	4630      	mov	r0, r6
 800a686:	f7ff ffbf 	bl	800a608 <sbrk_aligned>
 800a68a:	1c43      	adds	r3, r0, #1
 800a68c:	4604      	mov	r4, r0
 800a68e:	d158      	bne.n	800a742 <_malloc_r+0xf6>
 800a690:	f8d8 4000 	ldr.w	r4, [r8]
 800a694:	4627      	mov	r7, r4
 800a696:	2f00      	cmp	r7, #0
 800a698:	d143      	bne.n	800a722 <_malloc_r+0xd6>
 800a69a:	2c00      	cmp	r4, #0
 800a69c:	d04b      	beq.n	800a736 <_malloc_r+0xea>
 800a69e:	6823      	ldr	r3, [r4, #0]
 800a6a0:	4639      	mov	r1, r7
 800a6a2:	4630      	mov	r0, r6
 800a6a4:	eb04 0903 	add.w	r9, r4, r3
 800a6a8:	f000 fb5a 	bl	800ad60 <_sbrk_r>
 800a6ac:	4581      	cmp	r9, r0
 800a6ae:	d142      	bne.n	800a736 <_malloc_r+0xea>
 800a6b0:	6821      	ldr	r1, [r4, #0]
 800a6b2:	1a6d      	subs	r5, r5, r1
 800a6b4:	4629      	mov	r1, r5
 800a6b6:	4630      	mov	r0, r6
 800a6b8:	f7ff ffa6 	bl	800a608 <sbrk_aligned>
 800a6bc:	3001      	adds	r0, #1
 800a6be:	d03a      	beq.n	800a736 <_malloc_r+0xea>
 800a6c0:	6823      	ldr	r3, [r4, #0]
 800a6c2:	442b      	add	r3, r5
 800a6c4:	6023      	str	r3, [r4, #0]
 800a6c6:	f8d8 3000 	ldr.w	r3, [r8]
 800a6ca:	685a      	ldr	r2, [r3, #4]
 800a6cc:	bb62      	cbnz	r2, 800a728 <_malloc_r+0xdc>
 800a6ce:	f8c8 7000 	str.w	r7, [r8]
 800a6d2:	e00f      	b.n	800a6f4 <_malloc_r+0xa8>
 800a6d4:	6822      	ldr	r2, [r4, #0]
 800a6d6:	1b52      	subs	r2, r2, r5
 800a6d8:	d420      	bmi.n	800a71c <_malloc_r+0xd0>
 800a6da:	2a0b      	cmp	r2, #11
 800a6dc:	d917      	bls.n	800a70e <_malloc_r+0xc2>
 800a6de:	1961      	adds	r1, r4, r5
 800a6e0:	42a3      	cmp	r3, r4
 800a6e2:	6025      	str	r5, [r4, #0]
 800a6e4:	bf18      	it	ne
 800a6e6:	6059      	strne	r1, [r3, #4]
 800a6e8:	6863      	ldr	r3, [r4, #4]
 800a6ea:	bf08      	it	eq
 800a6ec:	f8c8 1000 	streq.w	r1, [r8]
 800a6f0:	5162      	str	r2, [r4, r5]
 800a6f2:	604b      	str	r3, [r1, #4]
 800a6f4:	4630      	mov	r0, r6
 800a6f6:	f000 f82f 	bl	800a758 <__malloc_unlock>
 800a6fa:	f104 000b 	add.w	r0, r4, #11
 800a6fe:	1d23      	adds	r3, r4, #4
 800a700:	f020 0007 	bic.w	r0, r0, #7
 800a704:	1ac2      	subs	r2, r0, r3
 800a706:	bf1c      	itt	ne
 800a708:	1a1b      	subne	r3, r3, r0
 800a70a:	50a3      	strne	r3, [r4, r2]
 800a70c:	e7af      	b.n	800a66e <_malloc_r+0x22>
 800a70e:	6862      	ldr	r2, [r4, #4]
 800a710:	42a3      	cmp	r3, r4
 800a712:	bf0c      	ite	eq
 800a714:	f8c8 2000 	streq.w	r2, [r8]
 800a718:	605a      	strne	r2, [r3, #4]
 800a71a:	e7eb      	b.n	800a6f4 <_malloc_r+0xa8>
 800a71c:	4623      	mov	r3, r4
 800a71e:	6864      	ldr	r4, [r4, #4]
 800a720:	e7ae      	b.n	800a680 <_malloc_r+0x34>
 800a722:	463c      	mov	r4, r7
 800a724:	687f      	ldr	r7, [r7, #4]
 800a726:	e7b6      	b.n	800a696 <_malloc_r+0x4a>
 800a728:	461a      	mov	r2, r3
 800a72a:	685b      	ldr	r3, [r3, #4]
 800a72c:	42a3      	cmp	r3, r4
 800a72e:	d1fb      	bne.n	800a728 <_malloc_r+0xdc>
 800a730:	2300      	movs	r3, #0
 800a732:	6053      	str	r3, [r2, #4]
 800a734:	e7de      	b.n	800a6f4 <_malloc_r+0xa8>
 800a736:	230c      	movs	r3, #12
 800a738:	6033      	str	r3, [r6, #0]
 800a73a:	4630      	mov	r0, r6
 800a73c:	f000 f80c 	bl	800a758 <__malloc_unlock>
 800a740:	e794      	b.n	800a66c <_malloc_r+0x20>
 800a742:	6005      	str	r5, [r0, #0]
 800a744:	e7d6      	b.n	800a6f4 <_malloc_r+0xa8>
 800a746:	bf00      	nop
 800a748:	20005440 	.word	0x20005440

0800a74c <__malloc_lock>:
 800a74c:	4801      	ldr	r0, [pc, #4]	@ (800a754 <__malloc_lock+0x8>)
 800a74e:	f7ff bf01 	b.w	800a554 <__retarget_lock_acquire_recursive>
 800a752:	bf00      	nop
 800a754:	20005438 	.word	0x20005438

0800a758 <__malloc_unlock>:
 800a758:	4801      	ldr	r0, [pc, #4]	@ (800a760 <__malloc_unlock+0x8>)
 800a75a:	f7ff befc 	b.w	800a556 <__retarget_lock_release_recursive>
 800a75e:	bf00      	nop
 800a760:	20005438 	.word	0x20005438

0800a764 <__ssputs_r>:
 800a764:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a768:	688e      	ldr	r6, [r1, #8]
 800a76a:	461f      	mov	r7, r3
 800a76c:	42be      	cmp	r6, r7
 800a76e:	680b      	ldr	r3, [r1, #0]
 800a770:	4682      	mov	sl, r0
 800a772:	460c      	mov	r4, r1
 800a774:	4690      	mov	r8, r2
 800a776:	d82d      	bhi.n	800a7d4 <__ssputs_r+0x70>
 800a778:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a77c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a780:	d026      	beq.n	800a7d0 <__ssputs_r+0x6c>
 800a782:	6965      	ldr	r5, [r4, #20]
 800a784:	6909      	ldr	r1, [r1, #16]
 800a786:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a78a:	eba3 0901 	sub.w	r9, r3, r1
 800a78e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a792:	1c7b      	adds	r3, r7, #1
 800a794:	444b      	add	r3, r9
 800a796:	106d      	asrs	r5, r5, #1
 800a798:	429d      	cmp	r5, r3
 800a79a:	bf38      	it	cc
 800a79c:	461d      	movcc	r5, r3
 800a79e:	0553      	lsls	r3, r2, #21
 800a7a0:	d527      	bpl.n	800a7f2 <__ssputs_r+0x8e>
 800a7a2:	4629      	mov	r1, r5
 800a7a4:	f7ff ff52 	bl	800a64c <_malloc_r>
 800a7a8:	4606      	mov	r6, r0
 800a7aa:	b360      	cbz	r0, 800a806 <__ssputs_r+0xa2>
 800a7ac:	6921      	ldr	r1, [r4, #16]
 800a7ae:	464a      	mov	r2, r9
 800a7b0:	f7ff fed2 	bl	800a558 <memcpy>
 800a7b4:	89a3      	ldrh	r3, [r4, #12]
 800a7b6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a7ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a7be:	81a3      	strh	r3, [r4, #12]
 800a7c0:	6126      	str	r6, [r4, #16]
 800a7c2:	6165      	str	r5, [r4, #20]
 800a7c4:	444e      	add	r6, r9
 800a7c6:	eba5 0509 	sub.w	r5, r5, r9
 800a7ca:	6026      	str	r6, [r4, #0]
 800a7cc:	60a5      	str	r5, [r4, #8]
 800a7ce:	463e      	mov	r6, r7
 800a7d0:	42be      	cmp	r6, r7
 800a7d2:	d900      	bls.n	800a7d6 <__ssputs_r+0x72>
 800a7d4:	463e      	mov	r6, r7
 800a7d6:	6820      	ldr	r0, [r4, #0]
 800a7d8:	4632      	mov	r2, r6
 800a7da:	4641      	mov	r1, r8
 800a7dc:	f000 faa6 	bl	800ad2c <memmove>
 800a7e0:	68a3      	ldr	r3, [r4, #8]
 800a7e2:	1b9b      	subs	r3, r3, r6
 800a7e4:	60a3      	str	r3, [r4, #8]
 800a7e6:	6823      	ldr	r3, [r4, #0]
 800a7e8:	4433      	add	r3, r6
 800a7ea:	6023      	str	r3, [r4, #0]
 800a7ec:	2000      	movs	r0, #0
 800a7ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a7f2:	462a      	mov	r2, r5
 800a7f4:	f000 fac4 	bl	800ad80 <_realloc_r>
 800a7f8:	4606      	mov	r6, r0
 800a7fa:	2800      	cmp	r0, #0
 800a7fc:	d1e0      	bne.n	800a7c0 <__ssputs_r+0x5c>
 800a7fe:	6921      	ldr	r1, [r4, #16]
 800a800:	4650      	mov	r0, sl
 800a802:	f7ff feb7 	bl	800a574 <_free_r>
 800a806:	230c      	movs	r3, #12
 800a808:	f8ca 3000 	str.w	r3, [sl]
 800a80c:	89a3      	ldrh	r3, [r4, #12]
 800a80e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a812:	81a3      	strh	r3, [r4, #12]
 800a814:	f04f 30ff 	mov.w	r0, #4294967295
 800a818:	e7e9      	b.n	800a7ee <__ssputs_r+0x8a>
	...

0800a81c <_svfiprintf_r>:
 800a81c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a820:	4698      	mov	r8, r3
 800a822:	898b      	ldrh	r3, [r1, #12]
 800a824:	061b      	lsls	r3, r3, #24
 800a826:	b09d      	sub	sp, #116	@ 0x74
 800a828:	4607      	mov	r7, r0
 800a82a:	460d      	mov	r5, r1
 800a82c:	4614      	mov	r4, r2
 800a82e:	d510      	bpl.n	800a852 <_svfiprintf_r+0x36>
 800a830:	690b      	ldr	r3, [r1, #16]
 800a832:	b973      	cbnz	r3, 800a852 <_svfiprintf_r+0x36>
 800a834:	2140      	movs	r1, #64	@ 0x40
 800a836:	f7ff ff09 	bl	800a64c <_malloc_r>
 800a83a:	6028      	str	r0, [r5, #0]
 800a83c:	6128      	str	r0, [r5, #16]
 800a83e:	b930      	cbnz	r0, 800a84e <_svfiprintf_r+0x32>
 800a840:	230c      	movs	r3, #12
 800a842:	603b      	str	r3, [r7, #0]
 800a844:	f04f 30ff 	mov.w	r0, #4294967295
 800a848:	b01d      	add	sp, #116	@ 0x74
 800a84a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a84e:	2340      	movs	r3, #64	@ 0x40
 800a850:	616b      	str	r3, [r5, #20]
 800a852:	2300      	movs	r3, #0
 800a854:	9309      	str	r3, [sp, #36]	@ 0x24
 800a856:	2320      	movs	r3, #32
 800a858:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a85c:	f8cd 800c 	str.w	r8, [sp, #12]
 800a860:	2330      	movs	r3, #48	@ 0x30
 800a862:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800aa00 <_svfiprintf_r+0x1e4>
 800a866:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a86a:	f04f 0901 	mov.w	r9, #1
 800a86e:	4623      	mov	r3, r4
 800a870:	469a      	mov	sl, r3
 800a872:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a876:	b10a      	cbz	r2, 800a87c <_svfiprintf_r+0x60>
 800a878:	2a25      	cmp	r2, #37	@ 0x25
 800a87a:	d1f9      	bne.n	800a870 <_svfiprintf_r+0x54>
 800a87c:	ebba 0b04 	subs.w	fp, sl, r4
 800a880:	d00b      	beq.n	800a89a <_svfiprintf_r+0x7e>
 800a882:	465b      	mov	r3, fp
 800a884:	4622      	mov	r2, r4
 800a886:	4629      	mov	r1, r5
 800a888:	4638      	mov	r0, r7
 800a88a:	f7ff ff6b 	bl	800a764 <__ssputs_r>
 800a88e:	3001      	adds	r0, #1
 800a890:	f000 80a7 	beq.w	800a9e2 <_svfiprintf_r+0x1c6>
 800a894:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a896:	445a      	add	r2, fp
 800a898:	9209      	str	r2, [sp, #36]	@ 0x24
 800a89a:	f89a 3000 	ldrb.w	r3, [sl]
 800a89e:	2b00      	cmp	r3, #0
 800a8a0:	f000 809f 	beq.w	800a9e2 <_svfiprintf_r+0x1c6>
 800a8a4:	2300      	movs	r3, #0
 800a8a6:	f04f 32ff 	mov.w	r2, #4294967295
 800a8aa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a8ae:	f10a 0a01 	add.w	sl, sl, #1
 800a8b2:	9304      	str	r3, [sp, #16]
 800a8b4:	9307      	str	r3, [sp, #28]
 800a8b6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a8ba:	931a      	str	r3, [sp, #104]	@ 0x68
 800a8bc:	4654      	mov	r4, sl
 800a8be:	2205      	movs	r2, #5
 800a8c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a8c4:	484e      	ldr	r0, [pc, #312]	@ (800aa00 <_svfiprintf_r+0x1e4>)
 800a8c6:	f7f5 fc83 	bl	80001d0 <memchr>
 800a8ca:	9a04      	ldr	r2, [sp, #16]
 800a8cc:	b9d8      	cbnz	r0, 800a906 <_svfiprintf_r+0xea>
 800a8ce:	06d0      	lsls	r0, r2, #27
 800a8d0:	bf44      	itt	mi
 800a8d2:	2320      	movmi	r3, #32
 800a8d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a8d8:	0711      	lsls	r1, r2, #28
 800a8da:	bf44      	itt	mi
 800a8dc:	232b      	movmi	r3, #43	@ 0x2b
 800a8de:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a8e2:	f89a 3000 	ldrb.w	r3, [sl]
 800a8e6:	2b2a      	cmp	r3, #42	@ 0x2a
 800a8e8:	d015      	beq.n	800a916 <_svfiprintf_r+0xfa>
 800a8ea:	9a07      	ldr	r2, [sp, #28]
 800a8ec:	4654      	mov	r4, sl
 800a8ee:	2000      	movs	r0, #0
 800a8f0:	f04f 0c0a 	mov.w	ip, #10
 800a8f4:	4621      	mov	r1, r4
 800a8f6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a8fa:	3b30      	subs	r3, #48	@ 0x30
 800a8fc:	2b09      	cmp	r3, #9
 800a8fe:	d94b      	bls.n	800a998 <_svfiprintf_r+0x17c>
 800a900:	b1b0      	cbz	r0, 800a930 <_svfiprintf_r+0x114>
 800a902:	9207      	str	r2, [sp, #28]
 800a904:	e014      	b.n	800a930 <_svfiprintf_r+0x114>
 800a906:	eba0 0308 	sub.w	r3, r0, r8
 800a90a:	fa09 f303 	lsl.w	r3, r9, r3
 800a90e:	4313      	orrs	r3, r2
 800a910:	9304      	str	r3, [sp, #16]
 800a912:	46a2      	mov	sl, r4
 800a914:	e7d2      	b.n	800a8bc <_svfiprintf_r+0xa0>
 800a916:	9b03      	ldr	r3, [sp, #12]
 800a918:	1d19      	adds	r1, r3, #4
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	9103      	str	r1, [sp, #12]
 800a91e:	2b00      	cmp	r3, #0
 800a920:	bfbb      	ittet	lt
 800a922:	425b      	neglt	r3, r3
 800a924:	f042 0202 	orrlt.w	r2, r2, #2
 800a928:	9307      	strge	r3, [sp, #28]
 800a92a:	9307      	strlt	r3, [sp, #28]
 800a92c:	bfb8      	it	lt
 800a92e:	9204      	strlt	r2, [sp, #16]
 800a930:	7823      	ldrb	r3, [r4, #0]
 800a932:	2b2e      	cmp	r3, #46	@ 0x2e
 800a934:	d10a      	bne.n	800a94c <_svfiprintf_r+0x130>
 800a936:	7863      	ldrb	r3, [r4, #1]
 800a938:	2b2a      	cmp	r3, #42	@ 0x2a
 800a93a:	d132      	bne.n	800a9a2 <_svfiprintf_r+0x186>
 800a93c:	9b03      	ldr	r3, [sp, #12]
 800a93e:	1d1a      	adds	r2, r3, #4
 800a940:	681b      	ldr	r3, [r3, #0]
 800a942:	9203      	str	r2, [sp, #12]
 800a944:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a948:	3402      	adds	r4, #2
 800a94a:	9305      	str	r3, [sp, #20]
 800a94c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800aa10 <_svfiprintf_r+0x1f4>
 800a950:	7821      	ldrb	r1, [r4, #0]
 800a952:	2203      	movs	r2, #3
 800a954:	4650      	mov	r0, sl
 800a956:	f7f5 fc3b 	bl	80001d0 <memchr>
 800a95a:	b138      	cbz	r0, 800a96c <_svfiprintf_r+0x150>
 800a95c:	9b04      	ldr	r3, [sp, #16]
 800a95e:	eba0 000a 	sub.w	r0, r0, sl
 800a962:	2240      	movs	r2, #64	@ 0x40
 800a964:	4082      	lsls	r2, r0
 800a966:	4313      	orrs	r3, r2
 800a968:	3401      	adds	r4, #1
 800a96a:	9304      	str	r3, [sp, #16]
 800a96c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a970:	4824      	ldr	r0, [pc, #144]	@ (800aa04 <_svfiprintf_r+0x1e8>)
 800a972:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a976:	2206      	movs	r2, #6
 800a978:	f7f5 fc2a 	bl	80001d0 <memchr>
 800a97c:	2800      	cmp	r0, #0
 800a97e:	d036      	beq.n	800a9ee <_svfiprintf_r+0x1d2>
 800a980:	4b21      	ldr	r3, [pc, #132]	@ (800aa08 <_svfiprintf_r+0x1ec>)
 800a982:	bb1b      	cbnz	r3, 800a9cc <_svfiprintf_r+0x1b0>
 800a984:	9b03      	ldr	r3, [sp, #12]
 800a986:	3307      	adds	r3, #7
 800a988:	f023 0307 	bic.w	r3, r3, #7
 800a98c:	3308      	adds	r3, #8
 800a98e:	9303      	str	r3, [sp, #12]
 800a990:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a992:	4433      	add	r3, r6
 800a994:	9309      	str	r3, [sp, #36]	@ 0x24
 800a996:	e76a      	b.n	800a86e <_svfiprintf_r+0x52>
 800a998:	fb0c 3202 	mla	r2, ip, r2, r3
 800a99c:	460c      	mov	r4, r1
 800a99e:	2001      	movs	r0, #1
 800a9a0:	e7a8      	b.n	800a8f4 <_svfiprintf_r+0xd8>
 800a9a2:	2300      	movs	r3, #0
 800a9a4:	3401      	adds	r4, #1
 800a9a6:	9305      	str	r3, [sp, #20]
 800a9a8:	4619      	mov	r1, r3
 800a9aa:	f04f 0c0a 	mov.w	ip, #10
 800a9ae:	4620      	mov	r0, r4
 800a9b0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a9b4:	3a30      	subs	r2, #48	@ 0x30
 800a9b6:	2a09      	cmp	r2, #9
 800a9b8:	d903      	bls.n	800a9c2 <_svfiprintf_r+0x1a6>
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	d0c6      	beq.n	800a94c <_svfiprintf_r+0x130>
 800a9be:	9105      	str	r1, [sp, #20]
 800a9c0:	e7c4      	b.n	800a94c <_svfiprintf_r+0x130>
 800a9c2:	fb0c 2101 	mla	r1, ip, r1, r2
 800a9c6:	4604      	mov	r4, r0
 800a9c8:	2301      	movs	r3, #1
 800a9ca:	e7f0      	b.n	800a9ae <_svfiprintf_r+0x192>
 800a9cc:	ab03      	add	r3, sp, #12
 800a9ce:	9300      	str	r3, [sp, #0]
 800a9d0:	462a      	mov	r2, r5
 800a9d2:	4b0e      	ldr	r3, [pc, #56]	@ (800aa0c <_svfiprintf_r+0x1f0>)
 800a9d4:	a904      	add	r1, sp, #16
 800a9d6:	4638      	mov	r0, r7
 800a9d8:	f3af 8000 	nop.w
 800a9dc:	1c42      	adds	r2, r0, #1
 800a9de:	4606      	mov	r6, r0
 800a9e0:	d1d6      	bne.n	800a990 <_svfiprintf_r+0x174>
 800a9e2:	89ab      	ldrh	r3, [r5, #12]
 800a9e4:	065b      	lsls	r3, r3, #25
 800a9e6:	f53f af2d 	bmi.w	800a844 <_svfiprintf_r+0x28>
 800a9ea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a9ec:	e72c      	b.n	800a848 <_svfiprintf_r+0x2c>
 800a9ee:	ab03      	add	r3, sp, #12
 800a9f0:	9300      	str	r3, [sp, #0]
 800a9f2:	462a      	mov	r2, r5
 800a9f4:	4b05      	ldr	r3, [pc, #20]	@ (800aa0c <_svfiprintf_r+0x1f0>)
 800a9f6:	a904      	add	r1, sp, #16
 800a9f8:	4638      	mov	r0, r7
 800a9fa:	f000 f879 	bl	800aaf0 <_printf_i>
 800a9fe:	e7ed      	b.n	800a9dc <_svfiprintf_r+0x1c0>
 800aa00:	0800c538 	.word	0x0800c538
 800aa04:	0800c542 	.word	0x0800c542
 800aa08:	00000000 	.word	0x00000000
 800aa0c:	0800a765 	.word	0x0800a765
 800aa10:	0800c53e 	.word	0x0800c53e

0800aa14 <_printf_common>:
 800aa14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aa18:	4616      	mov	r6, r2
 800aa1a:	4698      	mov	r8, r3
 800aa1c:	688a      	ldr	r2, [r1, #8]
 800aa1e:	690b      	ldr	r3, [r1, #16]
 800aa20:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800aa24:	4293      	cmp	r3, r2
 800aa26:	bfb8      	it	lt
 800aa28:	4613      	movlt	r3, r2
 800aa2a:	6033      	str	r3, [r6, #0]
 800aa2c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800aa30:	4607      	mov	r7, r0
 800aa32:	460c      	mov	r4, r1
 800aa34:	b10a      	cbz	r2, 800aa3a <_printf_common+0x26>
 800aa36:	3301      	adds	r3, #1
 800aa38:	6033      	str	r3, [r6, #0]
 800aa3a:	6823      	ldr	r3, [r4, #0]
 800aa3c:	0699      	lsls	r1, r3, #26
 800aa3e:	bf42      	ittt	mi
 800aa40:	6833      	ldrmi	r3, [r6, #0]
 800aa42:	3302      	addmi	r3, #2
 800aa44:	6033      	strmi	r3, [r6, #0]
 800aa46:	6825      	ldr	r5, [r4, #0]
 800aa48:	f015 0506 	ands.w	r5, r5, #6
 800aa4c:	d106      	bne.n	800aa5c <_printf_common+0x48>
 800aa4e:	f104 0a19 	add.w	sl, r4, #25
 800aa52:	68e3      	ldr	r3, [r4, #12]
 800aa54:	6832      	ldr	r2, [r6, #0]
 800aa56:	1a9b      	subs	r3, r3, r2
 800aa58:	42ab      	cmp	r3, r5
 800aa5a:	dc26      	bgt.n	800aaaa <_printf_common+0x96>
 800aa5c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800aa60:	6822      	ldr	r2, [r4, #0]
 800aa62:	3b00      	subs	r3, #0
 800aa64:	bf18      	it	ne
 800aa66:	2301      	movne	r3, #1
 800aa68:	0692      	lsls	r2, r2, #26
 800aa6a:	d42b      	bmi.n	800aac4 <_printf_common+0xb0>
 800aa6c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800aa70:	4641      	mov	r1, r8
 800aa72:	4638      	mov	r0, r7
 800aa74:	47c8      	blx	r9
 800aa76:	3001      	adds	r0, #1
 800aa78:	d01e      	beq.n	800aab8 <_printf_common+0xa4>
 800aa7a:	6823      	ldr	r3, [r4, #0]
 800aa7c:	6922      	ldr	r2, [r4, #16]
 800aa7e:	f003 0306 	and.w	r3, r3, #6
 800aa82:	2b04      	cmp	r3, #4
 800aa84:	bf02      	ittt	eq
 800aa86:	68e5      	ldreq	r5, [r4, #12]
 800aa88:	6833      	ldreq	r3, [r6, #0]
 800aa8a:	1aed      	subeq	r5, r5, r3
 800aa8c:	68a3      	ldr	r3, [r4, #8]
 800aa8e:	bf0c      	ite	eq
 800aa90:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800aa94:	2500      	movne	r5, #0
 800aa96:	4293      	cmp	r3, r2
 800aa98:	bfc4      	itt	gt
 800aa9a:	1a9b      	subgt	r3, r3, r2
 800aa9c:	18ed      	addgt	r5, r5, r3
 800aa9e:	2600      	movs	r6, #0
 800aaa0:	341a      	adds	r4, #26
 800aaa2:	42b5      	cmp	r5, r6
 800aaa4:	d11a      	bne.n	800aadc <_printf_common+0xc8>
 800aaa6:	2000      	movs	r0, #0
 800aaa8:	e008      	b.n	800aabc <_printf_common+0xa8>
 800aaaa:	2301      	movs	r3, #1
 800aaac:	4652      	mov	r2, sl
 800aaae:	4641      	mov	r1, r8
 800aab0:	4638      	mov	r0, r7
 800aab2:	47c8      	blx	r9
 800aab4:	3001      	adds	r0, #1
 800aab6:	d103      	bne.n	800aac0 <_printf_common+0xac>
 800aab8:	f04f 30ff 	mov.w	r0, #4294967295
 800aabc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aac0:	3501      	adds	r5, #1
 800aac2:	e7c6      	b.n	800aa52 <_printf_common+0x3e>
 800aac4:	18e1      	adds	r1, r4, r3
 800aac6:	1c5a      	adds	r2, r3, #1
 800aac8:	2030      	movs	r0, #48	@ 0x30
 800aaca:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800aace:	4422      	add	r2, r4
 800aad0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800aad4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800aad8:	3302      	adds	r3, #2
 800aada:	e7c7      	b.n	800aa6c <_printf_common+0x58>
 800aadc:	2301      	movs	r3, #1
 800aade:	4622      	mov	r2, r4
 800aae0:	4641      	mov	r1, r8
 800aae2:	4638      	mov	r0, r7
 800aae4:	47c8      	blx	r9
 800aae6:	3001      	adds	r0, #1
 800aae8:	d0e6      	beq.n	800aab8 <_printf_common+0xa4>
 800aaea:	3601      	adds	r6, #1
 800aaec:	e7d9      	b.n	800aaa2 <_printf_common+0x8e>
	...

0800aaf0 <_printf_i>:
 800aaf0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800aaf4:	7e0f      	ldrb	r7, [r1, #24]
 800aaf6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800aaf8:	2f78      	cmp	r7, #120	@ 0x78
 800aafa:	4691      	mov	r9, r2
 800aafc:	4680      	mov	r8, r0
 800aafe:	460c      	mov	r4, r1
 800ab00:	469a      	mov	sl, r3
 800ab02:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800ab06:	d807      	bhi.n	800ab18 <_printf_i+0x28>
 800ab08:	2f62      	cmp	r7, #98	@ 0x62
 800ab0a:	d80a      	bhi.n	800ab22 <_printf_i+0x32>
 800ab0c:	2f00      	cmp	r7, #0
 800ab0e:	f000 80d1 	beq.w	800acb4 <_printf_i+0x1c4>
 800ab12:	2f58      	cmp	r7, #88	@ 0x58
 800ab14:	f000 80b8 	beq.w	800ac88 <_printf_i+0x198>
 800ab18:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ab1c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800ab20:	e03a      	b.n	800ab98 <_printf_i+0xa8>
 800ab22:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800ab26:	2b15      	cmp	r3, #21
 800ab28:	d8f6      	bhi.n	800ab18 <_printf_i+0x28>
 800ab2a:	a101      	add	r1, pc, #4	@ (adr r1, 800ab30 <_printf_i+0x40>)
 800ab2c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ab30:	0800ab89 	.word	0x0800ab89
 800ab34:	0800ab9d 	.word	0x0800ab9d
 800ab38:	0800ab19 	.word	0x0800ab19
 800ab3c:	0800ab19 	.word	0x0800ab19
 800ab40:	0800ab19 	.word	0x0800ab19
 800ab44:	0800ab19 	.word	0x0800ab19
 800ab48:	0800ab9d 	.word	0x0800ab9d
 800ab4c:	0800ab19 	.word	0x0800ab19
 800ab50:	0800ab19 	.word	0x0800ab19
 800ab54:	0800ab19 	.word	0x0800ab19
 800ab58:	0800ab19 	.word	0x0800ab19
 800ab5c:	0800ac9b 	.word	0x0800ac9b
 800ab60:	0800abc7 	.word	0x0800abc7
 800ab64:	0800ac55 	.word	0x0800ac55
 800ab68:	0800ab19 	.word	0x0800ab19
 800ab6c:	0800ab19 	.word	0x0800ab19
 800ab70:	0800acbd 	.word	0x0800acbd
 800ab74:	0800ab19 	.word	0x0800ab19
 800ab78:	0800abc7 	.word	0x0800abc7
 800ab7c:	0800ab19 	.word	0x0800ab19
 800ab80:	0800ab19 	.word	0x0800ab19
 800ab84:	0800ac5d 	.word	0x0800ac5d
 800ab88:	6833      	ldr	r3, [r6, #0]
 800ab8a:	1d1a      	adds	r2, r3, #4
 800ab8c:	681b      	ldr	r3, [r3, #0]
 800ab8e:	6032      	str	r2, [r6, #0]
 800ab90:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ab94:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800ab98:	2301      	movs	r3, #1
 800ab9a:	e09c      	b.n	800acd6 <_printf_i+0x1e6>
 800ab9c:	6833      	ldr	r3, [r6, #0]
 800ab9e:	6820      	ldr	r0, [r4, #0]
 800aba0:	1d19      	adds	r1, r3, #4
 800aba2:	6031      	str	r1, [r6, #0]
 800aba4:	0606      	lsls	r6, r0, #24
 800aba6:	d501      	bpl.n	800abac <_printf_i+0xbc>
 800aba8:	681d      	ldr	r5, [r3, #0]
 800abaa:	e003      	b.n	800abb4 <_printf_i+0xc4>
 800abac:	0645      	lsls	r5, r0, #25
 800abae:	d5fb      	bpl.n	800aba8 <_printf_i+0xb8>
 800abb0:	f9b3 5000 	ldrsh.w	r5, [r3]
 800abb4:	2d00      	cmp	r5, #0
 800abb6:	da03      	bge.n	800abc0 <_printf_i+0xd0>
 800abb8:	232d      	movs	r3, #45	@ 0x2d
 800abba:	426d      	negs	r5, r5
 800abbc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800abc0:	4858      	ldr	r0, [pc, #352]	@ (800ad24 <_printf_i+0x234>)
 800abc2:	230a      	movs	r3, #10
 800abc4:	e011      	b.n	800abea <_printf_i+0xfa>
 800abc6:	6821      	ldr	r1, [r4, #0]
 800abc8:	6833      	ldr	r3, [r6, #0]
 800abca:	0608      	lsls	r0, r1, #24
 800abcc:	f853 5b04 	ldr.w	r5, [r3], #4
 800abd0:	d402      	bmi.n	800abd8 <_printf_i+0xe8>
 800abd2:	0649      	lsls	r1, r1, #25
 800abd4:	bf48      	it	mi
 800abd6:	b2ad      	uxthmi	r5, r5
 800abd8:	2f6f      	cmp	r7, #111	@ 0x6f
 800abda:	4852      	ldr	r0, [pc, #328]	@ (800ad24 <_printf_i+0x234>)
 800abdc:	6033      	str	r3, [r6, #0]
 800abde:	bf14      	ite	ne
 800abe0:	230a      	movne	r3, #10
 800abe2:	2308      	moveq	r3, #8
 800abe4:	2100      	movs	r1, #0
 800abe6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800abea:	6866      	ldr	r6, [r4, #4]
 800abec:	60a6      	str	r6, [r4, #8]
 800abee:	2e00      	cmp	r6, #0
 800abf0:	db05      	blt.n	800abfe <_printf_i+0x10e>
 800abf2:	6821      	ldr	r1, [r4, #0]
 800abf4:	432e      	orrs	r6, r5
 800abf6:	f021 0104 	bic.w	r1, r1, #4
 800abfa:	6021      	str	r1, [r4, #0]
 800abfc:	d04b      	beq.n	800ac96 <_printf_i+0x1a6>
 800abfe:	4616      	mov	r6, r2
 800ac00:	fbb5 f1f3 	udiv	r1, r5, r3
 800ac04:	fb03 5711 	mls	r7, r3, r1, r5
 800ac08:	5dc7      	ldrb	r7, [r0, r7]
 800ac0a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800ac0e:	462f      	mov	r7, r5
 800ac10:	42bb      	cmp	r3, r7
 800ac12:	460d      	mov	r5, r1
 800ac14:	d9f4      	bls.n	800ac00 <_printf_i+0x110>
 800ac16:	2b08      	cmp	r3, #8
 800ac18:	d10b      	bne.n	800ac32 <_printf_i+0x142>
 800ac1a:	6823      	ldr	r3, [r4, #0]
 800ac1c:	07df      	lsls	r7, r3, #31
 800ac1e:	d508      	bpl.n	800ac32 <_printf_i+0x142>
 800ac20:	6923      	ldr	r3, [r4, #16]
 800ac22:	6861      	ldr	r1, [r4, #4]
 800ac24:	4299      	cmp	r1, r3
 800ac26:	bfde      	ittt	le
 800ac28:	2330      	movle	r3, #48	@ 0x30
 800ac2a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800ac2e:	f106 36ff 	addle.w	r6, r6, #4294967295
 800ac32:	1b92      	subs	r2, r2, r6
 800ac34:	6122      	str	r2, [r4, #16]
 800ac36:	f8cd a000 	str.w	sl, [sp]
 800ac3a:	464b      	mov	r3, r9
 800ac3c:	aa03      	add	r2, sp, #12
 800ac3e:	4621      	mov	r1, r4
 800ac40:	4640      	mov	r0, r8
 800ac42:	f7ff fee7 	bl	800aa14 <_printf_common>
 800ac46:	3001      	adds	r0, #1
 800ac48:	d14a      	bne.n	800ace0 <_printf_i+0x1f0>
 800ac4a:	f04f 30ff 	mov.w	r0, #4294967295
 800ac4e:	b004      	add	sp, #16
 800ac50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ac54:	6823      	ldr	r3, [r4, #0]
 800ac56:	f043 0320 	orr.w	r3, r3, #32
 800ac5a:	6023      	str	r3, [r4, #0]
 800ac5c:	4832      	ldr	r0, [pc, #200]	@ (800ad28 <_printf_i+0x238>)
 800ac5e:	2778      	movs	r7, #120	@ 0x78
 800ac60:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800ac64:	6823      	ldr	r3, [r4, #0]
 800ac66:	6831      	ldr	r1, [r6, #0]
 800ac68:	061f      	lsls	r7, r3, #24
 800ac6a:	f851 5b04 	ldr.w	r5, [r1], #4
 800ac6e:	d402      	bmi.n	800ac76 <_printf_i+0x186>
 800ac70:	065f      	lsls	r7, r3, #25
 800ac72:	bf48      	it	mi
 800ac74:	b2ad      	uxthmi	r5, r5
 800ac76:	6031      	str	r1, [r6, #0]
 800ac78:	07d9      	lsls	r1, r3, #31
 800ac7a:	bf44      	itt	mi
 800ac7c:	f043 0320 	orrmi.w	r3, r3, #32
 800ac80:	6023      	strmi	r3, [r4, #0]
 800ac82:	b11d      	cbz	r5, 800ac8c <_printf_i+0x19c>
 800ac84:	2310      	movs	r3, #16
 800ac86:	e7ad      	b.n	800abe4 <_printf_i+0xf4>
 800ac88:	4826      	ldr	r0, [pc, #152]	@ (800ad24 <_printf_i+0x234>)
 800ac8a:	e7e9      	b.n	800ac60 <_printf_i+0x170>
 800ac8c:	6823      	ldr	r3, [r4, #0]
 800ac8e:	f023 0320 	bic.w	r3, r3, #32
 800ac92:	6023      	str	r3, [r4, #0]
 800ac94:	e7f6      	b.n	800ac84 <_printf_i+0x194>
 800ac96:	4616      	mov	r6, r2
 800ac98:	e7bd      	b.n	800ac16 <_printf_i+0x126>
 800ac9a:	6833      	ldr	r3, [r6, #0]
 800ac9c:	6825      	ldr	r5, [r4, #0]
 800ac9e:	6961      	ldr	r1, [r4, #20]
 800aca0:	1d18      	adds	r0, r3, #4
 800aca2:	6030      	str	r0, [r6, #0]
 800aca4:	062e      	lsls	r6, r5, #24
 800aca6:	681b      	ldr	r3, [r3, #0]
 800aca8:	d501      	bpl.n	800acae <_printf_i+0x1be>
 800acaa:	6019      	str	r1, [r3, #0]
 800acac:	e002      	b.n	800acb4 <_printf_i+0x1c4>
 800acae:	0668      	lsls	r0, r5, #25
 800acb0:	d5fb      	bpl.n	800acaa <_printf_i+0x1ba>
 800acb2:	8019      	strh	r1, [r3, #0]
 800acb4:	2300      	movs	r3, #0
 800acb6:	6123      	str	r3, [r4, #16]
 800acb8:	4616      	mov	r6, r2
 800acba:	e7bc      	b.n	800ac36 <_printf_i+0x146>
 800acbc:	6833      	ldr	r3, [r6, #0]
 800acbe:	1d1a      	adds	r2, r3, #4
 800acc0:	6032      	str	r2, [r6, #0]
 800acc2:	681e      	ldr	r6, [r3, #0]
 800acc4:	6862      	ldr	r2, [r4, #4]
 800acc6:	2100      	movs	r1, #0
 800acc8:	4630      	mov	r0, r6
 800acca:	f7f5 fa81 	bl	80001d0 <memchr>
 800acce:	b108      	cbz	r0, 800acd4 <_printf_i+0x1e4>
 800acd0:	1b80      	subs	r0, r0, r6
 800acd2:	6060      	str	r0, [r4, #4]
 800acd4:	6863      	ldr	r3, [r4, #4]
 800acd6:	6123      	str	r3, [r4, #16]
 800acd8:	2300      	movs	r3, #0
 800acda:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800acde:	e7aa      	b.n	800ac36 <_printf_i+0x146>
 800ace0:	6923      	ldr	r3, [r4, #16]
 800ace2:	4632      	mov	r2, r6
 800ace4:	4649      	mov	r1, r9
 800ace6:	4640      	mov	r0, r8
 800ace8:	47d0      	blx	sl
 800acea:	3001      	adds	r0, #1
 800acec:	d0ad      	beq.n	800ac4a <_printf_i+0x15a>
 800acee:	6823      	ldr	r3, [r4, #0]
 800acf0:	079b      	lsls	r3, r3, #30
 800acf2:	d413      	bmi.n	800ad1c <_printf_i+0x22c>
 800acf4:	68e0      	ldr	r0, [r4, #12]
 800acf6:	9b03      	ldr	r3, [sp, #12]
 800acf8:	4298      	cmp	r0, r3
 800acfa:	bfb8      	it	lt
 800acfc:	4618      	movlt	r0, r3
 800acfe:	e7a6      	b.n	800ac4e <_printf_i+0x15e>
 800ad00:	2301      	movs	r3, #1
 800ad02:	4632      	mov	r2, r6
 800ad04:	4649      	mov	r1, r9
 800ad06:	4640      	mov	r0, r8
 800ad08:	47d0      	blx	sl
 800ad0a:	3001      	adds	r0, #1
 800ad0c:	d09d      	beq.n	800ac4a <_printf_i+0x15a>
 800ad0e:	3501      	adds	r5, #1
 800ad10:	68e3      	ldr	r3, [r4, #12]
 800ad12:	9903      	ldr	r1, [sp, #12]
 800ad14:	1a5b      	subs	r3, r3, r1
 800ad16:	42ab      	cmp	r3, r5
 800ad18:	dcf2      	bgt.n	800ad00 <_printf_i+0x210>
 800ad1a:	e7eb      	b.n	800acf4 <_printf_i+0x204>
 800ad1c:	2500      	movs	r5, #0
 800ad1e:	f104 0619 	add.w	r6, r4, #25
 800ad22:	e7f5      	b.n	800ad10 <_printf_i+0x220>
 800ad24:	0800c549 	.word	0x0800c549
 800ad28:	0800c55a 	.word	0x0800c55a

0800ad2c <memmove>:
 800ad2c:	4288      	cmp	r0, r1
 800ad2e:	b510      	push	{r4, lr}
 800ad30:	eb01 0402 	add.w	r4, r1, r2
 800ad34:	d902      	bls.n	800ad3c <memmove+0x10>
 800ad36:	4284      	cmp	r4, r0
 800ad38:	4623      	mov	r3, r4
 800ad3a:	d807      	bhi.n	800ad4c <memmove+0x20>
 800ad3c:	1e43      	subs	r3, r0, #1
 800ad3e:	42a1      	cmp	r1, r4
 800ad40:	d008      	beq.n	800ad54 <memmove+0x28>
 800ad42:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ad46:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ad4a:	e7f8      	b.n	800ad3e <memmove+0x12>
 800ad4c:	4402      	add	r2, r0
 800ad4e:	4601      	mov	r1, r0
 800ad50:	428a      	cmp	r2, r1
 800ad52:	d100      	bne.n	800ad56 <memmove+0x2a>
 800ad54:	bd10      	pop	{r4, pc}
 800ad56:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ad5a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ad5e:	e7f7      	b.n	800ad50 <memmove+0x24>

0800ad60 <_sbrk_r>:
 800ad60:	b538      	push	{r3, r4, r5, lr}
 800ad62:	4d06      	ldr	r5, [pc, #24]	@ (800ad7c <_sbrk_r+0x1c>)
 800ad64:	2300      	movs	r3, #0
 800ad66:	4604      	mov	r4, r0
 800ad68:	4608      	mov	r0, r1
 800ad6a:	602b      	str	r3, [r5, #0]
 800ad6c:	f7f6 fe54 	bl	8001a18 <_sbrk>
 800ad70:	1c43      	adds	r3, r0, #1
 800ad72:	d102      	bne.n	800ad7a <_sbrk_r+0x1a>
 800ad74:	682b      	ldr	r3, [r5, #0]
 800ad76:	b103      	cbz	r3, 800ad7a <_sbrk_r+0x1a>
 800ad78:	6023      	str	r3, [r4, #0]
 800ad7a:	bd38      	pop	{r3, r4, r5, pc}
 800ad7c:	20005434 	.word	0x20005434

0800ad80 <_realloc_r>:
 800ad80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad84:	4607      	mov	r7, r0
 800ad86:	4614      	mov	r4, r2
 800ad88:	460d      	mov	r5, r1
 800ad8a:	b921      	cbnz	r1, 800ad96 <_realloc_r+0x16>
 800ad8c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ad90:	4611      	mov	r1, r2
 800ad92:	f7ff bc5b 	b.w	800a64c <_malloc_r>
 800ad96:	b92a      	cbnz	r2, 800ada4 <_realloc_r+0x24>
 800ad98:	f7ff fbec 	bl	800a574 <_free_r>
 800ad9c:	4625      	mov	r5, r4
 800ad9e:	4628      	mov	r0, r5
 800ada0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ada4:	f000 f81a 	bl	800addc <_malloc_usable_size_r>
 800ada8:	4284      	cmp	r4, r0
 800adaa:	4606      	mov	r6, r0
 800adac:	d802      	bhi.n	800adb4 <_realloc_r+0x34>
 800adae:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800adb2:	d8f4      	bhi.n	800ad9e <_realloc_r+0x1e>
 800adb4:	4621      	mov	r1, r4
 800adb6:	4638      	mov	r0, r7
 800adb8:	f7ff fc48 	bl	800a64c <_malloc_r>
 800adbc:	4680      	mov	r8, r0
 800adbe:	b908      	cbnz	r0, 800adc4 <_realloc_r+0x44>
 800adc0:	4645      	mov	r5, r8
 800adc2:	e7ec      	b.n	800ad9e <_realloc_r+0x1e>
 800adc4:	42b4      	cmp	r4, r6
 800adc6:	4622      	mov	r2, r4
 800adc8:	4629      	mov	r1, r5
 800adca:	bf28      	it	cs
 800adcc:	4632      	movcs	r2, r6
 800adce:	f7ff fbc3 	bl	800a558 <memcpy>
 800add2:	4629      	mov	r1, r5
 800add4:	4638      	mov	r0, r7
 800add6:	f7ff fbcd 	bl	800a574 <_free_r>
 800adda:	e7f1      	b.n	800adc0 <_realloc_r+0x40>

0800addc <_malloc_usable_size_r>:
 800addc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ade0:	1f18      	subs	r0, r3, #4
 800ade2:	2b00      	cmp	r3, #0
 800ade4:	bfbc      	itt	lt
 800ade6:	580b      	ldrlt	r3, [r1, r0]
 800ade8:	18c0      	addlt	r0, r0, r3
 800adea:	4770      	bx	lr

0800adec <_init>:
 800adec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800adee:	bf00      	nop
 800adf0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800adf2:	bc08      	pop	{r3}
 800adf4:	469e      	mov	lr, r3
 800adf6:	4770      	bx	lr

0800adf8 <_fini>:
 800adf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800adfa:	bf00      	nop
 800adfc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800adfe:	bc08      	pop	{r3}
 800ae00:	469e      	mov	lr, r3
 800ae02:	4770      	bx	lr
