#ifndef __SRP_1XRTT_CMIF_H__
#define __SRP_1XRTT_CMIF_H__

#include "reg_access.h"
#include "c2k_base_addr_cmif.h"

#define CMIF_SRP_1XRTT_REG_BASE                                       (CMIF_RAKE_SRP_1XRTT_OFFSET)
#define CMIF_RXSRP_CTRL                                               (CMIF_SRP_1XRTT_REG_BASE + 0x0000)
#define CMIF_RXSRP_SEC_SET_ID_0                                       (CMIF_SRP_1XRTT_REG_BASE + 0x0004)
#define CMIF_RXSRP_SEC_SET_ID_1                                       (CMIF_SRP_1XRTT_REG_BASE + 0x0008)
#define CMIF_RXSRP_SCH_SET_ID                                         (CMIF_SRP_1XRTT_REG_BASE + 0x000c)
#define CMIF_RXSRP_FPC_CONFIG                                         (CMIF_SRP_1XRTT_REG_BASE + 0x0010)
#define CMIF_RXSRP_RPC_CONFIG                                         (CMIF_SRP_1XRTT_REG_BASE + 0x0014)
#define CMIF_RXSRP_FPC_SUB_CH_GAIN                                    (CMIF_SRP_1XRTT_REG_BASE + 0x0018)
#define CMIF_RXSRP_FCH_TSHD_SETPOINT                                  (CMIF_SRP_1XRTT_REG_BASE + 0x001c)
#define CMIF_RXSRP_SCH_TSHD_SETPOINT                                  (CMIF_SRP_1XRTT_REG_BASE + 0x0020)
#define CMIF_RXSRP_FCH_PCB                                            (CMIF_SRP_1XRTT_REG_BASE + 0x0024)
#define CMIF_RXSRP_SCH_PCB                                            (CMIF_SRP_1XRTT_REG_BASE + 0x0028)
#define CMIF_RXSRP_RPC_PCB(i)                                         (CMIF_SRP_1XRTT_REG_BASE + 0x002c + ((i) * 0x4))
#define CMIF_RXSRP_EBNT                                               (CMIF_SRP_1XRTT_REG_BASE + 0x0044)
#define CMIF_RXSRP_ACK_MASK                                           (CMIF_SRP_1XRTT_REG_BASE + 0x0048)
#define CMIF_RXSRP_THOLD_ACKCH                                        (CMIF_SRP_1XRTT_REG_BASE + 0x004C)
#define CMIF_RXSRP_ACK_DECISION                                       (CMIF_SRP_1XRTT_REG_BASE + 0x0050)
#define CMIF_RXSRP_ACTIVE_SEC_NUM                                     (CMIF_SRP_1XRTT_REG_BASE + 0x0054)
#define CMIF_RXSRP_DATA_RATE                                          (CMIF_SRP_1XRTT_REG_BASE + 0x0058)
#define CMIF_RXSRP_RPC_TSHD_SETPOINT                                  (CMIF_SRP_1XRTT_REG_BASE + 0x005c)
#define CMIF_RXSRP_PILOT_EBNT                                         (CMIF_SRP_1XRTT_REG_BASE + 0x0060)
#define CMIF_RXSRP_ALPHA_PEST_PCG                                     (CMIF_SRP_1XRTT_REG_BASE + 0x0064)
#define CMIF_RXSRP_ALPHA_NEST_PCG                                     (CMIF_SRP_1XRTT_REG_BASE + 0x0068)
#define CMIF_RXSRP_ALPHA_FCH_PCG                                      (CMIF_SRP_1XRTT_REG_BASE + 0x006C)
#define CMIF_RXSRP_ALPHA_SCH_PCG                                      (CMIF_SRP_1XRTT_REG_BASE + 0x0070)
#define CMIF_RXSRP_EIB                                                (CMIF_SRP_1XRTT_REG_BASE + 0x0074)
#define CMIF_RXSRP_FPC_RELIABLE                                       (CMIF_SRP_1XRTT_REG_BASE + 0x0078)
#define CMIF_RXSRP_RG_RPC_TRIG_EN                                     (CMIF_SRP_1XRTT_REG_BASE + 0x007C)

#define M_CMIF_RXSRP_CTRL_RD()                                        REG_READ(CMIF_RXSRP_CTRL)
#define M_CMIF_RXSRP_SEC_SET_ID_0_RD()                                REG_READ(CMIF_RXSRP_SEC_SET_ID_0)
#define M_CMIF_RXSRP_SEC_SET_ID_1_RD()                                REG_READ(CMIF_RXSRP_SEC_SET_ID_1)
#define M_CMIF_RXSRP_SCH_SET_ID_RD()                                  REG_READ(CMIF_RXSRP_SCH_SET_ID)
#define M_CMIF_RXSRP_FPC_CONFIG_RD()                                  REG_READ(CMIF_RXSRP_FPC_CONFIG)
#define M_CMIF_RXSRP_RPC_CONFIG_RD()                                  REG_READ(CMIF_RXSRP_RPC_CONFIG)
#define M_CMIF_RXSRP_FPC_SUB_CH_GAIN_RD()                             REG_READ(CMIF_RXSRP_FPC_SUB_CH_GAIN)
#define M_CMIF_RXSRP_FCH_TSHD_SETPOINT_RD()                           REG_READ(CMIF_RXSRP_FCH_TSHD_SETPOINT)
#define M_CMIF_RXSRP_SCH_TSHD_SETPOINT_RD()                           REG_READ(CMIF_RXSRP_SCH_TSHD_SETPOINT)
#define M_CMIF_RXSRP_FCH_PCB_RD()                                     REG_READ(CMIF_RXSRP_FCH_PCB)
#define M_CMIF_RXSRP_SCH_PCB_RD()                                     REG_READ(CMIF_RXSRP_SCH_PCB)
#define M_CMIF_RXSRP_RPC_PCB_RD(i)                                    REG_READ(CMIF_RXSRP_RPC_PCB(i))
#define M_CMIF_RXSRP_EBNT_RD()                                        REG_READ(CMIF_RXSRP_EBNT)
#define M_CMIF_RXSRP_ACK_MASK_RD()                                    REG_READ(CMIF_RXSRP_ACK_MASK)
#define M_CMIF_RXSRP_THOLD_ACKCH_RD()                                 REG_READ(CMIF_RXSRP_THOLD_ACKCH)
#define M_CMIF_RXSRP_ACK_DECISION_RD()                                REG_READ(CMIF_RXSRP_ACK_DECISION)
#define M_CMIF_RXSRP_ACTIVE_SEC_NUM_RD()                              REG_READ(CMIF_RXSRP_ACTIVE_SEC_NUM)
#define M_CMIF_RXSRP_DATA_RATE_RD()                                   REG_READ(CMIF_RXSRP_DATA_RATE)
#define M_CMIF_RXSRP_RPC_TSHD_SETPOINT_RD()                           REG_READ(CMIF_RXSRP_RPC_TSHD_SETPOINT)
#define M_CMIF_RXSRP_PILOT_EBNT_RD()                                  REG_READ(CMIF_RXSRP_PILOT_EBNT)
#define M_CMIF_RXSRP_ALPHA_PEST_PCG_RD()                              REG_READ(CMIF_RXSRP_ALPHA_PEST_PCG)
#define M_CMIF_RXSRP_ALPHA_NEST_PCG_RD()                              REG_READ(CMIF_RXSRP_ALPHA_NEST_PCG)
#define M_CMIF_RXSRP_ALPHA_FCH_PCG_RD()                               REG_READ(CMIF_RXSRP_ALPHA_FCH_PCG)
#define M_CMIF_RXSRP_ALPHA_SCH_PCG_RD()                               REG_READ(CMIF_RXSRP_ALPHA_SCH_PCG)
#define M_CMIF_RXSRP_EIB_RD()                                         REG_READ(CMIF_RXSRP_EIB)
#define M_CMIF_RXSRP_FPC_RELIABLE_RD()                                REG_READ(CMIF_RXSRP_FPC_RELIABLE)
#define M_CMIF_RXSRP_RG_RPC_TRIG_EN_RD()                              REG_READ(CMIF_RXSRP_RG_RPC_TRIG_EN)

#define M_CMIF_RXSRP_CTRL_WR(reg)                                     REG_WRITE(CMIF_RXSRP_CTRL, reg)
#define M_CMIF_RXSRP_SEC_SET_ID_0_WR(reg)                             REG_WRITE(CMIF_RXSRP_SEC_SET_ID_0, reg)
#define M_CMIF_RXSRP_SEC_SET_ID_1_WR(reg)                             REG_WRITE(CMIF_RXSRP_SEC_SET_ID_1, reg)
#define M_CMIF_RXSRP_SCH_SET_ID_WR(reg)                               REG_WRITE(CMIF_RXSRP_SCH_SET_ID, reg)
#define M_CMIF_RXSRP_FPC_CONFIG_WR(reg)                               REG_WRITE(CMIF_RXSRP_FPC_CONFIG, reg)
#define M_CMIF_RXSRP_RPC_CONFIG_WR(reg)                               REG_WRITE(CMIF_RXSRP_RPC_CONFIG, reg)
#define M_CMIF_RXSRP_FPC_SUB_CH_GAIN_WR(reg)                          REG_WRITE(CMIF_RXSRP_FPC_SUB_CH_GAIN, reg)
#define M_CMIF_RXSRP_FCH_TSHD_SETPOINT_WR(reg)                        REG_WRITE(CMIF_RXSRP_FCH_TSHD_SETPOINT, reg)
#define M_CMIF_RXSRP_SCH_TSHD_SETPOINT_WR(reg)                        REG_WRITE(CMIF_RXSRP_SCH_TSHD_SETPOINT, reg)
#define M_CMIF_RXSRP_FCH_PCB_WR(reg)                                  REG_WRITE(CMIF_RXSRP_FCH_PCB, reg)
#define M_CMIF_RXSRP_SCH_PCB_WR(reg)                                  REG_WRITE(CMIF_RXSRP_SCH_PCB, reg)
#define M_CMIF_RXSRP_RPC_PCB_WR(i, reg)                               REG_WRITE(CMIF_RXSRP_RPC_PCB(i), reg)
#define M_CMIF_RXSRP_EBNT_WR(reg)                                     REG_WRITE(CMIF_RXSRP_EBNT, reg)
#define M_CMIF_RXSRP_ACK_MASK_WR(reg)                                 REG_WRITE(CMIF_RXSRP_ACK_MASK, reg)
#define M_CMIF_RXSRP_THOLD_ACKCH_WR(reg)                              REG_WRITE(CMIF_RXSRP_THOLD_ACKCH, reg)
#define M_CMIF_RXSRP_ACK_DECISION_WR(reg)                             REG_WRITE(CMIF_RXSRP_ACK_DECISION, reg)
#define M_CMIF_RXSRP_ACTIVE_SEC_NUM_WR(reg)                           REG_WRITE(CMIF_RXSRP_ACTIVE_SEC_NUM, reg)
#define M_CMIF_RXSRP_DATA_RATE_WR(reg)                                REG_WRITE(CMIF_RXSRP_DATA_RATE, reg)
#define M_CMIF_RXSRP_RPC_TSHD_SETPOINT_WR(reg)                        REG_WRITE(CMIF_RXSRP_RPC_TSHD_SETPOINT, reg)
#define M_CMIF_RXSRP_PILOT_EBNT_WR(reg)                               REG_WRITE(CMIF_RXSRP_PILOT_EBNT, reg)
#define M_CMIF_RXSRP_ALPHA_PEST_PCG_WR(reg)                           REG_WRITE(CMIF_RXSRP_ALPHA_PEST_PCG, reg)
#define M_CMIF_RXSRP_ALPHA_NEST_PCG_WR(reg)                           REG_WRITE(CMIF_RXSRP_ALPHA_NEST_PCG, reg)
#define M_CMIF_RXSRP_ALPHA_FCH_PCG_WR(reg)                            REG_WRITE(CMIF_RXSRP_ALPHA_FCH_PCG, reg)
#define M_CMIF_RXSRP_ALPHA_SCH_PCG_WR(reg)                            REG_WRITE(CMIF_RXSRP_ALPHA_SCH_PCG, reg)
#define M_CMIF_RXSRP_EIB_WR(reg)                                      REG_WRITE(CMIF_RXSRP_EIB, reg)
#define M_CMIF_RXSRP_FPC_RELIABLE_WR(reg)                             REG_WRITE(CMIF_RXSRP_FPC_RELIABLE, reg)
#define M_CMIF_RXSRP_RG_RPC_TRIG_EN_WR(reg)                           REG_WRITE(CMIF_RXSRP_RG_RPC_TRIG_EN, reg)

#define CMIF_RXSRP_CTRL_RST_BIT_LSB                                   (0)
#define CMIF_RXSRP_CTRL_RST_BIT_WIDTH                                 (8)
#define CMIF_RXSRP_CTRL_RST_BIT_MASK                                  ((UINT32) (((1<<CMIF_RXSRP_CTRL_RST_BIT_WIDTH)-1) << CMIF_RXSRP_CTRL_RST_BIT_LSB) )
#define CMIF_RXSRP_CTRL_RST_FLD_WR(reg, val)                          (reg |= (val) << CMIF_RXSRP_CTRL_RST_BIT_LSB)
#define CMIF_RXSRP_CTRL_RST_FLD_RD()                                  ((M_CMIF_RXSRP_CTRL_RD() & CMIF_RXSRP_CTRL_RST_BIT_MASK) >> CMIF_RXSRP_CTRL_RST_BIT_LSB)

#define CMIF_RXSRP_SEC_SET_ID_0_SEC_3_BIT_LSB                         (24)
#define CMIF_RXSRP_SEC_SET_ID_0_SEC_3_BIT_WIDTH                       (8)
#define CMIF_RXSRP_SEC_SET_ID_0_SEC_3_BIT_MASK                        ((UINT32) (((1<<CMIF_RXSRP_SEC_SET_ID_0_SEC_3_BIT_WIDTH)-1) << CMIF_RXSRP_SEC_SET_ID_0_SEC_3_BIT_LSB) )
#define CMIF_RXSRP_SEC_SET_ID_0_SEC_3_FLD_WR(reg, val)                (reg |= (val) << CMIF_RXSRP_SEC_SET_ID_0_SEC_3_BIT_LSB)
#define CMIF_RXSRP_SEC_SET_ID_0_SEC_3_FLD_RD()                        ((M_CMIF_RXSRP_SEC_SET_ID_0_RD() & CMIF_RXSRP_SEC_SET_ID_0_SEC_3_BIT_MASK) >> CMIF_RXSRP_SEC_SET_ID_0_SEC_3_BIT_LSB)

#define CMIF_RXSRP_SEC_SET_ID_0_SEC_2_BIT_LSB                         (16)
#define CMIF_RXSRP_SEC_SET_ID_0_SEC_2_BIT_WIDTH                       (8)
#define CMIF_RXSRP_SEC_SET_ID_0_SEC_2_BIT_MASK                        ((UINT32) (((1<<CMIF_RXSRP_SEC_SET_ID_0_SEC_2_BIT_WIDTH)-1) << CMIF_RXSRP_SEC_SET_ID_0_SEC_2_BIT_LSB) )
#define CMIF_RXSRP_SEC_SET_ID_0_SEC_2_FLD_WR(reg, val)                (reg |= (val) << CMIF_RXSRP_SEC_SET_ID_0_SEC_2_BIT_LSB)
#define CMIF_RXSRP_SEC_SET_ID_0_SEC_2_FLD_RD()                        ((M_CMIF_RXSRP_SEC_SET_ID_0_RD() & CMIF_RXSRP_SEC_SET_ID_0_SEC_2_BIT_MASK) >> CMIF_RXSRP_SEC_SET_ID_0_SEC_2_BIT_LSB)

#define CMIF_RXSRP_SEC_SET_ID_0_SEC_1_BIT_LSB                         (8)
#define CMIF_RXSRP_SEC_SET_ID_0_SEC_1_BIT_WIDTH                       (8)
#define CMIF_RXSRP_SEC_SET_ID_0_SEC_1_BIT_MASK                        ((UINT32) (((1<<CMIF_RXSRP_SEC_SET_ID_0_SEC_1_BIT_WIDTH)-1) << CMIF_RXSRP_SEC_SET_ID_0_SEC_1_BIT_LSB) )
#define CMIF_RXSRP_SEC_SET_ID_0_SEC_1_FLD_WR(reg, val)                (reg |= (val) << CMIF_RXSRP_SEC_SET_ID_0_SEC_1_BIT_LSB)
#define CMIF_RXSRP_SEC_SET_ID_0_SEC_1_FLD_RD()                        ((M_CMIF_RXSRP_SEC_SET_ID_0_RD() & CMIF_RXSRP_SEC_SET_ID_0_SEC_1_BIT_MASK) >> CMIF_RXSRP_SEC_SET_ID_0_SEC_1_BIT_LSB)

#define CMIF_RXSRP_SEC_SET_ID_0_SEC_0_BIT_LSB                         (0)
#define CMIF_RXSRP_SEC_SET_ID_0_SEC_0_BIT_WIDTH                       (8)
#define CMIF_RXSRP_SEC_SET_ID_0_SEC_0_BIT_MASK                        ((UINT32) (((1<<CMIF_RXSRP_SEC_SET_ID_0_SEC_0_BIT_WIDTH)-1) << CMIF_RXSRP_SEC_SET_ID_0_SEC_0_BIT_LSB) )
#define CMIF_RXSRP_SEC_SET_ID_0_SEC_0_FLD_WR(reg, val)                (reg |= (val) << CMIF_RXSRP_SEC_SET_ID_0_SEC_0_BIT_LSB)
#define CMIF_RXSRP_SEC_SET_ID_0_SEC_0_FLD_RD()                        ((M_CMIF_RXSRP_SEC_SET_ID_0_RD() & CMIF_RXSRP_SEC_SET_ID_0_SEC_0_BIT_MASK) >> CMIF_RXSRP_SEC_SET_ID_0_SEC_0_BIT_LSB)

#define CMIF_RXSRP_SEC_SET_ID_1_SEC_5_BIT_LSB                         (8)
#define CMIF_RXSRP_SEC_SET_ID_1_SEC_5_BIT_WIDTH                       (8)
#define CMIF_RXSRP_SEC_SET_ID_1_SEC_5_BIT_MASK                        ((UINT32) (((1<<CMIF_RXSRP_SEC_SET_ID_1_SEC_5_BIT_WIDTH)-1) << CMIF_RXSRP_SEC_SET_ID_1_SEC_5_BIT_LSB) )
#define CMIF_RXSRP_SEC_SET_ID_1_SEC_5_FLD_WR(reg, val)                (reg |= (val) << CMIF_RXSRP_SEC_SET_ID_1_SEC_5_BIT_LSB)
#define CMIF_RXSRP_SEC_SET_ID_1_SEC_5_FLD_RD()                        ((M_CMIF_RXSRP_SEC_SET_ID_1_RD() & CMIF_RXSRP_SEC_SET_ID_1_SEC_5_BIT_MASK) >> CMIF_RXSRP_SEC_SET_ID_1_SEC_5_BIT_LSB)

#define CMIF_RXSRP_SEC_SET_ID_1_SEC_4_BIT_LSB                         (0)
#define CMIF_RXSRP_SEC_SET_ID_1_SEC_4_BIT_WIDTH                       (8)
#define CMIF_RXSRP_SEC_SET_ID_1_SEC_4_BIT_MASK                        ((UINT32) (((1<<CMIF_RXSRP_SEC_SET_ID_1_SEC_4_BIT_WIDTH)-1) << CMIF_RXSRP_SEC_SET_ID_1_SEC_4_BIT_LSB) )
#define CMIF_RXSRP_SEC_SET_ID_1_SEC_4_FLD_WR(reg, val)                (reg |= (val) << CMIF_RXSRP_SEC_SET_ID_1_SEC_4_BIT_LSB)
#define CMIF_RXSRP_SEC_SET_ID_1_SEC_4_FLD_RD()                        ((M_CMIF_RXSRP_SEC_SET_ID_1_RD() & CMIF_RXSRP_SEC_SET_ID_1_SEC_4_BIT_MASK) >> CMIF_RXSRP_SEC_SET_ID_1_SEC_4_BIT_LSB)

#define CMIF_RXSRP_SCH_SET_ID_SCH_SET_ID_BIT_LSB                      (0)
#define CMIF_RXSRP_SCH_SET_ID_SCH_SET_ID_BIT_WIDTH                    (6)
#define CMIF_RXSRP_SCH_SET_ID_SCH_SET_ID_BIT_MASK                     ((UINT32) (((1<<CMIF_RXSRP_SCH_SET_ID_SCH_SET_ID_BIT_WIDTH)-1) << CMIF_RXSRP_SCH_SET_ID_SCH_SET_ID_BIT_LSB) )
#define CMIF_RXSRP_SCH_SET_ID_SCH_SET_ID_FLD_WR(reg, val)             (reg |= (val) << CMIF_RXSRP_SCH_SET_ID_SCH_SET_ID_BIT_LSB)
#define CMIF_RXSRP_SCH_SET_ID_SCH_SET_ID_FLD_RD()                     ((M_CMIF_RXSRP_SCH_SET_ID_RD() & CMIF_RXSRP_SCH_SET_ID_SCH_SET_ID_BIT_MASK) >> CMIF_RXSRP_SCH_SET_ID_SCH_SET_ID_BIT_LSB)

#define CMIF_RXSRP_FPC_CONFIG_RADIO_CONFIG_DL_SCH_BIT_LSB             (6)
#define CMIF_RXSRP_FPC_CONFIG_RADIO_CONFIG_DL_SCH_BIT_WIDTH           (3)
#define CMIF_RXSRP_FPC_CONFIG_RADIO_CONFIG_DL_SCH_BIT_MASK            ((UINT32) (((1<<CMIF_RXSRP_FPC_CONFIG_RADIO_CONFIG_DL_SCH_BIT_WIDTH)-1) << CMIF_RXSRP_FPC_CONFIG_RADIO_CONFIG_DL_SCH_BIT_LSB) )
#define CMIF_RXSRP_FPC_CONFIG_RADIO_CONFIG_DL_SCH_FLD_WR(reg, val)    (reg |= (val) << CMIF_RXSRP_FPC_CONFIG_RADIO_CONFIG_DL_SCH_BIT_LSB)
#define CMIF_RXSRP_FPC_CONFIG_RADIO_CONFIG_DL_SCH_FLD_RD()            ((M_CMIF_RXSRP_FPC_CONFIG_RD() & CMIF_RXSRP_FPC_CONFIG_RADIO_CONFIG_DL_SCH_BIT_MASK) >> CMIF_RXSRP_FPC_CONFIG_RADIO_CONFIG_DL_SCH_BIT_LSB)

#define CMIF_RXSRP_FPC_CONFIG_RADIO_CONFIG_DL_FCH_BIT_LSB             (3)
#define CMIF_RXSRP_FPC_CONFIG_RADIO_CONFIG_DL_FCH_BIT_WIDTH           (3)
#define CMIF_RXSRP_FPC_CONFIG_RADIO_CONFIG_DL_FCH_BIT_MASK            ((UINT32) (((1<<CMIF_RXSRP_FPC_CONFIG_RADIO_CONFIG_DL_FCH_BIT_WIDTH)-1) << CMIF_RXSRP_FPC_CONFIG_RADIO_CONFIG_DL_FCH_BIT_LSB) )
#define CMIF_RXSRP_FPC_CONFIG_RADIO_CONFIG_DL_FCH_FLD_WR(reg, val)    (reg |= (val) << CMIF_RXSRP_FPC_CONFIG_RADIO_CONFIG_DL_FCH_BIT_LSB)
#define CMIF_RXSRP_FPC_CONFIG_RADIO_CONFIG_DL_FCH_FLD_RD()            ((M_CMIF_RXSRP_FPC_CONFIG_RD() & CMIF_RXSRP_FPC_CONFIG_RADIO_CONFIG_DL_FCH_BIT_MASK) >> CMIF_RXSRP_FPC_CONFIG_RADIO_CONFIG_DL_FCH_BIT_LSB)

#define CMIF_RXSRP_FPC_CONFIG_FPC_MODE_BIT_LSB                        (0)
#define CMIF_RXSRP_FPC_CONFIG_FPC_MODE_BIT_WIDTH                      (3)
#define CMIF_RXSRP_FPC_CONFIG_FPC_MODE_BIT_MASK                       ((UINT32) (((1<<CMIF_RXSRP_FPC_CONFIG_FPC_MODE_BIT_WIDTH)-1) << CMIF_RXSRP_FPC_CONFIG_FPC_MODE_BIT_LSB) )
#define CMIF_RXSRP_FPC_CONFIG_FPC_MODE_FLD_WR(reg, val)               (reg |= (val) << CMIF_RXSRP_FPC_CONFIG_FPC_MODE_BIT_LSB)
#define CMIF_RXSRP_FPC_CONFIG_FPC_MODE_FLD_RD()                       ((M_CMIF_RXSRP_FPC_CONFIG_RD() & CMIF_RXSRP_FPC_CONFIG_FPC_MODE_BIT_MASK) >> CMIF_RXSRP_FPC_CONFIG_FPC_MODE_BIT_LSB)

#define CMIF_RXSRP_RPC_CONFIG_RADIO_CONFIG_UL_BIT_LSB                 (2)
#define CMIF_RXSRP_RPC_CONFIG_RADIO_CONFIG_UL_BIT_WIDTH               (3)
#define CMIF_RXSRP_RPC_CONFIG_RADIO_CONFIG_UL_BIT_MASK                ((UINT32) (((1<<CMIF_RXSRP_RPC_CONFIG_RADIO_CONFIG_UL_BIT_WIDTH)-1) << CMIF_RXSRP_RPC_CONFIG_RADIO_CONFIG_UL_BIT_LSB) )
#define CMIF_RXSRP_RPC_CONFIG_RADIO_CONFIG_UL_FLD_WR(reg, val)        (reg |= (val) << CMIF_RXSRP_RPC_CONFIG_RADIO_CONFIG_UL_BIT_LSB)
#define CMIF_RXSRP_RPC_CONFIG_RADIO_CONFIG_UL_FLD_RD()                ((M_CMIF_RXSRP_RPC_CONFIG_RD() & CMIF_RXSRP_RPC_CONFIG_RADIO_CONFIG_UL_BIT_MASK) >> CMIF_RXSRP_RPC_CONFIG_RADIO_CONFIG_UL_BIT_LSB)

#define CMIF_RXSRP_RPC_CONFIG_RPC_MODE_BIT_LSB                        (0)
#define CMIF_RXSRP_RPC_CONFIG_RPC_MODE_BIT_WIDTH                      (2)
#define CMIF_RXSRP_RPC_CONFIG_RPC_MODE_BIT_MASK                       ((UINT32) (((1<<CMIF_RXSRP_RPC_CONFIG_RPC_MODE_BIT_WIDTH)-1) << CMIF_RXSRP_RPC_CONFIG_RPC_MODE_BIT_LSB) )
#define CMIF_RXSRP_RPC_CONFIG_RPC_MODE_FLD_WR(reg, val)               (reg |= (val) << CMIF_RXSRP_RPC_CONFIG_RPC_MODE_BIT_LSB)
#define CMIF_RXSRP_RPC_CONFIG_RPC_MODE_FLD_RD()                       ((M_CMIF_RXSRP_RPC_CONFIG_RD() & CMIF_RXSRP_RPC_CONFIG_RPC_MODE_BIT_MASK) >> CMIF_RXSRP_RPC_CONFIG_RPC_MODE_BIT_LSB)

#define CMIF_RXSRP_FPC_SUB_CH_GAIN_FPC_SUB_CH_GAIN_BIT_LSB            (0)
#define CMIF_RXSRP_FPC_SUB_CH_GAIN_FPC_SUB_CH_GAIN_BIT_WIDTH          (32)
#define CMIF_RXSRP_FPC_SUB_CH_GAIN_FPC_SUB_CH_GAIN_BIT_MASK           ((UINT32) (((1<<CMIF_RXSRP_FPC_SUB_CH_GAIN_FPC_SUB_CH_GAIN_BIT_WIDTH)-1) << CMIF_RXSRP_FPC_SUB_CH_GAIN_FPC_SUB_CH_GAIN_BIT_LSB) )
#define CMIF_RXSRP_FPC_SUB_CH_GAIN_FPC_SUB_CH_GAIN_FLD_WR(reg, val)   (reg |= (val) << CMIF_RXSRP_FPC_SUB_CH_GAIN_FPC_SUB_CH_GAIN_BIT_LSB)
#define CMIF_RXSRP_FPC_SUB_CH_GAIN_FPC_SUB_CH_GAIN_FLD_RD()           ((M_CMIF_RXSRP_FPC_SUB_CH_GAIN_RD() & CMIF_RXSRP_FPC_SUB_CH_GAIN_FPC_SUB_CH_GAIN_BIT_MASK) >> CMIF_RXSRP_FPC_SUB_CH_GAIN_FPC_SUB_CH_GAIN_BIT_LSB)

#define CMIF_RXSRP_FCH_TSHD_SETPOINT_FCH_TSHD_SETPOINT_BIT_LSB        (0)
#define CMIF_RXSRP_FCH_TSHD_SETPOINT_FCH_TSHD_SETPOINT_BIT_WIDTH      (32)
#define CMIF_RXSRP_FCH_TSHD_SETPOINT_FCH_TSHD_SETPOINT_BIT_MASK       ((UINT32) (((1<<CMIF_RXSRP_FCH_TSHD_SETPOINT_FCH_TSHD_SETPOINT_BIT_WIDTH)-1) << CMIF_RXSRP_FCH_TSHD_SETPOINT_FCH_TSHD_SETPOINT_BIT_LSB) )
#define CMIF_RXSRP_FCH_TSHD_SETPOINT_FCH_TSHD_SETPOINT_FLD_WR(reg, val) (reg |= (val) << CMIF_RXSRP_FCH_TSHD_SETPOINT_FCH_TSHD_SETPOINT_BIT_LSB)
#define CMIF_RXSRP_FCH_TSHD_SETPOINT_FCH_TSHD_SETPOINT_FLD_RD()       ((M_CMIF_RXSRP_FCH_TSHD_SETPOINT_RD() & CMIF_RXSRP_FCH_TSHD_SETPOINT_FCH_TSHD_SETPOINT_BIT_MASK) >> CMIF_RXSRP_FCH_TSHD_SETPOINT_FCH_TSHD_SETPOINT_BIT_LSB)

#define CMIF_RXSRP_SCH_TSHD_SETPOINT_SCH_TSHD_SETPOINT_BIT_LSB        (0)
#define CMIF_RXSRP_SCH_TSHD_SETPOINT_SCH_TSHD_SETPOINT_BIT_WIDTH      (32)
#define CMIF_RXSRP_SCH_TSHD_SETPOINT_SCH_TSHD_SETPOINT_BIT_MASK       ((UINT32) (((1<<CMIF_RXSRP_SCH_TSHD_SETPOINT_SCH_TSHD_SETPOINT_BIT_WIDTH)-1) << CMIF_RXSRP_SCH_TSHD_SETPOINT_SCH_TSHD_SETPOINT_BIT_LSB) )
#define CMIF_RXSRP_SCH_TSHD_SETPOINT_SCH_TSHD_SETPOINT_FLD_WR(reg, val) (reg |= (val) << CMIF_RXSRP_SCH_TSHD_SETPOINT_SCH_TSHD_SETPOINT_BIT_LSB)
#define CMIF_RXSRP_SCH_TSHD_SETPOINT_SCH_TSHD_SETPOINT_FLD_RD()       ((M_CMIF_RXSRP_SCH_TSHD_SETPOINT_RD() & CMIF_RXSRP_SCH_TSHD_SETPOINT_SCH_TSHD_SETPOINT_BIT_MASK) >> CMIF_RXSRP_SCH_TSHD_SETPOINT_SCH_TSHD_SETPOINT_BIT_LSB)

#define CMIF_RXSRP_FCH_PCB_FCH_EBNT_BIT_LSB                           (3)
#define CMIF_RXSRP_FCH_PCB_FCH_EBNT_BIT_WIDTH                         (29)
#define CMIF_RXSRP_FCH_PCB_FCH_EBNT_BIT_MASK                          ((UINT32) (((1<<CMIF_RXSRP_FCH_PCB_FCH_EBNT_BIT_WIDTH)-1) << CMIF_RXSRP_FCH_PCB_FCH_EBNT_BIT_LSB) )
#define CMIF_RXSRP_FCH_PCB_FCH_EBNT_FLD_WR(reg, val)                  (reg |= (val) << CMIF_RXSRP_FCH_PCB_FCH_EBNT_BIT_LSB)
#define CMIF_RXSRP_FCH_PCB_FCH_EBNT_FLD_RD()                          ((M_CMIF_RXSRP_FCH_PCB_RD() & CMIF_RXSRP_FCH_PCB_FCH_EBNT_BIT_MASK) >> CMIF_RXSRP_FCH_PCB_FCH_EBNT_BIT_LSB)

#define CMIF_RXSRP_FCH_PCB_PC_DECISION_BIT_LSB                        (1)
#define CMIF_RXSRP_FCH_PCB_PC_DECISION_BIT_WIDTH                      (2)
#define CMIF_RXSRP_FCH_PCB_PC_DECISION_BIT_MASK                       ((UINT32) (((1<<CMIF_RXSRP_FCH_PCB_PC_DECISION_BIT_WIDTH)-1) << CMIF_RXSRP_FCH_PCB_PC_DECISION_BIT_LSB) )
#define CMIF_RXSRP_FCH_PCB_PC_DECISION_FLD_WR(reg, val)               (reg |= (val) << CMIF_RXSRP_FCH_PCB_PC_DECISION_BIT_LSB)
#define CMIF_RXSRP_FCH_PCB_PC_DECISION_FLD_RD()                       ((M_CMIF_RXSRP_FCH_PCB_RD() & CMIF_RXSRP_FCH_PCB_PC_DECISION_BIT_MASK) >> CMIF_RXSRP_FCH_PCB_PC_DECISION_BIT_LSB)

#define CMIF_RXSRP_FCH_PCB_VALID_BIT_LSB                              (0)
#define CMIF_RXSRP_FCH_PCB_VALID_BIT_WIDTH                            (1)
#define CMIF_RXSRP_FCH_PCB_VALID_BIT_MASK                             ((UINT32) (((1<<CMIF_RXSRP_FCH_PCB_VALID_BIT_WIDTH)-1) << CMIF_RXSRP_FCH_PCB_VALID_BIT_LSB) )
#define CMIF_RXSRP_FCH_PCB_VALID_FLD_WR(reg, val)                     (reg |= (val) << CMIF_RXSRP_FCH_PCB_VALID_BIT_LSB)
#define CMIF_RXSRP_FCH_PCB_VALID_FLD_RD()                             ((M_CMIF_RXSRP_FCH_PCB_RD() & CMIF_RXSRP_FCH_PCB_VALID_BIT_MASK) >> CMIF_RXSRP_FCH_PCB_VALID_BIT_LSB)

#define CMIF_RXSRP_SCH_PCB_SCH_EBNT_BIT_LSB                           (3)
#define CMIF_RXSRP_SCH_PCB_SCH_EBNT_BIT_WIDTH                         (29)
#define CMIF_RXSRP_SCH_PCB_SCH_EBNT_BIT_MASK                          ((UINT32) (((1<<CMIF_RXSRP_SCH_PCB_SCH_EBNT_BIT_WIDTH)-1) << CMIF_RXSRP_SCH_PCB_SCH_EBNT_BIT_LSB) )
#define CMIF_RXSRP_SCH_PCB_SCH_EBNT_FLD_WR(reg, val)                  (reg |= (val) << CMIF_RXSRP_SCH_PCB_SCH_EBNT_BIT_LSB)
#define CMIF_RXSRP_SCH_PCB_SCH_EBNT_FLD_RD()                          ((M_CMIF_RXSRP_SCH_PCB_RD() & CMIF_RXSRP_SCH_PCB_SCH_EBNT_BIT_MASK) >> CMIF_RXSRP_SCH_PCB_SCH_EBNT_BIT_LSB)

#define CMIF_RXSRP_SCH_PCB_PC_DECISION_BIT_LSB                        (1)
#define CMIF_RXSRP_SCH_PCB_PC_DECISION_BIT_WIDTH                      (2)
#define CMIF_RXSRP_SCH_PCB_PC_DECISION_BIT_MASK                       ((UINT32) (((1<<CMIF_RXSRP_SCH_PCB_PC_DECISION_BIT_WIDTH)-1) << CMIF_RXSRP_SCH_PCB_PC_DECISION_BIT_LSB) )
#define CMIF_RXSRP_SCH_PCB_PC_DECISION_FLD_WR(reg, val)               (reg |= (val) << CMIF_RXSRP_SCH_PCB_PC_DECISION_BIT_LSB)
#define CMIF_RXSRP_SCH_PCB_PC_DECISION_FLD_RD()                       ((M_CMIF_RXSRP_SCH_PCB_RD() & CMIF_RXSRP_SCH_PCB_PC_DECISION_BIT_MASK) >> CMIF_RXSRP_SCH_PCB_PC_DECISION_BIT_LSB)

#define CMIF_RXSRP_SCH_PCB_VALID_BIT_LSB                              (0)
#define CMIF_RXSRP_SCH_PCB_VALID_BIT_WIDTH                            (1)
#define CMIF_RXSRP_SCH_PCB_VALID_BIT_MASK                             ((UINT32) (((1<<CMIF_RXSRP_SCH_PCB_VALID_BIT_WIDTH)-1) << CMIF_RXSRP_SCH_PCB_VALID_BIT_LSB) )
#define CMIF_RXSRP_SCH_PCB_VALID_FLD_WR(reg, val)                     (reg |= (val) << CMIF_RXSRP_SCH_PCB_VALID_BIT_LSB)
#define CMIF_RXSRP_SCH_PCB_VALID_FLD_RD()                             ((M_CMIF_RXSRP_SCH_PCB_RD() & CMIF_RXSRP_SCH_PCB_VALID_BIT_MASK) >> CMIF_RXSRP_SCH_PCB_VALID_BIT_LSB)

#define CMIF_RXSRP_RPC_PCB_RPC_EBNT_BIT_LSB                           (3)
#define CMIF_RXSRP_RPC_PCB_RPC_EBNT_BIT_WIDTH                         (29)
#define CMIF_RXSRP_RPC_PCB_RPC_EBNT_BIT_MASK                          ((UINT32) (((1<<CMIF_RXSRP_RPC_PCB_RPC_EBNT_BIT_WIDTH)-1) << CMIF_RXSRP_RPC_PCB_RPC_EBNT_BIT_LSB) )
#define CMIF_RXSRP_RPC_PCB_RPC_EBNT_FLD_WR(reg, val)                  (reg |= (val) << CMIF_RXSRP_RPC_PCB_RPC_EBNT_BIT_LSB)
#define CMIF_RXSRP_RPC_PCB_RPC_EBNT_FLD_RD(i)                         ((M_CMIF_RXSRP_RPC_PCB_RD(i) & CMIF_RXSRP_RPC_PCB_RPC_EBNT_BIT_MASK) >> CMIF_RXSRP_RPC_PCB_RPC_EBNT_BIT_LSB)

#define CMIF_RXSRP_RPC_PCB_PC_DECISION_BIT_LSB                        (1)
#define CMIF_RXSRP_RPC_PCB_PC_DECISION_BIT_WIDTH                      (2)
#define CMIF_RXSRP_RPC_PCB_PC_DECISION_BIT_MASK                       ((UINT32) (((1<<CMIF_RXSRP_RPC_PCB_PC_DECISION_BIT_WIDTH)-1) << CMIF_RXSRP_RPC_PCB_PC_DECISION_BIT_LSB) )
#define CMIF_RXSRP_RPC_PCB_PC_DECISION_FLD_WR(reg, val)               (reg |= (val) << CMIF_RXSRP_RPC_PCB_PC_DECISION_BIT_LSB)
#define CMIF_RXSRP_RPC_PCB_PC_DECISION_FLD_RD(i)                      ((M_CMIF_RXSRP_RPC_PCB_RD(i) & CMIF_RXSRP_RPC_PCB_PC_DECISION_BIT_MASK) >> CMIF_RXSRP_RPC_PCB_PC_DECISION_BIT_LSB)

#define CMIF_RXSRP_RPC_PCB_VALID_BIT_LSB                              (0)
#define CMIF_RXSRP_RPC_PCB_VALID_BIT_WIDTH                            (1)
#define CMIF_RXSRP_RPC_PCB_VALID_BIT_MASK                             ((UINT32) (((1<<CMIF_RXSRP_RPC_PCB_VALID_BIT_WIDTH)-1) << CMIF_RXSRP_RPC_PCB_VALID_BIT_LSB) )
#define CMIF_RXSRP_RPC_PCB_VALID_FLD_WR(reg, val)                     (reg |= (val) << CMIF_RXSRP_RPC_PCB_VALID_BIT_LSB)
#define CMIF_RXSRP_RPC_PCB_VALID_FLD_RD(i)                            ((M_CMIF_RXSRP_RPC_PCB_RD(i) & CMIF_RXSRP_RPC_PCB_VALID_BIT_MASK) >> CMIF_RXSRP_RPC_PCB_VALID_BIT_LSB)

#define CMIF_RXSRP_EBNT_EBNT_BIT_LSB                                  (0)
#define CMIF_RXSRP_EBNT_EBNT_BIT_WIDTH                                (32)
#define CMIF_RXSRP_EBNT_EBNT_BIT_MASK                                 ((UINT32) (((1<<CMIF_RXSRP_EBNT_EBNT_BIT_WIDTH)-1) << CMIF_RXSRP_EBNT_EBNT_BIT_LSB) )
#define CMIF_RXSRP_EBNT_EBNT_FLD_WR(reg, val)                         (reg |= (val) << CMIF_RXSRP_EBNT_EBNT_BIT_LSB)
#define CMIF_RXSRP_EBNT_EBNT_FLD_RD()                                 ((M_CMIF_RXSRP_EBNT_RD() & CMIF_RXSRP_EBNT_EBNT_BIT_MASK) >> CMIF_RXSRP_EBNT_EBNT_BIT_LSB)

#define CMIF_RXSRP_ACK_MASK_REV_R_FCH_ACK_MASK_BIT_LSB                (16)
#define CMIF_RXSRP_ACK_MASK_REV_R_FCH_ACK_MASK_BIT_WIDTH              (16)
#define CMIF_RXSRP_ACK_MASK_REV_R_FCH_ACK_MASK_BIT_MASK               ((UINT32) (((1<<CMIF_RXSRP_ACK_MASK_REV_R_FCH_ACK_MASK_BIT_WIDTH)-1) << CMIF_RXSRP_ACK_MASK_REV_R_FCH_ACK_MASK_BIT_LSB) )
#define CMIF_RXSRP_ACK_MASK_REV_R_FCH_ACK_MASK_FLD_WR(reg, val)       (reg |= (val) << CMIF_RXSRP_ACK_MASK_REV_R_FCH_ACK_MASK_BIT_LSB)
#define CMIF_RXSRP_ACK_MASK_REV_R_FCH_ACK_MASK_FLD_RD()               ((M_CMIF_RXSRP_ACK_MASK_RD() & CMIF_RXSRP_ACK_MASK_REV_R_FCH_ACK_MASK_BIT_MASK) >> CMIF_RXSRP_ACK_MASK_REV_R_FCH_ACK_MASK_BIT_LSB)

#define CMIF_RXSRP_ACK_MASK_FCH_ACK_MASK_BIT_LSB                      (0)
#define CMIF_RXSRP_ACK_MASK_FCH_ACK_MASK_BIT_WIDTH                    (16)
#define CMIF_RXSRP_ACK_MASK_FCH_ACK_MASK_BIT_MASK                     ((UINT32) (((1<<CMIF_RXSRP_ACK_MASK_FCH_ACK_MASK_BIT_WIDTH)-1) << CMIF_RXSRP_ACK_MASK_FCH_ACK_MASK_BIT_LSB) )
#define CMIF_RXSRP_ACK_MASK_FCH_ACK_MASK_FLD_WR(reg, val)             (reg |= (val) << CMIF_RXSRP_ACK_MASK_FCH_ACK_MASK_BIT_LSB)
#define CMIF_RXSRP_ACK_MASK_FCH_ACK_MASK_FLD_RD()                     ((M_CMIF_RXSRP_ACK_MASK_RD() & CMIF_RXSRP_ACK_MASK_FCH_ACK_MASK_BIT_MASK) >> CMIF_RXSRP_ACK_MASK_FCH_ACK_MASK_BIT_LSB)

#define CMIF_RXSRP_THOLD_ACKCH_THOLD_ACKCH_BIT_LSB                    (0)
#define CMIF_RXSRP_THOLD_ACKCH_THOLD_ACKCH_BIT_WIDTH                  (32)
#define CMIF_RXSRP_THOLD_ACKCH_THOLD_ACKCH_BIT_MASK                   ((UINT32) (((1<<CMIF_RXSRP_THOLD_ACKCH_THOLD_ACKCH_BIT_WIDTH)-1) << CMIF_RXSRP_THOLD_ACKCH_THOLD_ACKCH_BIT_LSB) )
#define CMIF_RXSRP_THOLD_ACKCH_THOLD_ACKCH_FLD_WR(reg, val)           (reg |= (val) << CMIF_RXSRP_THOLD_ACKCH_THOLD_ACKCH_BIT_LSB)
#define CMIF_RXSRP_THOLD_ACKCH_THOLD_ACKCH_FLD_RD()                   ((M_CMIF_RXSRP_THOLD_ACKCH_RD() & CMIF_RXSRP_THOLD_ACKCH_THOLD_ACKCH_BIT_MASK) >> CMIF_RXSRP_THOLD_ACKCH_THOLD_ACKCH_BIT_LSB)

#define CMIF_RXSRP_ACK_DECISION_ACK_NAK_DECISION_BIT_LSB              (1)
#define CMIF_RXSRP_ACK_DECISION_ACK_NAK_DECISION_BIT_WIDTH            (1)
#define CMIF_RXSRP_ACK_DECISION_ACK_NAK_DECISION_BIT_MASK             ((UINT32) (((1<<CMIF_RXSRP_ACK_DECISION_ACK_NAK_DECISION_BIT_WIDTH)-1) << CMIF_RXSRP_ACK_DECISION_ACK_NAK_DECISION_BIT_LSB) )
#define CMIF_RXSRP_ACK_DECISION_ACK_NAK_DECISION_FLD_WR(reg, val)     (reg |= (val) << CMIF_RXSRP_ACK_DECISION_ACK_NAK_DECISION_BIT_LSB)
#define CMIF_RXSRP_ACK_DECISION_ACK_NAK_DECISION_FLD_RD()             ((M_CMIF_RXSRP_ACK_DECISION_RD() & CMIF_RXSRP_ACK_DECISION_ACK_NAK_DECISION_BIT_MASK) >> CMIF_RXSRP_ACK_DECISION_ACK_NAK_DECISION_BIT_LSB)

#define CMIF_RXSRP_ACK_DECISION_VALID_BIT_LSB                         (0)
#define CMIF_RXSRP_ACK_DECISION_VALID_BIT_WIDTH                       (1)
#define CMIF_RXSRP_ACK_DECISION_VALID_BIT_MASK                        ((UINT32) (((1<<CMIF_RXSRP_ACK_DECISION_VALID_BIT_WIDTH)-1) << CMIF_RXSRP_ACK_DECISION_VALID_BIT_LSB) )
#define CMIF_RXSRP_ACK_DECISION_VALID_FLD_WR(reg, val)                (reg |= (val) << CMIF_RXSRP_ACK_DECISION_VALID_BIT_LSB)
#define CMIF_RXSRP_ACK_DECISION_VALID_FLD_RD()                        ((M_CMIF_RXSRP_ACK_DECISION_RD() & CMIF_RXSRP_ACK_DECISION_VALID_BIT_MASK) >> CMIF_RXSRP_ACK_DECISION_VALID_BIT_LSB)

#define CMIF_RXSRP_ACTIVE_SEC_NUM_ACTIVE_SEC_NUM_BIT_LSB              (0)
#define CMIF_RXSRP_ACTIVE_SEC_NUM_ACTIVE_SEC_NUM_BIT_WIDTH            (3)
#define CMIF_RXSRP_ACTIVE_SEC_NUM_ACTIVE_SEC_NUM_BIT_MASK             ((UINT32) (((1<<CMIF_RXSRP_ACTIVE_SEC_NUM_ACTIVE_SEC_NUM_BIT_WIDTH)-1) << CMIF_RXSRP_ACTIVE_SEC_NUM_ACTIVE_SEC_NUM_BIT_LSB) )
#define CMIF_RXSRP_ACTIVE_SEC_NUM_ACTIVE_SEC_NUM_FLD_WR(reg, val)     (reg |= (val) << CMIF_RXSRP_ACTIVE_SEC_NUM_ACTIVE_SEC_NUM_BIT_LSB)
#define CMIF_RXSRP_ACTIVE_SEC_NUM_ACTIVE_SEC_NUM_FLD_RD()             ((M_CMIF_RXSRP_ACTIVE_SEC_NUM_RD() & CMIF_RXSRP_ACTIVE_SEC_NUM_ACTIVE_SEC_NUM_BIT_MASK) >> CMIF_RXSRP_ACTIVE_SEC_NUM_ACTIVE_SEC_NUM_BIT_LSB)

#define CMIF_RXSRP_DATA_RATE_DATA_RATE_BIT_LSB                        (0)
#define CMIF_RXSRP_DATA_RATE_DATA_RATE_BIT_WIDTH                      (7)
#define CMIF_RXSRP_DATA_RATE_DATA_RATE_BIT_MASK                       ((UINT32) (((1<<CMIF_RXSRP_DATA_RATE_DATA_RATE_BIT_WIDTH)-1) << CMIF_RXSRP_DATA_RATE_DATA_RATE_BIT_LSB) )
#define CMIF_RXSRP_DATA_RATE_DATA_RATE_FLD_WR(reg, val)               (reg |= (val) << CMIF_RXSRP_DATA_RATE_DATA_RATE_BIT_LSB)
#define CMIF_RXSRP_DATA_RATE_DATA_RATE_FLD_RD()                       ((M_CMIF_RXSRP_DATA_RATE_RD() & CMIF_RXSRP_DATA_RATE_DATA_RATE_BIT_MASK) >> CMIF_RXSRP_DATA_RATE_DATA_RATE_BIT_LSB)

#define CMIF_RXSRP_RPC_TSHD_SETPOINT_RPC_TSHD_SETPOINT_BIT_LSB        (0)
#define CMIF_RXSRP_RPC_TSHD_SETPOINT_RPC_TSHD_SETPOINT_BIT_WIDTH      (32)
#define CMIF_RXSRP_RPC_TSHD_SETPOINT_RPC_TSHD_SETPOINT_BIT_MASK       ((UINT32) (((1<<CMIF_RXSRP_RPC_TSHD_SETPOINT_RPC_TSHD_SETPOINT_BIT_WIDTH)-1) << CMIF_RXSRP_RPC_TSHD_SETPOINT_RPC_TSHD_SETPOINT_BIT_LSB) )
#define CMIF_RXSRP_RPC_TSHD_SETPOINT_RPC_TSHD_SETPOINT_FLD_WR(reg, val) (reg |= (val) << CMIF_RXSRP_RPC_TSHD_SETPOINT_RPC_TSHD_SETPOINT_BIT_LSB)
#define CMIF_RXSRP_RPC_TSHD_SETPOINT_RPC_TSHD_SETPOINT_FLD_RD()       ((M_CMIF_RXSRP_RPC_TSHD_SETPOINT_RD() & CMIF_RXSRP_RPC_TSHD_SETPOINT_RPC_TSHD_SETPOINT_BIT_MASK) >> CMIF_RXSRP_RPC_TSHD_SETPOINT_RPC_TSHD_SETPOINT_BIT_LSB)

#define CMIF_RXSRP_PILOT_EBNT_PILOT_EBNT_BIT_LSB                      (0)
#define CMIF_RXSRP_PILOT_EBNT_PILOT_EBNT_BIT_WIDTH                    (32)
#define CMIF_RXSRP_PILOT_EBNT_PILOT_EBNT_BIT_MASK                     ((UINT32) (((1<<CMIF_RXSRP_PILOT_EBNT_PILOT_EBNT_BIT_WIDTH)-1) << CMIF_RXSRP_PILOT_EBNT_PILOT_EBNT_BIT_LSB) )
#define CMIF_RXSRP_PILOT_EBNT_PILOT_EBNT_FLD_WR(reg, val)             (reg |= (val) << CMIF_RXSRP_PILOT_EBNT_PILOT_EBNT_BIT_LSB)
#define CMIF_RXSRP_PILOT_EBNT_PILOT_EBNT_FLD_RD()                     ((M_CMIF_RXSRP_PILOT_EBNT_RD() & CMIF_RXSRP_PILOT_EBNT_PILOT_EBNT_BIT_MASK) >> CMIF_RXSRP_PILOT_EBNT_PILOT_EBNT_BIT_LSB)

#define CMIF_RXSRP_ALPHA_PEST_PCG_ALPHA_FPC_LLR_BIT_LSB               (16)
#define CMIF_RXSRP_ALPHA_PEST_PCG_ALPHA_FPC_LLR_BIT_WIDTH             (4)
#define CMIF_RXSRP_ALPHA_PEST_PCG_ALPHA_FPC_LLR_BIT_MASK              ((UINT32) (((1<<CMIF_RXSRP_ALPHA_PEST_PCG_ALPHA_FPC_LLR_BIT_WIDTH)-1) << CMIF_RXSRP_ALPHA_PEST_PCG_ALPHA_FPC_LLR_BIT_LSB) )
#define CMIF_RXSRP_ALPHA_PEST_PCG_ALPHA_FPC_LLR_FLD_WR(reg, val)      (reg |= (val) << CMIF_RXSRP_ALPHA_PEST_PCG_ALPHA_FPC_LLR_BIT_LSB)
#define CMIF_RXSRP_ALPHA_PEST_PCG_ALPHA_FPC_LLR_FLD_RD()              ((M_CMIF_RXSRP_ALPHA_PEST_PCG_RD() & CMIF_RXSRP_ALPHA_PEST_PCG_ALPHA_FPC_LLR_BIT_MASK) >> CMIF_RXSRP_ALPHA_PEST_PCG_ALPHA_FPC_LLR_BIT_LSB)

#define CMIF_RXSRP_ALPHA_PEST_PCG_ALPHA_TPR_BIT_LSB                   (8)
#define CMIF_RXSRP_ALPHA_PEST_PCG_ALPHA_TPR_BIT_WIDTH                 (4)
#define CMIF_RXSRP_ALPHA_PEST_PCG_ALPHA_TPR_BIT_MASK                  ((UINT32) (((1<<CMIF_RXSRP_ALPHA_PEST_PCG_ALPHA_TPR_BIT_WIDTH)-1) << CMIF_RXSRP_ALPHA_PEST_PCG_ALPHA_TPR_BIT_LSB) )
#define CMIF_RXSRP_ALPHA_PEST_PCG_ALPHA_TPR_FLD_WR(reg, val)          (reg |= (val) << CMIF_RXSRP_ALPHA_PEST_PCG_ALPHA_TPR_BIT_LSB)
#define CMIF_RXSRP_ALPHA_PEST_PCG_ALPHA_TPR_FLD_RD()                  ((M_CMIF_RXSRP_ALPHA_PEST_PCG_RD() & CMIF_RXSRP_ALPHA_PEST_PCG_ALPHA_TPR_BIT_MASK) >> CMIF_RXSRP_ALPHA_PEST_PCG_ALPHA_TPR_BIT_LSB)

#define CMIF_RXSRP_ALPHA_PEST_PCG_ALPHA_PEST_PCG_BIT_LSB              (0)
#define CMIF_RXSRP_ALPHA_PEST_PCG_ALPHA_PEST_PCG_BIT_WIDTH            (8)
#define CMIF_RXSRP_ALPHA_PEST_PCG_ALPHA_PEST_PCG_BIT_MASK             ((UINT32) (((1<<CMIF_RXSRP_ALPHA_PEST_PCG_ALPHA_PEST_PCG_BIT_WIDTH)-1) << CMIF_RXSRP_ALPHA_PEST_PCG_ALPHA_PEST_PCG_BIT_LSB) )
#define CMIF_RXSRP_ALPHA_PEST_PCG_ALPHA_PEST_PCG_FLD_WR(reg, val)     (reg |= (val) << CMIF_RXSRP_ALPHA_PEST_PCG_ALPHA_PEST_PCG_BIT_LSB)
#define CMIF_RXSRP_ALPHA_PEST_PCG_ALPHA_PEST_PCG_FLD_RD()             ((M_CMIF_RXSRP_ALPHA_PEST_PCG_RD() & CMIF_RXSRP_ALPHA_PEST_PCG_ALPHA_PEST_PCG_BIT_MASK) >> CMIF_RXSRP_ALPHA_PEST_PCG_ALPHA_PEST_PCG_BIT_LSB)

#define CMIF_RXSRP_ALPHA_NEST_PCG_ALPHA_NEST_PCG_BIT_LSB              (0)
#define CMIF_RXSRP_ALPHA_NEST_PCG_ALPHA_NEST_PCG_BIT_WIDTH            (32)
#define CMIF_RXSRP_ALPHA_NEST_PCG_ALPHA_NEST_PCG_BIT_MASK             ((UINT32) (((1<<CMIF_RXSRP_ALPHA_NEST_PCG_ALPHA_NEST_PCG_BIT_WIDTH)-1) << CMIF_RXSRP_ALPHA_NEST_PCG_ALPHA_NEST_PCG_BIT_LSB) )
#define CMIF_RXSRP_ALPHA_NEST_PCG_ALPHA_NEST_PCG_FLD_WR(reg, val)     (reg |= (val) << CMIF_RXSRP_ALPHA_NEST_PCG_ALPHA_NEST_PCG_BIT_LSB)
#define CMIF_RXSRP_ALPHA_NEST_PCG_ALPHA_NEST_PCG_FLD_RD()             ((M_CMIF_RXSRP_ALPHA_NEST_PCG_RD() & CMIF_RXSRP_ALPHA_NEST_PCG_ALPHA_NEST_PCG_BIT_MASK) >> CMIF_RXSRP_ALPHA_NEST_PCG_ALPHA_NEST_PCG_BIT_LSB)

#define CMIF_RXSRP_ALPHA_FCH_PCG_EDS_PCG_SEL_BIT_LSB                  (8)
#define CMIF_RXSRP_ALPHA_FCH_PCG_EDS_PCG_SEL_BIT_WIDTH                (1)
#define CMIF_RXSRP_ALPHA_FCH_PCG_EDS_PCG_SEL_BIT_MASK                 ((UINT32) (((1<<CMIF_RXSRP_ALPHA_FCH_PCG_EDS_PCG_SEL_BIT_WIDTH)-1) << CMIF_RXSRP_ALPHA_FCH_PCG_EDS_PCG_SEL_BIT_LSB) )
#define CMIF_RXSRP_ALPHA_FCH_PCG_EDS_PCG_SEL_FLD_WR(reg, val)         (reg |= (val) << CMIF_RXSRP_ALPHA_FCH_PCG_EDS_PCG_SEL_BIT_LSB)
#define CMIF_RXSRP_ALPHA_FCH_PCG_EDS_PCG_SEL_FLD_RD()                 ((M_CMIF_RXSRP_ALPHA_FCH_PCG_RD() & CMIF_RXSRP_ALPHA_FCH_PCG_EDS_PCG_SEL_BIT_MASK) >> CMIF_RXSRP_ALPHA_FCH_PCG_EDS_PCG_SEL_BIT_LSB)

#define CMIF_RXSRP_ALPHA_FCH_PCG_ALPHA_FCH_PCG_BIT_LSB                (0)
#define CMIF_RXSRP_ALPHA_FCH_PCG_ALPHA_FCH_PCG_BIT_WIDTH              (8)
#define CMIF_RXSRP_ALPHA_FCH_PCG_ALPHA_FCH_PCG_BIT_MASK               ((UINT32) (((1<<CMIF_RXSRP_ALPHA_FCH_PCG_ALPHA_FCH_PCG_BIT_WIDTH)-1) << CMIF_RXSRP_ALPHA_FCH_PCG_ALPHA_FCH_PCG_BIT_LSB) )
#define CMIF_RXSRP_ALPHA_FCH_PCG_ALPHA_FCH_PCG_FLD_WR(reg, val)       (reg |= (val) << CMIF_RXSRP_ALPHA_FCH_PCG_ALPHA_FCH_PCG_BIT_LSB)
#define CMIF_RXSRP_ALPHA_FCH_PCG_ALPHA_FCH_PCG_FLD_RD()               ((M_CMIF_RXSRP_ALPHA_FCH_PCG_RD() & CMIF_RXSRP_ALPHA_FCH_PCG_ALPHA_FCH_PCG_BIT_MASK) >> CMIF_RXSRP_ALPHA_FCH_PCG_ALPHA_FCH_PCG_BIT_LSB)

#define CMIF_RXSRP_ALPHA_SCH_PCG_ALPHA_SCH_PCG_BIT_LSB                (0)
#define CMIF_RXSRP_ALPHA_SCH_PCG_ALPHA_SCH_PCG_BIT_WIDTH              (32)
#define CMIF_RXSRP_ALPHA_SCH_PCG_ALPHA_SCH_PCG_BIT_MASK               ((UINT32) (((1<<CMIF_RXSRP_ALPHA_SCH_PCG_ALPHA_SCH_PCG_BIT_WIDTH)-1) << CMIF_RXSRP_ALPHA_SCH_PCG_ALPHA_SCH_PCG_BIT_LSB) )
#define CMIF_RXSRP_ALPHA_SCH_PCG_ALPHA_SCH_PCG_FLD_WR(reg, val)       (reg |= (val) << CMIF_RXSRP_ALPHA_SCH_PCG_ALPHA_SCH_PCG_BIT_LSB)
#define CMIF_RXSRP_ALPHA_SCH_PCG_ALPHA_SCH_PCG_FLD_RD()               ((M_CMIF_RXSRP_ALPHA_SCH_PCG_RD() & CMIF_RXSRP_ALPHA_SCH_PCG_ALPHA_SCH_PCG_BIT_MASK) >> CMIF_RXSRP_ALPHA_SCH_PCG_ALPHA_SCH_PCG_BIT_LSB)

#define CMIF_RXSRP_EIB_FSCH_CRC_UPDATED_BIT_LSB                       (3)
#define CMIF_RXSRP_EIB_FSCH_CRC_UPDATED_BIT_WIDTH                     (1)
#define CMIF_RXSRP_EIB_FSCH_CRC_UPDATED_BIT_MASK                      ((UINT32) (((1<<CMIF_RXSRP_EIB_FSCH_CRC_UPDATED_BIT_WIDTH)-1) << CMIF_RXSRP_EIB_FSCH_CRC_UPDATED_BIT_LSB) )
#define CMIF_RXSRP_EIB_FSCH_CRC_UPDATED_FLD_WR(reg, val)              (reg |= (val) << CMIF_RXSRP_EIB_FSCH_CRC_UPDATED_BIT_LSB)
#define CMIF_RXSRP_EIB_FSCH_CRC_UPDATED_FLD_RD()                      ((M_CMIF_RXSRP_EIB_RD() & CMIF_RXSRP_EIB_FSCH_CRC_UPDATED_BIT_MASK) >> CMIF_RXSRP_EIB_FSCH_CRC_UPDATED_BIT_LSB)

#define CMIF_RXSRP_EIB_FSCH_CRC_BIT_LSB                               (2)
#define CMIF_RXSRP_EIB_FSCH_CRC_BIT_WIDTH                             (1)
#define CMIF_RXSRP_EIB_FSCH_CRC_BIT_MASK                              ((UINT32) (((1<<CMIF_RXSRP_EIB_FSCH_CRC_BIT_WIDTH)-1) << CMIF_RXSRP_EIB_FSCH_CRC_BIT_LSB) )
#define CMIF_RXSRP_EIB_FSCH_CRC_FLD_WR(reg, val)                      (reg |= (val) << CMIF_RXSRP_EIB_FSCH_CRC_BIT_LSB)
#define CMIF_RXSRP_EIB_FSCH_CRC_FLD_RD()                              ((M_CMIF_RXSRP_EIB_RD() & CMIF_RXSRP_EIB_FSCH_CRC_BIT_MASK) >> CMIF_RXSRP_EIB_FSCH_CRC_BIT_LSB)

#define CMIF_RXSRP_EIB_FCH_CRC_UPDATED_BIT_LSB                        (1)
#define CMIF_RXSRP_EIB_FCH_CRC_UPDATED_BIT_WIDTH                      (1)
#define CMIF_RXSRP_EIB_FCH_CRC_UPDATED_BIT_MASK                       ((UINT32) (((1<<CMIF_RXSRP_EIB_FCH_CRC_UPDATED_BIT_WIDTH)-1) << CMIF_RXSRP_EIB_FCH_CRC_UPDATED_BIT_LSB) )
#define CMIF_RXSRP_EIB_FCH_CRC_UPDATED_FLD_WR(reg, val)               (reg |= (val) << CMIF_RXSRP_EIB_FCH_CRC_UPDATED_BIT_LSB)
#define CMIF_RXSRP_EIB_FCH_CRC_UPDATED_FLD_RD()                       ((M_CMIF_RXSRP_EIB_RD() & CMIF_RXSRP_EIB_FCH_CRC_UPDATED_BIT_MASK) >> CMIF_RXSRP_EIB_FCH_CRC_UPDATED_BIT_LSB)

#define CMIF_RXSRP_EIB_FCH_CRC_BIT_LSB                                (0)
#define CMIF_RXSRP_EIB_FCH_CRC_BIT_WIDTH                              (1)
#define CMIF_RXSRP_EIB_FCH_CRC_BIT_MASK                               ((UINT32) (((1<<CMIF_RXSRP_EIB_FCH_CRC_BIT_WIDTH)-1) << CMIF_RXSRP_EIB_FCH_CRC_BIT_LSB) )
#define CMIF_RXSRP_EIB_FCH_CRC_FLD_WR(reg, val)                       (reg |= (val) << CMIF_RXSRP_EIB_FCH_CRC_BIT_LSB)
#define CMIF_RXSRP_EIB_FCH_CRC_FLD_RD()                               ((M_CMIF_RXSRP_EIB_RD() & CMIF_RXSRP_EIB_FCH_CRC_BIT_MASK) >> CMIF_RXSRP_EIB_FCH_CRC_BIT_LSB)

#define CMIF_RXSRP_FPC_RELIABLE_THRESHOLD_HIGH_BIT_LSB                (16)
#define CMIF_RXSRP_FPC_RELIABLE_THRESHOLD_HIGH_BIT_WIDTH              (16)
#define CMIF_RXSRP_FPC_RELIABLE_THRESHOLD_HIGH_BIT_MASK               ((UINT32) (((1<<CMIF_RXSRP_FPC_RELIABLE_THRESHOLD_HIGH_BIT_WIDTH)-1) << CMIF_RXSRP_FPC_RELIABLE_THRESHOLD_HIGH_BIT_LSB) )
#define CMIF_RXSRP_FPC_RELIABLE_THRESHOLD_HIGH_FLD_WR(reg, val)       (reg |= (val) << CMIF_RXSRP_FPC_RELIABLE_THRESHOLD_HIGH_BIT_LSB)
#define CMIF_RXSRP_FPC_RELIABLE_THRESHOLD_HIGH_FLD_RD()               ((M_CMIF_RXSRP_FPC_RELIABLE_RD() & CMIF_RXSRP_FPC_RELIABLE_THRESHOLD_HIGH_BIT_MASK) >> CMIF_RXSRP_FPC_RELIABLE_THRESHOLD_HIGH_BIT_LSB)

#define CMIF_RXSRP_FPC_RELIABLE_THRESHOLD_LOW_BIT_LSB                 (0)
#define CMIF_RXSRP_FPC_RELIABLE_THRESHOLD_LOW_BIT_WIDTH               (16)
#define CMIF_RXSRP_FPC_RELIABLE_THRESHOLD_LOW_BIT_MASK                ((UINT32) (((1<<CMIF_RXSRP_FPC_RELIABLE_THRESHOLD_LOW_BIT_WIDTH)-1) << CMIF_RXSRP_FPC_RELIABLE_THRESHOLD_LOW_BIT_LSB) )
#define CMIF_RXSRP_FPC_RELIABLE_THRESHOLD_LOW_FLD_WR(reg, val)        (reg |= (val) << CMIF_RXSRP_FPC_RELIABLE_THRESHOLD_LOW_BIT_LSB)
#define CMIF_RXSRP_FPC_RELIABLE_THRESHOLD_LOW_FLD_RD()                ((M_CMIF_RXSRP_FPC_RELIABLE_RD() & CMIF_RXSRP_FPC_RELIABLE_THRESHOLD_LOW_BIT_MASK) >> CMIF_RXSRP_FPC_RELIABLE_THRESHOLD_LOW_BIT_LSB)

#define CMIF_RXSRP_RG_RPC_TRIG_EN_RG_RPC_TRIG_EN_BIT_LSB              (0)
#define CMIF_RXSRP_RG_RPC_TRIG_EN_RG_RPC_TRIG_EN_BIT_WIDTH            (1)
#define CMIF_RXSRP_RG_RPC_TRIG_EN_RG_RPC_TRIG_EN_BIT_MASK             ((UINT32) (((1<<CMIF_RXSRP_RG_RPC_TRIG_EN_RG_RPC_TRIG_EN_BIT_WIDTH)-1) << CMIF_RXSRP_RG_RPC_TRIG_EN_RG_RPC_TRIG_EN_BIT_LSB) )
#define CMIF_RXSRP_RG_RPC_TRIG_EN_RG_RPC_TRIG_EN_FLD_WR(reg, val)     (reg |= (val) << CMIF_RXSRP_RG_RPC_TRIG_EN_RG_RPC_TRIG_EN_BIT_LSB)
#define CMIF_RXSRP_RG_RPC_TRIG_EN_RG_RPC_TRIG_EN_FLD_RD()             ((M_CMIF_RXSRP_RG_RPC_TRIG_EN_RD() & CMIF_RXSRP_RG_RPC_TRIG_EN_RG_RPC_TRIG_EN_BIT_MASK) >> CMIF_RXSRP_RG_RPC_TRIG_EN_RG_RPC_TRIG_EN_BIT_LSB)

#endif /* __SRP_1XRTT_CMIF_H__ */
