# hive-RISC

A course project of Computer Architecture. To implement a pipeline CPU using Chisel and Scala, modified by riscv-sodor. Besides, some parts of codes (mainly memory and cache) modified by Tao Jin's code. 

This code verified at Digilent NEXYS 3. All instructions in the memory, and it executes step-by-step through buttons and switchs at NEXYS. 

## Reference
https://github.com/ucb-bar/riscv-sodor
https://github.com/tao-j/Duo-RISC
