
// Library name: 16nm
// Cell name: inv_1x
// View name: schematic
subckt inv_1x A Y
    M0 (Y A 0 0) nfet w=60n l=20n nfin=1 nf=1 m=1
    M1 (Y A vdd! vdd!) pfet w=100n l=20n nfin=1 nf=1 m=1
ends inv_1x
// End of subcircuit definition.

// Library name: 16nm_Tests
// Cell name: MCsetup_Test
// View name: schematic
I0 (in Y) inv_1x
V1 (in 0) vsource type=pwl mag=0 phase=0 wave=[ 0 0 time2 vdd ]
V0 (vdd! 0) vsource type=dc dc=vdd
