# system info SoPC on 2025.11.10.10:53:14
system_info:
name,value
DEVICE,EP2C20F484C7
DEVICE_FAMILY,Cyclone II
GENERATION_ID,1762768371
#
#
# Files generated for SoPC on 2025.11.10.10:53:14
files:
filepath,kind,attributes,module,is_top
SoPC/simulation/SoPC.vhd,VHDL,,SoPC,true
SoPC/simulation/sopc_mon_processeur_jtag_debug_module_translator.vhd,VHDL,,SoPC,false
SoPC/simulation/sopc_onchip_memory2_0_s1_translator.vhd,VHDL,,SoPC,false
SoPC/simulation/sopc_jtag_uart_0_avalon_jtag_slave_translator.vhd,VHDL,,SoPC,false
SoPC/simulation/sopc_sysid_qsys_0_control_slave_translator.vhd,VHDL,,SoPC,false
SoPC/simulation/sopc_switches_s1_translator.vhd,VHDL,,SoPC,false
SoPC/simulation/sopc_leds_s1_translator.vhd,VHDL,,SoPC,false
SoPC/simulation/sopc_mon_processeur_instruction_master_translator.vhd,VHDL,,SoPC,false
SoPC/simulation/sopc_mon_processeur_data_master_translator.vhd,VHDL,,SoPC,false
SoPC/simulation/submodules/SoPC_mon_processeur.sdc,SDC,,SoPC_mon_processeur,false
SoPC/simulation/submodules/SoPC_mon_processeur.vhd,VHDL,,SoPC_mon_processeur,false
SoPC/simulation/submodules/SoPC_mon_processeur_jtag_debug_module_sysclk.vhd,VHDL,,SoPC_mon_processeur,false
SoPC/simulation/submodules/SoPC_mon_processeur_jtag_debug_module_tck.vhd,VHDL,,SoPC_mon_processeur,false
SoPC/simulation/submodules/SoPC_mon_processeur_jtag_debug_module_wrapper.vhd,VHDL,,SoPC_mon_processeur,false
SoPC/simulation/submodules/SoPC_mon_processeur_nios2_waves.do,OTHER,,SoPC_mon_processeur,false
SoPC/simulation/submodules/SoPC_mon_processeur_ociram_default_contents.dat,DAT,,SoPC_mon_processeur,false
SoPC/simulation/submodules/SoPC_mon_processeur_ociram_default_contents.hex,HEX,,SoPC_mon_processeur,false
SoPC/simulation/submodules/SoPC_mon_processeur_ociram_default_contents.mif,MIF,,SoPC_mon_processeur,false
SoPC/simulation/submodules/SoPC_mon_processeur_oci_test_bench.vhd,VHDL,,SoPC_mon_processeur,false
SoPC/simulation/submodules/SoPC_mon_processeur_rf_ram_a.dat,DAT,,SoPC_mon_processeur,false
SoPC/simulation/submodules/SoPC_mon_processeur_rf_ram_a.hex,HEX,,SoPC_mon_processeur,false
SoPC/simulation/submodules/SoPC_mon_processeur_rf_ram_a.mif,MIF,,SoPC_mon_processeur,false
SoPC/simulation/submodules/SoPC_mon_processeur_rf_ram_b.dat,DAT,,SoPC_mon_processeur,false
SoPC/simulation/submodules/SoPC_mon_processeur_rf_ram_b.hex,HEX,,SoPC_mon_processeur,false
SoPC/simulation/submodules/SoPC_mon_processeur_rf_ram_b.mif,MIF,,SoPC_mon_processeur,false
SoPC/simulation/submodules/SoPC_mon_processeur_test_bench.vhd,VHDL,,SoPC_mon_processeur,false
SoPC/simulation/submodules/SoPC_onchip_memory2_0.hex,HEX,,SoPC_onchip_memory2_0,false
SoPC/simulation/submodules/SoPC_onchip_memory2_0.vhd,VHDL,,SoPC_onchip_memory2_0,false
SoPC/simulation/submodules/SoPC_jtag_uart_0.vhd,VHDL,,SoPC_jtag_uart_0,false
SoPC/simulation/submodules/SoPC_sysid_qsys_0.vho,VHDL,,SoPC_sysid_qsys_0,false
SoPC/simulation/submodules/SoPC_switches.vhd,VHDL,,SoPC_switches,false
SoPC/simulation/submodules/SoPC_leds.vhd,VHDL,,SoPC_leds,false
SoPC/simulation/submodules/mentor/altera_merlin_master_translator.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_master_translator,false
SoPC/simulation/submodules/aldec/altera_merlin_master_translator.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_master_translator,false
SoPC/simulation/submodules/mentor/altera_merlin_slave_translator.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_translator,false
SoPC/simulation/submodules/aldec/altera_merlin_slave_translator.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_translator,false
SoPC/simulation/submodules/mentor/altera_merlin_master_agent.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_master_agent,false
SoPC/simulation/submodules/aldec/altera_merlin_master_agent.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_master_agent,false
SoPC/simulation/submodules/mentor/altera_merlin_slave_agent.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_agent,false
SoPC/simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_agent,false
SoPC/simulation/submodules/aldec/altera_merlin_slave_agent.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_agent,false
SoPC/simulation/submodules/aldec/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_agent,false
SoPC/simulation/submodules/SoPC_mon_processeur_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vho,VHDL,,SoPC_mon_processeur_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo,false
SoPC/simulation/submodules/SoPC_addr_router.vho,VHDL,,SoPC_addr_router,false
SoPC/simulation/submodules/SoPC_addr_router_001.vho,VHDL,,SoPC_addr_router_001,false
SoPC/simulation/submodules/SoPC_id_router.vho,VHDL,,SoPC_id_router,false
SoPC/simulation/submodules/SoPC_id_router_002.vho,VHDL,,SoPC_id_router_002,false
SoPC/simulation/submodules/mentor/altera_reset_controller.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_reset_controller,false
SoPC/simulation/submodules/mentor/altera_reset_synchronizer.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_reset_controller,false
SoPC/simulation/submodules/aldec/altera_reset_controller.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_reset_controller,false
SoPC/simulation/submodules/aldec/altera_reset_synchronizer.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_reset_controller,false
SoPC/simulation/submodules/SoPC_cmd_xbar_demux.vho,VHDL,,SoPC_cmd_xbar_demux,false
SoPC/simulation/submodules/SoPC_cmd_xbar_demux_001.vho,VHDL,,SoPC_cmd_xbar_demux_001,false
SoPC/simulation/submodules/SoPC_cmd_xbar_mux.vho,VHDL,,SoPC_cmd_xbar_mux,false
SoPC/simulation/submodules/SoPC_rsp_xbar_demux_002.vho,VHDL,,SoPC_rsp_xbar_demux_002,false
SoPC/simulation/submodules/SoPC_rsp_xbar_mux.vho,VHDL,,SoPC_rsp_xbar_mux,false
SoPC/simulation/submodules/SoPC_rsp_xbar_mux_001.vho,VHDL,,SoPC_rsp_xbar_mux_001,false
SoPC/simulation/submodules/SoPC_irq_mapper.vho,VHDL,,SoPC_irq_mapper,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
SoPC.mon_processeur,SoPC_mon_processeur
SoPC.onchip_memory2_0,SoPC_onchip_memory2_0
SoPC.jtag_uart_0,SoPC_jtag_uart_0
SoPC.sysid_qsys_0,SoPC_sysid_qsys_0
SoPC.switches,SoPC_switches
SoPC.leds,SoPC_leds
SoPC.mon_processeur_instruction_master_translator,altera_merlin_master_translator
SoPC.mon_processeur_data_master_translator,altera_merlin_master_translator
SoPC.mon_processeur_instruction_master_translator,altera_merlin_master_translator
SoPC.mon_processeur_data_master_translator,altera_merlin_master_translator
SoPC.mon_processeur_jtag_debug_module_translator,altera_merlin_slave_translator
SoPC.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
SoPC.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
SoPC.sysid_qsys_0_control_slave_translator,altera_merlin_slave_translator
SoPC.switches_s1_translator,altera_merlin_slave_translator
SoPC.leds_s1_translator,altera_merlin_slave_translator
SoPC.mon_processeur_jtag_debug_module_translator,altera_merlin_slave_translator
SoPC.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
SoPC.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
SoPC.sysid_qsys_0_control_slave_translator,altera_merlin_slave_translator
SoPC.switches_s1_translator,altera_merlin_slave_translator
SoPC.leds_s1_translator,altera_merlin_slave_translator
SoPC.mon_processeur_instruction_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
SoPC.mon_processeur_data_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
SoPC.mon_processeur_jtag_debug_module_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
SoPC.onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
SoPC.jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
SoPC.sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
SoPC.switches_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
SoPC.leds_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
SoPC.mon_processeur_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo,SoPC_mon_processeur_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
SoPC.onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,SoPC_mon_processeur_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
SoPC.jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,SoPC_mon_processeur_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
SoPC.sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,SoPC_mon_processeur_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
SoPC.switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,SoPC_mon_processeur_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
SoPC.leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,SoPC_mon_processeur_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
SoPC.addr_router,SoPC_addr_router
SoPC.addr_router_001,SoPC_addr_router_001
SoPC.id_router,SoPC_id_router
SoPC.id_router_001,SoPC_id_router
SoPC.id_router_002,SoPC_id_router_002
SoPC.id_router_003,SoPC_id_router_002
SoPC.id_router_004,SoPC_id_router_002
SoPC.id_router_005,SoPC_id_router_002
SoPC.rst_controller,altera_reset_controller
SoPC.cmd_xbar_demux,SoPC_cmd_xbar_demux
SoPC.rsp_xbar_demux,SoPC_cmd_xbar_demux
SoPC.rsp_xbar_demux_001,SoPC_cmd_xbar_demux
SoPC.cmd_xbar_demux_001,SoPC_cmd_xbar_demux_001
SoPC.cmd_xbar_mux,SoPC_cmd_xbar_mux
SoPC.cmd_xbar_mux_001,SoPC_cmd_xbar_mux
SoPC.rsp_xbar_demux_002,SoPC_rsp_xbar_demux_002
SoPC.rsp_xbar_demux_003,SoPC_rsp_xbar_demux_002
SoPC.rsp_xbar_demux_004,SoPC_rsp_xbar_demux_002
SoPC.rsp_xbar_demux_005,SoPC_rsp_xbar_demux_002
SoPC.rsp_xbar_mux,SoPC_rsp_xbar_mux
SoPC.rsp_xbar_mux_001,SoPC_rsp_xbar_mux_001
SoPC.irq_mapper,SoPC_irq_mapper
