#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Nov  5 22:45:45 2020
# Process ID: 19396
# Current directory: D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/SPI_Test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5076 D:\SeniorProject\Oscilloscope_Senior_Project\Verilog\SPI_Test\SPI_Test.xpr
# Log file: D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/SPI_Test/vivado.log
# Journal file: D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/SPI_Test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/SPI_Test/SPI_Test.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 672.484 ; gain = 68.816
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property file_type Verilog [get_files  D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/SPI_Test/SPI_Test.srcs/sources_1/new/SPI.v]
reset_run synth_1
launch_runs impl_1 -jobs 4
[Fri Nov  6 18:11:44 2020] Launched synth_1...
Run output will be captured here: D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/SPI_Test/SPI_Test.runs/synth_1/runme.log
[Fri Nov  6 18:11:44 2020] Launched impl_1...
Run output will be captured here: D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/SPI_Test/SPI_Test.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 4
[Fri Nov  6 18:14:18 2020] Launched synth_1...
Run output will be captured here: D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/SPI_Test/SPI_Test.runs/synth_1/runme.log
[Fri Nov  6 18:14:18 2020] Launched impl_1...
Run output will be captured here: D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/SPI_Test/SPI_Test.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Nov  6 18:20:07 2020] Launched synth_1...
Run output will be captured here: D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/SPI_Test/SPI_Test.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Nov  6 18:20:41 2020] Launched impl_1...
Run output will be captured here: D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/SPI_Test/SPI_Test.runs/impl_1/runme.log
add_files -fileset constrs_1 -norecurse {{C:/Users/Brian Worts/Downloads/lp_constraints.xdc}}
exit
INFO: [Common 17-206] Exiting Vivado at Sat Nov  7 10:49:58 2020...
