

Implementation tool: Xilinx Vivado v.2025.1.1
Project:             project_1
Solution:            hls
Device target:       xczu3eg-sbva484-1-e
Report date:         Sat Jan 31 20:16:34 EST 2026

#=== Post-Implementation Resource usage ===
SLICE:            0
LUT:          22959
FF:           24162
DSP:              2
BRAM:            25
URAM:             0
LATCH:            0
SRL:            653
CLB:           4182

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      6.715
CP achieved post-implementation: 7.519
Timing met
