Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/amit/vhdl_lab/and_gate_10input/and_10inp_isim_beh.exe -prj /home/amit/vhdl_lab/and_gate_10input/and_10inp_beh.prj work.and_10inp 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/amit/vhdl_lab/and_gate_10input/and_gate.vhd" into library work
Parsing VHDL file "/home/amit/vhdl_lab/and_gate_10input/and_10inp.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 83260 KB
Fuse CPU Usage: 1370 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity and_gate [and_gate_default]
Compiling architecture behavioral of entity and_10inp
Time Resolution for simulation is 1ps.
Compiled 5 VHDL Units
Built simulation executable /home/amit/vhdl_lab/and_gate_10input/and_10inp_isim_beh.exe
Fuse Memory Usage: 649052 KB
Fuse CPU Usage: 1390 ms
GCC CPU Usage: 600 ms
