Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 08:11:07 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postplace_timing_min.rpt
| Design       : LU8PEEng
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.015ns  (arrival time - required time)
  Source:                 compBlock/curWriteData0Reg1_reg[175]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            compBlock/currentBlock0/inst1/mem_reg_2/DIADI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.100ns (43.240%)  route 0.131ns (56.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H32                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    H32                                                               r  clk_IBUF_inst/I
    H32                  IBUF (Prop_ibuf_I_O)         0.124     0.124 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.870     0.994    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.020 r  clk_IBUF_BUFG_inst/O
                         net (fo=5349, estimated)     0.588     1.608    compBlock/clk_IBUF_BUFG
    SLICE_X45Y119                                                     r  compBlock/curWriteData0Reg1_reg[175]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y119        FDRE (Prop_fdre_C_Q)         0.100     1.708 r  compBlock/curWriteData0Reg1_reg[175]/Q
                         net (fo=1, estimated)        0.131     1.839    compBlock/currentBlock0/inst1/I10[175]
    RAMB36_X2Y23         RAMB36E1                                     r  compBlock/currentBlock0/inst1/mem_reg_2/DIADI[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H32                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    H32                                                               r  clk_IBUF_inst/I
    H32                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.916     1.206    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.236 r  clk_IBUF_BUFG_inst/O
                         net (fo=5349, estimated)     0.868     2.104    compBlock/currentBlock0/inst1/clk_IBUF_BUFG
    RAMB36_X2Y23                                                      r  compBlock/currentBlock0/inst1/mem_reg_2/CLKBWRCLK
                         clock pessimism             -0.404     1.700    
    RAMB36_X2Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[31])
                                                      0.155     1.855    compBlock/currentBlock0/inst1/mem_reg_2
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                 -0.015    

Slack (VIOLATED) :        -0.010ns  (arrival time - required time)
  Source:                 compBlock/curWriteData0Reg1_reg[86]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            compBlock/currentBlock0/inst1/mem_reg_1/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.777%)  route 0.105ns (51.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H32                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    H32                                                               r  clk_IBUF_inst/I
    H32                  IBUF (Prop_ibuf_I_O)         0.124     0.124 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.870     0.994    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.020 r  clk_IBUF_BUFG_inst/O
                         net (fo=5349, estimated)     0.627     1.647    compBlock/clk_IBUF_BUFG
    SLICE_X21Y122                                                     r  compBlock/curWriteData0Reg1_reg[86]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y122        FDRE (Prop_fdre_C_Q)         0.100     1.747 r  compBlock/curWriteData0Reg1_reg[86]/Q
                         net (fo=1, estimated)        0.105     1.852    compBlock/currentBlock0/inst1/I10[86]
    RAMB36_X1Y24         RAMB36E1                                     r  compBlock/currentBlock0/inst1/mem_reg_1/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H32                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    H32                                                               r  clk_IBUF_inst/I
    H32                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.916     1.206    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.236 r  clk_IBUF_BUFG_inst/O
                         net (fo=5349, estimated)     0.875     2.111    compBlock/currentBlock0/inst1/clk_IBUF_BUFG
    RAMB36_X1Y24                                                      r  compBlock/currentBlock0/inst1/mem_reg_1/CLKBWRCLK
                         clock pessimism             -0.404     1.707    
    RAMB36_X1Y24         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[14])
                                                      0.155     1.862    compBlock/currentBlock0/inst1/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                 -0.010    

Slack (VIOLATED) :        -0.006ns  (arrival time - required time)
  Source:                 MC/block_n_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            compBlock/conBlock/n_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.100ns (33.386%)  route 0.200ns (66.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H32                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    H32                                                               r  clk_IBUF_inst/I
    H32                  IBUF (Prop_ibuf_I_O)         0.124     0.124 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.870     0.994    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.020 r  clk_IBUF_BUFG_inst/O
                         net (fo=5349, estimated)     0.619     1.639    MC/clk_IBUF_BUFG
    SLICE_X5Y154                                                      r  MC/block_n_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y154         FDRE (Prop_fdre_C_Q)         0.100     1.739 r  MC/block_n_reg[2]/Q
                         net (fo=4, estimated)        0.200     1.939    compBlock/conBlock/n_in[2]
    SLICE_X5Y146         FDRE                                         r  compBlock/conBlock/n_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H32                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    H32                                                               r  clk_IBUF_inst/I
    H32                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.916     1.206    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.236 r  clk_IBUF_BUFG_inst/O
                         net (fo=5349, estimated)     0.892     2.128    compBlock/conBlock/clk_IBUF_BUFG
    SLICE_X5Y146                                                      r  compBlock/conBlock/n_reg[2]/C
                         clock pessimism             -0.224     1.904    
    SLICE_X5Y146         FDRE (Hold_fdre_C_D)         0.041     1.945    compBlock/conBlock/n_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                 -0.006    

Slack (VIOLATED) :        -0.006ns  (arrival time - required time)
  Source:                 MC/block_n_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            compBlock/conBlock/n_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.100ns (33.451%)  route 0.199ns (66.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H32                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    H32                                                               r  clk_IBUF_inst/I
    H32                  IBUF (Prop_ibuf_I_O)         0.124     0.124 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.870     0.994    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.020 r  clk_IBUF_BUFG_inst/O
                         net (fo=5349, estimated)     0.619     1.639    MC/clk_IBUF_BUFG
    SLICE_X5Y154                                                      r  MC/block_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y154         FDRE (Prop_fdre_C_Q)         0.100     1.739 r  MC/block_n_reg[0]/Q
                         net (fo=4, estimated)        0.199     1.938    compBlock/conBlock/n_in[0]
    SLICE_X5Y146         FDRE                                         r  compBlock/conBlock/n_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H32                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    H32                                                               r  clk_IBUF_inst/I
    H32                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.916     1.206    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.236 r  clk_IBUF_BUFG_inst/O
                         net (fo=5349, estimated)     0.892     2.128    compBlock/conBlock/clk_IBUF_BUFG
    SLICE_X5Y146                                                      r  compBlock/conBlock/n_reg[0]/C
                         clock pessimism             -0.224     1.904    
    SLICE_X5Y146         FDRE (Hold_fdre_C_D)         0.040     1.944    compBlock/conBlock/n_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                 -0.006    

Slack (VIOLATED) :        -0.005ns  (arrival time - required time)
  Source:                 DTU/mem_addr5_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DTU/mem_addr2_reg[23]_srl3___DTU_mem_addr2_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.100ns (62.237%)  route 0.061ns (37.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H32                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    H32                                                               r  clk_IBUF_inst/I
    H32                  IBUF (Prop_ibuf_I_O)         0.124     0.124 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.870     0.994    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.020 r  clk_IBUF_BUFG_inst/O
                         net (fo=5349, estimated)     0.611     1.631    DTU/clk_IBUF_BUFG
    SLICE_X7Y169                                                      r  DTU/mem_addr5_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y169         FDRE (Prop_fdre_C_Q)         0.100     1.731 r  DTU/mem_addr5_reg[23]/Q
                         net (fo=2, estimated)        0.061     1.792    DTU/mem_addr5_reg[23]
    SLICE_X6Y169         SRL16E                                       r  DTU/mem_addr2_reg[23]_srl3___DTU_mem_addr2_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H32                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    H32                                                               r  clk_IBUF_inst/I
    H32                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.916     1.206    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.236 r  clk_IBUF_BUFG_inst/O
                         net (fo=5349, estimated)     0.812     2.048    DTU/clk_IBUF_BUFG
    SLICE_X6Y169                                                      r  DTU/mem_addr2_reg[23]_srl3___DTU_mem_addr2_reg_r/CLK
                         clock pessimism             -0.405     1.643    
    SLICE_X6Y169         SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.797    DTU/mem_addr2_reg[23]_srl3___DTU_mem_addr2_reg_r
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                 -0.005    

Slack (VIOLATED) :        -0.004ns  (arrival time - required time)
  Source:                 MC/loop_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            compBlock/conBlock/loop_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.118ns (39.102%)  route 0.184ns (60.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H32                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    H32                                                               r  clk_IBUF_inst/I
    H32                  IBUF (Prop_ibuf_I_O)         0.124     0.124 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.870     0.994    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.020 r  clk_IBUF_BUFG_inst/O
                         net (fo=5349, estimated)     0.621     1.641    MC/clk_IBUF_BUFG
    SLICE_X2Y154                                                      r  MC/loop_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y154         FDRE (Prop_fdre_C_Q)         0.118     1.759 r  MC/loop_reg[0]/Q
                         net (fo=2, estimated)        0.184     1.943    compBlock/conBlock/loop_in[0]
    SLICE_X3Y147         FDRE                                         r  compBlock/conBlock/loop_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H32                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    H32                                                               r  clk_IBUF_inst/I
    H32                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.916     1.206    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.236 r  clk_IBUF_BUFG_inst/O
                         net (fo=5349, estimated)     0.895     2.131    compBlock/conBlock/clk_IBUF_BUFG
    SLICE_X3Y147                                                      r  compBlock/conBlock/loop_reg[0]/C
                         clock pessimism             -0.224     1.907    
    SLICE_X3Y147         FDRE (Hold_fdre_C_D)         0.040     1.947    compBlock/conBlock/loop_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                 -0.004    

Slack (VIOLATED) :        -0.004ns  (arrival time - required time)
  Source:                 MC/block_n_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            compBlock/conBlock/n_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.100ns (33.451%)  route 0.199ns (66.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H32                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    H32                                                               r  clk_IBUF_inst/I
    H32                  IBUF (Prop_ibuf_I_O)         0.124     0.124 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.870     0.994    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.020 r  clk_IBUF_BUFG_inst/O
                         net (fo=5349, estimated)     0.619     1.639    MC/clk_IBUF_BUFG
    SLICE_X5Y154                                                      r  MC/block_n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y154         FDRE (Prop_fdre_C_Q)         0.100     1.739 r  MC/block_n_reg[1]/Q
                         net (fo=4, estimated)        0.199     1.938    compBlock/conBlock/n_in[1]
    SLICE_X5Y146         FDRE                                         r  compBlock/conBlock/n_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H32                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    H32                                                               r  clk_IBUF_inst/I
    H32                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.916     1.206    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.236 r  clk_IBUF_BUFG_inst/O
                         net (fo=5349, estimated)     0.892     2.128    compBlock/conBlock/clk_IBUF_BUFG
    SLICE_X5Y146                                                      r  compBlock/conBlock/n_reg[1]/C
                         clock pessimism             -0.224     1.904    
    SLICE_X5Y146         FDRE (Hold_fdre_C_D)         0.038     1.942    compBlock/conBlock/n_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                 -0.004    

Slack (VIOLATED) :        -0.003ns  (arrival time - required time)
  Source:                 MC/block_m_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            compBlock/conBlock/m_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.100ns (33.000%)  route 0.203ns (67.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H32                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    H32                                                               r  clk_IBUF_inst/I
    H32                  IBUF (Prop_ibuf_I_O)         0.124     0.124 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.870     0.994    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.020 r  clk_IBUF_BUFG_inst/O
                         net (fo=5349, estimated)     0.621     1.641    MC/clk_IBUF_BUFG
    SLICE_X3Y153                                                      r  MC/block_m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y153         FDRE (Prop_fdre_C_Q)         0.100     1.741 r  MC/block_m_reg[2]/Q
                         net (fo=1, estimated)        0.203     1.944    compBlock/conBlock/m_in[2]
    SLICE_X2Y148         FDRE                                         r  compBlock/conBlock/m_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H32                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    H32                                                               r  clk_IBUF_inst/I
    H32                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.916     1.206    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.236 r  clk_IBUF_BUFG_inst/O
                         net (fo=5349, estimated)     0.895     2.131    compBlock/conBlock/clk_IBUF_BUFG
    SLICE_X2Y148                                                      r  compBlock/conBlock/m_reg[2]/C
                         clock pessimism             -0.224     1.907    
    SLICE_X2Y148         FDRE (Hold_fdre_C_D)         0.040     1.947    compBlock/conBlock/m_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                 -0.003    

Slack (VIOLATED) :        -0.002ns  (arrival time - required time)
  Source:                 compBlock/curWriteData1Reg1_reg[175]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            compBlock/currentBlock1/inst1/mem_reg_2/DIADI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.118ns (48.013%)  route 0.128ns (51.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H32                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    H32                                                               r  clk_IBUF_inst/I
    H32                  IBUF (Prop_ibuf_I_O)         0.124     0.124 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.870     0.994    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.020 r  clk_IBUF_BUFG_inst/O
                         net (fo=5349, estimated)     0.592     1.612    compBlock/clk_IBUF_BUFG
    SLICE_X44Y114                                                     r  compBlock/curWriteData1Reg1_reg[175]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.118     1.730 r  compBlock/curWriteData1Reg1_reg[175]/Q
                         net (fo=1, estimated)        0.128     1.858    compBlock/currentBlock1/inst1/I3[175]
    RAMB36_X2Y22         RAMB36E1                                     r  compBlock/currentBlock1/inst1/mem_reg_2/DIADI[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H32                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    H32                                                               r  clk_IBUF_inst/I
    H32                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.916     1.206    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.236 r  clk_IBUF_BUFG_inst/O
                         net (fo=5349, estimated)     0.873     2.109    compBlock/currentBlock1/inst1/clk_IBUF_BUFG
    RAMB36_X2Y22                                                      r  compBlock/currentBlock1/inst1/mem_reg_2/CLKBWRCLK
                         clock pessimism             -0.404     1.705    
    RAMB36_X2Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[31])
                                                      0.155     1.860    compBlock/currentBlock1/inst1/mem_reg_2
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                 -0.002    

Slack (MET) :             0.001ns  (arrival time - required time)
  Source:                 compBlock/curWriteData1Reg1_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            compBlock/currentBlock1/inst1/mem_reg_0/DIBDI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.651%)  route 0.097ns (49.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H32                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    H32                                                               r  clk_IBUF_inst/I
    H32                  IBUF (Prop_ibuf_I_O)         0.124     0.124 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.870     0.994    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.020 r  clk_IBUF_BUFG_inst/O
                         net (fo=5349, estimated)     0.627     1.647    compBlock/clk_IBUF_BUFG
    SLICE_X9Y124                                                      r  compBlock/curWriteData1Reg1_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y124         FDRE (Prop_fdre_C_Q)         0.100     1.747 r  compBlock/curWriteData1Reg1_reg[61]/Q
                         net (fo=1, estimated)        0.097     1.845    compBlock/currentBlock1/inst1/I3[61]
    RAMB36_X0Y24         RAMB36E1                                     r  compBlock/currentBlock1/inst1/mem_reg_0/DIBDI[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H32                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    H32                                                               r  clk_IBUF_inst/I
    H32                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.916     1.206    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.236 r  clk_IBUF_BUFG_inst/O
                         net (fo=5349, estimated)     0.878     2.114    compBlock/currentBlock1/inst1/clk_IBUF_BUFG
    RAMB36_X0Y24                                                      r  compBlock/currentBlock1/inst1/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.425     1.689    
    RAMB36_X0Y24         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[29])
                                                      0.155     1.844    compBlock/currentBlock1/inst1/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.001    




