<root><simulation><result_generated_time />2023-11-08 03:21:11<layer><layer_spec />{'B': 1, 'K': 1, 'C': 1, 'OY': 7, 'OX': 7, 'IY': 9, 'IX': 9, 'FY': 3, 'FX': 3, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1024}<im2col_enable />False<total_MAC_operation />451584<total_data_size_element />{'W': 9216, 'I': 82944, 'O': 50176}<total_data_reuse />{'W': 49, 'I': 5.444444444444445, 'O': 9}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />greedy mapping with hint<spatial_utilization_threshold />0.0<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />2</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1, 1, 1], 'I': [1024, 1, 1], 'O': [1024, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OX', 32)], [('OY', 32)]], [], [], []]<I />[[], [[('OX', 32)], [('OY', 32)]], [], []]<O />[[], [[('OX', 32)], [('OY', 32)]], [], []]<greedy_mapping />True<footer_info />{'B': 0, 'K': 0, 'C': 0, 'OY': 7, 'OX': 7, 'FY': 0, 'FX': 0}</spatial_unrolling><temporal_mapping><W />[[('FX', 3), ('FY', 3)], [], []]<I />[[('FX', 3), ('FY', 3)], [], []]<O />[[('FX', 3), ('FY', 3)], [], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [49.0, 1, 1, 1], 'I': [1.0, 5.44, 1.0, 1.0], 'O': [1.0, 9, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [72, 72, 72], 'I': [72, 648, 648], 'O': [8, 392, 392], 'O_partial': [8, 0, 0], 'O_final': [0, 392, 392]}<actual_mem_utilization_individual />{'W': [0.14, 0.0, 0.0], 'I': [0.14, 0.0, 0.0], 'O': [0.02, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.14, 0.0, 0.0], 'I': [0.14, 0.0, 0.0], 'O': [0.02, 0.0, 0.0]}<effective_mem_size_bit />{'W': [24, 72, 72], 'I': [72, 648, 648], 'O': [8, 392, 392], 'O_partial': [8, 0, 0], 'O_final': [0, 392, 392]}<total_unit_count />{'W': [1024, 1, 1, 1], 'I': [1024, 1024, 1, 1], 'O': [1024, 1024, 1, 1]}<unique_unit_count />{'W': [1, 1, 1, 1], 'I': [1024, 1024, 1, 1], 'O': [1024, 1024, 1, 1]}<duplicate_unit_count />{'W': [1024.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[9216, 9216], [9216, 9216], [9216, 0]]<I />[[451584, 82944], [1183744, 82944], [82944, 0]]<O />[[(401408, 451584), (50176, 0)], [(0, 1048576), (50176, 0)], [(0, 50176), (0, 0)]]<O_partial />[[(401408, 451584), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (50176, 0)], [(0, 1048576), (50176, 0)], [(0, 50176), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[1152, 1152], [144, 144], [36, 0]]<I />[[56448, 10368], [18496, 1296], [324, 0]]<O />[[(50176, 56448), (6272, 0)], [(0, 16384), (784, 0)], [(0, 196), (0, 0)]]<O_partial />[([50176, 56448], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [6272, 0]), ([0, 16384], [784, 0]), ([0, 196], [0, 0])]</mem_access_count_word><mac_count><active />451584<idle />8985600</mac_count></basic_info><energy><total_energy />1440947.2<mem_energy_breakdown><W />[0.0, 0.0, 0.0]<I />[0.0, 2048.0, 409.6]<O />[0.0, 1638.4, 307.2]</mem_energy_breakdown><MAC_energy><active_MAC />987162.6<idle_MAC />449280.0<total />1436442.6</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.0026<utilization_without_data_loading />0.0269<utilization_spatial />0.0479<utilization_temporal_with_data_loading />0.0549<mac_utilize_temporal_without_data_loading />0.5625</mac_array_utilization><latency><latency_cycle_with_data_loading />167936<latency_cycle_without_data_loading />16384<ideal_computing_cycle />9216<data_loading><load_cycle_total />151552<load_cycle_individual />{'W': [2048, 1024, 0], 'I': [147456, 19456, 0]}<load_cycle_combined />{'W': 3072, 'I': 148480}</data_loading><mem_stalling><mem_stall_cycle_total />7168<mem_stall_cycle_individual />{'W': [[-8192], [-9216, -9216], [-9216, -9216]], 'I': [[-8192], [-9216, -9216], [-9216, -9216]], 'O': [[-9216], [-9216, 7168], [7168, -5120]]}<mem_stall_cycle_shared />{'W': [[-8192], [-9216, 0], [0, 0]], 'I': [[-8192], [-9216, 0], [0, 0]], 'O': [[-9216], [-9216, 7168], [7168, -5120]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [72, 72, 72], 'I': [72, 648, 648], 'O': [8, 392, 392], 'O_partial': [8, 0, 0], 'O_final': [0, 392, 392]}<data_size_each_level_total />{'W': [72, 72, 72], 'I': [73728, 648, 648], 'O': [8192, 392, 392]}<loop_cycles_each_level />{'W': [9, 9, 9], 'I': [9, 9, 9], 'O': [9, 9, 9]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [9, 1, 1], 'O': [9, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 8.0]], 'I': [[8.0, 8.0], [8192.0, 1027.6], [1027.6, 1027.6]], 'O': [[8.0, 0.9], [910.2, 910.2], [910.2, 910.2]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 8.0]], 'I': [[8.0, 72.0], [73728.0, 1027.6], [1027.6, 1027.6]], 'O': [[8.0, 8.0], [8192.0, 910.2], [910.2, 910.2]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 0]], 'I': [[8.0, 8.0], [8192.0, 1027.6], [1027.6, 0]], 'O': [[8.0, 0.9], [910.2, 910.2], [910.2, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [9110.2, 1945.8], [1035.6, 910.2]], 'I': [[8.0, 8.0], [9110.2, 1945.8], [1035.6, 910.2]], 'O': [[8.0, 0.9], [9110.2, 1945.8], [1035.6, 910.2]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 9], [9, 9, 1], [9, 9, 1]], 'I': [[1, 1, 9], [9, 9, 1], [9, 9, 1]], 'O': [[1, 1, 9], [9, 9, 1], [9, 9, 1]]}<trans_time_real />{'W': [[0, 1, 9], [[1, 9, 1], [0, 9, 1]], [[0, 9, 1], [0, 9, 1]]], 'I': [[0, 1, 9], [[1, 9, 1], [144, 9, 1]], [[18, 9, 1], [5, 9, 1]]], 'O': [[0, 1, 9], [[0, 9, 1], [16, 9, 1]], [[16, 9, 1], [4, 9, 1]]]}<single_stall_cycle />{'W': [[-1], [-8, -9], [-9, -9]], 'I': [[-1], [-8, 135], [9, -4]], 'O': [[-1], [-9, 7], [7, -5]]}<single_stall_count />{'W': [8, 0, 0], 'I': [8, 0, 0], 'O': [9, 1, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [9, 0]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [9, 9]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-9, -9], [0, -9]], 1: [[-9, -9], [0, 0]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />150.0<mem_area />121.7<mem_area_percentage />81.1 %</area></results><elapsed_time_second />0</simulation></root>