#! /usr/share/iverilog-0.9.7/bin/vvp
:ivl_version "0.9.7 " "(v0_9_6)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0xe8da30 .scope module, "AND_Gate_tb" "AND_Gate_tb" 2 2;
 .timescale 0 0;
v0xe9df60_0 .var "A", 0 0;
v0xe9e030_0 .var "B", 0 0;
v0xe9e0e0_0 .net "Y", 0 0, L_0xe9e190; 1 drivers
S_0xe8db20 .scope module, "inst" "AND_Gate" 2 8, 3 2, S_0xe8da30;
 .timescale 0 0;
L_0xe9e190 .functor AND 1, v0xe9df60_0, v0xe9e030_0, C4<1>, C4<1>;
v0xe8dc10_0 .net "A", 0 0, v0xe9df60_0; 1 drivers
v0xe9de20_0 .net "B", 0 0, v0xe9e030_0; 1 drivers
v0xe9dec0_0 .alias "Y", 0 0, v0xe9e0e0_0;
    .scope S_0xe8da30;
T_0 ;
    %vpi_call 2 11 "$dumpfile", "dump.vcd";
    %vpi_call 2 12 "$dumpvars";
    %delay 100, 0;
    %vpi_call 2 13 "$finish";
    %end;
    .thread T_0;
    .scope S_0xe8da30;
T_1 ;
    %set/v v0xe9df60_0, 0, 1;
    %set/v v0xe9e030_0, 0, 1;
    %delay 7, 0;
    %set/v v0xe9df60_0, 1, 1;
    %set/v v0xe9e030_0, 0, 1;
    %delay 7, 0;
    %set/v v0xe9df60_0, 0, 1;
    %set/v v0xe9e030_0, 1, 1;
    %delay 7, 0;
    %set/v v0xe9df60_0, 1, 1;
    %set/v v0xe9e030_0, 1, 1;
    %delay 7, 0;
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.sv";
    "design.sv";
