Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Mar 19 20:20:59 2018
| Host         : ALINX000008-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-fgg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.353        0.000                      0                  190        0.120        0.000                      0                  190       -0.808       -3.365                       9                   108  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk               {0.000 10.000}       20.000          50.000          
  clk_out1_video_pll  {0.000 3.368}        6.737           148.438         
  clk_out2_video_pll  {0.000 0.674}        1.347           742.188         
  clkfbout_video_pll  {0.000 40.000}       80.000          12.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                 7.000        0.000                       0                     1  
  clk_out1_video_pll        2.353        0.000                      0                  190        0.120        0.000                      0                  190        2.388        0.000                       0                    94  
  clk_out2_video_pll                                                                                                                                                   -0.808       -3.365                       9                    10  
  clkfbout_video_pll                                                                                                                                                   20.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_video_pll
  To Clock:  clk_out1_video_pll

Setup :            0  Failing Endpoints,  Worst Slack        2.353ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.388ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.353ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_color_bar/h_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_video_pll rise@6.737ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 1.056ns (28.527%)  route 2.646ns (71.473%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 5.283 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.729    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.236 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.569    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          1.621    -0.852    hdmi_color_bar/clk_out1
    SLICE_X62Y86         FDRE                                         r  hdmi_color_bar/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  hdmi_color_bar/h_cnt_reg[0]/Q
                         net (fo=6, routed)           1.003     0.606    hdmi_color_bar/h_cnt_reg_n_0_[0]
    SLICE_X60Y86         LUT6 (Prop_lut6_I2_O)        0.124     0.730 f  hdmi_color_bar/v_cnt[11]_i_4/O
                         net (fo=4, routed)           0.601     1.331    hdmi_color_bar/v_cnt[11]_i_4_n_0
    SLICE_X58Y86         LUT4 (Prop_lut4_I2_O)        0.150     1.481 f  hdmi_color_bar/h_cnt[11]_i_3/O
                         net (fo=1, routed)           0.441     1.922    hdmi_color_bar/h_cnt[11]_i_3_n_0
    SLICE_X58Y86         LUT4 (Prop_lut4_I0_O)        0.326     2.248 r  hdmi_color_bar/h_cnt[11]_i_1/O
                         net (fo=11, routed)          0.602     2.849    hdmi_color_bar/h_cnt[11]_i_1_n_0
    SLICE_X59Y86         FDRE                                         r  hdmi_color_bar/h_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.737     6.737 r  
    Y18                                               0.000     6.737 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.737    video_pll_m0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     8.162 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.324    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     2.102 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     3.689    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.780 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          1.503     5.283    hdmi_color_bar/clk_out1
    SLICE_X59Y86         FDRE                                         r  hdmi_color_bar/h_cnt_reg[5]/C
                         clock pessimism              0.561     5.844    
                         clock uncertainty           -0.214     5.631    
    SLICE_X59Y86         FDRE (Setup_fdre_C_R)       -0.429     5.202    hdmi_color_bar/h_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          5.202    
                         arrival time                          -2.849    
  -------------------------------------------------------------------
                         slack                                  2.353    

Slack (MET) :             2.353ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_color_bar/h_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_video_pll rise@6.737ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 1.056ns (28.527%)  route 2.646ns (71.473%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 5.283 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.729    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.236 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.569    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          1.621    -0.852    hdmi_color_bar/clk_out1
    SLICE_X62Y86         FDRE                                         r  hdmi_color_bar/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  hdmi_color_bar/h_cnt_reg[0]/Q
                         net (fo=6, routed)           1.003     0.606    hdmi_color_bar/h_cnt_reg_n_0_[0]
    SLICE_X60Y86         LUT6 (Prop_lut6_I2_O)        0.124     0.730 f  hdmi_color_bar/v_cnt[11]_i_4/O
                         net (fo=4, routed)           0.601     1.331    hdmi_color_bar/v_cnt[11]_i_4_n_0
    SLICE_X58Y86         LUT4 (Prop_lut4_I2_O)        0.150     1.481 f  hdmi_color_bar/h_cnt[11]_i_3/O
                         net (fo=1, routed)           0.441     1.922    hdmi_color_bar/h_cnt[11]_i_3_n_0
    SLICE_X58Y86         LUT4 (Prop_lut4_I0_O)        0.326     2.248 r  hdmi_color_bar/h_cnt[11]_i_1/O
                         net (fo=11, routed)          0.602     2.849    hdmi_color_bar/h_cnt[11]_i_1_n_0
    SLICE_X59Y86         FDRE                                         r  hdmi_color_bar/h_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.737     6.737 r  
    Y18                                               0.000     6.737 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.737    video_pll_m0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     8.162 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.324    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     2.102 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     3.689    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.780 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          1.503     5.283    hdmi_color_bar/clk_out1
    SLICE_X59Y86         FDRE                                         r  hdmi_color_bar/h_cnt_reg[6]/C
                         clock pessimism              0.561     5.844    
                         clock uncertainty           -0.214     5.631    
    SLICE_X59Y86         FDRE (Setup_fdre_C_R)       -0.429     5.202    hdmi_color_bar/h_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          5.202    
                         arrival time                          -2.849    
  -------------------------------------------------------------------
                         slack                                  2.353    

Slack (MET) :             2.353ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_color_bar/h_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_video_pll rise@6.737ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 1.056ns (28.527%)  route 2.646ns (71.473%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 5.283 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.729    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.236 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.569    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          1.621    -0.852    hdmi_color_bar/clk_out1
    SLICE_X62Y86         FDRE                                         r  hdmi_color_bar/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  hdmi_color_bar/h_cnt_reg[0]/Q
                         net (fo=6, routed)           1.003     0.606    hdmi_color_bar/h_cnt_reg_n_0_[0]
    SLICE_X60Y86         LUT6 (Prop_lut6_I2_O)        0.124     0.730 f  hdmi_color_bar/v_cnt[11]_i_4/O
                         net (fo=4, routed)           0.601     1.331    hdmi_color_bar/v_cnt[11]_i_4_n_0
    SLICE_X58Y86         LUT4 (Prop_lut4_I2_O)        0.150     1.481 f  hdmi_color_bar/h_cnt[11]_i_3/O
                         net (fo=1, routed)           0.441     1.922    hdmi_color_bar/h_cnt[11]_i_3_n_0
    SLICE_X58Y86         LUT4 (Prop_lut4_I0_O)        0.326     2.248 r  hdmi_color_bar/h_cnt[11]_i_1/O
                         net (fo=11, routed)          0.602     2.849    hdmi_color_bar/h_cnt[11]_i_1_n_0
    SLICE_X59Y86         FDRE                                         r  hdmi_color_bar/h_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.737     6.737 r  
    Y18                                               0.000     6.737 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.737    video_pll_m0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     8.162 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.324    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     2.102 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     3.689    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.780 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          1.503     5.283    hdmi_color_bar/clk_out1
    SLICE_X59Y86         FDRE                                         r  hdmi_color_bar/h_cnt_reg[7]/C
                         clock pessimism              0.561     5.844    
                         clock uncertainty           -0.214     5.631    
    SLICE_X59Y86         FDRE (Setup_fdre_C_R)       -0.429     5.202    hdmi_color_bar/h_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          5.202    
                         arrival time                          -2.849    
  -------------------------------------------------------------------
                         slack                                  2.353    

Slack (MET) :             2.353ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_color_bar/h_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_video_pll rise@6.737ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 1.056ns (28.527%)  route 2.646ns (71.473%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 5.283 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.729    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.236 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.569    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          1.621    -0.852    hdmi_color_bar/clk_out1
    SLICE_X62Y86         FDRE                                         r  hdmi_color_bar/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  hdmi_color_bar/h_cnt_reg[0]/Q
                         net (fo=6, routed)           1.003     0.606    hdmi_color_bar/h_cnt_reg_n_0_[0]
    SLICE_X60Y86         LUT6 (Prop_lut6_I2_O)        0.124     0.730 f  hdmi_color_bar/v_cnt[11]_i_4/O
                         net (fo=4, routed)           0.601     1.331    hdmi_color_bar/v_cnt[11]_i_4_n_0
    SLICE_X58Y86         LUT4 (Prop_lut4_I2_O)        0.150     1.481 f  hdmi_color_bar/h_cnt[11]_i_3/O
                         net (fo=1, routed)           0.441     1.922    hdmi_color_bar/h_cnt[11]_i_3_n_0
    SLICE_X58Y86         LUT4 (Prop_lut4_I0_O)        0.326     2.248 r  hdmi_color_bar/h_cnt[11]_i_1/O
                         net (fo=11, routed)          0.602     2.849    hdmi_color_bar/h_cnt[11]_i_1_n_0
    SLICE_X59Y86         FDRE                                         r  hdmi_color_bar/h_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.737     6.737 r  
    Y18                                               0.000     6.737 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.737    video_pll_m0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     8.162 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.324    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     2.102 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     3.689    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.780 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          1.503     5.283    hdmi_color_bar/clk_out1
    SLICE_X59Y86         FDRE                                         r  hdmi_color_bar/h_cnt_reg[8]/C
                         clock pessimism              0.561     5.844    
                         clock uncertainty           -0.214     5.631    
    SLICE_X59Y86         FDRE (Setup_fdre_C_R)       -0.429     5.202    hdmi_color_bar/h_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          5.202    
                         arrival time                          -2.849    
  -------------------------------------------------------------------
                         slack                                  2.353    

Slack (MET) :             2.355ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_color_bar/v_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_video_pll rise@6.737ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        3.623ns  (logic 0.828ns (22.857%)  route 2.795ns (77.143%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 5.287 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.729    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.236 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.569    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          1.621    -0.852    hdmi_color_bar/clk_out1
    SLICE_X62Y86         FDRE                                         r  hdmi_color_bar/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  hdmi_color_bar/h_cnt_reg[0]/Q
                         net (fo=6, routed)           1.003     0.606    hdmi_color_bar/h_cnt_reg_n_0_[0]
    SLICE_X60Y86         LUT6 (Prop_lut6_I2_O)        0.124     0.730 f  hdmi_color_bar/v_cnt[11]_i_4/O
                         net (fo=4, routed)           0.456     1.186    hdmi_color_bar/v_cnt[11]_i_4_n_0
    SLICE_X60Y85         LUT6 (Prop_lut6_I4_O)        0.124     1.310 r  hdmi_color_bar/v_cnt[11]_i_2/O
                         net (fo=16, routed)          0.681     1.991    hdmi_color_bar/v_cnt
    SLICE_X65Y87         LUT5 (Prop_lut5_I0_O)        0.124     2.115 r  hdmi_color_bar/v_cnt[11]_i_1/O
                         net (fo=11, routed)          0.655     2.770    hdmi_color_bar/v_cnt[11]_i_1_n_0
    SLICE_X64Y89         FDRE                                         r  hdmi_color_bar/v_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.737     6.737 r  
    Y18                                               0.000     6.737 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.737    video_pll_m0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     8.162 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.324    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     2.102 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     3.689    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.780 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          1.507     5.287    hdmi_color_bar/clk_out1
    SLICE_X64Y89         FDRE                                         r  hdmi_color_bar/v_cnt_reg[10]/C
                         clock pessimism              0.575     5.862    
                         clock uncertainty           -0.214     5.649    
    SLICE_X64Y89         FDRE (Setup_fdre_C_R)       -0.524     5.125    hdmi_color_bar/v_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          5.125    
                         arrival time                          -2.770    
  -------------------------------------------------------------------
                         slack                                  2.355    

Slack (MET) :             2.355ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_color_bar/v_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_video_pll rise@6.737ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        3.623ns  (logic 0.828ns (22.857%)  route 2.795ns (77.143%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 5.287 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.729    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.236 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.569    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          1.621    -0.852    hdmi_color_bar/clk_out1
    SLICE_X62Y86         FDRE                                         r  hdmi_color_bar/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  hdmi_color_bar/h_cnt_reg[0]/Q
                         net (fo=6, routed)           1.003     0.606    hdmi_color_bar/h_cnt_reg_n_0_[0]
    SLICE_X60Y86         LUT6 (Prop_lut6_I2_O)        0.124     0.730 f  hdmi_color_bar/v_cnt[11]_i_4/O
                         net (fo=4, routed)           0.456     1.186    hdmi_color_bar/v_cnt[11]_i_4_n_0
    SLICE_X60Y85         LUT6 (Prop_lut6_I4_O)        0.124     1.310 r  hdmi_color_bar/v_cnt[11]_i_2/O
                         net (fo=16, routed)          0.681     1.991    hdmi_color_bar/v_cnt
    SLICE_X65Y87         LUT5 (Prop_lut5_I0_O)        0.124     2.115 r  hdmi_color_bar/v_cnt[11]_i_1/O
                         net (fo=11, routed)          0.655     2.770    hdmi_color_bar/v_cnt[11]_i_1_n_0
    SLICE_X64Y89         FDRE                                         r  hdmi_color_bar/v_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.737     6.737 r  
    Y18                                               0.000     6.737 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.737    video_pll_m0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     8.162 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.324    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     2.102 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     3.689    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.780 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          1.507     5.287    hdmi_color_bar/clk_out1
    SLICE_X64Y89         FDRE                                         r  hdmi_color_bar/v_cnt_reg[11]/C
                         clock pessimism              0.575     5.862    
                         clock uncertainty           -0.214     5.649    
    SLICE_X64Y89         FDRE (Setup_fdre_C_R)       -0.524     5.125    hdmi_color_bar/v_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          5.125    
                         arrival time                          -2.770    
  -------------------------------------------------------------------
                         slack                                  2.355    

Slack (MET) :             2.355ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_color_bar/v_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_video_pll rise@6.737ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        3.623ns  (logic 0.828ns (22.857%)  route 2.795ns (77.143%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 5.287 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.729    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.236 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.569    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          1.621    -0.852    hdmi_color_bar/clk_out1
    SLICE_X62Y86         FDRE                                         r  hdmi_color_bar/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  hdmi_color_bar/h_cnt_reg[0]/Q
                         net (fo=6, routed)           1.003     0.606    hdmi_color_bar/h_cnt_reg_n_0_[0]
    SLICE_X60Y86         LUT6 (Prop_lut6_I2_O)        0.124     0.730 f  hdmi_color_bar/v_cnt[11]_i_4/O
                         net (fo=4, routed)           0.456     1.186    hdmi_color_bar/v_cnt[11]_i_4_n_0
    SLICE_X60Y85         LUT6 (Prop_lut6_I4_O)        0.124     1.310 r  hdmi_color_bar/v_cnt[11]_i_2/O
                         net (fo=16, routed)          0.681     1.991    hdmi_color_bar/v_cnt
    SLICE_X65Y87         LUT5 (Prop_lut5_I0_O)        0.124     2.115 r  hdmi_color_bar/v_cnt[11]_i_1/O
                         net (fo=11, routed)          0.655     2.770    hdmi_color_bar/v_cnt[11]_i_1_n_0
    SLICE_X64Y89         FDRE                                         r  hdmi_color_bar/v_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.737     6.737 r  
    Y18                                               0.000     6.737 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.737    video_pll_m0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     8.162 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.324    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     2.102 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     3.689    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.780 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          1.507     5.287    hdmi_color_bar/clk_out1
    SLICE_X64Y89         FDRE                                         r  hdmi_color_bar/v_cnt_reg[9]/C
                         clock pessimism              0.575     5.862    
                         clock uncertainty           -0.214     5.649    
    SLICE_X64Y89         FDRE (Setup_fdre_C_R)       -0.524     5.125    hdmi_color_bar/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          5.125    
                         arrival time                          -2.770    
  -------------------------------------------------------------------
                         slack                                  2.355    

Slack (MET) :             2.450ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_color_bar/h_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_video_pll rise@6.737ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        3.605ns  (logic 1.056ns (29.296%)  route 2.549ns (70.704%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 5.283 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.729    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.236 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.569    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          1.621    -0.852    hdmi_color_bar/clk_out1
    SLICE_X62Y86         FDRE                                         r  hdmi_color_bar/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  hdmi_color_bar/h_cnt_reg[0]/Q
                         net (fo=6, routed)           1.003     0.606    hdmi_color_bar/h_cnt_reg_n_0_[0]
    SLICE_X60Y86         LUT6 (Prop_lut6_I2_O)        0.124     0.730 f  hdmi_color_bar/v_cnt[11]_i_4/O
                         net (fo=4, routed)           0.601     1.331    hdmi_color_bar/v_cnt[11]_i_4_n_0
    SLICE_X58Y86         LUT4 (Prop_lut4_I2_O)        0.150     1.481 f  hdmi_color_bar/h_cnt[11]_i_3/O
                         net (fo=1, routed)           0.441     1.922    hdmi_color_bar/h_cnt[11]_i_3_n_0
    SLICE_X58Y86         LUT4 (Prop_lut4_I0_O)        0.326     2.248 r  hdmi_color_bar/h_cnt[11]_i_1/O
                         net (fo=11, routed)          0.504     2.752    hdmi_color_bar/h_cnt[11]_i_1_n_0
    SLICE_X59Y85         FDRE                                         r  hdmi_color_bar/h_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.737     6.737 r  
    Y18                                               0.000     6.737 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.737    video_pll_m0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     8.162 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.324    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     2.102 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     3.689    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.780 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          1.503     5.283    hdmi_color_bar/clk_out1
    SLICE_X59Y85         FDRE                                         r  hdmi_color_bar/h_cnt_reg[1]/C
                         clock pessimism              0.561     5.844    
                         clock uncertainty           -0.214     5.631    
    SLICE_X59Y85         FDRE (Setup_fdre_C_R)       -0.429     5.202    hdmi_color_bar/h_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          5.202    
                         arrival time                          -2.752    
  -------------------------------------------------------------------
                         slack                                  2.450    

Slack (MET) :             2.450ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_color_bar/h_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_video_pll rise@6.737ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        3.605ns  (logic 1.056ns (29.296%)  route 2.549ns (70.704%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 5.283 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.729    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.236 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.569    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          1.621    -0.852    hdmi_color_bar/clk_out1
    SLICE_X62Y86         FDRE                                         r  hdmi_color_bar/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  hdmi_color_bar/h_cnt_reg[0]/Q
                         net (fo=6, routed)           1.003     0.606    hdmi_color_bar/h_cnt_reg_n_0_[0]
    SLICE_X60Y86         LUT6 (Prop_lut6_I2_O)        0.124     0.730 f  hdmi_color_bar/v_cnt[11]_i_4/O
                         net (fo=4, routed)           0.601     1.331    hdmi_color_bar/v_cnt[11]_i_4_n_0
    SLICE_X58Y86         LUT4 (Prop_lut4_I2_O)        0.150     1.481 f  hdmi_color_bar/h_cnt[11]_i_3/O
                         net (fo=1, routed)           0.441     1.922    hdmi_color_bar/h_cnt[11]_i_3_n_0
    SLICE_X58Y86         LUT4 (Prop_lut4_I0_O)        0.326     2.248 r  hdmi_color_bar/h_cnt[11]_i_1/O
                         net (fo=11, routed)          0.504     2.752    hdmi_color_bar/h_cnt[11]_i_1_n_0
    SLICE_X59Y85         FDRE                                         r  hdmi_color_bar/h_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.737     6.737 r  
    Y18                                               0.000     6.737 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.737    video_pll_m0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     8.162 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.324    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     2.102 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     3.689    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.780 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          1.503     5.283    hdmi_color_bar/clk_out1
    SLICE_X59Y85         FDRE                                         r  hdmi_color_bar/h_cnt_reg[2]/C
                         clock pessimism              0.561     5.844    
                         clock uncertainty           -0.214     5.631    
    SLICE_X59Y85         FDRE (Setup_fdre_C_R)       -0.429     5.202    hdmi_color_bar/h_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          5.202    
                         arrival time                          -2.752    
  -------------------------------------------------------------------
                         slack                                  2.450    

Slack (MET) :             2.450ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_color_bar/h_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_video_pll rise@6.737ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        3.605ns  (logic 1.056ns (29.296%)  route 2.549ns (70.704%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 5.283 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.729    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.236 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.569    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          1.621    -0.852    hdmi_color_bar/clk_out1
    SLICE_X62Y86         FDRE                                         r  hdmi_color_bar/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  hdmi_color_bar/h_cnt_reg[0]/Q
                         net (fo=6, routed)           1.003     0.606    hdmi_color_bar/h_cnt_reg_n_0_[0]
    SLICE_X60Y86         LUT6 (Prop_lut6_I2_O)        0.124     0.730 f  hdmi_color_bar/v_cnt[11]_i_4/O
                         net (fo=4, routed)           0.601     1.331    hdmi_color_bar/v_cnt[11]_i_4_n_0
    SLICE_X58Y86         LUT4 (Prop_lut4_I2_O)        0.150     1.481 f  hdmi_color_bar/h_cnt[11]_i_3/O
                         net (fo=1, routed)           0.441     1.922    hdmi_color_bar/h_cnt[11]_i_3_n_0
    SLICE_X58Y86         LUT4 (Prop_lut4_I0_O)        0.326     2.248 r  hdmi_color_bar/h_cnt[11]_i_1/O
                         net (fo=11, routed)          0.504     2.752    hdmi_color_bar/h_cnt[11]_i_1_n_0
    SLICE_X59Y85         FDRE                                         r  hdmi_color_bar/h_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.737     6.737 r  
    Y18                                               0.000     6.737 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.737    video_pll_m0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     8.162 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.324    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     2.102 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     3.689    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.780 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          1.503     5.283    hdmi_color_bar/clk_out1
    SLICE_X59Y85         FDRE                                         r  hdmi_color_bar/h_cnt_reg[3]/C
                         clock pessimism              0.561     5.844    
                         clock uncertainty           -0.214     5.631    
    SLICE_X59Y85         FDRE (Setup_fdre_C_R)       -0.429     5.202    hdmi_color_bar/h_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          5.202    
                         arrival time                          -2.752    
  -------------------------------------------------------------------
                         slack                                  2.450    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 hdmi_color_bar/vs_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            rgb2dvi_m0/DataEncoders[0].DataEncoder/pC1_1_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.155%)  route 0.129ns (47.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          0.591    -0.553    hdmi_color_bar/clk_out1
    SLICE_X65Y88         FDRE                                         r  hdmi_color_bar/vs_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  hdmi_color_bar/vs_reg_reg/Q
                         net (fo=2, routed)           0.129    -0.283    rgb2dvi_m0/DataEncoders[0].DataEncoder/vs_reg
    SLICE_X60Y88         SRL16E                                       r  rgb2dvi_m0/DataEncoders[0].DataEncoder/pC1_1_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          0.860    -0.791    rgb2dvi_m0/DataEncoders[0].DataEncoder/clk_out1
    SLICE_X60Y88         SRL16E                                       r  rgb2dvi_m0/DataEncoders[0].DataEncoder/pC1_1_reg_srl2/CLK
                         clock pessimism              0.273    -0.518    
    SLICE_X60Y88         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.403    rgb2dvi_m0/DataEncoders[0].DataEncoder/pC1_1_reg_srl2
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 rgb2dvi_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            rgb2dvi_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          0.592    -0.552    rgb2dvi_m0/LockLostReset/SyncAsyncx/clk_out1
    SLICE_X65Y92         FDPE                                         r  rgb2dvi_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y92         FDPE (Prop_fdpe_C_Q)         0.141    -0.411 r  rgb2dvi_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.355    rgb2dvi_m0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X65Y92         FDPE                                         r  rgb2dvi_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          0.862    -0.788    rgb2dvi_m0/LockLostReset/SyncAsyncx/clk_out1
    SLICE_X65Y92         FDPE                                         r  rgb2dvi_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.236    -0.552    
    SLICE_X65Y92         FDPE (Hold_fdpe_C_D)         0.075    -0.477    rgb2dvi_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 hdmi_color_bar/hs_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            rgb2dvi_m0/DataEncoders[0].DataEncoder/pC0_1_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.395%)  route 0.170ns (54.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          0.589    -0.555    hdmi_color_bar/clk_out1
    SLICE_X58Y87         FDRE                                         r  hdmi_color_bar/hs_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  hdmi_color_bar/hs_reg_reg/Q
                         net (fo=2, routed)           0.170    -0.245    rgb2dvi_m0/DataEncoders[0].DataEncoder/hs_reg
    SLICE_X60Y88         SRL16E                                       r  rgb2dvi_m0/DataEncoders[0].DataEncoder/pC0_1_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          0.860    -0.791    rgb2dvi_m0/DataEncoders[0].DataEncoder/clk_out1
    SLICE_X60Y88         SRL16E                                       r  rgb2dvi_m0/DataEncoders[0].DataEncoder/pC0_1_reg_srl2/CLK
                         clock pessimism              0.253    -0.538    
    SLICE_X60Y88         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.421    rgb2dvi_m0/DataEncoders[0].DataEncoder/pC0_1_reg_srl2
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 hdmi_color_bar/h_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_color_bar/h_active_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.731%)  route 0.106ns (36.269%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          0.589    -0.555    hdmi_color_bar/clk_out1
    SLICE_X59Y87         FDRE                                         r  hdmi_color_bar/h_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.414 f  hdmi_color_bar/h_cnt_reg[11]/Q
                         net (fo=7, routed)           0.106    -0.308    hdmi_color_bar/h_cnt_reg_n_0_[11]
    SLICE_X58Y87         LUT6 (Prop_lut6_I4_O)        0.045    -0.263 r  hdmi_color_bar/h_active_i_1/O
                         net (fo=1, routed)           0.000    -0.263    hdmi_color_bar/h_active_i_1_n_0
    SLICE_X58Y87         FDRE                                         r  hdmi_color_bar/h_active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          0.858    -0.793    hdmi_color_bar/clk_out1
    SLICE_X58Y87         FDRE                                         r  hdmi_color_bar/h_active_reg/C
                         clock pessimism              0.251    -0.542    
    SLICE_X58Y87         FDRE (Hold_fdre_C_D)         0.091    -0.451    hdmi_color_bar/h_active_reg
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 rgb2dvi_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            rgb2dvi_m0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.128ns (17.615%)  route 0.599ns (82.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          0.592    -0.552    rgb2dvi_m0/LockLostReset/SyncAsyncx/clk_out1
    SLICE_X65Y92         FDPE                                         r  rgb2dvi_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y92         FDPE (Prop_fdpe_C_Q)         0.128    -0.424 r  rgb2dvi_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.599     0.174    rgb2dvi_m0/ClockSerializer/aRst
    OLOGIC_X1Y94         OSERDESE2                                    r  rgb2dvi_m0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          0.856    -0.794    rgb2dvi_m0/ClockSerializer/clk_out1
    OLOGIC_X1Y94         OSERDESE2                                    r  rgb2dvi_m0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.273    -0.521    
    OLOGIC_X1Y94         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.505    -0.016    rgb2dvi_m0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          0.016    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 rgb2dvi_m0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            rgb2dvi_m0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          0.592    -0.552    rgb2dvi_m0/DataEncoders[0].DataEncoder/clk_out1
    SLICE_X63Y90         FDRE                                         r  rgb2dvi_m0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDRE (Prop_fdre_C_Q)         0.128    -0.424 f  rgb2dvi_m0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/Q
                         net (fo=2, routed)           0.069    -0.356    rgb2dvi_m0/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_[3]
    SLICE_X63Y90         LUT1 (Prop_lut1_I0_O)        0.099    -0.257 r  rgb2dvi_m0/DataEncoders[0].DataEncoder/q_m_2[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    rgb2dvi_m0/DataEncoders[0].DataEncoder/q_m_2[8]_i_1_n_0
    SLICE_X63Y90         FDRE                                         r  rgb2dvi_m0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          0.862    -0.788    rgb2dvi_m0/DataEncoders[0].DataEncoder/clk_out1
    SLICE_X63Y90         FDRE                                         r  rgb2dvi_m0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/C
                         clock pessimism              0.236    -0.552    
    SLICE_X63Y90         FDRE (Hold_fdre_C_D)         0.091    -0.461    rgb2dvi_m0/DataEncoders[0].DataEncoder/q_m_2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 rgb2dvi_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            rgb2dvi_m0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.128ns (17.226%)  route 0.615ns (82.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          0.592    -0.552    rgb2dvi_m0/LockLostReset/SyncAsyncx/clk_out1
    SLICE_X65Y92         FDPE                                         r  rgb2dvi_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y92         FDPE (Prop_fdpe_C_Q)         0.128    -0.424 r  rgb2dvi_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.615     0.191    rgb2dvi_m0/ClockSerializer/aRst
    OLOGIC_X1Y93         OSERDESE2                                    r  rgb2dvi_m0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          0.856    -0.794    rgb2dvi_m0/ClockSerializer/clk_out1
    OLOGIC_X1Y93         OSERDESE2                                    r  rgb2dvi_m0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.273    -0.521    
    OLOGIC_X1Y93         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.505    -0.016    rgb2dvi_m0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          0.016    
                         arrival time                           0.191    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 rgb2dvi_m0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            rgb2dvi_m0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.227ns (74.934%)  route 0.076ns (25.066%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          0.589    -0.555    rgb2dvi_m0/DataEncoders[1].DataEncoder/clk_out1
    SLICE_X62Y84         FDRE                                         r  rgb2dvi_m0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         FDRE (Prop_fdre_C_Q)         0.128    -0.427 f  rgb2dvi_m0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/Q
                         net (fo=2, routed)           0.076    -0.351    rgb2dvi_m0/DataEncoders[1].DataEncoder/n1d_1_reg_n_0_[3]
    SLICE_X62Y84         LUT1 (Prop_lut1_I0_O)        0.099    -0.252 r  rgb2dvi_m0/DataEncoders[1].DataEncoder/q_m_2[8]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.252    rgb2dvi_m0/DataEncoders[1].DataEncoder/q_m_2[8]_i_1__0_n_0
    SLICE_X62Y84         FDRE                                         r  rgb2dvi_m0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          0.857    -0.793    rgb2dvi_m0/DataEncoders[1].DataEncoder/clk_out1
    SLICE_X62Y84         FDRE                                         r  rgb2dvi_m0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
                         clock pessimism              0.238    -0.555    
    SLICE_X62Y84         FDRE (Hold_fdre_C_D)         0.091    -0.464    rgb2dvi_m0/DataEncoders[1].DataEncoder/q_m_2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 rgb2dvi_m0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            rgb2dvi_m0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.473%)  route 0.155ns (45.527%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          0.592    -0.552    rgb2dvi_m0/DataEncoders[0].DataEncoder/clk_out1
    SLICE_X62Y91         FDRE                                         r  rgb2dvi_m0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  rgb2dvi_m0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/Q
                         net (fo=6, routed)           0.155    -0.256    rgb2dvi_m0/DataEncoders[0].DataEncoder/cnt_t_3[4]
    SLICE_X61Y90         LUT6 (Prop_lut6_I0_O)        0.045    -0.211 r  rgb2dvi_m0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.211    rgb2dvi_m0/DataEncoders[0].DataEncoder/q_out_20_in[9]
    SLICE_X61Y90         FDSE                                         r  rgb2dvi_m0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          0.860    -0.790    rgb2dvi_m0/DataEncoders[0].DataEncoder/clk_out1
    SLICE_X61Y90         FDSE                                         r  rgb2dvi_m0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
                         clock pessimism              0.273    -0.517    
    SLICE_X61Y90         FDSE (Hold_fdse_C_D)         0.092    -0.425    rgb2dvi_m0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 rgb2dvi_m0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            rgb2dvi_m0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.874%)  route 0.135ns (42.126%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          0.589    -0.555    rgb2dvi_m0/DataEncoders[1].DataEncoder/clk_out1
    SLICE_X62Y84         FDRE                                         r  rgb2dvi_m0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  rgb2dvi_m0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=7, routed)           0.135    -0.279    rgb2dvi_m0/DataEncoders[1].DataEncoder/p_0_in
    SLICE_X63Y84         LUT6 (Prop_lut6_I2_O)        0.045    -0.234 r  rgb2dvi_m0/DataEncoders[1].DataEncoder/cnt_t_3[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.234    rgb2dvi_m0/DataEncoders[1].DataEncoder/cnt_t_2[3]
    SLICE_X63Y84         FDRE                                         r  rgb2dvi_m0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          0.857    -0.793    rgb2dvi_m0/DataEncoders[1].DataEncoder/clk_out1
    SLICE_X63Y84         FDRE                                         r  rgb2dvi_m0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/C
                         clock pessimism              0.251    -0.542    
    SLICE_X63Y84         FDRE (Hold_fdre_C_D)         0.092    -0.450    rgb2dvi_m0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_video_pll
Waveform(ns):       { 0.000 3.368 }
Period(ns):         6.737
Sources:            { video_pll_m0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.737       4.582      BUFGCTRL_X0Y0    video_pll_m0/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.737       5.070      OLOGIC_X1Y94     rgb2dvi_m0/ClockSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.737       5.070      OLOGIC_X1Y93     rgb2dvi_m0/ClockSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.737       5.070      OLOGIC_X1Y90     rgb2dvi_m0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.737       5.070      OLOGIC_X1Y89     rgb2dvi_m0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.737       5.070      OLOGIC_X1Y83     rgb2dvi_m0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.737       5.070      OLOGIC_X1Y86     rgb2dvi_m0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.737       5.070      OLOGIC_X1Y85     rgb2dvi_m0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.737       5.070      OLOGIC_X1Y84     rgb2dvi_m0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.737       5.488      MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.737       206.623    MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.368       2.388      SLICE_X60Y88     rgb2dvi_m0/DataEncoders[0].DataEncoder/pC0_1_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.368       2.388      SLICE_X60Y88     rgb2dvi_m0/DataEncoders[0].DataEncoder/pC0_1_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.368       2.388      SLICE_X60Y88     rgb2dvi_m0/DataEncoders[0].DataEncoder/pC1_1_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.368       2.388      SLICE_X60Y88     rgb2dvi_m0/DataEncoders[0].DataEncoder/pC1_1_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.368       2.388      SLICE_X60Y88     rgb2dvi_m0/DataEncoders[0].DataEncoder/pVde_1_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.368       2.388      SLICE_X60Y88     rgb2dvi_m0/DataEncoders[0].DataEncoder/pVde_1_reg_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X60Y86     hdmi_color_bar/active_x_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X60Y86     hdmi_color_bar/active_x_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X61Y86     hdmi_color_bar/active_x_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X61Y86     hdmi_color_bar/active_x_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.368       2.388      SLICE_X60Y88     rgb2dvi_m0/DataEncoders[0].DataEncoder/pC0_1_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.368       2.388      SLICE_X60Y88     rgb2dvi_m0/DataEncoders[0].DataEncoder/pC0_1_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.368       2.388      SLICE_X60Y88     rgb2dvi_m0/DataEncoders[0].DataEncoder/pC1_1_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.368       2.388      SLICE_X60Y88     rgb2dvi_m0/DataEncoders[0].DataEncoder/pC1_1_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.368       2.388      SLICE_X60Y88     rgb2dvi_m0/DataEncoders[0].DataEncoder/pVde_1_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.368       2.388      SLICE_X60Y88     rgb2dvi_m0/DataEncoders[0].DataEncoder/pVde_1_reg_srl2/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X60Y86     hdmi_color_bar/active_x_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X60Y86     hdmi_color_bar/active_x_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X61Y86     hdmi_color_bar/active_x_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X61Y86     hdmi_color_bar/active_x_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_video_pll
  To Clock:  clk_out2_video_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            9  Failing Endpoints,  Worst Slack       -0.808ns,  Total Violation       -3.365ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_video_pll
Waveform(ns):       { 0.000 0.674 }
Period(ns):         1.347
Sources:            { video_pll_m0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         1.347       -0.808     BUFGCTRL_X0Y1    video_pll_m0/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.347       -0.320     OLOGIC_X1Y94     rgb2dvi_m0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.347       -0.320     OLOGIC_X1Y93     rgb2dvi_m0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.347       -0.320     OLOGIC_X1Y90     rgb2dvi_m0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.347       -0.320     OLOGIC_X1Y89     rgb2dvi_m0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.347       -0.320     OLOGIC_X1Y83     rgb2dvi_m0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.347       -0.320     OLOGIC_X1Y86     rgb2dvi_m0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.347       -0.320     OLOGIC_X1Y85     rgb2dvi_m0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.347       -0.320     OLOGIC_X1Y84     rgb2dvi_m0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         1.347       0.098      MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.347       212.013    MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_video_pll
  To Clock:  clkfbout_video_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       20.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_video_pll
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { video_pll_m0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         80.000      77.845     BUFGCTRL_X0Y2    video_pll_m0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         80.000      78.751     MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         80.000      78.751     MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       80.000      20.000     MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       80.000      133.360    MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKFBOUT



