
5. Printing statistics.

=== $paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram ===

   Number of wires:                 17
   Number of wire bits:            183
   Number of public wires:           9
   Number of public wire bits:      77
   Number of memories:               1
   Number of memory bits:          512
   Number of processes:              0
   Number of cells:                 12
     $dffe_16                        2
     $memrd                          2
     $memwr_v2                       2
     $mux_1                          2
     $mux_16                         2
     $mux_5                          2

=== td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0 ===

   Number of wires:                 99
   Number of wire bits:            365
   Number of public wires:          55
   Number of public wire bits:     317
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 77
     $add_1                          2
     $add_2                          1
     $and_1                          4
     $eq_2                           1
     $logic_and_1                   10
     $logic_not_1                    5
     $logic_not_2                    1
     $logic_or_1                     1
     $mux_1                         22
     $mux_16                         7
     $mux_2                          2
     $mux_5                          4
     $not_1                          1
     $reduce_bool_2                  3
     $reduce_or_2                    1
     $sdff_1                         2
     $sdffe_1                        5
     $sdffe_16                       1
     $sdffe_2                        1
     $sub_2                          1
     td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore      2

=== td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore ===

   Number of wires:                 14
   Number of wire bits:             82
   Number of public wires:          14
   Number of public wire bits:      82
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $and_1                          2
     $paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram      1

=== design hierarchy ===

   td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0      1
     td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore      2
       $paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram      1

   Number of wires:                161
   Number of wire bits:            895
   Number of public wires:         101
   Number of public wire bits:     635
   Number of memories:               2
   Number of memory bits:         1024
   Number of processes:              0
   Number of cells:                103
     $add_1                          2
     $add_2                          1
     $and_1                          8
     $dffe_16                        4
     $eq_2                           1
     $logic_and_1                   10
     $logic_not_1                    5
     $logic_not_2                    1
     $logic_or_1                     1
     $memrd                          4
     $memwr_v2                       4
     $mux_1                         26
     $mux_16                        11
     $mux_2                          2
     $mux_5                          8
     $not_1                          1
     $reduce_bool_2                  3
     $reduce_or_2                    1
     $sdff_1                         2
     $sdffe_1                        5
     $sdffe_16                       1
     $sdffe_2                        1
     $sub_2                          1

