{"Source Block": ["hdl/projects/fmcomms2/zc706pr/system_top.v@183:193@HdlIdDef", "  wire            core_adc_ovf;\n  wire    [63:0]  dma_adc_ddata;\n  wire    [63:0]  core_adc_ddata;\n  wire            dma_adc_dwr;\n  wire            core_adc_dwr;\n  wire            dma_adc_dsync;\n  wire            core_adc_dsync;\n  wire    [31:0]  adc_gpio_input;\n  wire    [31:0]  adc_gpio_output;\n  wire    [31:0]  dac_gpio_input;\n  wire    [31:0]  dac_gpio_output;\n"], "Clone Blocks": [["hdl/projects/fmcomms2/zc706/system_top.v@202:212", "  wire    [63:0]  dma_adc_ddata;\n  wire    [63:0]  core_adc_ddata;\n  wire            dma_adc_dwr;\n  wire            core_adc_dwr;\n  wire            dma_adc_dsync;\n  wire            core_adc_dsync;\n  wire    [31:0]  adc_gpio_input;\n  wire    [31:0]  adc_gpio_output;\n  wire    [31:0]  dac_gpio_input;\n  wire    [31:0]  dac_gpio_output;\n\n"], ["hdl/projects/fmcomms2/zc706/system_top.v@197:207", "  wire            core_dac_en;\n  wire            dma_dac_dvalid;\n  wire            core_dac_dvalid;\n  wire            dma_adc_ovf;\n  wire            core_adc_ovf;\n  wire    [63:0]  dma_adc_ddata;\n  wire    [63:0]  core_adc_ddata;\n  wire            dma_adc_dwr;\n  wire            core_adc_dwr;\n  wire            dma_adc_dsync;\n  wire            core_adc_dsync;\n"], ["hdl/projects/fmcomms2/zc706/system_top.v@201:211", "  wire            core_adc_ovf;\n  wire    [63:0]  dma_adc_ddata;\n  wire    [63:0]  core_adc_ddata;\n  wire            dma_adc_dwr;\n  wire            core_adc_dwr;\n  wire            dma_adc_dsync;\n  wire            core_adc_dsync;\n  wire    [31:0]  adc_gpio_input;\n  wire    [31:0]  adc_gpio_output;\n  wire    [31:0]  dac_gpio_input;\n  wire    [31:0]  dac_gpio_output;\n"], ["hdl/projects/fmcomms2/zc706/system_top.v@200:210", "  wire            dma_adc_ovf;\n  wire            core_adc_ovf;\n  wire    [63:0]  dma_adc_ddata;\n  wire    [63:0]  core_adc_ddata;\n  wire            dma_adc_dwr;\n  wire            core_adc_dwr;\n  wire            dma_adc_dsync;\n  wire            core_adc_dsync;\n  wire    [31:0]  adc_gpio_input;\n  wire    [31:0]  adc_gpio_output;\n  wire    [31:0]  dac_gpio_input;\n"], ["hdl/projects/fmcomms2/zc706/system_top.v@198:208", "  wire            dma_dac_dvalid;\n  wire            core_dac_dvalid;\n  wire            dma_adc_ovf;\n  wire            core_adc_ovf;\n  wire    [63:0]  dma_adc_ddata;\n  wire    [63:0]  core_adc_ddata;\n  wire            dma_adc_dwr;\n  wire            core_adc_dwr;\n  wire            dma_adc_dsync;\n  wire            core_adc_dsync;\n  wire    [31:0]  adc_gpio_input;\n"], ["hdl/projects/fmcomms2/zc706pr/system_top.v@186:196", "  wire            dma_adc_dwr;\n  wire            core_adc_dwr;\n  wire            dma_adc_dsync;\n  wire            core_adc_dsync;\n  wire    [31:0]  adc_gpio_input;\n  wire    [31:0]  adc_gpio_output;\n  wire    [31:0]  dac_gpio_input;\n  wire    [31:0]  dac_gpio_output;\n  wire            tdd_sync_t;\n  wire            tdd_sync_o;\n  wire            tdd_sync_i;\n"], ["hdl/projects/fmcomms2/zc706pr/system_top.v@180:190", "  wire            core_dac_dvalid;\n\n  wire            dma_adc_ovf;\n  wire            core_adc_ovf;\n  wire    [63:0]  dma_adc_ddata;\n  wire    [63:0]  core_adc_ddata;\n  wire            dma_adc_dwr;\n  wire            core_adc_dwr;\n  wire            dma_adc_dsync;\n  wire            core_adc_dsync;\n  wire    [31:0]  adc_gpio_input;\n"], ["hdl/projects/fmcomms2/zc706/system_top.v@199:209", "  wire            core_dac_dvalid;\n  wire            dma_adc_ovf;\n  wire            core_adc_ovf;\n  wire    [63:0]  dma_adc_ddata;\n  wire    [63:0]  core_adc_ddata;\n  wire            dma_adc_dwr;\n  wire            core_adc_dwr;\n  wire            dma_adc_dsync;\n  wire            core_adc_dsync;\n  wire    [31:0]  adc_gpio_input;\n  wire    [31:0]  adc_gpio_output;\n"], ["hdl/projects/fmcomms2/zc706pr/system_top.v@182:192", "  wire            dma_adc_ovf;\n  wire            core_adc_ovf;\n  wire    [63:0]  dma_adc_ddata;\n  wire    [63:0]  core_adc_ddata;\n  wire            dma_adc_dwr;\n  wire            core_adc_dwr;\n  wire            dma_adc_dsync;\n  wire            core_adc_dsync;\n  wire    [31:0]  adc_gpio_input;\n  wire    [31:0]  adc_gpio_output;\n  wire    [31:0]  dac_gpio_input;\n"], ["hdl/projects/fmcomms2/zc706pr/system_top.v@187:197", "  wire            core_adc_dwr;\n  wire            dma_adc_dsync;\n  wire            core_adc_dsync;\n  wire    [31:0]  adc_gpio_input;\n  wire    [31:0]  adc_gpio_output;\n  wire    [31:0]  dac_gpio_input;\n  wire    [31:0]  dac_gpio_output;\n  wire            tdd_sync_t;\n  wire            tdd_sync_o;\n  wire            tdd_sync_i;\n\n"], ["hdl/projects/fmcomms2/zc706/system_top.v@205:215", "  wire            core_adc_dwr;\n  wire            dma_adc_dsync;\n  wire            core_adc_dsync;\n  wire    [31:0]  adc_gpio_input;\n  wire    [31:0]  adc_gpio_output;\n  wire    [31:0]  dac_gpio_input;\n  wire    [31:0]  dac_gpio_output;\n\n  wire            tdd_enable_s;\n  wire            gpio_enable;\n  wire            gpio_txnrx;\n"], ["hdl/projects/fmcomms2/zc706pr/system_top.v@185:195", "  wire    [63:0]  core_adc_ddata;\n  wire            dma_adc_dwr;\n  wire            core_adc_dwr;\n  wire            dma_adc_dsync;\n  wire            core_adc_dsync;\n  wire    [31:0]  adc_gpio_input;\n  wire    [31:0]  adc_gpio_output;\n  wire    [31:0]  dac_gpio_input;\n  wire    [31:0]  dac_gpio_output;\n  wire            tdd_sync_t;\n  wire            tdd_sync_o;\n"], ["hdl/projects/fmcomms2_pr/mitx045/system_top.v@198:208", "  wire    [63:0]  dma_adc_ddata;\n  wire    [63:0]  core_adc_ddata;\n  wire            dma_adc_dwr;\n  wire            core_adc_dwr;\n  wire            dma_adc_dsync;\n  wire            core_adc_dsync;\n\n  // PR GPIOs\n  wire    [31:0]  adc_gpio_input;\n  wire    [31:0]  adc_gpio_output;\n  wire    [31:0]  dac_gpio_input;\n"], ["hdl/projects/fmcomms2_pr/mitx045/system_top.v@196:206", "  wire            dma_adc_ovf;\n  wire            core_adc_ovf;\n  wire    [63:0]  dma_adc_ddata;\n  wire    [63:0]  core_adc_ddata;\n  wire            dma_adc_dwr;\n  wire            core_adc_dwr;\n  wire            dma_adc_dsync;\n  wire            core_adc_dsync;\n\n  // PR GPIOs\n  wire    [31:0]  adc_gpio_input;\n"], ["hdl/projects/fmcomms2_pr/zc706/system_top.v@186:196", "  wire    [63:0]  dma_adc_ddata;\n  wire    [63:0]  core_adc_ddata;\n  wire            dma_adc_dwr;\n  wire            core_adc_dwr;\n  wire            dma_adc_dsync;\n  wire            core_adc_dsync;\n\n  // PR GPIOs\n  wire    [31:0]  adc_gpio_input;\n  wire    [31:0]  adc_gpio_output;\n  wire    [31:0]  dac_gpio_input;\n"], ["hdl/projects/fmcomms2/zc706/system_top.v@203:213", "  wire    [63:0]  core_adc_ddata;\n  wire            dma_adc_dwr;\n  wire            core_adc_dwr;\n  wire            dma_adc_dsync;\n  wire            core_adc_dsync;\n  wire    [31:0]  adc_gpio_input;\n  wire    [31:0]  adc_gpio_output;\n  wire    [31:0]  dac_gpio_input;\n  wire    [31:0]  dac_gpio_output;\n\n  wire            tdd_enable_s;\n"], ["hdl/projects/fmcomms2/zc706pr/system_top.v@184:194", "  wire    [63:0]  dma_adc_ddata;\n  wire    [63:0]  core_adc_ddata;\n  wire            dma_adc_dwr;\n  wire            core_adc_dwr;\n  wire            dma_adc_dsync;\n  wire            core_adc_dsync;\n  wire    [31:0]  adc_gpio_input;\n  wire    [31:0]  adc_gpio_output;\n  wire    [31:0]  dac_gpio_input;\n  wire    [31:0]  dac_gpio_output;\n  wire            tdd_sync_t;\n"], ["hdl/projects/fmcomms2/zc706/system_top.v@204:214", "  wire            dma_adc_dwr;\n  wire            core_adc_dwr;\n  wire            dma_adc_dsync;\n  wire            core_adc_dsync;\n  wire    [31:0]  adc_gpio_input;\n  wire    [31:0]  adc_gpio_output;\n  wire    [31:0]  dac_gpio_input;\n  wire    [31:0]  dac_gpio_output;\n\n  wire            tdd_enable_s;\n  wire            gpio_enable;\n"], ["hdl/projects/fmcomms2_pr/mitx045/system_top.v@197:207", "  wire            core_adc_ovf;\n  wire    [63:0]  dma_adc_ddata;\n  wire    [63:0]  core_adc_ddata;\n  wire            dma_adc_dwr;\n  wire            core_adc_dwr;\n  wire            dma_adc_dsync;\n  wire            core_adc_dsync;\n\n  // PR GPIOs\n  wire    [31:0]  adc_gpio_input;\n  wire    [31:0]  adc_gpio_output;\n"], ["hdl/projects/fmcomms2/zc706pr/system_top.v@181:191", "\n  wire            dma_adc_ovf;\n  wire            core_adc_ovf;\n  wire    [63:0]  dma_adc_ddata;\n  wire    [63:0]  core_adc_ddata;\n  wire            dma_adc_dwr;\n  wire            core_adc_dwr;\n  wire            dma_adc_dsync;\n  wire            core_adc_dsync;\n  wire    [31:0]  adc_gpio_input;\n  wire    [31:0]  adc_gpio_output;\n"], ["hdl/projects/fmcomms2_pr/zc706/system_top.v@185:195", "  wire            core_adc_ovf;\n  wire    [63:0]  dma_adc_ddata;\n  wire    [63:0]  core_adc_ddata;\n  wire            dma_adc_dwr;\n  wire            core_adc_dwr;\n  wire            dma_adc_dsync;\n  wire            core_adc_dsync;\n\n  // PR GPIOs\n  wire    [31:0]  adc_gpio_input;\n  wire    [31:0]  adc_gpio_output;\n"], ["hdl/projects/fmcomms2_pr/zc706/system_top.v@184:194", "  wire            dma_adc_ovf;\n  wire            core_adc_ovf;\n  wire    [63:0]  dma_adc_ddata;\n  wire    [63:0]  core_adc_ddata;\n  wire            dma_adc_dwr;\n  wire            core_adc_dwr;\n  wire            dma_adc_dsync;\n  wire            core_adc_dsync;\n\n  // PR GPIOs\n  wire    [31:0]  adc_gpio_input;\n"]], "Diff Content": {"Delete": [[188, "  wire            dma_adc_dsync;\n"]], "Add": []}}