parent	,	V_20
csr	,	V_76
spin_lock_init	,	F_127
dma_addr_t	,	T_2
prev	,	V_30
ch_regs	,	V_6
txx9dmac_chan_probe	,	F_118
__txx9dmac_regs	,	F_18
platform_driver_unregister	,	F_148
txx9dmac_desc_put	,	F_49
hwdesc	,	V_25
ccr	,	V_66
dev	,	V_19
len	,	V_101
txx9dmac_first_active	,	F_25
txx9dmac_resume_noirq	,	F_145
_desc	,	V_40
DMA_MEM_TO_DEV	,	V_113
defined	,	F_12
mmiowb	,	F_56
MCR_LE	,	V_165
unlikely	,	F_91
txx9dmac_desc	,	V_21
for_each_sg	,	F_97
TXX9_DMA_INITIAL_DESC_COUNT	,	V_131
tasklet	,	V_92
EIO	,	V_121
DMA_COMPLETE	,	V_120
DMA_PRIVATE	,	V_154
txx9dmac_dostart	,	F_57
dma_sync_single_for_device	,	F_67
rc	,	V_166
channel_writel	,	F_54
channel_writeq	,	F_55
CNTR	,	V_50
channel64_readl	,	F_7
xfer_count	,	V_102
GFP_KERNEL	,	V_132
channel64_readq	,	F_6
device	,	V_18
LIST_HEAD	,	F_71
dma_async_device_unregister	,	F_132
txx9dmac_prep_slave_sg	,	F_96
txx9dmac_chan_INTENT	,	F_69
""	,	L_38
"Bad descriptor submitted for DMA! (cookie: %d)\n"	,	L_18
pdata	,	V_139
GFP_ATOMIC	,	V_44
list_del_init	,	F_76
rx_reg	,	V_116
txx9dmac_dequeue	,	F_65
device_node	,	V_156
TXX9_DMA_MCR_FIFUM	,	F_140
device_issue_pending	,	V_148
dev_crit	,	F_74
sg	,	V_112
EBUSY	,	V_162
txx9dmac_desc_get	,	F_37
txx9_dma_have_SMPCHN	,	F_59
txx9dmac_regs32	,	V_17
txd_to_txx9dmac_desc	,	F_22
typeof	,	F_31
txd	,	V_23
scatterlist	,	V_106
txx9dmac_regs	,	V_13
txx9dmac_last_active	,	F_27
d	,	V_75
ch	,	V_141
i	,	V_42
irq	,	V_88
regs	,	V_16
dma_async_device_register	,	F_129
txx9dmac_hwdesc32	,	V_74
desc_read_CHAR	,	F_23
tasklet_kill	,	F_134
DAIR	,	V_52
txx9dmac_scan_descriptors	,	F_77
platform_device	,	V_133
dc	,	V_5
tx	,	V_98
" memcpy"	,	L_37
__iomem	,	T_1
TXX9_DMA_CSR_ABCHC	,	V_79
dma_writel	,	F_117
dev_dbg	,	F_42
dest	,	V_99
txx9dmac_last_child	,	F_29
"desc %p not ACKed\n"	,	L_1
"BUG: All descriptors done, but channel not idle!\n"	,	L_20
dev_get_platdata	,	F_119
INIT_LIST_HEAD	,	F_34
ds	,	V_58
txx9dmac_hwdesc	,	V_73
"BUG: Attempted to start non-idle channel\n"	,	L_10
"  desc: ch%#llx s%#llx d%#llx c%#x"	,	L_13
"  freeing descriptor %p\n"	,	L_34
hwdesc32	,	V_26
TXX9_DMA_CSR_CHERR	,	V_81
sgl	,	V_107
txx9dmac_sync_desc_for_cpu	,	F_46
platform_get_irq	,	F_123
txx9dmac_off	,	F_116
ret	,	V_41
txx9dmac_chan_remove	,	F_131
descsize	,	V_38
disable_irq_nosync	,	F_84
channel_readl	,	F_58
channel32_writel	,	F_17
"prep_dma_slave\n"	,	L_27
txx9dmac_exit	,	F_149
" SAIR: %#x DAIR: %#x CCR: %#x CSR: %#x\n"	,	L_7
TXX9_DMA_CCR_XFSZ_X8	,	V_129
desc_node	,	V_29
list	,	V_71
dma_async_tx_descriptor	,	V_22
channel_write_CHAR	,	F_16
__ffs	,	F_110
channels	,	V_155
callback_param	,	V_69
free_list	,	V_47
sg_dma_address	,	F_98
"  CHAR: %#x SAR: %#x DAR: %#x CNTR: %#x"	,	L_8
txx9dmac_suspend_noirq	,	F_143
platform_get_resource	,	F_136
dma_cookie_status	,	F_102
__dma_regs	,	F_3
desc	,	V_24
child	,	V_46
next	,	V_28
txx9dmac_remove	,	F_141
private	,	V_59
dma_cookie_complete	,	F_61
txx9dmac_chan_set_INTENT	,	F_111
channel64_write_CHAR	,	F_8
TXX9_DMA_CSR_NCHNC	,	V_89
dev_vdbg	,	F_44
BUG_ON	,	F_66
TXX9_DMA_MAX_COUNT	,	V_104
txx9dmac_chan_platform_data	,	V_135
channel32_readl	,	F_15
tasklet_init	,	F_124
dma_map_single	,	F_36
"  CHAR: %#llx SAR: %#llx DAR: %#llx CNTR: %#x"	,	L_6
CCR_LE	,	V_124
dma_has_cap	,	F_130
dev_err	,	F_45
list_del	,	F_41
txx9dmac_desc_set_INTENT	,	F_95
txx9dmac_chan_driver	,	V_168
dma_chan	,	V_2
kzalloc	,	F_33
param	,	V_68
txx9dmac_chan_set_SMPCHN	,	F_108
device_free_chan_resources	,	V_145
txx9dmac_init	,	F_146
cpdata	,	V_136
TXX9_DMA_CSR_NTRNFC	,	V_90
TXX9_DMA_CSR_CHNEN	,	V_85
tx_reg	,	V_64
"TXx9 DMA Channel (dma%d%s%s)\n"	,	L_36
dma_tx_state	,	V_118
cap_mask	,	V_151
txx9dmac_slave	,	V_57
dma_readl	,	F_86
txx9dmac_first_queued	,	F_28
tx_submit	,	V_34
start	,	V_161
spin_unlock	,	F_80
spin_unlock_bh	,	F_43
device_alloc_chan_resources	,	V_144
async_tx_test_ack	,	F_40
"prep_dma_memcpy d%#llx s%#llx l%#zx f%#lx\n"	,	L_25
memcpy_chan	,	V_149
list_entry	,	F_26
TXX9_DMA_CCR_XFSZ	,	F_109
dma	,	V_96
gfp_t	,	T_3
dma_cookie_assign	,	F_88
txx9dmac_chain_dynamic	,	F_103
TXX9_DMA_CCR_INTENE	,	V_123
ENOMEM	,	V_143
TXX9_DMA_CCR_INTENC	,	V_126
__pad_CHAR	,	V_12
"dostart %u %p\n"	,	L_9
dma_transfer_direction	,	V_109
"free_chan_resources done\n"	,	L_35
list_empty	,	F_30
dev_info	,	F_112
descs_allocated	,	V_45
"alloc_chan_resources allocated %d descriptors\n"	,	L_32
"  desc: ch%#llx s%#llx d%#llx c%#x\n"	,	L_12
"  desc: ch%#x s%#x d%#x c%#x\n"	,	L_15
txx9dmac_cregs32	,	V_7
dma_sync_single_for_cpu	,	F_48
context	,	V_111
lock	,	V_43
id	,	V_142
device_tx_status	,	V_147
to_platform_device	,	F_144
DMA_TO_DEVICE	,	V_39
ddev	,	V_15
val	,	V_9
"alloc_chan_resources\n"	,	L_29
list_for_each_entry_safe	,	F_39
cookie	,	V_62
phys	,	V_37
io	,	V_159
txx9dmac_probe	,	F_135
scan_done	,	V_86
device_prep_slave_sg	,	V_152
channel_read_CHAR	,	F_13
txstate	,	V_119
IRQ_HANDLED	,	V_93
dma_unmap_single	,	F_114
list_move_tail	,	F_68
txx9dmac_dump_desc	,	F_72
txx9dmac_chan_interrupt	,	F_82
TXX9_DMA_CCR_SMPCHN	,	V_125
device_prep_dma_memcpy	,	V_127
kfree	,	F_115
txx9dmac_shutdown	,	F_142
TXX9_DMA_CCR_IMMCHN	,	V_122
flags	,	V_33
dma_async_tx_descriptor_init	,	F_35
txx9dmac_interrupt	,	F_87
list_add_tail	,	F_89
txx9dmac_alloc_chan_resources	,	F_106
CHAN	,	V_157
TXX9_DMA_CSR_SORERR	,	V_83
chan2parent	,	F_21
dma_descriptor_unmap	,	F_63
channel64_read_CHAR	,	F_5
txx9dmac_complete_all	,	F_70
txx9dmac_chan	,	V_1
chain	,	V_84
dmac_dev	,	V_137
is_dmac64	,	F_14
err	,	V_140
active_list	,	V_27
"moving child desc %p to freelist\n"	,	L_4
platform_driver_probe	,	F_147
TXX9_DMA_CSR_DESERR	,	V_82
device_terminate_all	,	V_146
" si%#x di%#x cc%#x cs%#x\n"	,	L_14
EINVAL	,	V_128
txx9dmac_chan_tasklet	,	F_78
enable_irq	,	F_81
"moving desc %p to freelist\n"	,	L_5
list_splice_tail	,	F_104
txx9dmac_tasklet	,	F_85
DMA_DEV_TO_MEM	,	V_114
DAR	,	V_49
"free_chan_resources (descs allocated=%u)\n"	,	L_33
txx9dmac_desc_set_nosimple	,	F_94
txx9dmac_free_chan_resources	,	F_113
__init	,	T_9
__exit	,	T_10
dma_status	,	V_117
chan	,	V_3
txx9dmac_cregs	,	V_4
MCR	,	V_95
queue	,	V_31
first	,	V_56
TXX9_DMA_CCR_CHRST	,	V_55
data	,	V_87
desc_write_CHAR	,	F_24
dma_run_dependencies	,	F_64
CONFIG_PHYS_ADDR_T_64BIT	,	V_11
list_splice_init	,	F_50
size_t	,	T_8
dai	,	V_61
txx9dmac_tx_status	,	F_101
pdev	,	V_134
"tasklet: status=%x\n"	,	L_21
txx9dmac_driver	,	V_167
u32	,	T_4
reg_width	,	V_65
"scan_descriptors: char=%#llx\n"	,	L_19
"interrupt: status=%#x\n"	,	L_22
mcr	,	V_94
tasklet_schedule	,	F_83
dma_cookie_t	,	T_7
offset	,	V_103
__is_dmac64	,	F_93
resource	,	V_158
have_64bit_regs	,	V_163
txx9dmac_reset_chan	,	F_53
"tasklet: mcr=%x\n"	,	L_23
"scanned %u descriptors on freelist\n"	,	L_2
__dma_regs32	,	F_4
TXX9_DMA_USE_SIMPLE_CHAIN	,	F_73
"DMA channel not idle?\n"	,	L_30
"prep_dma_memcpy: length is zero!\n"	,	L_26
TXX9_DMA_CCR_EXTRQ	,	V_130
channel64_clear_CHAR	,	F_11
"not enough descriptors available\n"	,	L_3
txx9dmac_handle_error	,	F_75
txx9dmac_descriptor_complete	,	F_60
list_add	,	F_51
dma_cookie_init	,	F_107
DMA_PREP_INTERRUPT	,	V_72
chan2dev	,	F_20
list_for_each_entry	,	F_47
errors	,	V_78
DMA_SLAVE	,	V_153
sg_len	,	V_108
platform_set_drvdata	,	F_128
devm_kzalloc	,	F_120
"only allocated %d descriptors\n"	,	L_31
platform_get_drvdata	,	F_122
SAR	,	V_48
"descriptor %u %p complete\n"	,	L_11
CONFIG_32BIT	,	V_10
dma_async_tx_callback	,	T_5
txx9dmac_prep_dma_memcpy	,	F_90
txx9dmac_terminate_all	,	F_100
dma_cap_set	,	F_121
to_txx9dmac_chan	,	F_1
SAIR	,	V_51
TXX9_DMA_CSR_CFERR	,	V_80
devm_free_irq	,	F_133
"Abnormal Chain Completion\n"	,	L_17
list_move	,	F_62
mem	,	V_115
__txx9dmac_regs32	,	F_19
sai	,	V_60
spin_lock	,	F_79
txx9dmac_tx_submit	,	V_35
DMA_CTRL_ACK	,	V_36
TXX9_DMA_MAX_NR_CHANNELS	,	V_97
IORESOURCE_MEM	,	V_160
direction	,	V_110
"  desc: ch%#x s%#x d%#x c%#x"	,	L_16
"terminate_all\n"	,	L_28
dev_name	,	F_126
channel64_writeq	,	F_9
CSR	,	V_54
txx9dmac_dump_regs	,	F_52
list_head	,	V_70
src	,	V_100
" slave"	,	L_39
devm_ioremap	,	F_139
txx9dmac_desc_alloc	,	F_32
irqreturn_t	,	T_6
sg_dma_len	,	F_99
txx9dmac_issue_pending	,	F_105
dev_id	,	V_91
resource_size	,	F_138
container_of	,	F_2
u64	,	V_8
TXX9_DMA_MCR_MSTEN	,	V_164
CCR	,	V_53
bad_desc	,	V_77
min_t	,	F_92
DMA_MEMCPY	,	V_150
devm_request_mem_region	,	F_137
txx9dmac_platform_data	,	V_138
channel64_writel	,	F_10
txx9dmac_dev	,	V_14
callback	,	V_67
TXX9_DMA_CSR_XFACT	,	V_63
tx_list	,	V_32
TXX9_DMA_CCR_XFACT	,	V_105
"tx_submit: queued %u %p\n"	,	L_24
spin_lock_bh	,	F_38
devm_request_irq	,	F_125
