v1
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,fft_mag_sq:u_fft_mag_sq|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,fft_mag_sq:u_fft_mag_sq|lpm_mult:Mult1|mult_36t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT:u_fft_ip|SdfUnit:SU4|Multiply:MU|lpm_mult:Mult3|mult_36t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT:u_fft_ip|SdfUnit:SU4|Multiply:MU|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT:u_fft_ip|SdfUnit:SU4|Multiply:MU|lpm_mult:Mult2|mult_36t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT:u_fft_ip|SdfUnit:SU4|Multiply:MU|lpm_mult:Mult1|mult_36t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT:u_fft_ip|SdfUnit:SU3|Multiply:MU|lpm_mult:Mult3|mult_36t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT:u_fft_ip|SdfUnit:SU3|Multiply:MU|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT:u_fft_ip|SdfUnit:SU3|Multiply:MU|lpm_mult:Mult2|mult_36t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT:u_fft_ip|SdfUnit:SU3|Multiply:MU|lpm_mult:Mult1|mult_36t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT:u_fft_ip|SdfUnit:SU2|Multiply:MU|lpm_mult:Mult3|mult_36t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT:u_fft_ip|SdfUnit:SU2|Multiply:MU|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT:u_fft_ip|SdfUnit:SU2|Multiply:MU|lpm_mult:Mult2|mult_36t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT:u_fft_ip|SdfUnit:SU2|Multiply:MU|lpm_mult:Mult1|mult_36t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT:u_fft_ip|SdfUnit:SU1|Multiply:MU|lpm_mult:Mult3|mult_36t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT:u_fft_ip|SdfUnit:SU1|Multiply:MU|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT:u_fft_ip|SdfUnit:SU1|Multiply:MU|lpm_mult:Mult2|mult_36t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT:u_fft_ip|SdfUnit:SU1|Multiply:MU|lpm_mult:Mult1|mult_36t:auto_generated|mac_out2,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,,,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,audio_clk,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU1|bf1_sp_en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU1|bf2_sp_en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU1|bf2_do_en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU1|mu_do_en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU2|bf1_sp_en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU2|bf2_sp_en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU2|bf2_do_en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU2|mu_do_en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU3|bf1_sp_en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU3|bf2_sp_en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU3|bf2_do_en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU3|mu_do_en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU4|bf1_sp_en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU4|bf2_sp_en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU4|bf2_do_en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU4|mu_do_en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU5|bf1_sp_en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|delayed_wrptr_g[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|delayed_wrptr_g[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|delayed_wrptr_g[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|delayed_wrptr_g[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|delayed_wrptr_g[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|delayed_wrptr_g[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|delayed_wrptr_g[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|delayed_wrptr_g[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|delayed_wrptr_g[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|delayed_wrptr_g[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|delayed_wrptr_g[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU5|bf2_sp_en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|a_graycounter_677:rdptr_g1p|parity6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU5|bf2_do_en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|rdptr_g[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|rdptr_g[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|rdptr_g[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|rdptr_g[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|rdptr_g[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|rdptr_g[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|rdptr_g[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|rdptr_g[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|rdptr_g[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|rdptr_g[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|rdptr_g[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe17a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|wrptr_g[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe17a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|wrptr_g[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe17a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|wrptr_g[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe17a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|wrptr_g[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe17a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|wrptr_g[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe17a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|wrptr_g[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe17a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|wrptr_g[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe17a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|wrptr_g[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe17a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|wrptr_g[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe17a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|wrptr_g[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe17a[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|wrptr_g[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a15~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a15~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a15~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a15~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a15~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a15~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a15~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a15~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a15~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a15~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a15~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a15~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a15~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a15~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a15~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a15~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a15~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a15~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a15~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a15~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a15~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a15~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a15~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a15~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|q_b[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a15~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a14~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a14~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a14~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a14~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a14~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a14~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a14~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a14~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a14~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a14~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a14~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a14~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a14~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a14~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a14~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a14~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a14~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a14~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a14~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a14~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a14~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a14~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a14~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a14~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|q_b[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a14~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a13~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a13~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a13~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a13~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a13~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a13~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a13~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a13~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a13~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a13~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a13~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a13~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a13~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a13~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a13~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a13~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a13~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a13~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a13~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a13~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a13~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a13~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a13~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a13~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|q_b[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a13~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a12~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a12~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a12~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a12~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a12~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a12~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a12~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a12~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a12~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a12~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a12~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a12~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a12~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a12~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a12~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a12~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a12~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a12~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a12~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a12~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a12~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a12~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a12~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a12~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|q_b[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a12~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU1|bf1_count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU1|bf1_count[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU1|bf1_count[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU1|bf1_count[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU1|bf1_count[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU1|bf1_count[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU1|bf1_count[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU1|bf1_count[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU1|di_count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU1|di_count[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU1|di_count[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU1|di_count[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU1|di_count[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU1|di_count[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU1|di_count[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU1|di_count[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU1|di_count[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a11~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a11~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a11~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a11~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a11~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a11~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a11~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a11~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a11~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a11~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a11~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a11~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a11~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a11~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a11~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a11~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a11~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a11~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a11~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a11~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a11~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a11~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a11~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a11~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|q_b[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a11~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a4~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a4~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a4~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a4~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a4~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a4~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a4~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a4~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a4~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a4~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a4~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a4~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a4~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a4~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a4~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a4~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a4~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a4~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a4~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a4~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a4~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a4~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a4~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a4~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|q_b[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a4~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a5~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a5~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a5~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a5~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a5~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a5~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a5~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a5~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a5~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a5~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a5~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a5~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a5~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a5~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a5~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a5~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a5~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a5~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a5~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a5~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a5~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a5~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a5~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a5~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|q_b[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a5~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a6~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a6~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a6~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a6~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a6~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a6~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a6~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a6~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a6~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a6~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a6~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a6~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a6~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a6~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a6~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a6~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a6~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a6~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a6~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a6~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a6~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a6~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a6~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a6~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|q_b[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a6~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a7~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a7~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a7~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a7~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a7~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a7~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a7~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a7~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a7~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a7~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a7~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a7~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a7~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a7~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a7~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a7~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a7~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a7~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a7~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a7~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a7~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a7~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a7~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a7~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|q_b[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a7~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a8~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a8~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a8~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a8~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a8~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a8~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a8~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a8~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a8~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a8~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a8~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a8~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a8~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a8~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a8~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a8~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a8~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a8~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a8~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a8~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a8~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a8~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a8~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a8~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|q_b[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a8~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a9~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a9~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a9~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a9~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a9~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a9~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a9~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a9~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a9~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a9~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a9~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a9~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a9~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a9~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a9~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a9~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a9~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a9~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a9~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a9~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a9~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a9~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a9~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU1|bf2_count[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU1|bf2_count[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU1|bf2_count[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU1|bf2_count[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU1|bf2_count[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU1|bf2_count[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU1|bf2_count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU1|bf2_count[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU1|bf2_count[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU1|bf2_count[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU1|bf1_count[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU1|bf1_count[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU1|di_count[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a0~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a0~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a0~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a0~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a0~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a0~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a0~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a0~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a0~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a0~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a0~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a0~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a0~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a0~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a0~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a0~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a0~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a0~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a0~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a0~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a0~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a0~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a0~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a0~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|q_b[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a0~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a1~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a1~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a1~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a1~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a1~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a1~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a1~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a1~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a1~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a1~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a1~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a1~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a1~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a1~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a1~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a1~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a1~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a1~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a1~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a1~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a1~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a1~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a1~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a1~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|q_b[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a1~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a2~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a2~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a2~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a2~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a2~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a2~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a2~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a2~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a2~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a2~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a2~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a2~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a2~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a2~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a2~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a2~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a2~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a2~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a2~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a2~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a2~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a2~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a2~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a2~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|q_b[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a2~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a3~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a3~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a3~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a3~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a3~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a3~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a3~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a3~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a3~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a3~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a3~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a3~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a3~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a3~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a3~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a3~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a3~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a3~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a3~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a3~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a3~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a3~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a3~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a3~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|q_b[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a3~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a9~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|q_b[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a9~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a10~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a10~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a10~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a10~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a10~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a10~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a10~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a10~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a10~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a10~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a10~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a10~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a10~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a10~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a10~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a10~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a10~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a10~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a10~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a10~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a10~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a10~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a10~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a10~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|q_b[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a10~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU2|bf1_count[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU2|bf1_count[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU2|di_count[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU2|di_count[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU2|bf2_count[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU2|bf2_count[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU2|di_count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU2|di_count[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU2|di_count[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU2|di_count[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU2|di_count[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU2|di_count[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU2|di_count[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU2|bf1_count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU2|bf1_count[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU2|bf1_count[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU2|bf1_count[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU2|bf1_count[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU2|bf1_count[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU2|bf2_count[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU2|bf2_count[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU2|bf2_count[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU2|bf2_count[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU2|bf2_count[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU2|bf2_count[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU2|bf2_count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU2|bf2_count[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU2|di_count[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU2|bf1_count[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU2|bf1_count[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU3|bf1_count[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU3|bf1_count[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU3|bf1_count[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU3|bf1_count[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU3|di_count[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU3|di_count[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU3|di_count[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU3|di_count[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU3|bf2_count[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU3|bf2_count[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU3|bf2_count[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU3|bf2_count[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU3|di_count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU3|di_count[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU3|di_count[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU3|di_count[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU3|di_count[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU3|bf1_count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU3|bf1_count[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU3|bf1_count[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU3|bf1_count[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU3|bf2_count[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU3|bf2_count[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU3|bf2_count[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU3|bf2_count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU3|bf2_count[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU3|bf2_count[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU3|di_count[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU3|bf1_count[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU3|bf1_count[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU4|bf1_count[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU4|bf1_count[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU4|bf1_count[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU4|bf1_count[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU4|bf1_count[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU4|bf1_count[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU4|di_count[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU4|di_count[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU4|di_count[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU4|di_count[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU4|di_count[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU4|di_count[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU4|bf2_count[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU4|bf2_count[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU4|bf2_count[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU4|bf2_count[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU4|bf2_count[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU4|bf2_count[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU4|di_count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU4|di_count[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU4|di_count[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU4|bf1_count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU4|bf1_count[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU4|bf2_count[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU4|bf2_count[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU4|bf2_count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU4|bf2_count[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU4|di_count[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU4|bf1_count[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU4|bf1_count[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU5|di_count[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU5|di_count[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU5|di_count[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU5|di_count[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU5|di_count[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU5|di_count[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU5|di_count[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU5|di_count[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU5|di_count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU5|bf1_count[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU5|bf1_count[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU5|bf1_count[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU5|bf1_count[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU5|bf1_count[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU5|bf1_count[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU5|bf1_count[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU5|bf1_count[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU5|di_count[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU5|bf1_count[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU5|bf1_count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU5|bf2_count[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU5|bf2_count[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU5|bf2_count[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU5|bf2_count[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU5|bf2_count[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU5|bf2_count[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU5|bf2_count[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU5|bf2_count[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU5|bf2_count[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset,FFT:u_fft_ip|SdfUnit:SU5|bf2_count[0],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,reset,Off,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,clk,Global Clock,
PORT_SWAPPING,PORT_SWAPPING_FINISHED,fft_mag_sq:u_fft_mag_sq|lpm_mult:Mult0|mult_36t:auto_generated|mac_mult1,
IO_RULES,NUM_PINS_NOT_EXCEED_LOC_AVAILABLE,INAPPLICABLE,IO_000001,Capacity Checks,Number of pins in an I/O bank should not exceed the number of locations available.,Critical,No Location assignments found.,,I/O,,
IO_RULES,NUM_CLKS_NOT_EXCEED_CLKS_AVAILABLE,INAPPLICABLE,IO_000002,Capacity Checks,Number of clocks in an I/O bank should not exceed the number of clocks available.,Critical,No Global Signal assignments found.,,I/O,,
IO_RULES,NUM_VREF_NOT_EXCEED_LOC_AVAILABLE,INAPPLICABLE,IO_000003,Capacity Checks,Number of pins in a Vrefgroup should not exceed the number of locations available.,Critical,No Location assignments found.,,I/O,,
IO_RULES,IO_BANK_SUPPORT_VCCIO,INAPPLICABLE,IO_000004,Voltage Compatibility Checks,The I/O bank should support the requested VCCIO.,Critical,No IOBANK_VCCIO assignments found.,,I/O,,
IO_RULES,IO_BANK_NOT_HAVE_COMPETING_VREF,INAPPLICABLE,IO_000005,Voltage Compatibility Checks,The I/O bank should not have competing VREF values.,Critical,No VREF I/O Standard assignments found.,,I/O,,
IO_RULES,IO_BANK_NOT_HAVE_COMPETING_VCCIO,PASS,IO_000006,Voltage Compatibility Checks,The I/O bank should not have competing VCCIO values.,Critical,0 such failures found.,,I/O,,
IO_RULES,CHECK_UNAVAILABLE_LOC,INAPPLICABLE,IO_000007,Valid Location Checks,Checks for unavailable locations.,Critical,No Location assignments found.,,I/O,,
IO_RULES,CHECK_RESERVED_LOC,INAPPLICABLE,IO_000008,Valid Location Checks,Checks for reserved locations.,Critical,No reserved LogicLock region found.,,I/O,,
IO_RULES,LOC_SUPPORT_IO_STD,PASS,IO_000009,I/O Properties Checks for One I/O,The location should support the requested I/O standard.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_IO_DIR,PASS,IO_000010,I/O Properties Checks for One I/O,The location should support the requested I/O direction.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_CURRENT_STRENGTH,INAPPLICABLE,IO_000011,I/O Properties Checks for One I/O,The location should support the requested Current Strength.,Critical,No Current Strength assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_OCT_VALUE,PASS,IO_000012,I/O Properties Checks for One I/O,The location should support the requested On Chip Termination value.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_BUS_HOLD_VALUE,INAPPLICABLE,IO_000013,I/O Properties Checks for One I/O,The location should support the requested Bus Hold value.,Critical,No Enable Bus-Hold Circuitry assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_WEAK_PULL_UP_VALUE,INAPPLICABLE,IO_000014,I/O Properties Checks for One I/O,The location should support the requested Weak Pull Up value.,Critical,No Weak Pull-Up Resistor assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_PCI_CLAMP_DIODE,PASS,IO_000015,I/O Properties Checks for One I/O,The location should support the requested PCI Clamp Diode.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_CURRENT_STRENGTH,INAPPLICABLE,IO_000018,I/O Properties Checks for One I/O,The I/O standard should support the requested Current Strength.,Critical,No Current Strength assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_OCT_VALUE,PASS,IO_000019,I/O Properties Checks for One I/O,The I/O standard should support the requested On Chip Termination value.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_PCI_CLAMP_DIODE,PASS,IO_000020,I/O Properties Checks for One I/O,The I/O standard should support the requested PCI Clamp Diode.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_WEAK_PULL_UP_VALUE,INAPPLICABLE,IO_000021,I/O Properties Checks for One I/O,The I/O standard should support the requested Weak Pull Up value.,Critical,No Weak Pull-Up Resistor assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_BUS_HOLD_VALUE,INAPPLICABLE,IO_000022,I/O Properties Checks for One I/O,The I/O standard should support the requested Bus Hold value.,Critical,No Enable Bus-Hold Circuitry assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_OPEN_DRAIN_VALUE,INAPPLICABLE,IO_000023,I/O Properties Checks for One I/O,The I/O standard should support the Open Drain value.,Critical,No open drain assignments found.,,I/O,,
IO_RULES,IO_DIR_SUPPORT_OCT_VALUE,PASS,IO_000024,I/O Properties Checks for One I/O,The I/O direction should support the On Chip Termination value.,Critical,0 such failures found.,,I/O,,
IO_RULES,OCT_AND_CURRENT_STRENGTH_NOT_USED_SIMULTANEOUSLY,INAPPLICABLE,IO_000026,I/O Properties Checks for One I/O,On Chip Termination and Current Strength should not be used at the same time.,Critical,No Current Strength assignments found.,,I/O,,
IO_RULES,WEAK_PULL_UP_AND_BUS_HOLD_NOT_USED_SIMULTANEOUSLY,INAPPLICABLE,IO_000027,I/O Properties Checks for One I/O,Weak Pull Up and Bus Hold should not be used at the same time.,Critical,No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000045,I/O Properties Checks for One I/O,The I/O standard should support the requested Slew Rate value.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,LOC_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000046,I/O Properties Checks for One I/O,The location should support the requested Slew Rate value.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,OCT_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000047,I/O Properties Checks for One I/O,On Chip Termination and Slew Rate should not be used at the same time.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,CURRENT_DENSITY_FOR_CONSECUTIVE_IO_NOT_EXCEED_CURRENT_VALUE,PASS,IO_000033,Electromigration Checks,Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os.,Critical,0 such failures found.,,I/O,,
IO_RULES,SINGLE_ENDED_OUTPUTS_LAB_ROWS_FROM_DIFF_IO,INAPPLICABLE,IO_000034,SI Related Distance Checks,Single-ended outputs should be 5 LAB row(s) away from a differential I/O.,High,No Differential I/O Standard assignments found.,,I/O,,
IO_RULES,MAX_20_OUTPUTS_ALLOWED_IN_VREFGROUP,INAPPLICABLE,IO_000042,SI Related SSO Limit Checks,No more than 20 outputs are allowed in a VREF group when VREF is being read from.,High,No VREF I/O Standard assignments found.,,I/O,,
IO_RULES,DEV_IO_RULE_OCT_DISCLAIMER,,,,,,,,,,
IO_RULES_MATRIX,Pin/Rules,IO_000001;IO_000002;IO_000003;IO_000004;IO_000005;IO_000006;IO_000007;IO_000008;IO_000009;IO_000010;IO_000011;IO_000012;IO_000013;IO_000014;IO_000015;IO_000018;IO_000019;IO_000020;IO_000021;IO_000022;IO_000023;IO_000024;IO_000026;IO_000027;IO_000045;IO_000046;IO_000047;IO_000033;IO_000034;IO_000042,
IO_RULES_MATRIX,Total Pass,0;0;0;0;0;39;0;0;39;39;0;18;0;0;21;0;18;21;0;0;0;18;0;0;0;0;0;39;0;0,
IO_RULES_MATRIX,Total Unchecked,0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0,
IO_RULES_MATRIX,Total Inapplicable,39;39;39;39;39;0;39;39;0;0;39;21;39;39;18;39;21;18;39;39;39;21;39;39;39;39;39;0;39;39,
IO_RULES_MATRIX,Total Fail,0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0,
IO_RULES_MATRIX,audio_input.ready,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,pitch_output.data[0],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,pitch_output.data[1],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,pitch_output.data[2],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,pitch_output.data[3],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,pitch_output.data[4],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,pitch_output.data[5],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,pitch_output.data[6],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,pitch_output.data[7],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,pitch_output.data[8],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,pitch_output.data[9],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,pitch_output.data[10],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,pitch_output.data[11],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,pitch_output.data[12],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,pitch_output.data[13],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,pitch_output.data[14],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,pitch_output.data[15],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,pitch_output.ready,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,pitch_output.valid,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,audio_clk,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,reset,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,audio_input.valid,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,clk,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,audio_input.data[10],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,audio_input.data[9],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,audio_input.data[8],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,audio_input.data[7],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,audio_input.data[6],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,audio_input.data[5],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,audio_input.data[4],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,audio_input.data[3],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,audio_input.data[2],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,audio_input.data[1],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,audio_input.data[0],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,audio_input.data[11],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,audio_input.data[12],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,audio_input.data[13],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,audio_input.data[14],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,audio_input.data[15],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_SUMMARY,Total I/O Rules,30,
IO_RULES_SUMMARY,Number of I/O Rules Passed,9,
IO_RULES_SUMMARY,Number of I/O Rules Failed,0,
IO_RULES_SUMMARY,Number of I/O Rules Unchecked,0,
IO_RULES_SUMMARY,Number of I/O Rules Inapplicable,21,
