2:52:12 PM
"D:\IceCube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PWMtest_syn.prj" -log "PWMtest_Implmnt/PWMtest.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PWMtest_Implmnt/PWMtest.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\IceCube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-SVJSVPL

# Sun Nov 26 15:10:38 2023

#Implementation: PWMtest_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\IceCube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\IceCube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\IceCube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\IceCube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\IceCube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\EGR401\CODE_WIP\ESC_PWM.v" (library work)
@E: CG666 :"D:\EGR401\CODE_WIP\ESC_PWM.v":14:1:14:8|Parse error at unexpected input token 'PWM_OUT0'
1 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 26 15:10:38 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 26 15:10:38 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"D:\IceCube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PWMtest_syn.prj" -log "PWMtest_Implmnt/PWMtest.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PWMtest_Implmnt/PWMtest.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\IceCube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-SVJSVPL

# Sun Nov 26 15:11:19 2023

#Implementation: PWMtest_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\IceCube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\IceCube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\IceCube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\IceCube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\IceCube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\EGR401\CODE_WIP\ESC_PWM.v" (library work)
@E: CG501 :"D:\EGR401\CODE_WIP\ESC_PWM.v":32:16:32:24|Expecting delimiter: , or ; or )
@E: CG501 :"D:\EGR401\CODE_WIP\ESC_PWM.v":33:16:33:24|Expecting delimiter: , or ; or )
@E: CS187 :"D:\EGR401\CODE_WIP\ESC_PWM.v":140:0:140:8|Expecting endmodule
3 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 26 15:11:19 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 26 15:11:19 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\IceCube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PWMtest_syn.prj" -log "PWMtest_Implmnt/PWMtest.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PWMtest_Implmnt/PWMtest.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\IceCube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-SVJSVPL

# Sun Nov 26 15:11:41 2023

#Implementation: PWMtest_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\IceCube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\IceCube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\IceCube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\IceCube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\IceCube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\EGR401\CODE_WIP\ESC_PWM.v" (library work)
@E: CS219 :"D:\EGR401\CODE_WIP\ESC_PWM.v":113:1:113:6|Expecting one of the keywords module, primitive or macromodule
1 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 26 15:11:41 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 26 15:11:41 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\IceCube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PWMtest_syn.prj" -log "PWMtest_Implmnt/PWMtest.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PWMtest_Implmnt/PWMtest.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\IceCube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-SVJSVPL

# Sun Nov 26 15:12:02 2023

#Implementation: PWMtest_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\IceCube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\IceCube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\IceCube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\IceCube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\IceCube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\EGR401\CODE_WIP\ESC_PWM.v" (library work)
Verilog syntax check successful!
Selecting top level module PWM_Generator_Verilog
@N: CG364 :"D:\EGR401\CODE_WIP\ESC_PWM.v":132:7:132:13|Synthesizing module DFF_PWM in library work.

@N: CG364 :"D:\EGR401\CODE_WIP\ESC_PWM.v":1:7:1:27|Synthesizing module PWM_Generator_Verilog in library work.

@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Register bit counter_debounce[1] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Register bit counter_debounce[2] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Register bit counter_debounce[3] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Register bit counter_debounce[4] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Register bit counter_debounce[5] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Register bit counter_debounce[6] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Register bit counter_debounce[7] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Register bit counter_debounce[8] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Register bit counter_debounce[9] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Register bit counter_debounce[10] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Register bit counter_debounce[11] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Register bit counter_debounce[12] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Register bit counter_debounce[13] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Register bit counter_debounce[14] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Register bit counter_debounce[15] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Register bit counter_debounce[16] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Register bit counter_debounce[17] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Register bit counter_debounce[18] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Register bit counter_debounce[19] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Register bit counter_debounce[20] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Register bit counter_debounce[21] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Register bit counter_debounce[22] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Register bit counter_debounce[23] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Register bit counter_debounce[24] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Register bit counter_debounce[25] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Register bit counter_debounce[26] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Register bit counter_debounce[27] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":103:1:103:6|Register bit counter_PWM0[18] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":121:1:121:6|Register bit counter_PWM1[15] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":121:1:121:6|Register bit counter_PWM1[16] is always 0.
@W: CL279 :"D:\EGR401\CODE_WIP\ESC_PWM.v":121:1:121:6|Pruning register bits 16 to 15 of counter_PWM1[16:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"D:\EGR401\CODE_WIP\ESC_PWM.v":103:1:103:6|Pruning register bit 18 of counter_PWM0[18:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Pruning register bits 27 to 1 of counter_debounce[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL156 :"D:\EGR401\CODE_WIP\ESC_PWM.v":71:38:71:50|*Input decrease_duty to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"D:\EGR401\CODE_WIP\ESC_PWM.v":21:7:21:20|Input decrease_duty0 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 75MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 26 15:12:03 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\EGR401\CODE_WIP\ESC_PWM.v":1:7:1:27|Selected library: work cell: PWM_Generator_Verilog view verilog as top level
@N: NF107 :"D:\EGR401\CODE_WIP\ESC_PWM.v":1:7:1:27|Selected library: work cell: PWM_Generator_Verilog view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 26 15:12:03 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 26 15:12:03 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\synwork\PWMtest_comp.srs changed - recompiling
@N: NF107 :"D:\EGR401\CODE_WIP\ESC_PWM.v":1:7:1:27|Selected library: work cell: PWM_Generator_Verilog view verilog as top level
@N: NF107 :"D:\EGR401\CODE_WIP\ESC_PWM.v":1:7:1:27|Selected library: work cell: PWM_Generator_Verilog view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 26 15:12:04 2023

###########################################################]
Pre-mapping Report

# Sun Nov 26 15:12:04 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\PWMtest_scck.rpt 
Printing clock  summary report in "D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\PWMtest_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

@N: BN115 :"d:\egr401\code_wip\esc_pwm.v":71:9:71:16|Removing instance PWM_DFF3 (in view: work.PWM_Generator_Verilog(verilog)) of type view:work.DFF_PWM_5(verilog) because it does not drive other instances.
@N: BN115 :"d:\egr401\code_wip\esc_pwm.v":72:9:72:16|Removing instance PWM_DFF4 (in view: work.PWM_Generator_Verilog(verilog)) of type view:work.DFF_PWM_4(verilog) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist PWM_Generator_Verilog

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                         Requested     Requested     Clock        Clock                     Clock
Clock                         Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------------
PWM_Generator_Verilog|clk     142.8 MHz     7.005         inferred     Autoconstr_clkgroup_0     76   
======================================================================================================

@W: MT529 :"d:\egr401\code_wip\esc_pwm.v":135:0:135:5|Found inferred clock PWM_Generator_Verilog|clk which controls 76 sequential elements including PWM_DFF1.Q. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\PWMtest.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 26 15:12:04 2023

###########################################################]
Map & Optimize Report

# Sun Nov 26 15:12:05 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\egr401\code_wip\esc_pwm.v":113:1:113:6|User-specified initial value defined for instance DUTY_CYCLE1[16:0] is being ignored. 
@W: FX1039 :"d:\egr401\code_wip\esc_pwm.v":95:1:95:6|User-specified initial value defined for instance DUTY_CYCLE0[18:0] is being ignored. 
@W: FX1039 :"d:\egr401\code_wip\esc_pwm.v":103:1:103:6|User-specified initial value defined for instance counter_PWM0[17:0] is being ignored. 
@W: FX1039 :"d:\egr401\code_wip\esc_pwm.v":121:1:121:6|User-specified initial value defined for instance counter_PWM1[14:0] is being ignored. 
@W: FX1039 :"d:\egr401\code_wip\esc_pwm.v":45:1:45:6|User-specified initial value defined for instance counter_debounce[0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: BN362 :"d:\egr401\code_wip\esc_pwm.v":113:1:113:6|Removing sequential instance DUTY_CYCLE1[0] (in view: work.PWM_Generator_Verilog(verilog)) because it does not drive other instances.
@N: BN362 :"d:\egr401\code_wip\esc_pwm.v":113:1:113:6|Removing sequential instance DUTY_CYCLE1[1] (in view: work.PWM_Generator_Verilog(verilog)) because it does not drive other instances.
@N: BN362 :"d:\egr401\code_wip\esc_pwm.v":113:1:113:6|Removing sequential instance DUTY_CYCLE1[2] (in view: work.PWM_Generator_Verilog(verilog)) because it does not drive other instances.
@N: BN362 :"d:\egr401\code_wip\esc_pwm.v":95:1:95:6|Removing sequential instance DUTY_CYCLE0[0] (in view: work.PWM_Generator_Verilog(verilog)) because it does not drive other instances.
@N: BN362 :"d:\egr401\code_wip\esc_pwm.v":95:1:95:6|Removing sequential instance DUTY_CYCLE0[1] (in view: work.PWM_Generator_Verilog(verilog)) because it does not drive other instances.
@N: BN362 :"d:\egr401\code_wip\esc_pwm.v":95:1:95:6|Removing sequential instance DUTY_CYCLE0[2] (in view: work.PWM_Generator_Verilog(verilog)) because it does not drive other instances.
@N: BN362 :"d:\egr401\code_wip\esc_pwm.v":95:1:95:6|Removing sequential instance DUTY_CYCLE0[3] (in view: work.PWM_Generator_Verilog(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.41ns		 124 /        69
   2		0h:00m:00s		    -2.41ns		 124 /        69

   3		0h:00m:00s		    -2.41ns		 124 /        69


   4		0h:00m:00s		    -2.41ns		 126 /        69
@A: BN291 :"d:\egr401\code_wip\esc_pwm.v":135:0:135:5|Boundary register PWM_DFF1.Q (in view: work.PWM_Generator_Verilog(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\egr401\code_wip\esc_pwm.v":135:0:135:5|Boundary register PWM_DFF5.Q (in view: work.PWM_Generator_Verilog(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\egr401\code_wip\esc_pwm.v":135:0:135:5|Boundary register PWM_DFF7.Q (in view: work.PWM_Generator_Verilog(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"d:\egr401\code_wip\esc_pwm.v":19:7:19:9|SB_GB_IO inserted on the port clk.
@N: FX1017 :|SB_GB inserted on the net un1_counter_PWM0_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 69 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               69         counter_PWM0[0]
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\synwork\PWMtest_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\PWMtest.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock PWM_Generator_Verilog|clk with period 11.05ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Nov 26 15:12:05 2023
#


Top view:               PWM_Generator_Verilog
Requested Frequency:    90.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.949

                              Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                Frequency     Frequency     Period        Period        Slack      Type         Group                
-----------------------------------------------------------------------------------------------------------------------------------
PWM_Generator_Verilog|clk     90.5 MHz      76.9 MHz      11.046        12.996        -1.949     inferred     Autoconstr_clkgroup_0
===================================================================================================================================





Clock Relationships
*******************

Clocks                                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------
Starting                   Ending                     |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------
PWM_Generator_Verilog|clk  PWM_Generator_Verilog|clk  |  11.046      -1.949  |  No paths    -      |  No paths    -      |  No paths    -    
=============================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: PWM_Generator_Verilog|clk
====================================



Starting Points with Worst Slack
********************************

                    Starting                                                         Arrival           
Instance            Reference                     Type       Pin     Net             Time        Slack 
                    Clock                                                                              
-------------------------------------------------------------------------------------------------------
DUTY_CYCLE1[8]      PWM_Generator_Verilog|clk     SB_DFF     Q       PWM_OUT1_8      0.540       -1.949
DUTY_CYCLE1[3]      PWM_Generator_Verilog|clk     SB_DFF     Q       PWM_OUT1_3      0.540       -1.942
DUTY_CYCLE1[9]      PWM_Generator_Verilog|clk     SB_DFF     Q       PWM_OUT1_9      0.540       -1.900
DUTY_CYCLE1[4]      PWM_Generator_Verilog|clk     SB_DFF     Q       PWM_OUT1_4      0.540       -1.893
DUTY_CYCLE1[10]     PWM_Generator_Verilog|clk     SB_DFF     Q       PWM_OUT1_10     0.540       -1.879
DUTY_CYCLE1[5]      PWM_Generator_Verilog|clk     SB_DFF     Q       PWM_OUT1_5      0.540       -1.872
DUTY_CYCLE1[6]      PWM_Generator_Verilog|clk     SB_DFF     Q       PWM_OUT1_6      0.540       -1.830
DUTY_CYCLE1[13]     PWM_Generator_Verilog|clk     SB_DFF     Q       PWM_OUT1_13     0.540       -1.760
DUTY_CYCLE0[16]     PWM_Generator_Verilog|clk     SB_DFF     Q       PWM_OUT0_16     0.540       -0.361
DUTY_CYCLE0[7]      PWM_Generator_Verilog|clk     SB_DFF     Q       PWM_OUT0_7      0.540       -0.347
=======================================================================================================


Ending Points with Worst Slack
******************************

                    Starting                                                                 Required           
Instance            Reference                     Type       Pin     Net                     Time         Slack 
                    Clock                                                                                       
----------------------------------------------------------------------------------------------------------------
DUTY_CYCLE1[16]     PWM_Generator_Verilog|clk     SB_DFF     D       DUTY_CYCLE1_RNO[16]     10.941       -1.949
DUTY_CYCLE1[15]     PWM_Generator_Verilog|clk     SB_DFF     D       DUTY_CYCLE1_RNO[15]     10.941       -1.809
DUTY_CYCLE1[14]     PWM_Generator_Verilog|clk     SB_DFF     D       DUTY_CYCLE1_RNO[14]     10.941       -1.669
DUTY_CYCLE1[13]     PWM_Generator_Verilog|clk     SB_DFF     D       DUTY_CYCLE1_RNO[13]     10.941       -1.529
DUTY_CYCLE1[12]     PWM_Generator_Verilog|clk     SB_DFF     D       DUTY_CYCLE1_RNO[12]     10.941       -1.389
DUTY_CYCLE1[11]     PWM_Generator_Verilog|clk     SB_DFF     D       DUTY_CYCLE1_RNO[11]     10.941       -1.248
DUTY_CYCLE1[10]     PWM_Generator_Verilog|clk     SB_DFF     D       DUTY_CYCLE1_RNO[10]     10.941       -1.108
DUTY_CYCLE1[9]      PWM_Generator_Verilog|clk     SB_DFF     D       DUTY_CYCLE1_RNO[9]      10.941       -0.968
DUTY_CYCLE1[8]      PWM_Generator_Verilog|clk     SB_DFF     D       DUTY_CYCLE1_RNO[8]      10.941       -0.828
DUTY_CYCLE1[7]      PWM_Generator_Verilog|clk     SB_DFF     D       DUTY_CYCLE1_RNO[7]      10.941       -0.688
================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      11.046
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.941

    - Propagation time:                      12.890
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.949

    Number of logic level(s):                18
    Starting point:                          DUTY_CYCLE1[8] / Q
    Ending point:                            DUTY_CYCLE1[16] / D
    The start point is clocked by            PWM_Generator_Verilog|clk [rising] on pin C
    The end   point is clocked by            PWM_Generator_Verilog|clk [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
DUTY_CYCLE1[8]                    SB_DFF       Q        Out     0.540     0.540       -         
PWM_OUT1_8                        Net          -        -       1.599     -           6         
DUTY_CYCLE1_RNICN691[8]           SB_LUT4      I0       In      -         2.139       -         
DUTY_CYCLE1_RNICN691[8]           SB_LUT4      O        Out     0.449     2.588       -         
un10lto10_1                       Net          -        -       1.371     -           1         
DUTY_CYCLE1_RNIBPJP3[7]           SB_LUT4      I1       In      -         3.959       -         
DUTY_CYCLE1_RNIBPJP3[7]           SB_LUT4      O        Out     0.379     4.338       -         
un10lt12_0                        Net          -        -       1.371     -           4         
DUTY_CYCLE1_RNIR58R6[12]          SB_LUT4      I2       In      -         5.708       -         
DUTY_CYCLE1_RNIR58R6[12]          SB_LUT4      O        Out     0.379     6.087       -         
DUTY_CYCLE114_i                   Net          -        -       1.371     -           12        
un1_DUTY_CYCLE1_2_cry_3_c_RNO     SB_LUT4      I1       In      -         7.458       -         
un1_DUTY_CYCLE1_2_cry_3_c_RNO     SB_LUT4      O        Out     0.379     7.837       -         
un1_DUTY_CYCLE1_2_cry_3_c_RNO     Net          -        -       0.905     -           1         
un1_DUTY_CYCLE1_2_cry_3_c         SB_CARRY     I0       In      -         8.742       -         
un1_DUTY_CYCLE1_2_cry_3_c         SB_CARRY     CO       Out     0.258     8.999       -         
un1_DUTY_CYCLE1_2_cry_3           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE1_2_cry_4_c         SB_CARRY     CI       In      -         9.013       -         
un1_DUTY_CYCLE1_2_cry_4_c         SB_CARRY     CO       Out     0.126     9.140       -         
un1_DUTY_CYCLE1_2_cry_4           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE1_2_cry_5_0_c       SB_CARRY     CI       In      -         9.154       -         
un1_DUTY_CYCLE1_2_cry_5_0_c       SB_CARRY     CO       Out     0.126     9.280       -         
un1_DUTY_CYCLE1_2_cry_5           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE1_2_cry_6_c         SB_CARRY     CI       In      -         9.294       -         
un1_DUTY_CYCLE1_2_cry_6_c         SB_CARRY     CO       Out     0.126     9.420       -         
un1_DUTY_CYCLE1_2_cry_6           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE1_2_cry_7_0_c       SB_CARRY     CI       In      -         9.434       -         
un1_DUTY_CYCLE1_2_cry_7_0_c       SB_CARRY     CO       Out     0.126     9.560       -         
un1_DUTY_CYCLE1_2_cry_7           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE1_2_cry_8_0_c       SB_CARRY     CI       In      -         9.574       -         
un1_DUTY_CYCLE1_2_cry_8_0_c       SB_CARRY     CO       Out     0.126     9.700       -         
un1_DUTY_CYCLE1_2_cry_8           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE1_2_cry_9_c         SB_CARRY     CI       In      -         9.714       -         
un1_DUTY_CYCLE1_2_cry_9_c         SB_CARRY     CO       Out     0.126     9.841       -         
un1_DUTY_CYCLE1_2_cry_9           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE1_2_cry_10_0_c      SB_CARRY     CI       In      -         9.855       -         
un1_DUTY_CYCLE1_2_cry_10_0_c      SB_CARRY     CO       Out     0.126     9.981       -         
un1_DUTY_CYCLE1_2_cry_10          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE1_2_cry_11_0_c      SB_CARRY     CI       In      -         9.995       -         
un1_DUTY_CYCLE1_2_cry_11_0_c      SB_CARRY     CO       Out     0.126     10.121      -         
un1_DUTY_CYCLE1_2_cry_11          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE1_2_cry_12_0_c      SB_CARRY     CI       In      -         10.135      -         
un1_DUTY_CYCLE1_2_cry_12_0_c      SB_CARRY     CO       Out     0.126     10.261      -         
un1_DUTY_CYCLE1_2_cry_12          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE1_2_cry_13_0_c      SB_CARRY     CI       In      -         10.275      -         
un1_DUTY_CYCLE1_2_cry_13_0_c      SB_CARRY     CO       Out     0.126     10.401      -         
un1_DUTY_CYCLE1_2_cry_13          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE1_2_cry_14_0_c      SB_CARRY     CI       In      -         10.415      -         
un1_DUTY_CYCLE1_2_cry_14_0_c      SB_CARRY     CO       Out     0.126     10.542      -         
un1_DUTY_CYCLE1_2_cry_14          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE1_2_cry_15_0_c      SB_CARRY     CI       In      -         10.556      -         
un1_DUTY_CYCLE1_2_cry_15_0_c      SB_CARRY     CO       Out     0.126     10.682      -         
un1_DUTY_CYCLE1_2_cry_15          Net          -        -       0.386     -           1         
DUTY_CYCLE1_RNO[16]               SB_LUT4      I3       In      -         11.068      -         
DUTY_CYCLE1_RNO[16]               SB_LUT4      O        Out     0.316     11.383      -         
DUTY_CYCLE1_RNO[16]               Net          -        -       1.507     -           1         
DUTY_CYCLE1[16]                   SB_DFF       D        In      -         12.890      -         
================================================================================================
Total path delay (propagation time + setup) of 12.996 is 4.318(33.2%) logic and 8.678(66.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      11.046
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.941

    - Propagation time:                      12.883
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.942

    Number of logic level(s):                18
    Starting point:                          DUTY_CYCLE1[3] / Q
    Ending point:                            DUTY_CYCLE1[16] / D
    The start point is clocked by            PWM_Generator_Verilog|clk [rising] on pin C
    The end   point is clocked by            PWM_Generator_Verilog|clk [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
DUTY_CYCLE1[3]                    SB_DFF       Q        Out     0.540     0.540       -         
PWM_OUT1_3                        Net          -        -       1.599     -           7         
DUTY_CYCLE1_RNIAK8K1[5]           SB_LUT4      I0       In      -         2.139       -         
DUTY_CYCLE1_RNIAK8K1[5]           SB_LUT4      O        Out     0.449     2.588       -         
un10lto10_d_2                     Net          -        -       1.371     -           1         
DUTY_CYCLE1_RNIBPJP3[7]           SB_LUT4      I2       In      -         3.959       -         
DUTY_CYCLE1_RNIBPJP3[7]           SB_LUT4      O        Out     0.379     4.338       -         
un10lt12_0                        Net          -        -       1.371     -           4         
DUTY_CYCLE1_RNIR58R6[12]          SB_LUT4      I2       In      -         5.708       -         
DUTY_CYCLE1_RNIR58R6[12]          SB_LUT4      O        Out     0.351     6.059       -         
DUTY_CYCLE114_i                   Net          -        -       1.371     -           12        
un1_DUTY_CYCLE1_2_cry_3_c_RNO     SB_LUT4      I1       In      -         7.430       -         
un1_DUTY_CYCLE1_2_cry_3_c_RNO     SB_LUT4      O        Out     0.400     7.830       -         
un1_DUTY_CYCLE1_2_cry_3_c_RNO     Net          -        -       0.905     -           1         
un1_DUTY_CYCLE1_2_cry_3_c         SB_CARRY     I0       In      -         8.735       -         
un1_DUTY_CYCLE1_2_cry_3_c         SB_CARRY     CO       Out     0.258     8.992       -         
un1_DUTY_CYCLE1_2_cry_3           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE1_2_cry_4_c         SB_CARRY     CI       In      -         9.006       -         
un1_DUTY_CYCLE1_2_cry_4_c         SB_CARRY     CO       Out     0.126     9.133       -         
un1_DUTY_CYCLE1_2_cry_4           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE1_2_cry_5_0_c       SB_CARRY     CI       In      -         9.146       -         
un1_DUTY_CYCLE1_2_cry_5_0_c       SB_CARRY     CO       Out     0.126     9.273       -         
un1_DUTY_CYCLE1_2_cry_5           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE1_2_cry_6_c         SB_CARRY     CI       In      -         9.287       -         
un1_DUTY_CYCLE1_2_cry_6_c         SB_CARRY     CO       Out     0.126     9.413       -         
un1_DUTY_CYCLE1_2_cry_6           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE1_2_cry_7_0_c       SB_CARRY     CI       In      -         9.427       -         
un1_DUTY_CYCLE1_2_cry_7_0_c       SB_CARRY     CO       Out     0.126     9.553       -         
un1_DUTY_CYCLE1_2_cry_7           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE1_2_cry_8_0_c       SB_CARRY     CI       In      -         9.567       -         
un1_DUTY_CYCLE1_2_cry_8_0_c       SB_CARRY     CO       Out     0.126     9.693       -         
un1_DUTY_CYCLE1_2_cry_8           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE1_2_cry_9_c         SB_CARRY     CI       In      -         9.707       -         
un1_DUTY_CYCLE1_2_cry_9_c         SB_CARRY     CO       Out     0.126     9.834       -         
un1_DUTY_CYCLE1_2_cry_9           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE1_2_cry_10_0_c      SB_CARRY     CI       In      -         9.848       -         
un1_DUTY_CYCLE1_2_cry_10_0_c      SB_CARRY     CO       Out     0.126     9.974       -         
un1_DUTY_CYCLE1_2_cry_10          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE1_2_cry_11_0_c      SB_CARRY     CI       In      -         9.988       -         
un1_DUTY_CYCLE1_2_cry_11_0_c      SB_CARRY     CO       Out     0.126     10.114      -         
un1_DUTY_CYCLE1_2_cry_11          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE1_2_cry_12_0_c      SB_CARRY     CI       In      -         10.128      -         
un1_DUTY_CYCLE1_2_cry_12_0_c      SB_CARRY     CO       Out     0.126     10.254      -         
un1_DUTY_CYCLE1_2_cry_12          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE1_2_cry_13_0_c      SB_CARRY     CI       In      -         10.268      -         
un1_DUTY_CYCLE1_2_cry_13_0_c      SB_CARRY     CO       Out     0.126     10.394      -         
un1_DUTY_CYCLE1_2_cry_13          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE1_2_cry_14_0_c      SB_CARRY     CI       In      -         10.408      -         
un1_DUTY_CYCLE1_2_cry_14_0_c      SB_CARRY     CO       Out     0.126     10.535      -         
un1_DUTY_CYCLE1_2_cry_14          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE1_2_cry_15_0_c      SB_CARRY     CI       In      -         10.549      -         
un1_DUTY_CYCLE1_2_cry_15_0_c      SB_CARRY     CO       Out     0.126     10.675      -         
un1_DUTY_CYCLE1_2_cry_15          Net          -        -       0.386     -           1         
DUTY_CYCLE1_RNO[16]               SB_LUT4      I3       In      -         11.061      -         
DUTY_CYCLE1_RNO[16]               SB_LUT4      O        Out     0.316     11.376      -         
DUTY_CYCLE1_RNO[16]               Net          -        -       1.507     -           1         
DUTY_CYCLE1[16]                   SB_DFF       D        In      -         12.883      -         
================================================================================================
Total path delay (propagation time + setup) of 12.989 is 4.310(33.2%) logic and 8.678(66.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      11.046
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.941

    - Propagation time:                      12.841
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.900

    Number of logic level(s):                18
    Starting point:                          DUTY_CYCLE1[9] / Q
    Ending point:                            DUTY_CYCLE1[16] / D
    The start point is clocked by            PWM_Generator_Verilog|clk [rising] on pin C
    The end   point is clocked by            PWM_Generator_Verilog|clk [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
DUTY_CYCLE1[9]                    SB_DFF       Q        Out     0.540     0.540       -         
PWM_OUT1_9                        Net          -        -       1.599     -           7         
DUTY_CYCLE1_RNICN691[8]           SB_LUT4      I1       In      -         2.139       -         
DUTY_CYCLE1_RNICN691[8]           SB_LUT4      O        Out     0.400     2.539       -         
un10lto10_1                       Net          -        -       1.371     -           1         
DUTY_CYCLE1_RNIBPJP3[7]           SB_LUT4      I1       In      -         3.910       -         
DUTY_CYCLE1_RNIBPJP3[7]           SB_LUT4      O        Out     0.379     4.288       -         
un10lt12_0                        Net          -        -       1.371     -           4         
DUTY_CYCLE1_RNIR58R6[12]          SB_LUT4      I2       In      -         5.659       -         
DUTY_CYCLE1_RNIR58R6[12]          SB_LUT4      O        Out     0.379     6.038       -         
DUTY_CYCLE114_i                   Net          -        -       1.371     -           12        
un1_DUTY_CYCLE1_2_cry_3_c_RNO     SB_LUT4      I1       In      -         7.409       -         
un1_DUTY_CYCLE1_2_cry_3_c_RNO     SB_LUT4      O        Out     0.379     7.788       -         
un1_DUTY_CYCLE1_2_cry_3_c_RNO     Net          -        -       0.905     -           1         
un1_DUTY_CYCLE1_2_cry_3_c         SB_CARRY     I0       In      -         8.693       -         
un1_DUTY_CYCLE1_2_cry_3_c         SB_CARRY     CO       Out     0.258     8.950       -         
un1_DUTY_CYCLE1_2_cry_3           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE1_2_cry_4_c         SB_CARRY     CI       In      -         8.964       -         
un1_DUTY_CYCLE1_2_cry_4_c         SB_CARRY     CO       Out     0.126     9.091       -         
un1_DUTY_CYCLE1_2_cry_4           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE1_2_cry_5_0_c       SB_CARRY     CI       In      -         9.104       -         
un1_DUTY_CYCLE1_2_cry_5_0_c       SB_CARRY     CO       Out     0.126     9.231       -         
un1_DUTY_CYCLE1_2_cry_5           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE1_2_cry_6_c         SB_CARRY     CI       In      -         9.245       -         
un1_DUTY_CYCLE1_2_cry_6_c         SB_CARRY     CO       Out     0.126     9.371       -         
un1_DUTY_CYCLE1_2_cry_6           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE1_2_cry_7_0_c       SB_CARRY     CI       In      -         9.385       -         
un1_DUTY_CYCLE1_2_cry_7_0_c       SB_CARRY     CO       Out     0.126     9.511       -         
un1_DUTY_CYCLE1_2_cry_7           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE1_2_cry_8_0_c       SB_CARRY     CI       In      -         9.525       -         
un1_DUTY_CYCLE1_2_cry_8_0_c       SB_CARRY     CO       Out     0.126     9.651       -         
un1_DUTY_CYCLE1_2_cry_8           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE1_2_cry_9_c         SB_CARRY     CI       In      -         9.665       -         
un1_DUTY_CYCLE1_2_cry_9_c         SB_CARRY     CO       Out     0.126     9.791       -         
un1_DUTY_CYCLE1_2_cry_9           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE1_2_cry_10_0_c      SB_CARRY     CI       In      -         9.806       -         
un1_DUTY_CYCLE1_2_cry_10_0_c      SB_CARRY     CO       Out     0.126     9.932       -         
un1_DUTY_CYCLE1_2_cry_10          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE1_2_cry_11_0_c      SB_CARRY     CI       In      -         9.946       -         
un1_DUTY_CYCLE1_2_cry_11_0_c      SB_CARRY     CO       Out     0.126     10.072      -         
un1_DUTY_CYCLE1_2_cry_11          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE1_2_cry_12_0_c      SB_CARRY     CI       In      -         10.086      -         
un1_DUTY_CYCLE1_2_cry_12_0_c      SB_CARRY     CO       Out     0.126     10.212      -         
un1_DUTY_CYCLE1_2_cry_12          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE1_2_cry_13_0_c      SB_CARRY     CI       In      -         10.226      -         
un1_DUTY_CYCLE1_2_cry_13_0_c      SB_CARRY     CO       Out     0.126     10.352      -         
un1_DUTY_CYCLE1_2_cry_13          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE1_2_cry_14_0_c      SB_CARRY     CI       In      -         10.366      -         
un1_DUTY_CYCLE1_2_cry_14_0_c      SB_CARRY     CO       Out     0.126     10.493      -         
un1_DUTY_CYCLE1_2_cry_14          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE1_2_cry_15_0_c      SB_CARRY     CI       In      -         10.507      -         
un1_DUTY_CYCLE1_2_cry_15_0_c      SB_CARRY     CO       Out     0.126     10.633      -         
un1_DUTY_CYCLE1_2_cry_15          Net          -        -       0.386     -           1         
DUTY_CYCLE1_RNO[16]               SB_LUT4      I3       In      -         11.019      -         
DUTY_CYCLE1_RNO[16]               SB_LUT4      O        Out     0.316     11.334      -         
DUTY_CYCLE1_RNO[16]               Net          -        -       1.507     -           1         
DUTY_CYCLE1[16]                   SB_DFF       D        In      -         12.841      -         
================================================================================================
Total path delay (propagation time + setup) of 12.947 is 4.268(33.0%) logic and 8.678(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      11.046
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.941

    - Propagation time:                      12.834
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.893

    Number of logic level(s):                18
    Starting point:                          DUTY_CYCLE1[4] / Q
    Ending point:                            DUTY_CYCLE1[16] / D
    The start point is clocked by            PWM_Generator_Verilog|clk [rising] on pin C
    The end   point is clocked by            PWM_Generator_Verilog|clk [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
DUTY_CYCLE1[4]                    SB_DFF       Q        Out     0.540     0.540       -         
PWM_OUT1_4                        Net          -        -       1.599     -           7         
DUTY_CYCLE1_RNIAK8K1[5]           SB_LUT4      I1       In      -         2.139       -         
DUTY_CYCLE1_RNIAK8K1[5]           SB_LUT4      O        Out     0.400     2.539       -         
un10lto10_d_2                     Net          -        -       1.371     -           1         
DUTY_CYCLE1_RNIBPJP3[7]           SB_LUT4      I2       In      -         3.910       -         
DUTY_CYCLE1_RNIBPJP3[7]           SB_LUT4      O        Out     0.379     4.288       -         
un10lt12_0                        Net          -        -       1.371     -           4         
DUTY_CYCLE1_RNIR58R6[12]          SB_LUT4      I2       In      -         5.659       -         
DUTY_CYCLE1_RNIR58R6[12]          SB_LUT4      O        Out     0.351     6.010       -         
DUTY_CYCLE114_i                   Net          -        -       1.371     -           12        
un1_DUTY_CYCLE1_2_cry_3_c_RNO     SB_LUT4      I1       In      -         7.381       -         
un1_DUTY_CYCLE1_2_cry_3_c_RNO     SB_LUT4      O        Out     0.400     7.781       -         
un1_DUTY_CYCLE1_2_cry_3_c_RNO     Net          -        -       0.905     -           1         
un1_DUTY_CYCLE1_2_cry_3_c         SB_CARRY     I0       In      -         8.686       -         
un1_DUTY_CYCLE1_2_cry_3_c         SB_CARRY     CO       Out     0.258     8.943       -         
un1_DUTY_CYCLE1_2_cry_3           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE1_2_cry_4_c         SB_CARRY     CI       In      -         8.957       -         
un1_DUTY_CYCLE1_2_cry_4_c         SB_CARRY     CO       Out     0.126     9.083       -         
un1_DUTY_CYCLE1_2_cry_4           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE1_2_cry_5_0_c       SB_CARRY     CI       In      -         9.097       -         
un1_DUTY_CYCLE1_2_cry_5_0_c       SB_CARRY     CO       Out     0.126     9.224       -         
un1_DUTY_CYCLE1_2_cry_5           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE1_2_cry_6_c         SB_CARRY     CI       In      -         9.238       -         
un1_DUTY_CYCLE1_2_cry_6_c         SB_CARRY     CO       Out     0.126     9.364       -         
un1_DUTY_CYCLE1_2_cry_6           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE1_2_cry_7_0_c       SB_CARRY     CI       In      -         9.378       -         
un1_DUTY_CYCLE1_2_cry_7_0_c       SB_CARRY     CO       Out     0.126     9.504       -         
un1_DUTY_CYCLE1_2_cry_7           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE1_2_cry_8_0_c       SB_CARRY     CI       In      -         9.518       -         
un1_DUTY_CYCLE1_2_cry_8_0_c       SB_CARRY     CO       Out     0.126     9.644       -         
un1_DUTY_CYCLE1_2_cry_8           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE1_2_cry_9_c         SB_CARRY     CI       In      -         9.658       -         
un1_DUTY_CYCLE1_2_cry_9_c         SB_CARRY     CO       Out     0.126     9.784       -         
un1_DUTY_CYCLE1_2_cry_9           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE1_2_cry_10_0_c      SB_CARRY     CI       In      -         9.798       -         
un1_DUTY_CYCLE1_2_cry_10_0_c      SB_CARRY     CO       Out     0.126     9.925       -         
un1_DUTY_CYCLE1_2_cry_10          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE1_2_cry_11_0_c      SB_CARRY     CI       In      -         9.939       -         
un1_DUTY_CYCLE1_2_cry_11_0_c      SB_CARRY     CO       Out     0.126     10.065      -         
un1_DUTY_CYCLE1_2_cry_11          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE1_2_cry_12_0_c      SB_CARRY     CI       In      -         10.079      -         
un1_DUTY_CYCLE1_2_cry_12_0_c      SB_CARRY     CO       Out     0.126     10.205      -         
un1_DUTY_CYCLE1_2_cry_12          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE1_2_cry_13_0_c      SB_CARRY     CI       In      -         10.219      -         
un1_DUTY_CYCLE1_2_cry_13_0_c      SB_CARRY     CO       Out     0.126     10.345      -         
un1_DUTY_CYCLE1_2_cry_13          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE1_2_cry_14_0_c      SB_CARRY     CI       In      -         10.359      -         
un1_DUTY_CYCLE1_2_cry_14_0_c      SB_CARRY     CO       Out     0.126     10.485      -         
un1_DUTY_CYCLE1_2_cry_14          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE1_2_cry_15_0_c      SB_CARRY     CI       In      -         10.499      -         
un1_DUTY_CYCLE1_2_cry_15_0_c      SB_CARRY     CO       Out     0.126     10.626      -         
un1_DUTY_CYCLE1_2_cry_15          Net          -        -       0.386     -           1         
DUTY_CYCLE1_RNO[16]               SB_LUT4      I3       In      -         11.012      -         
DUTY_CYCLE1_RNO[16]               SB_LUT4      O        Out     0.316     11.327      -         
DUTY_CYCLE1_RNO[16]               Net          -        -       1.507     -           1         
DUTY_CYCLE1[16]                   SB_DFF       D        In      -         12.834      -         
================================================================================================
Total path delay (propagation time + setup) of 12.939 is 4.261(32.9%) logic and 8.678(67.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      11.046
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.941

    - Propagation time:                      12.820
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.879

    Number of logic level(s):                18
    Starting point:                          DUTY_CYCLE1[10] / Q
    Ending point:                            DUTY_CYCLE1[16] / D
    The start point is clocked by            PWM_Generator_Verilog|clk [rising] on pin C
    The end   point is clocked by            PWM_Generator_Verilog|clk [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
DUTY_CYCLE1[10]                   SB_DFF       Q        Out     0.540     0.540       -         
PWM_OUT1_10                       Net          -        -       1.599     -           6         
DUTY_CYCLE1_RNICN691[8]           SB_LUT4      I2       In      -         2.139       -         
DUTY_CYCLE1_RNICN691[8]           SB_LUT4      O        Out     0.379     2.518       -         
un10lto10_1                       Net          -        -       1.371     -           1         
DUTY_CYCLE1_RNIBPJP3[7]           SB_LUT4      I1       In      -         3.889       -         
DUTY_CYCLE1_RNIBPJP3[7]           SB_LUT4      O        Out     0.379     4.267       -         
un10lt12_0                        Net          -        -       1.371     -           4         
DUTY_CYCLE1_RNIR58R6[12]          SB_LUT4      I2       In      -         5.638       -         
DUTY_CYCLE1_RNIR58R6[12]          SB_LUT4      O        Out     0.379     6.017       -         
DUTY_CYCLE114_i                   Net          -        -       1.371     -           12        
un1_DUTY_CYCLE1_2_cry_3_c_RNO     SB_LUT4      I1       In      -         7.388       -         
un1_DUTY_CYCLE1_2_cry_3_c_RNO     SB_LUT4      O        Out     0.379     7.767       -         
un1_DUTY_CYCLE1_2_cry_3_c_RNO     Net          -        -       0.905     -           1         
un1_DUTY_CYCLE1_2_cry_3_c         SB_CARRY     I0       In      -         8.672       -         
un1_DUTY_CYCLE1_2_cry_3_c         SB_CARRY     CO       Out     0.258     8.929       -         
un1_DUTY_CYCLE1_2_cry_3           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE1_2_cry_4_c         SB_CARRY     CI       In      -         8.943       -         
un1_DUTY_CYCLE1_2_cry_4_c         SB_CARRY     CO       Out     0.126     9.069       -         
un1_DUTY_CYCLE1_2_cry_4           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE1_2_cry_5_0_c       SB_CARRY     CI       In      -         9.084       -         
un1_DUTY_CYCLE1_2_cry_5_0_c       SB_CARRY     CO       Out     0.126     9.210       -         
un1_DUTY_CYCLE1_2_cry_5           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE1_2_cry_6_c         SB_CARRY     CI       In      -         9.224       -         
un1_DUTY_CYCLE1_2_cry_6_c         SB_CARRY     CO       Out     0.126     9.350       -         
un1_DUTY_CYCLE1_2_cry_6           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE1_2_cry_7_0_c       SB_CARRY     CI       In      -         9.364       -         
un1_DUTY_CYCLE1_2_cry_7_0_c       SB_CARRY     CO       Out     0.126     9.490       -         
un1_DUTY_CYCLE1_2_cry_7           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE1_2_cry_8_0_c       SB_CARRY     CI       In      -         9.504       -         
un1_DUTY_CYCLE1_2_cry_8_0_c       SB_CARRY     CO       Out     0.126     9.630       -         
un1_DUTY_CYCLE1_2_cry_8           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE1_2_cry_9_c         SB_CARRY     CI       In      -         9.644       -         
un1_DUTY_CYCLE1_2_cry_9_c         SB_CARRY     CO       Out     0.126     9.771       -         
un1_DUTY_CYCLE1_2_cry_9           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE1_2_cry_10_0_c      SB_CARRY     CI       In      -         9.784       -         
un1_DUTY_CYCLE1_2_cry_10_0_c      SB_CARRY     CO       Out     0.126     9.911       -         
un1_DUTY_CYCLE1_2_cry_10          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE1_2_cry_11_0_c      SB_CARRY     CI       In      -         9.925       -         
un1_DUTY_CYCLE1_2_cry_11_0_c      SB_CARRY     CO       Out     0.126     10.051      -         
un1_DUTY_CYCLE1_2_cry_11          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE1_2_cry_12_0_c      SB_CARRY     CI       In      -         10.065      -         
un1_DUTY_CYCLE1_2_cry_12_0_c      SB_CARRY     CO       Out     0.126     10.191      -         
un1_DUTY_CYCLE1_2_cry_12          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE1_2_cry_13_0_c      SB_CARRY     CI       In      -         10.205      -         
un1_DUTY_CYCLE1_2_cry_13_0_c      SB_CARRY     CO       Out     0.126     10.331      -         
un1_DUTY_CYCLE1_2_cry_13          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE1_2_cry_14_0_c      SB_CARRY     CI       In      -         10.345      -         
un1_DUTY_CYCLE1_2_cry_14_0_c      SB_CARRY     CO       Out     0.126     10.472      -         
un1_DUTY_CYCLE1_2_cry_14          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE1_2_cry_15_0_c      SB_CARRY     CI       In      -         10.486      -         
un1_DUTY_CYCLE1_2_cry_15_0_c      SB_CARRY     CO       Out     0.126     10.612      -         
un1_DUTY_CYCLE1_2_cry_15          Net          -        -       0.386     -           1         
DUTY_CYCLE1_RNO[16]               SB_LUT4      I3       In      -         10.998      -         
DUTY_CYCLE1_RNO[16]               SB_LUT4      O        Out     0.316     11.313      -         
DUTY_CYCLE1_RNO[16]               Net          -        -       1.507     -           1         
DUTY_CYCLE1[16]                   SB_DFF       D        In      -         12.820      -         
================================================================================================
Total path delay (propagation time + setup) of 12.926 is 4.247(32.9%) logic and 8.678(67.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

---------------------------------------
Resource Usage Report for PWM_Generator_Verilog 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             6 uses
SB_CARRY        85 uses
SB_DFF          30 uses
SB_DFFE         6 uses
SB_DFFSR        33 uses
SB_GB           1 use
VCC             6 uses
SB_LUT4         137 uses

I/O ports: 7
I/O primitives: 6
SB_GB_IO       1 use
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   69 (5%)
Total load per clock:
   PWM_Generator_Verilog|clk: 1

@S |Mapping Summary:
Total  LUTs: 137 (10%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 137 = 137 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 26 15:12:05 2023

###########################################################]


Synthesis exit by 0.
Current Implementation PWMtest_Implmnt its sbt path: D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/IceCube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\IceCube2\sbt_backend\devices\ICE40P01.dev" "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt/PWMtest.edf " "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist" "-pTQ144" "-yD:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt/sbt/constraint/PWM_Generator_Verilog_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt/PWMtest.edf...
Parsing constraint file: D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt/sbt/constraint/PWM_Generator_Verilog_pcf_sbt.pcf ...
Warning: pin PWM_OUT doesn't exist in the design netlist.ignoring the set_io command on line 9 of file D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt/sbt/constraint/PWM_Generator_Verilog_pcf_sbt.pcf 
Warning: pin decrease_duty doesn't exist in the design netlist.ignoring the set_io command on line 11 of file D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt/sbt/constraint/PWM_Generator_Verilog_pcf_sbt.pcf 
Warning: pin increase_duty doesn't exist in the design netlist.ignoring the set_io command on line 12 of file D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt/sbt/constraint/PWM_Generator_Verilog_pcf_sbt.pcf 
parse file D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt/sbt/constraint/PWM_Generator_Verilog_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt/PWMtest.scf
sdc_reader OK D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt/PWMtest.scf
Stored edif netlist at D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog...

write Timing Constraint to D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: PWM_Generator_Verilog

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name PWM_Generator_Verilog


"D:/IceCube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog" --outdir "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\placer" --device-file "D:\IceCube2\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\IceCube2\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\placer\PWM_Generator_Verilog_pl.sdc"
starting placerrunning placerExecuting : D:\IceCube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog --outdir D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\placer --device-file D:\IceCube2\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\IceCube2\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\placer\PWM_Generator_Verilog_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - D:\IceCube2\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog
SDC file             - D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\placer
Timing library       - D:\IceCube2\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog/BFPGA_DESIGN_ep
I2065: Reading device file : D:\IceCube2\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	137
    Number of DFFs      	:	69
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	85
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	6
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	2
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	8
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	146
    Number of DFFs      	:	69
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	85

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	17
        LUT, DFF and CARRY	:	52
    Combinational LogicCells
        Only LUT         	:	51
        CARRY Only       	:	7
        LUT with CARRY   	:	26
    LogicCells                  :	153/1280
    PLBs                        :	23/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	6/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 9.7 (sec)

Final Design Statistics
    Number of LUTs      	:	146
    Number of DFFs      	:	69
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	85
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	153/1280
    PLBs                        :	26/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	6/96
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: PWM_Generator_Verilog|clk | Frequency: 122.77 MHz | Target: 90.50 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 10.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/IceCube2/sbt_backend/bin/win32/opt\packer.exe" "D:\IceCube2\sbt_backend\devices\ICE40P01.dev" "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog" --package TQ144 --outdir "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\IceCube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\placer\PWM_Generator_Verilog_pl.sdc" --dst_sdc_file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\packer\PWM_Generator_Verilog_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 399
used logic cells: 153
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.
Unrecognizable name PWM_Generator_Verilog


"D:/IceCube2/sbt_backend/bin/win32/opt\packer.exe" "D:\IceCube2\sbt_backend\devices\ICE40P01.dev" "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog" --package TQ144 --outdir "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\packer" --translator "D:\IceCube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\placer\PWM_Generator_Verilog_pl.sdc" --dst_sdc_file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\packer\PWM_Generator_Verilog_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 399
used logic cells: 153
Translating sdc file D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\placer\PWM_Generator_Verilog_pl.sdc...
Translated sdc file is D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\packer\PWM_Generator_Verilog_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\IceCube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\IceCube2\sbt_backend\devices\ICE40P01.dev" "D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog" "D:\IceCube2\sbt_backend\devices\ice40HX1K.lib" "D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\sbt\outputs\packer\PWM_Generator_Verilog_pk.sdc" --outdir "D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\sbt\outputs\router" --sdf_file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\simulation_netlist\PWM_Generator_Verilog_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\IceCube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\IceCube2\sbt_backend\devices\ICE40P01.dev D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog D:\IceCube2\sbt_backend\devices\ice40HX1K.lib D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\sbt\outputs\packer\PWM_Generator_Verilog_pk.sdc --outdir D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\sbt\outputs\router --sdf_file D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\simulation_netlist\PWM_Generator_Verilog_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design PWM_Generator_Verilog
Read design time: 1
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 216 
I1212: Iteration  1 :    59 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design PWM_Generator_Verilog
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"D:/IceCube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\simulation_netlist\PWM_Generator_Verilog_sbt.v" --vhdl "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt/sbt/outputs/simulation_netlist\PWM_Generator_Verilog_sbt.vhd" --lib "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog" --view rt --device "D:\IceCube2\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\packer\PWM_Generator_Verilog_pk.sdc" --out-sdc-file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\netlister\PWM_Generator_Verilog_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\simulation_netlist\PWM_Generator_Verilog_sbt.v
Writing D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt/sbt/outputs/simulation_netlist\PWM_Generator_Verilog_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/IceCube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog" --lib-file "D:\IceCube2\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\netlister\PWM_Generator_Verilog_sbt.sdc" --sdf-file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\simulation_netlist\PWM_Generator_Verilog_sbt.sdf" --report-file "D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\sbt\outputs\timer\PWM_Generator_Verilog_timing.rpt" --device-file "D:\IceCube2\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : D:\IceCube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog --lib-file D:\IceCube2\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\netlister\PWM_Generator_Verilog_sbt.sdc --sdf-file D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\simulation_netlist\PWM_Generator_Verilog_sbt.sdf --report-file D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\sbt\outputs\timer\PWM_Generator_Verilog_timing.rpt --device-file D:\IceCube2\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.
"D:\IceCube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PWMtest_syn.prj" -log "PWMtest_Implmnt/PWMtest.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PWMtest_Implmnt/PWMtest.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\IceCube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-SVJSVPL

# Sun Nov 26 15:31:34 2023

#Implementation: PWMtest_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\IceCube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\IceCube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\IceCube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\IceCube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\IceCube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\EGR401\CODE_WIP\ESC_PWM.v" (library work)
Verilog syntax check successful!
File D:\EGR401\CODE_WIP\ESC_PWM.v changed - recompiling
Selecting top level module PWM_Generator_Verilog
@N: CG364 :"D:\EGR401\CODE_WIP\ESC_PWM.v":132:7:132:13|Synthesizing module DFF_PWM in library work.

@N: CG364 :"D:\EGR401\CODE_WIP\ESC_PWM.v":1:7:1:27|Synthesizing module PWM_Generator_Verilog in library work.

@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Register bit counter_debounce[1] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Register bit counter_debounce[2] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Register bit counter_debounce[3] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Register bit counter_debounce[4] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Register bit counter_debounce[5] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Register bit counter_debounce[6] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Register bit counter_debounce[7] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Register bit counter_debounce[8] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Register bit counter_debounce[9] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Register bit counter_debounce[10] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Register bit counter_debounce[11] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Register bit counter_debounce[12] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Register bit counter_debounce[13] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Register bit counter_debounce[14] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Register bit counter_debounce[15] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Register bit counter_debounce[16] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Register bit counter_debounce[17] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Register bit counter_debounce[18] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Register bit counter_debounce[19] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Register bit counter_debounce[20] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Register bit counter_debounce[21] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Register bit counter_debounce[22] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Register bit counter_debounce[23] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Register bit counter_debounce[24] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Register bit counter_debounce[25] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Register bit counter_debounce[26] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Register bit counter_debounce[27] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":103:1:103:6|Register bit counter_PWM0[18] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":121:1:121:6|Register bit counter_PWM1[15] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":121:1:121:6|Register bit counter_PWM1[16] is always 0.
@W: CL279 :"D:\EGR401\CODE_WIP\ESC_PWM.v":121:1:121:6|Pruning register bits 16 to 15 of counter_PWM1[16:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"D:\EGR401\CODE_WIP\ESC_PWM.v":103:1:103:6|Pruning register bit 18 of counter_PWM0[18:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Pruning register bits 27 to 1 of counter_debounce[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 75MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 26 15:31:34 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\EGR401\CODE_WIP\ESC_PWM.v":1:7:1:27|Selected library: work cell: PWM_Generator_Verilog view verilog as top level
@N: NF107 :"D:\EGR401\CODE_WIP\ESC_PWM.v":1:7:1:27|Selected library: work cell: PWM_Generator_Verilog view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 26 15:31:34 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 26 15:31:34 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\synwork\PWMtest_comp.srs changed - recompiling
@N: NF107 :"D:\EGR401\CODE_WIP\ESC_PWM.v":1:7:1:27|Selected library: work cell: PWM_Generator_Verilog view verilog as top level
@N: NF107 :"D:\EGR401\CODE_WIP\ESC_PWM.v":1:7:1:27|Selected library: work cell: PWM_Generator_Verilog view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 26 15:31:35 2023

###########################################################]
Pre-mapping Report

# Sun Nov 26 15:31:35 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\PWMtest_scck.rpt 
Printing clock  summary report in "D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\PWMtest_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist PWM_Generator_Verilog

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                         Requested     Requested     Clock        Clock                     Clock
Clock                         Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------------
PWM_Generator_Verilog|clk     136.5 MHz     7.326         inferred     Autoconstr_clkgroup_0     78   
======================================================================================================

@W: MT529 :"d:\egr401\code_wip\esc_pwm.v":135:0:135:5|Found inferred clock PWM_Generator_Verilog|clk which controls 78 sequential elements including PWM_DFF1.Q. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\PWMtest.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 26 15:31:35 2023

###########################################################]
Map & Optimize Report

# Sun Nov 26 15:31:36 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\egr401\code_wip\esc_pwm.v":113:1:113:6|User-specified initial value defined for instance DUTY_CYCLE1[16:0] is being ignored. 
@W: FX1039 :"d:\egr401\code_wip\esc_pwm.v":95:1:95:6|User-specified initial value defined for instance DUTY_CYCLE0[18:0] is being ignored. 
@W: FX1039 :"d:\egr401\code_wip\esc_pwm.v":103:1:103:6|User-specified initial value defined for instance counter_PWM0[17:0] is being ignored. 
@W: FX1039 :"d:\egr401\code_wip\esc_pwm.v":121:1:121:6|User-specified initial value defined for instance counter_PWM1[14:0] is being ignored. 
@W: FX1039 :"d:\egr401\code_wip\esc_pwm.v":45:1:45:6|User-specified initial value defined for instance counter_debounce[0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: BN362 :"d:\egr401\code_wip\esc_pwm.v":113:1:113:6|Removing sequential instance DUTY_CYCLE1[0] (in view: work.PWM_Generator_Verilog(verilog)) because it does not drive other instances.
@N: BN362 :"d:\egr401\code_wip\esc_pwm.v":113:1:113:6|Removing sequential instance DUTY_CYCLE1[1] (in view: work.PWM_Generator_Verilog(verilog)) because it does not drive other instances.
@N: BN362 :"d:\egr401\code_wip\esc_pwm.v":113:1:113:6|Removing sequential instance DUTY_CYCLE1[2] (in view: work.PWM_Generator_Verilog(verilog)) because it does not drive other instances.
@N: BN362 :"d:\egr401\code_wip\esc_pwm.v":95:1:95:6|Removing sequential instance DUTY_CYCLE0[0] (in view: work.PWM_Generator_Verilog(verilog)) because it does not drive other instances.
@N: BN362 :"d:\egr401\code_wip\esc_pwm.v":95:1:95:6|Removing sequential instance DUTY_CYCLE0[1] (in view: work.PWM_Generator_Verilog(verilog)) because it does not drive other instances.
@N: BN362 :"d:\egr401\code_wip\esc_pwm.v":95:1:95:6|Removing sequential instance DUTY_CYCLE0[2] (in view: work.PWM_Generator_Verilog(verilog)) because it does not drive other instances.
@N: BN362 :"d:\egr401\code_wip\esc_pwm.v":95:1:95:6|Removing sequential instance DUTY_CYCLE0[3] (in view: work.PWM_Generator_Verilog(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.96ns		 125 /        71
   2		0h:00m:00s		    -2.96ns		 125 /        71

   3		0h:00m:00s		    -2.96ns		 137 /        71

@N: FX271 :"d:\egr401\code_wip\esc_pwm.v":45:1:45:6|Replicating instance counter_debounce[0] (in view: work.PWM_Generator_Verilog(verilog)) with 16 loads 2 times to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 2 LUTs via timing driven replication

   4		0h:00m:00s		    -1.56ns		 141 /        73
@N: FX1016 :"d:\egr401\code_wip\esc_pwm.v":19:7:19:9|SB_GB_IO inserted on the port clk.
@N: FX1017 :|SB_GB inserted on the net un1_counter_PWM0_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 73 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               73         counter_PWM0[0]
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\synwork\PWMtest_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\PWMtest.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock PWM_Generator_Verilog|clk with period 12.63ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Nov 26 15:31:36 2023
#


Top view:               PWM_Generator_Verilog
Requested Frequency:    79.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.230

                              Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                Frequency     Frequency     Period        Period        Slack      Type         Group                
-----------------------------------------------------------------------------------------------------------------------------------
PWM_Generator_Verilog|clk     79.1 MHz      67.3 MHz      12.635        14.864        -2.230     inferred     Autoconstr_clkgroup_0
===================================================================================================================================





Clock Relationships
*******************

Clocks                                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------
Starting                   Ending                     |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------
PWM_Generator_Verilog|clk  PWM_Generator_Verilog|clk  |  12.635      -2.230  |  No paths    -      |  No paths    -      |  No paths    -    
=============================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: PWM_Generator_Verilog|clk
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                                       Arrival           
Instance                     Reference                     Type        Pin     Net                          Time        Slack 
                             Clock                                                                                            
------------------------------------------------------------------------------------------------------------------------------
DUTY_CYCLE0[13]              PWM_Generator_Verilog|clk     SB_DFF      Q       PWM_OUT0_13                  0.540       -2.230
DUTY_CYCLE0[14]              PWM_Generator_Verilog|clk     SB_DFF      Q       PWM_OUT0_14                  0.540       -2.181
DUTY_CYCLE0[15]              PWM_Generator_Verilog|clk     SB_DFF      Q       PWM_OUT0_15                  0.540       -2.160
PWM_DFF2.Q                   PWM_Generator_Verilog|clk     SB_DFFE     Q       tmp2                         0.540       -2.096
counter_debounce_fast[0]     PWM_Generator_Verilog|clk     SB_DFF      Q       counter_debounce_fast[0]     0.540       -0.592
DUTY_CYCLE0[16]              PWM_Generator_Verilog|clk     SB_DFF      Q       PWM_OUT0_16                  0.540       -0.543
PWM_DFF1.Q                   PWM_Generator_Verilog|clk     SB_DFFE     Q       tmp1                         0.540       -0.543
DUTY_CYCLE0[4]               PWM_Generator_Verilog|clk     SB_DFF      Q       PWM_OUT0_4                   0.540       -0.529
DUTY_CYCLE0[11]              PWM_Generator_Verilog|clk     SB_DFF      Q       un9lto11                     0.540       -0.522
DUTY_CYCLE0[17]              PWM_Generator_Verilog|clk     SB_DFF      Q       PWM_OUT0_17                  0.540       -0.494
==============================================================================================================================


Ending Points with Worst Slack
******************************

                    Starting                                                                 Required           
Instance            Reference                     Type       Pin     Net                     Time         Slack 
                    Clock                                                                                       
----------------------------------------------------------------------------------------------------------------
DUTY_CYCLE0[18]     PWM_Generator_Verilog|clk     SB_DFF     D       DUTY_CYCLE0_RNO[18]     12.530       -2.230
DUTY_CYCLE0[17]     PWM_Generator_Verilog|clk     SB_DFF     D       DUTY_CYCLE0_RNO[17]     12.530       -2.090
DUTY_CYCLE0[16]     PWM_Generator_Verilog|clk     SB_DFF     D       DUTY_CYCLE0_RNO[16]     12.530       -1.949
DUTY_CYCLE0[15]     PWM_Generator_Verilog|clk     SB_DFF     D       DUTY_CYCLE0_RNO[15]     12.530       -1.809
DUTY_CYCLE0[14]     PWM_Generator_Verilog|clk     SB_DFF     D       DUTY_CYCLE0_RNO[14]     12.530       -1.669
DUTY_CYCLE0[13]     PWM_Generator_Verilog|clk     SB_DFF     D       DUTY_CYCLE0_RNO[13]     12.530       -1.529
DUTY_CYCLE0[12]     PWM_Generator_Verilog|clk     SB_DFF     D       DUTY_CYCLE0_RNO[12]     12.530       -1.389
DUTY_CYCLE0[11]     PWM_Generator_Verilog|clk     SB_DFF     D       DUTY_CYCLE0_RNO[11]     12.530       -1.248
DUTY_CYCLE0[10]     PWM_Generator_Verilog|clk     SB_DFF     D       DUTY_CYCLE0_RNO[10]     12.530       -1.108
DUTY_CYCLE0[9]      PWM_Generator_Verilog|clk     SB_DFF     D       DUTY_CYCLE0_RNO[9]      12.530       -0.968
================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.635
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.530

    - Propagation time:                      14.759
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.230

    Number of logic level(s):                20
    Starting point:                          DUTY_CYCLE0[13] / Q
    Ending point:                            DUTY_CYCLE0[18] / D
    The start point is clocked by            PWM_Generator_Verilog|clk [rising] on pin C
    The end   point is clocked by            PWM_Generator_Verilog|clk [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
DUTY_CYCLE0[13]                   SB_DFF       Q        Out     0.540     0.540       -         
PWM_OUT0_13                       Net          -        -       1.599     -           8         
PWM_DFF2.Q_RNIQIO41               SB_LUT4      I0       In      -         2.139       -         
PWM_DFF2.Q_RNIQIO41               SB_LUT4      O        Out     0.449     2.588       -         
Q_RNIQIO41                        Net          -        -       1.371     -           1         
DUTY_CYCLE0_RNI0SKF1[18]          SB_LUT4      I1       In      -         3.959       -         
DUTY_CYCLE0_RNI0SKF1[18]          SB_LUT4      O        Out     0.400     4.359       -         
g0_i_a4_4                         Net          -        -       1.371     -           1         
PWM_DFF2.Q_RNI35855               SB_LUT4      I3       In      -         5.729       -         
PWM_DFF2.Q_RNI35855               SB_LUT4      O        Out     0.316     6.045       -         
g0_i_0                            Net          -        -       1.371     -           1         
PWM_DFF1.Q_RNIMN9D9               SB_LUT4      I1       In      -         7.416       -         
PWM_DFF1.Q_RNIMN9D9               SB_LUT4      O        Out     0.379     7.795       -         
DUTY_CYCLE014_i                   Net          -        -       1.371     -           10        
un1_DUTY_CYCLE0_2_cry_4_c_RNO     SB_LUT4      I1       In      -         9.166       -         
un1_DUTY_CYCLE0_2_cry_4_c_RNO     SB_LUT4      O        Out     0.400     9.566       -         
un1_DUTY_CYCLE0_2_cry_4_c_RNO     Net          -        -       0.905     -           1         
un1_DUTY_CYCLE0_2_cry_4_c         SB_CARRY     I0       In      -         10.470      -         
un1_DUTY_CYCLE0_2_cry_4_c         SB_CARRY     CO       Out     0.258     10.728      -         
un1_DUTY_CYCLE0_2_cry_4           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_5_c         SB_CARRY     CI       In      -         10.742      -         
un1_DUTY_CYCLE0_2_cry_5_c         SB_CARRY     CO       Out     0.126     10.868      -         
un1_DUTY_CYCLE0_2_cry_5           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_6_c         SB_CARRY     CI       In      -         10.882      -         
un1_DUTY_CYCLE0_2_cry_6_c         SB_CARRY     CO       Out     0.126     11.008      -         
un1_DUTY_CYCLE0_2_cry_6           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_7_0_c       SB_CARRY     CI       In      -         11.022      -         
un1_DUTY_CYCLE0_2_cry_7_0_c       SB_CARRY     CO       Out     0.126     11.149      -         
un1_DUTY_CYCLE0_2_cry_7           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_8_c         SB_CARRY     CI       In      -         11.163      -         
un1_DUTY_CYCLE0_2_cry_8_c         SB_CARRY     CO       Out     0.126     11.289      -         
un1_DUTY_CYCLE0_2_cry_8           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_9_c         SB_CARRY     CI       In      -         11.303      -         
un1_DUTY_CYCLE0_2_cry_9_c         SB_CARRY     CO       Out     0.126     11.429      -         
un1_DUTY_CYCLE0_2_cry_9           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_10_c        SB_CARRY     CI       In      -         11.443      -         
un1_DUTY_CYCLE0_2_cry_10_c        SB_CARRY     CO       Out     0.126     11.569      -         
un1_DUTY_CYCLE0_2_cry_10          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_11_0_c      SB_CARRY     CI       In      -         11.583      -         
un1_DUTY_CYCLE0_2_cry_11_0_c      SB_CARRY     CO       Out     0.126     11.709      -         
un1_DUTY_CYCLE0_2_cry_11          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_12_c        SB_CARRY     CI       In      -         11.723      -         
un1_DUTY_CYCLE0_2_cry_12_c        SB_CARRY     CO       Out     0.126     11.850      -         
un1_DUTY_CYCLE0_2_cry_12          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_13_0_c      SB_CARRY     CI       In      -         11.864      -         
un1_DUTY_CYCLE0_2_cry_13_0_c      SB_CARRY     CO       Out     0.126     11.990      -         
un1_DUTY_CYCLE0_2_cry_13          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_14_0_c      SB_CARRY     CI       In      -         12.004      -         
un1_DUTY_CYCLE0_2_cry_14_0_c      SB_CARRY     CO       Out     0.126     12.130      -         
un1_DUTY_CYCLE0_2_cry_14          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_15_0_c      SB_CARRY     CI       In      -         12.144      -         
un1_DUTY_CYCLE0_2_cry_15_0_c      SB_CARRY     CO       Out     0.126     12.270      -         
un1_DUTY_CYCLE0_2_cry_15          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_16_0_c      SB_CARRY     CI       In      -         12.284      -         
un1_DUTY_CYCLE0_2_cry_16_0_c      SB_CARRY     CO       Out     0.126     12.410      -         
un1_DUTY_CYCLE0_2_cry_16          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_17_0_c      SB_CARRY     CI       In      -         12.424      -         
un1_DUTY_CYCLE0_2_cry_17_0_c      SB_CARRY     CO       Out     0.126     12.551      -         
un1_DUTY_CYCLE0_2_cry_17          Net          -        -       0.386     -           1         
DUTY_CYCLE0_RNO[18]               SB_LUT4      I3       In      -         12.937      -         
DUTY_CYCLE0_RNO[18]               SB_LUT4      O        Out     0.316     13.252      -         
DUTY_CYCLE0_RNO[18]               Net          -        -       1.507     -           1         
DUTY_CYCLE0[18]                   SB_DFF       D        In      -         14.759      -         
================================================================================================
Total path delay (propagation time + setup) of 14.864 is 4.801(32.3%) logic and 10.063(67.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.635
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.530

    - Propagation time:                      14.710
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.181

    Number of logic level(s):                20
    Starting point:                          DUTY_CYCLE0[14] / Q
    Ending point:                            DUTY_CYCLE0[18] / D
    The start point is clocked by            PWM_Generator_Verilog|clk [rising] on pin C
    The end   point is clocked by            PWM_Generator_Verilog|clk [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
DUTY_CYCLE0[14]                   SB_DFF       Q        Out     0.540     0.540       -         
PWM_OUT0_14                       Net          -        -       1.599     -           8         
PWM_DFF2.Q_RNIQIO41               SB_LUT4      I1       In      -         2.139       -         
PWM_DFF2.Q_RNIQIO41               SB_LUT4      O        Out     0.400     2.539       -         
Q_RNIQIO41                        Net          -        -       1.371     -           1         
DUTY_CYCLE0_RNI0SKF1[18]          SB_LUT4      I1       In      -         3.910       -         
DUTY_CYCLE0_RNI0SKF1[18]          SB_LUT4      O        Out     0.400     4.309       -         
g0_i_a4_4                         Net          -        -       1.371     -           1         
PWM_DFF2.Q_RNI35855               SB_LUT4      I3       In      -         5.680       -         
PWM_DFF2.Q_RNI35855               SB_LUT4      O        Out     0.316     5.996       -         
g0_i_0                            Net          -        -       1.371     -           1         
PWM_DFF1.Q_RNIMN9D9               SB_LUT4      I1       In      -         7.367       -         
PWM_DFF1.Q_RNIMN9D9               SB_LUT4      O        Out     0.379     7.746       -         
DUTY_CYCLE014_i                   Net          -        -       1.371     -           10        
un1_DUTY_CYCLE0_2_cry_4_c_RNO     SB_LUT4      I1       In      -         9.117       -         
un1_DUTY_CYCLE0_2_cry_4_c_RNO     SB_LUT4      O        Out     0.400     9.516       -         
un1_DUTY_CYCLE0_2_cry_4_c_RNO     Net          -        -       0.905     -           1         
un1_DUTY_CYCLE0_2_cry_4_c         SB_CARRY     I0       In      -         10.421      -         
un1_DUTY_CYCLE0_2_cry_4_c         SB_CARRY     CO       Out     0.258     10.679      -         
un1_DUTY_CYCLE0_2_cry_4           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_5_c         SB_CARRY     CI       In      -         10.693      -         
un1_DUTY_CYCLE0_2_cry_5_c         SB_CARRY     CO       Out     0.126     10.819      -         
un1_DUTY_CYCLE0_2_cry_5           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_6_c         SB_CARRY     CI       In      -         10.833      -         
un1_DUTY_CYCLE0_2_cry_6_c         SB_CARRY     CO       Out     0.126     10.959      -         
un1_DUTY_CYCLE0_2_cry_6           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_7_0_c       SB_CARRY     CI       In      -         10.973      -         
un1_DUTY_CYCLE0_2_cry_7_0_c       SB_CARRY     CO       Out     0.126     11.100      -         
un1_DUTY_CYCLE0_2_cry_7           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_8_c         SB_CARRY     CI       In      -         11.114      -         
un1_DUTY_CYCLE0_2_cry_8_c         SB_CARRY     CO       Out     0.126     11.240      -         
un1_DUTY_CYCLE0_2_cry_8           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_9_c         SB_CARRY     CI       In      -         11.254      -         
un1_DUTY_CYCLE0_2_cry_9_c         SB_CARRY     CO       Out     0.126     11.380      -         
un1_DUTY_CYCLE0_2_cry_9           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_10_c        SB_CARRY     CI       In      -         11.394      -         
un1_DUTY_CYCLE0_2_cry_10_c        SB_CARRY     CO       Out     0.126     11.520      -         
un1_DUTY_CYCLE0_2_cry_10          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_11_0_c      SB_CARRY     CI       In      -         11.534      -         
un1_DUTY_CYCLE0_2_cry_11_0_c      SB_CARRY     CO       Out     0.126     11.660      -         
un1_DUTY_CYCLE0_2_cry_11          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_12_c        SB_CARRY     CI       In      -         11.674      -         
un1_DUTY_CYCLE0_2_cry_12_c        SB_CARRY     CO       Out     0.126     11.801      -         
un1_DUTY_CYCLE0_2_cry_12          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_13_0_c      SB_CARRY     CI       In      -         11.815      -         
un1_DUTY_CYCLE0_2_cry_13_0_c      SB_CARRY     CO       Out     0.126     11.941      -         
un1_DUTY_CYCLE0_2_cry_13          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_14_0_c      SB_CARRY     CI       In      -         11.955      -         
un1_DUTY_CYCLE0_2_cry_14_0_c      SB_CARRY     CO       Out     0.126     12.081      -         
un1_DUTY_CYCLE0_2_cry_14          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_15_0_c      SB_CARRY     CI       In      -         12.095      -         
un1_DUTY_CYCLE0_2_cry_15_0_c      SB_CARRY     CO       Out     0.126     12.221      -         
un1_DUTY_CYCLE0_2_cry_15          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_16_0_c      SB_CARRY     CI       In      -         12.235      -         
un1_DUTY_CYCLE0_2_cry_16_0_c      SB_CARRY     CO       Out     0.126     12.361      -         
un1_DUTY_CYCLE0_2_cry_16          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_17_0_c      SB_CARRY     CI       In      -         12.375      -         
un1_DUTY_CYCLE0_2_cry_17_0_c      SB_CARRY     CO       Out     0.126     12.502      -         
un1_DUTY_CYCLE0_2_cry_17          Net          -        -       0.386     -           1         
DUTY_CYCLE0_RNO[18]               SB_LUT4      I3       In      -         12.887      -         
DUTY_CYCLE0_RNO[18]               SB_LUT4      O        Out     0.316     13.203      -         
DUTY_CYCLE0_RNO[18]               Net          -        -       1.507     -           1         
DUTY_CYCLE0[18]                   SB_DFF       D        In      -         14.710      -         
================================================================================================
Total path delay (propagation time + setup) of 14.815 is 4.752(32.1%) logic and 10.063(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.635
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.530

    - Propagation time:                      14.689
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.160

    Number of logic level(s):                20
    Starting point:                          DUTY_CYCLE0[15] / Q
    Ending point:                            DUTY_CYCLE0[18] / D
    The start point is clocked by            PWM_Generator_Verilog|clk [rising] on pin C
    The end   point is clocked by            PWM_Generator_Verilog|clk [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
DUTY_CYCLE0[15]                   SB_DFF       Q        Out     0.540     0.540       -         
PWM_OUT0_15                       Net          -        -       1.599     -           9         
PWM_DFF2.Q_RNIQIO41               SB_LUT4      I2       In      -         2.139       -         
PWM_DFF2.Q_RNIQIO41               SB_LUT4      O        Out     0.379     2.518       -         
Q_RNIQIO41                        Net          -        -       1.371     -           1         
DUTY_CYCLE0_RNI0SKF1[18]          SB_LUT4      I1       In      -         3.889       -         
DUTY_CYCLE0_RNI0SKF1[18]          SB_LUT4      O        Out     0.400     4.288       -         
g0_i_a4_4                         Net          -        -       1.371     -           1         
PWM_DFF2.Q_RNI35855               SB_LUT4      I3       In      -         5.659       -         
PWM_DFF2.Q_RNI35855               SB_LUT4      O        Out     0.316     5.975       -         
g0_i_0                            Net          -        -       1.371     -           1         
PWM_DFF1.Q_RNIMN9D9               SB_LUT4      I1       In      -         7.346       -         
PWM_DFF1.Q_RNIMN9D9               SB_LUT4      O        Out     0.379     7.725       -         
DUTY_CYCLE014_i                   Net          -        -       1.371     -           10        
un1_DUTY_CYCLE0_2_cry_4_c_RNO     SB_LUT4      I1       In      -         9.096       -         
un1_DUTY_CYCLE0_2_cry_4_c_RNO     SB_LUT4      O        Out     0.400     9.495       -         
un1_DUTY_CYCLE0_2_cry_4_c_RNO     Net          -        -       0.905     -           1         
un1_DUTY_CYCLE0_2_cry_4_c         SB_CARRY     I0       In      -         10.400      -         
un1_DUTY_CYCLE0_2_cry_4_c         SB_CARRY     CO       Out     0.258     10.658      -         
un1_DUTY_CYCLE0_2_cry_4           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_5_c         SB_CARRY     CI       In      -         10.672      -         
un1_DUTY_CYCLE0_2_cry_5_c         SB_CARRY     CO       Out     0.126     10.798      -         
un1_DUTY_CYCLE0_2_cry_5           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_6_c         SB_CARRY     CI       In      -         10.812      -         
un1_DUTY_CYCLE0_2_cry_6_c         SB_CARRY     CO       Out     0.126     10.938      -         
un1_DUTY_CYCLE0_2_cry_6           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_7_0_c       SB_CARRY     CI       In      -         10.952      -         
un1_DUTY_CYCLE0_2_cry_7_0_c       SB_CARRY     CO       Out     0.126     11.079      -         
un1_DUTY_CYCLE0_2_cry_7           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_8_c         SB_CARRY     CI       In      -         11.092      -         
un1_DUTY_CYCLE0_2_cry_8_c         SB_CARRY     CO       Out     0.126     11.219      -         
un1_DUTY_CYCLE0_2_cry_8           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_9_c         SB_CARRY     CI       In      -         11.233      -         
un1_DUTY_CYCLE0_2_cry_9_c         SB_CARRY     CO       Out     0.126     11.359      -         
un1_DUTY_CYCLE0_2_cry_9           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_10_c        SB_CARRY     CI       In      -         11.373      -         
un1_DUTY_CYCLE0_2_cry_10_c        SB_CARRY     CO       Out     0.126     11.499      -         
un1_DUTY_CYCLE0_2_cry_10          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_11_0_c      SB_CARRY     CI       In      -         11.513      -         
un1_DUTY_CYCLE0_2_cry_11_0_c      SB_CARRY     CO       Out     0.126     11.639      -         
un1_DUTY_CYCLE0_2_cry_11          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_12_c        SB_CARRY     CI       In      -         11.653      -         
un1_DUTY_CYCLE0_2_cry_12_c        SB_CARRY     CO       Out     0.126     11.780      -         
un1_DUTY_CYCLE0_2_cry_12          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_13_0_c      SB_CARRY     CI       In      -         11.794      -         
un1_DUTY_CYCLE0_2_cry_13_0_c      SB_CARRY     CO       Out     0.126     11.920      -         
un1_DUTY_CYCLE0_2_cry_13          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_14_0_c      SB_CARRY     CI       In      -         11.934      -         
un1_DUTY_CYCLE0_2_cry_14_0_c      SB_CARRY     CO       Out     0.126     12.060      -         
un1_DUTY_CYCLE0_2_cry_14          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_15_0_c      SB_CARRY     CI       In      -         12.074      -         
un1_DUTY_CYCLE0_2_cry_15_0_c      SB_CARRY     CO       Out     0.126     12.200      -         
un1_DUTY_CYCLE0_2_cry_15          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_16_0_c      SB_CARRY     CI       In      -         12.214      -         
un1_DUTY_CYCLE0_2_cry_16_0_c      SB_CARRY     CO       Out     0.126     12.340      -         
un1_DUTY_CYCLE0_2_cry_16          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_17_0_c      SB_CARRY     CI       In      -         12.354      -         
un1_DUTY_CYCLE0_2_cry_17_0_c      SB_CARRY     CO       Out     0.126     12.480      -         
un1_DUTY_CYCLE0_2_cry_17          Net          -        -       0.386     -           1         
DUTY_CYCLE0_RNO[18]               SB_LUT4      I3       In      -         12.867      -         
DUTY_CYCLE0_RNO[18]               SB_LUT4      O        Out     0.316     13.182      -         
DUTY_CYCLE0_RNO[18]               Net          -        -       1.507     -           1         
DUTY_CYCLE0[18]                   SB_DFF       D        In      -         14.689      -         
================================================================================================
Total path delay (propagation time + setup) of 14.794 is 4.731(32.0%) logic and 10.063(68.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.635
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.530

    - Propagation time:                      14.626
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.096

    Number of logic level(s):                20
    Starting point:                          PWM_DFF2.Q / Q
    Ending point:                            DUTY_CYCLE0[18] / D
    The start point is clocked by            PWM_Generator_Verilog|clk [rising] on pin C
    The end   point is clocked by            PWM_Generator_Verilog|clk [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
PWM_DFF2.Q                        SB_DFFE      Q        Out     0.540     0.540       -         
tmp2                              Net          -        -       1.599     -           4         
PWM_DFF2.Q_RNIQIO41               SB_LUT4      I3       In      -         2.139       -         
PWM_DFF2.Q_RNIQIO41               SB_LUT4      O        Out     0.316     2.455       -         
Q_RNIQIO41                        Net          -        -       1.371     -           1         
DUTY_CYCLE0_RNI0SKF1[18]          SB_LUT4      I1       In      -         3.826       -         
DUTY_CYCLE0_RNI0SKF1[18]          SB_LUT4      O        Out     0.400     4.225       -         
g0_i_a4_4                         Net          -        -       1.371     -           1         
PWM_DFF2.Q_RNI35855               SB_LUT4      I3       In      -         5.596       -         
PWM_DFF2.Q_RNI35855               SB_LUT4      O        Out     0.316     5.912       -         
g0_i_0                            Net          -        -       1.371     -           1         
PWM_DFF1.Q_RNIMN9D9               SB_LUT4      I1       In      -         7.283       -         
PWM_DFF1.Q_RNIMN9D9               SB_LUT4      O        Out     0.379     7.662       -         
DUTY_CYCLE014_i                   Net          -        -       1.371     -           10        
un1_DUTY_CYCLE0_2_cry_4_c_RNO     SB_LUT4      I1       In      -         9.033       -         
un1_DUTY_CYCLE0_2_cry_4_c_RNO     SB_LUT4      O        Out     0.400     9.432       -         
un1_DUTY_CYCLE0_2_cry_4_c_RNO     Net          -        -       0.905     -           1         
un1_DUTY_CYCLE0_2_cry_4_c         SB_CARRY     I0       In      -         10.337      -         
un1_DUTY_CYCLE0_2_cry_4_c         SB_CARRY     CO       Out     0.258     10.595      -         
un1_DUTY_CYCLE0_2_cry_4           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_5_c         SB_CARRY     CI       In      -         10.609      -         
un1_DUTY_CYCLE0_2_cry_5_c         SB_CARRY     CO       Out     0.126     10.735      -         
un1_DUTY_CYCLE0_2_cry_5           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_6_c         SB_CARRY     CI       In      -         10.749      -         
un1_DUTY_CYCLE0_2_cry_6_c         SB_CARRY     CO       Out     0.126     10.875      -         
un1_DUTY_CYCLE0_2_cry_6           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_7_0_c       SB_CARRY     CI       In      -         10.889      -         
un1_DUTY_CYCLE0_2_cry_7_0_c       SB_CARRY     CO       Out     0.126     11.015      -         
un1_DUTY_CYCLE0_2_cry_7           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_8_c         SB_CARRY     CI       In      -         11.029      -         
un1_DUTY_CYCLE0_2_cry_8_c         SB_CARRY     CO       Out     0.126     11.156      -         
un1_DUTY_CYCLE0_2_cry_8           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_9_c         SB_CARRY     CI       In      -         11.170      -         
un1_DUTY_CYCLE0_2_cry_9_c         SB_CARRY     CO       Out     0.126     11.296      -         
un1_DUTY_CYCLE0_2_cry_9           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_10_c        SB_CARRY     CI       In      -         11.310      -         
un1_DUTY_CYCLE0_2_cry_10_c        SB_CARRY     CO       Out     0.126     11.436      -         
un1_DUTY_CYCLE0_2_cry_10          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_11_0_c      SB_CARRY     CI       In      -         11.450      -         
un1_DUTY_CYCLE0_2_cry_11_0_c      SB_CARRY     CO       Out     0.126     11.576      -         
un1_DUTY_CYCLE0_2_cry_11          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_12_c        SB_CARRY     CI       In      -         11.590      -         
un1_DUTY_CYCLE0_2_cry_12_c        SB_CARRY     CO       Out     0.126     11.716      -         
un1_DUTY_CYCLE0_2_cry_12          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_13_0_c      SB_CARRY     CI       In      -         11.730      -         
un1_DUTY_CYCLE0_2_cry_13_0_c      SB_CARRY     CO       Out     0.126     11.857      -         
un1_DUTY_CYCLE0_2_cry_13          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_14_0_c      SB_CARRY     CI       In      -         11.871      -         
un1_DUTY_CYCLE0_2_cry_14_0_c      SB_CARRY     CO       Out     0.126     11.997      -         
un1_DUTY_CYCLE0_2_cry_14          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_15_0_c      SB_CARRY     CI       In      -         12.011      -         
un1_DUTY_CYCLE0_2_cry_15_0_c      SB_CARRY     CO       Out     0.126     12.137      -         
un1_DUTY_CYCLE0_2_cry_15          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_16_0_c      SB_CARRY     CI       In      -         12.151      -         
un1_DUTY_CYCLE0_2_cry_16_0_c      SB_CARRY     CO       Out     0.126     12.277      -         
un1_DUTY_CYCLE0_2_cry_16          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_17_0_c      SB_CARRY     CI       In      -         12.291      -         
un1_DUTY_CYCLE0_2_cry_17_0_c      SB_CARRY     CO       Out     0.126     12.417      -         
un1_DUTY_CYCLE0_2_cry_17          Net          -        -       0.386     -           1         
DUTY_CYCLE0_RNO[18]               SB_LUT4      I3       In      -         12.803      -         
DUTY_CYCLE0_RNO[18]               SB_LUT4      O        Out     0.316     13.119      -         
DUTY_CYCLE0_RNO[18]               Net          -        -       1.507     -           1         
DUTY_CYCLE0[18]                   SB_DFF       D        In      -         14.626      -         
================================================================================================
Total path delay (propagation time + setup) of 14.731 is 4.668(31.7%) logic and 10.063(68.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.635
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.530

    - Propagation time:                      14.619
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.089

    Number of logic level(s):                19
    Starting point:                          DUTY_CYCLE0[13] / Q
    Ending point:                            DUTY_CYCLE0[17] / D
    The start point is clocked by            PWM_Generator_Verilog|clk [rising] on pin C
    The end   point is clocked by            PWM_Generator_Verilog|clk [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
DUTY_CYCLE0[13]                   SB_DFF       Q        Out     0.540     0.540       -         
PWM_OUT0_13                       Net          -        -       1.599     -           8         
PWM_DFF2.Q_RNIQIO41               SB_LUT4      I0       In      -         2.139       -         
PWM_DFF2.Q_RNIQIO41               SB_LUT4      O        Out     0.449     2.588       -         
Q_RNIQIO41                        Net          -        -       1.371     -           1         
DUTY_CYCLE0_RNI0SKF1[18]          SB_LUT4      I1       In      -         3.959       -         
DUTY_CYCLE0_RNI0SKF1[18]          SB_LUT4      O        Out     0.400     4.359       -         
g0_i_a4_4                         Net          -        -       1.371     -           1         
PWM_DFF2.Q_RNI35855               SB_LUT4      I3       In      -         5.729       -         
PWM_DFF2.Q_RNI35855               SB_LUT4      O        Out     0.316     6.045       -         
g0_i_0                            Net          -        -       1.371     -           1         
PWM_DFF1.Q_RNIMN9D9               SB_LUT4      I1       In      -         7.416       -         
PWM_DFF1.Q_RNIMN9D9               SB_LUT4      O        Out     0.379     7.795       -         
DUTY_CYCLE014_i                   Net          -        -       1.371     -           10        
un1_DUTY_CYCLE0_2_cry_4_c_RNO     SB_LUT4      I1       In      -         9.166       -         
un1_DUTY_CYCLE0_2_cry_4_c_RNO     SB_LUT4      O        Out     0.400     9.566       -         
un1_DUTY_CYCLE0_2_cry_4_c_RNO     Net          -        -       0.905     -           1         
un1_DUTY_CYCLE0_2_cry_4_c         SB_CARRY     I0       In      -         10.470      -         
un1_DUTY_CYCLE0_2_cry_4_c         SB_CARRY     CO       Out     0.258     10.728      -         
un1_DUTY_CYCLE0_2_cry_4           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_5_c         SB_CARRY     CI       In      -         10.742      -         
un1_DUTY_CYCLE0_2_cry_5_c         SB_CARRY     CO       Out     0.126     10.868      -         
un1_DUTY_CYCLE0_2_cry_5           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_6_c         SB_CARRY     CI       In      -         10.882      -         
un1_DUTY_CYCLE0_2_cry_6_c         SB_CARRY     CO       Out     0.126     11.008      -         
un1_DUTY_CYCLE0_2_cry_6           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_7_0_c       SB_CARRY     CI       In      -         11.022      -         
un1_DUTY_CYCLE0_2_cry_7_0_c       SB_CARRY     CO       Out     0.126     11.149      -         
un1_DUTY_CYCLE0_2_cry_7           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_8_c         SB_CARRY     CI       In      -         11.163      -         
un1_DUTY_CYCLE0_2_cry_8_c         SB_CARRY     CO       Out     0.126     11.289      -         
un1_DUTY_CYCLE0_2_cry_8           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_9_c         SB_CARRY     CI       In      -         11.303      -         
un1_DUTY_CYCLE0_2_cry_9_c         SB_CARRY     CO       Out     0.126     11.429      -         
un1_DUTY_CYCLE0_2_cry_9           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_10_c        SB_CARRY     CI       In      -         11.443      -         
un1_DUTY_CYCLE0_2_cry_10_c        SB_CARRY     CO       Out     0.126     11.569      -         
un1_DUTY_CYCLE0_2_cry_10          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_11_0_c      SB_CARRY     CI       In      -         11.583      -         
un1_DUTY_CYCLE0_2_cry_11_0_c      SB_CARRY     CO       Out     0.126     11.709      -         
un1_DUTY_CYCLE0_2_cry_11          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_12_c        SB_CARRY     CI       In      -         11.723      -         
un1_DUTY_CYCLE0_2_cry_12_c        SB_CARRY     CO       Out     0.126     11.850      -         
un1_DUTY_CYCLE0_2_cry_12          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_13_0_c      SB_CARRY     CI       In      -         11.864      -         
un1_DUTY_CYCLE0_2_cry_13_0_c      SB_CARRY     CO       Out     0.126     11.990      -         
un1_DUTY_CYCLE0_2_cry_13          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_14_0_c      SB_CARRY     CI       In      -         12.004      -         
un1_DUTY_CYCLE0_2_cry_14_0_c      SB_CARRY     CO       Out     0.126     12.130      -         
un1_DUTY_CYCLE0_2_cry_14          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_15_0_c      SB_CARRY     CI       In      -         12.144      -         
un1_DUTY_CYCLE0_2_cry_15_0_c      SB_CARRY     CO       Out     0.126     12.270      -         
un1_DUTY_CYCLE0_2_cry_15          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_16_0_c      SB_CARRY     CI       In      -         12.284      -         
un1_DUTY_CYCLE0_2_cry_16_0_c      SB_CARRY     CO       Out     0.126     12.410      -         
un1_DUTY_CYCLE0_2_cry_16          Net          -        -       0.386     -           2         
DUTY_CYCLE0_RNO[17]               SB_LUT4      I3       In      -         12.796      -         
DUTY_CYCLE0_RNO[17]               SB_LUT4      O        Out     0.316     13.112      -         
DUTY_CYCLE0_RNO[17]               Net          -        -       1.507     -           1         
DUTY_CYCLE0[17]                   SB_DFF       D        In      -         14.619      -         
================================================================================================
Total path delay (propagation time + setup) of 14.724 is 4.675(31.8%) logic and 10.049(68.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

---------------------------------------
Resource Usage Report for PWM_Generator_Verilog 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             8 uses
SB_CARRY        85 uses
SB_DFF          32 uses
SB_DFFE         8 uses
SB_DFFSR        33 uses
SB_GB           1 use
VCC             8 uses
SB_LUT4         165 uses

I/O ports: 7
I/O primitives: 7
SB_GB_IO       1 use
SB_IO          6 uses

I/O Register bits:                  0
Register bits not including I/Os:   73 (5%)
Total load per clock:
   PWM_Generator_Verilog|clk: 1

@S |Mapping Summary:
Total  LUTs: 165 (12%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 165 = 165 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 26 15:31:37 2023

###########################################################]


Synthesis exit by 0.
Current Implementation PWMtest_Implmnt its sbt path: D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/IceCube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\IceCube2\sbt_backend\devices\ICE40P01.dev" "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt/PWMtest.edf " "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist" "-pTQ144" "-yD:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt/sbt/constraint/PWM_Generator_Verilog_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt/PWMtest.edf...
Parsing constraint file: D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt/sbt/constraint/PWM_Generator_Verilog_pcf_sbt.pcf ...
start to read sdc/scf file D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt/PWMtest.scf
sdc_reader OK D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt/PWMtest.scf
Stored edif netlist at D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog...

write Timing Constraint to D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: PWM_Generator_Verilog

EDF Parser run-time: 1 (sec)
edif parser succeed.
Unrecognizable name PWM_Generator_Verilog


"D:/IceCube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog" --outdir "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\placer" --device-file "D:\IceCube2\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\IceCube2\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\placer\PWM_Generator_Verilog_pl.sdc"
starting placerrunning placerExecuting : D:\IceCube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog --outdir D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\placer --device-file D:\IceCube2\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\IceCube2\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\placer\PWM_Generator_Verilog_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - D:\IceCube2\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog
SDC file             - D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\placer
Timing library       - D:\IceCube2\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog/BFPGA_DESIGN_ep
I2065: Reading device file : D:\IceCube2\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	165
    Number of DFFs      	:	73
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	85
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	8
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	2
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	10
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	176
    Number of DFFs      	:	73
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	85

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	21
        LUT, DFF and CARRY	:	52
    Combinational LogicCells
        Only LUT         	:	77
        CARRY Only       	:	7
        LUT with CARRY   	:	26
    LogicCells                  :	183/1280
    PLBs                        :	26/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 14.9 (sec)

Final Design Statistics
    Number of LUTs      	:	176
    Number of DFFs      	:	73
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	85
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	183/1280
    PLBs                        :	31/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: PWM_Generator_Verilog|clk | Frequency: 116.13 MHz | Target: 79.11 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 15.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/IceCube2/sbt_backend/bin/win32/opt\packer.exe" "D:\IceCube2\sbt_backend\devices\ICE40P01.dev" "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog" --package TQ144 --outdir "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\IceCube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\placer\PWM_Generator_Verilog_pl.sdc" --dst_sdc_file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\packer\PWM_Generator_Verilog_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 465
used logic cells: 183
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/IceCube2/sbt_backend/bin/win32/opt\packer.exe" "D:\IceCube2\sbt_backend\devices\ICE40P01.dev" "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog" --package TQ144 --outdir "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\packer" --translator "D:\IceCube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\placer\PWM_Generator_Verilog_pl.sdc" --dst_sdc_file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\packer\PWM_Generator_Verilog_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 465
used logic cells: 183
Translating sdc file D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\placer\PWM_Generator_Verilog_pl.sdc...
Translated sdc file is D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\packer\PWM_Generator_Verilog_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"D:\IceCube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\IceCube2\sbt_backend\devices\ICE40P01.dev" "D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog" "D:\IceCube2\sbt_backend\devices\ice40HX1K.lib" "D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\sbt\outputs\packer\PWM_Generator_Verilog_pk.sdc" --outdir "D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\sbt\outputs\router" --sdf_file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\simulation_netlist\PWM_Generator_Verilog_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\IceCube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\IceCube2\sbt_backend\devices\ICE40P01.dev D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog D:\IceCube2\sbt_backend\devices\ice40HX1K.lib D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\sbt\outputs\packer\PWM_Generator_Verilog_pk.sdc --outdir D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\sbt\outputs\router --sdf_file D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\simulation_netlist\PWM_Generator_Verilog_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design PWM_Generator_Verilog
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 246 
I1212: Iteration  1 :    73 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design PWM_Generator_Verilog
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"D:/IceCube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\simulation_netlist\PWM_Generator_Verilog_sbt.v" --vhdl "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt/sbt/outputs/simulation_netlist\PWM_Generator_Verilog_sbt.vhd" --lib "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog" --view rt --device "D:\IceCube2\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\packer\PWM_Generator_Verilog_pk.sdc" --out-sdc-file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\netlister\PWM_Generator_Verilog_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\simulation_netlist\PWM_Generator_Verilog_sbt.v
Writing D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt/sbt/outputs/simulation_netlist\PWM_Generator_Verilog_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/IceCube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog" --lib-file "D:\IceCube2\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\netlister\PWM_Generator_Verilog_sbt.sdc" --sdf-file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\simulation_netlist\PWM_Generator_Verilog_sbt.sdf" --report-file "D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\sbt\outputs\timer\PWM_Generator_Verilog_timing.rpt" --device-file "D:\IceCube2\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : D:\IceCube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog --lib-file D:\IceCube2\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\netlister\PWM_Generator_Verilog_sbt.sdc --sdf-file D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\simulation_netlist\PWM_Generator_Verilog_sbt.sdf --report-file D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\sbt\outputs\timer\PWM_Generator_Verilog_timing.rpt --device-file D:\IceCube2\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"D:/IceCube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\IceCube2\sbt_backend\devices\ICE40P01.dev" --design "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog" --device_name iCE40HX1K --package TQ144 --outdir "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
Unrecognizable name PWM_Generator_Verilog
"D:\IceCube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PWMtest_syn.prj" -log "PWMtest_Implmnt/PWMtest.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PWMtest_Implmnt/PWMtest.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\IceCube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-SVJSVPL

# Sun Nov 26 20:44:54 2023

#Implementation: PWMtest_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\IceCube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\IceCube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\IceCube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\IceCube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\IceCube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\EGR401\CODE_WIP\ESC_PWM.v" (library work)
Verilog syntax check successful!
File D:\EGR401\CODE_WIP\ESC_PWM.v changed - recompiling
Selecting top level module PWM_Generator_Verilog
@N: CG364 :"D:\EGR401\CODE_WIP\ESC_PWM.v":132:7:132:13|Synthesizing module DFF_PWM in library work.

@N: CG364 :"D:\EGR401\CODE_WIP\ESC_PWM.v":1:7:1:27|Synthesizing module PWM_Generator_Verilog in library work.

@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Register bit counter_debounce[1] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Register bit counter_debounce[2] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Register bit counter_debounce[3] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Register bit counter_debounce[4] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Register bit counter_debounce[5] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Register bit counter_debounce[6] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Register bit counter_debounce[7] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Register bit counter_debounce[8] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Register bit counter_debounce[9] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Register bit counter_debounce[10] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Register bit counter_debounce[11] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Register bit counter_debounce[12] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Register bit counter_debounce[13] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Register bit counter_debounce[14] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Register bit counter_debounce[15] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Register bit counter_debounce[16] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Register bit counter_debounce[17] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Register bit counter_debounce[18] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Register bit counter_debounce[19] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Register bit counter_debounce[20] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Register bit counter_debounce[21] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Register bit counter_debounce[22] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Register bit counter_debounce[23] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Register bit counter_debounce[24] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Register bit counter_debounce[25] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Register bit counter_debounce[26] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Register bit counter_debounce[27] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\ESC_PWM.v":103:1:103:6|Register bit counter_PWM0[18] is always 0.
@W: CL260 :"D:\EGR401\CODE_WIP\ESC_PWM.v":103:1:103:6|Pruning register bit 18 of counter_PWM0[18:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"D:\EGR401\CODE_WIP\ESC_PWM.v":45:1:45:6|Pruning register bits 27 to 1 of counter_debounce[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 26 20:44:54 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\EGR401\CODE_WIP\ESC_PWM.v":1:7:1:27|Selected library: work cell: PWM_Generator_Verilog view verilog as top level
@N: NF107 :"D:\EGR401\CODE_WIP\ESC_PWM.v":1:7:1:27|Selected library: work cell: PWM_Generator_Verilog view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 26 20:44:54 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 26 20:44:54 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\synwork\PWMtest_comp.srs changed - recompiling
@N: NF107 :"D:\EGR401\CODE_WIP\ESC_PWM.v":1:7:1:27|Selected library: work cell: PWM_Generator_Verilog view verilog as top level
@N: NF107 :"D:\EGR401\CODE_WIP\ESC_PWM.v":1:7:1:27|Selected library: work cell: PWM_Generator_Verilog view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 26 20:44:55 2023

###########################################################]
Pre-mapping Report

# Sun Nov 26 20:44:56 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\PWMtest_scck.rpt 
Printing clock  summary report in "D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\PWMtest_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist PWM_Generator_Verilog

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                         Requested     Requested     Clock        Clock                     Clock
Clock                         Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------------
PWM_Generator_Verilog|clk     136.5 MHz     7.326         inferred     Autoconstr_clkgroup_0     80   
======================================================================================================

@W: MT529 :"d:\egr401\code_wip\esc_pwm.v":135:0:135:5|Found inferred clock PWM_Generator_Verilog|clk which controls 80 sequential elements including PWM_DFF1.Q. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\PWMtest.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 26 20:44:56 2023

###########################################################]
Map & Optimize Report

# Sun Nov 26 20:44:56 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\egr401\code_wip\esc_pwm.v":113:1:113:6|User-specified initial value defined for instance DUTY_CYCLE1[16:0] is being ignored. 
@W: FX1039 :"d:\egr401\code_wip\esc_pwm.v":95:1:95:6|User-specified initial value defined for instance DUTY_CYCLE0[18:0] is being ignored. 
@W: FX1039 :"d:\egr401\code_wip\esc_pwm.v":121:1:121:6|User-specified initial value defined for instance counter_PWM1[16:0] is being ignored. 
@W: FX1039 :"d:\egr401\code_wip\esc_pwm.v":103:1:103:6|User-specified initial value defined for instance counter_PWM0[17:0] is being ignored. 
@W: FX1039 :"d:\egr401\code_wip\esc_pwm.v":45:1:45:6|User-specified initial value defined for instance counter_debounce[0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\egr401\code_wip\esc_pwm.v":121:1:121:6|Found counter in view:work.PWM_Generator_Verilog(verilog) instance counter_PWM1[16:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: BN362 :"d:\egr401\code_wip\esc_pwm.v":113:1:113:6|Removing sequential instance DUTY_CYCLE1[1] (in view: work.PWM_Generator_Verilog(verilog)) because it does not drive other instances.
@N: BN362 :"d:\egr401\code_wip\esc_pwm.v":113:1:113:6|Removing sequential instance DUTY_CYCLE1[2] (in view: work.PWM_Generator_Verilog(verilog)) because it does not drive other instances.
@N: BN362 :"d:\egr401\code_wip\esc_pwm.v":113:1:113:6|Removing sequential instance DUTY_CYCLE1[3] (in view: work.PWM_Generator_Verilog(verilog)) because it does not drive other instances.
@N: BN362 :"d:\egr401\code_wip\esc_pwm.v":113:1:113:6|Removing sequential instance DUTY_CYCLE1[0] (in view: work.PWM_Generator_Verilog(verilog)) because it does not drive other instances.
@N: BN362 :"d:\egr401\code_wip\esc_pwm.v":95:1:95:6|Removing sequential instance DUTY_CYCLE0[0] (in view: work.PWM_Generator_Verilog(verilog)) because it does not drive other instances.
@N: BN362 :"d:\egr401\code_wip\esc_pwm.v":95:1:95:6|Removing sequential instance DUTY_CYCLE0[1] (in view: work.PWM_Generator_Verilog(verilog)) because it does not drive other instances.
@N: BN362 :"d:\egr401\code_wip\esc_pwm.v":95:1:95:6|Removing sequential instance DUTY_CYCLE0[2] (in view: work.PWM_Generator_Verilog(verilog)) because it does not drive other instances.
@N: BN362 :"d:\egr401\code_wip\esc_pwm.v":95:1:95:6|Removing sequential instance DUTY_CYCLE0[3] (in view: work.PWM_Generator_Verilog(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.96ns		 122 /        72
   2		0h:00m:00s		    -2.96ns		 121 /        72
   3		0h:00m:00s		    -1.56ns		 120 /        72

   4		0h:00m:00s		    -1.56ns		 124 /        72


   5		0h:00m:00s		    -1.56ns		 126 /        72
@N: FX1016 :"d:\egr401\code_wip\esc_pwm.v":19:7:19:9|SB_GB_IO inserted on the port clk.
@N: FX1017 :|SB_GB inserted on the net un1_counter_PWM0_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 72 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               72         counter_PWM0[0]
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\synwork\PWMtest_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\PWMtest.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock PWM_Generator_Verilog|clk with period 11.17ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Nov 26 20:44:57 2023
#


Top view:               PWM_Generator_Verilog
Requested Frequency:    89.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.970

                              Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                Frequency     Frequency     Period        Period        Slack      Type         Group                
-----------------------------------------------------------------------------------------------------------------------------------
PWM_Generator_Verilog|clk     89.6 MHz      76.1 MHz      11.165        13.136        -1.970     inferred     Autoconstr_clkgroup_0
===================================================================================================================================





Clock Relationships
*******************

Clocks                                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------
Starting                   Ending                     |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------
PWM_Generator_Verilog|clk  PWM_Generator_Verilog|clk  |  11.165      -1.970  |  No paths    -      |  No paths    -      |  No paths    -    
=============================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: PWM_Generator_Verilog|clk
====================================



Starting Points with Worst Slack
********************************

                    Starting                                                         Arrival           
Instance            Reference                     Type       Pin     Net             Time        Slack 
                    Clock                                                                              
-------------------------------------------------------------------------------------------------------
DUTY_CYCLE0[7]      PWM_Generator_Verilog|clk     SB_DFF     Q       PWM_OUT0_7      0.540       -1.970
DUTY_CYCLE0[8]      PWM_Generator_Verilog|clk     SB_DFF     Q       PWM_OUT0_8      0.540       -1.921
DUTY_CYCLE0[16]     PWM_Generator_Verilog|clk     SB_DFF     Q       PWM_OUT0_16     0.540       -1.921
DUTY_CYCLE0[4]      PWM_Generator_Verilog|clk     SB_DFF     Q       PWM_OUT0_4      0.540       -1.900
DUTY_CYCLE0[9]      PWM_Generator_Verilog|clk     SB_DFF     Q       un7lto9         0.540       -1.900
DUTY_CYCLE0[6]      PWM_Generator_Verilog|clk     SB_DFF     Q       PWM_OUT0_6      0.540       -1.872
DUTY_CYCLE0[17]     PWM_Generator_Verilog|clk     SB_DFF     Q       PWM_OUT0_17     0.540       -1.872
DUTY_CYCLE0[5]      PWM_Generator_Verilog|clk     SB_DFF     Q       PWM_OUT0_5      0.540       -1.851
DUTY_CYCLE0[18]     PWM_Generator_Verilog|clk     SB_DFF     Q       PWM_OUT0_18     0.540       -1.851
DUTY_CYCLE0[10]     PWM_Generator_Verilog|clk     SB_DFF     Q       un7lto10        0.540       -1.837
=======================================================================================================


Ending Points with Worst Slack
******************************

                    Starting                                                                 Required           
Instance            Reference                     Type       Pin     Net                     Time         Slack 
                    Clock                                                                                       
----------------------------------------------------------------------------------------------------------------
DUTY_CYCLE0[18]     PWM_Generator_Verilog|clk     SB_DFF     D       DUTY_CYCLE0_RNO[18]     11.060       -1.970
DUTY_CYCLE0[17]     PWM_Generator_Verilog|clk     SB_DFF     D       DUTY_CYCLE0_RNO[17]     11.060       -1.830
DUTY_CYCLE0[16]     PWM_Generator_Verilog|clk     SB_DFF     D       DUTY_CYCLE0_RNO[16]     11.060       -1.690
DUTY_CYCLE1[16]     PWM_Generator_Verilog|clk     SB_DFF     D       DUTY_CYCLE1_RNO[16]     11.060       -1.655
DUTY_CYCLE0[15]     PWM_Generator_Verilog|clk     SB_DFF     D       DUTY_CYCLE0_RNO[15]     11.060       -1.550
DUTY_CYCLE1[15]     PWM_Generator_Verilog|clk     SB_DFF     D       DUTY_CYCLE1_RNO[15]     11.060       -1.515
DUTY_CYCLE0[14]     PWM_Generator_Verilog|clk     SB_DFF     D       DUTY_CYCLE0_RNO[14]     11.060       -1.410
DUTY_CYCLE1[14]     PWM_Generator_Verilog|clk     SB_DFF     D       DUTY_CYCLE1_RNO[14]     11.060       -1.375
DUTY_CYCLE0[13]     PWM_Generator_Verilog|clk     SB_DFF     D       DUTY_CYCLE0_RNO[13]     11.060       -1.269
DUTY_CYCLE1[13]     PWM_Generator_Verilog|clk     SB_DFF     D       DUTY_CYCLE1_RNO[13]     11.060       -1.234
================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      11.165
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.060

    - Propagation time:                      13.031
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.970

    Number of logic level(s):                19
    Starting point:                          DUTY_CYCLE0[7] / Q
    Ending point:                            DUTY_CYCLE0[18] / D
    The start point is clocked by            PWM_Generator_Verilog|clk [rising] on pin C
    The end   point is clocked by            PWM_Generator_Verilog|clk [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
DUTY_CYCLE0[7]                    SB_DFF       Q        Out     0.540     0.540       -         
PWM_OUT0_7                        Net          -        -       1.599     -           6         
DUTY_CYCLE0_RNITHPE1[7]           SB_LUT4      I0       In      -         2.139       -         
DUTY_CYCLE0_RNITHPE1[7]           SB_LUT4      O        Out     0.449     2.588       -         
un7lto10_0                        Net          -        -       1.371     -           2         
DUTY_CYCLE0_RNI85EK3_0[11]        SB_LUT4      I0       In      -         3.959       -         
DUTY_CYCLE0_RNI85EK3_0[11]        SB_LUT4      O        Out     0.449     4.408       -         
un7lt15_0_0                       Net          -        -       1.371     -           1         
PWM_DFF2.Q_RNIGUU86               SB_LUT4      I3       In      -         5.779       -         
PWM_DFF2.Q_RNIGUU86               SB_LUT4      O        Out     0.287     6.066       -         
DUTY_CYCLE014_i                   Net          -        -       1.371     -           10        
un1_DUTY_CYCLE0_2_cry_4_c_RNO     SB_LUT4      I1       In      -         7.437       -         
un1_DUTY_CYCLE0_2_cry_4_c_RNO     SB_LUT4      O        Out     0.400     7.837       -         
un1_DUTY_CYCLE0_2_cry_4_c_RNO     Net          -        -       0.905     -           1         
un1_DUTY_CYCLE0_2_cry_4_c         SB_CARRY     I0       In      -         8.742       -         
un1_DUTY_CYCLE0_2_cry_4_c         SB_CARRY     CO       Out     0.258     8.999       -         
un1_DUTY_CYCLE0_2_cry_4           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_5_c         SB_CARRY     CI       In      -         9.013       -         
un1_DUTY_CYCLE0_2_cry_5_c         SB_CARRY     CO       Out     0.126     9.140       -         
un1_DUTY_CYCLE0_2_cry_5           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_6_c         SB_CARRY     CI       In      -         9.153       -         
un1_DUTY_CYCLE0_2_cry_6_c         SB_CARRY     CO       Out     0.126     9.280       -         
un1_DUTY_CYCLE0_2_cry_6           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_7_0_c       SB_CARRY     CI       In      -         9.294       -         
un1_DUTY_CYCLE0_2_cry_7_0_c       SB_CARRY     CO       Out     0.126     9.420       -         
un1_DUTY_CYCLE0_2_cry_7           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_8_c         SB_CARRY     CI       In      -         9.434       -         
un1_DUTY_CYCLE0_2_cry_8_c         SB_CARRY     CO       Out     0.126     9.560       -         
un1_DUTY_CYCLE0_2_cry_8           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_9_c         SB_CARRY     CI       In      -         9.574       -         
un1_DUTY_CYCLE0_2_cry_9_c         SB_CARRY     CO       Out     0.126     9.700       -         
un1_DUTY_CYCLE0_2_cry_9           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_10_c        SB_CARRY     CI       In      -         9.714       -         
un1_DUTY_CYCLE0_2_cry_10_c        SB_CARRY     CO       Out     0.126     9.841       -         
un1_DUTY_CYCLE0_2_cry_10          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_11_0_c      SB_CARRY     CI       In      -         9.854       -         
un1_DUTY_CYCLE0_2_cry_11_0_c      SB_CARRY     CO       Out     0.126     9.981       -         
un1_DUTY_CYCLE0_2_cry_11          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_12_c        SB_CARRY     CI       In      -         9.995       -         
un1_DUTY_CYCLE0_2_cry_12_c        SB_CARRY     CO       Out     0.126     10.121      -         
un1_DUTY_CYCLE0_2_cry_12          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_13_0_c      SB_CARRY     CI       In      -         10.135      -         
un1_DUTY_CYCLE0_2_cry_13_0_c      SB_CARRY     CO       Out     0.126     10.261      -         
un1_DUTY_CYCLE0_2_cry_13          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_14_0_c      SB_CARRY     CI       In      -         10.275      -         
un1_DUTY_CYCLE0_2_cry_14_0_c      SB_CARRY     CO       Out     0.126     10.401      -         
un1_DUTY_CYCLE0_2_cry_14          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_15_0_c      SB_CARRY     CI       In      -         10.415      -         
un1_DUTY_CYCLE0_2_cry_15_0_c      SB_CARRY     CO       Out     0.126     10.541      -         
un1_DUTY_CYCLE0_2_cry_15          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_16_0_c      SB_CARRY     CI       In      -         10.556      -         
un1_DUTY_CYCLE0_2_cry_16_0_c      SB_CARRY     CO       Out     0.126     10.682      -         
un1_DUTY_CYCLE0_2_cry_16          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_17_0_c      SB_CARRY     CI       In      -         10.696      -         
un1_DUTY_CYCLE0_2_cry_17_0_c      SB_CARRY     CO       Out     0.126     10.822      -         
un1_DUTY_CYCLE0_2_cry_17          Net          -        -       0.386     -           1         
DUTY_CYCLE0_RNO[18]               SB_LUT4      I3       In      -         11.208      -         
DUTY_CYCLE0_RNO[18]               SB_LUT4      O        Out     0.316     11.524      -         
DUTY_CYCLE0_RNO[18]               Net          -        -       1.507     -           1         
DUTY_CYCLE0[18]                   SB_DFF       D        In      -         13.031      -         
================================================================================================
Total path delay (propagation time + setup) of 13.136 is 4.444(33.8%) logic and 8.692(66.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      11.165
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.060

    - Propagation time:                      12.981
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.921

    Number of logic level(s):                19
    Starting point:                          DUTY_CYCLE0[8] / Q
    Ending point:                            DUTY_CYCLE0[18] / D
    The start point is clocked by            PWM_Generator_Verilog|clk [rising] on pin C
    The end   point is clocked by            PWM_Generator_Verilog|clk [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
DUTY_CYCLE0[8]                    SB_DFF       Q        Out     0.540     0.540       -         
PWM_OUT0_8                        Net          -        -       1.599     -           7         
DUTY_CYCLE0_RNITHPE1[7]           SB_LUT4      I1       In      -         2.139       -         
DUTY_CYCLE0_RNITHPE1[7]           SB_LUT4      O        Out     0.400     2.539       -         
un7lto10_0                        Net          -        -       1.371     -           2         
DUTY_CYCLE0_RNI85EK3_0[11]        SB_LUT4      I0       In      -         3.910       -         
DUTY_CYCLE0_RNI85EK3_0[11]        SB_LUT4      O        Out     0.449     4.359       -         
un7lt15_0_0                       Net          -        -       1.371     -           1         
PWM_DFF2.Q_RNIGUU86               SB_LUT4      I3       In      -         5.729       -         
PWM_DFF2.Q_RNIGUU86               SB_LUT4      O        Out     0.287     6.017       -         
DUTY_CYCLE014_i                   Net          -        -       1.371     -           10        
un1_DUTY_CYCLE0_2_cry_4_c_RNO     SB_LUT4      I1       In      -         7.388       -         
un1_DUTY_CYCLE0_2_cry_4_c_RNO     SB_LUT4      O        Out     0.400     7.788       -         
un1_DUTY_CYCLE0_2_cry_4_c_RNO     Net          -        -       0.905     -           1         
un1_DUTY_CYCLE0_2_cry_4_c         SB_CARRY     I0       In      -         8.693       -         
un1_DUTY_CYCLE0_2_cry_4_c         SB_CARRY     CO       Out     0.258     8.950       -         
un1_DUTY_CYCLE0_2_cry_4           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_5_c         SB_CARRY     CI       In      -         8.964       -         
un1_DUTY_CYCLE0_2_cry_5_c         SB_CARRY     CO       Out     0.126     9.090       -         
un1_DUTY_CYCLE0_2_cry_5           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_6_c         SB_CARRY     CI       In      -         9.104       -         
un1_DUTY_CYCLE0_2_cry_6_c         SB_CARRY     CO       Out     0.126     9.231       -         
un1_DUTY_CYCLE0_2_cry_6           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_7_0_c       SB_CARRY     CI       In      -         9.245       -         
un1_DUTY_CYCLE0_2_cry_7_0_c       SB_CARRY     CO       Out     0.126     9.371       -         
un1_DUTY_CYCLE0_2_cry_7           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_8_c         SB_CARRY     CI       In      -         9.385       -         
un1_DUTY_CYCLE0_2_cry_8_c         SB_CARRY     CO       Out     0.126     9.511       -         
un1_DUTY_CYCLE0_2_cry_8           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_9_c         SB_CARRY     CI       In      -         9.525       -         
un1_DUTY_CYCLE0_2_cry_9_c         SB_CARRY     CO       Out     0.126     9.651       -         
un1_DUTY_CYCLE0_2_cry_9           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_10_c        SB_CARRY     CI       In      -         9.665       -         
un1_DUTY_CYCLE0_2_cry_10_c        SB_CARRY     CO       Out     0.126     9.791       -         
un1_DUTY_CYCLE0_2_cry_10          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_11_0_c      SB_CARRY     CI       In      -         9.805       -         
un1_DUTY_CYCLE0_2_cry_11_0_c      SB_CARRY     CO       Out     0.126     9.932       -         
un1_DUTY_CYCLE0_2_cry_11          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_12_c        SB_CARRY     CI       In      -         9.946       -         
un1_DUTY_CYCLE0_2_cry_12_c        SB_CARRY     CO       Out     0.126     10.072      -         
un1_DUTY_CYCLE0_2_cry_12          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_13_0_c      SB_CARRY     CI       In      -         10.086      -         
un1_DUTY_CYCLE0_2_cry_13_0_c      SB_CARRY     CO       Out     0.126     10.212      -         
un1_DUTY_CYCLE0_2_cry_13          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_14_0_c      SB_CARRY     CI       In      -         10.226      -         
un1_DUTY_CYCLE0_2_cry_14_0_c      SB_CARRY     CO       Out     0.126     10.352      -         
un1_DUTY_CYCLE0_2_cry_14          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_15_0_c      SB_CARRY     CI       In      -         10.366      -         
un1_DUTY_CYCLE0_2_cry_15_0_c      SB_CARRY     CO       Out     0.126     10.492      -         
un1_DUTY_CYCLE0_2_cry_15          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_16_0_c      SB_CARRY     CI       In      -         10.506      -         
un1_DUTY_CYCLE0_2_cry_16_0_c      SB_CARRY     CO       Out     0.126     10.633      -         
un1_DUTY_CYCLE0_2_cry_16          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_17_0_c      SB_CARRY     CI       In      -         10.647      -         
un1_DUTY_CYCLE0_2_cry_17_0_c      SB_CARRY     CO       Out     0.126     10.773      -         
un1_DUTY_CYCLE0_2_cry_17          Net          -        -       0.386     -           1         
DUTY_CYCLE0_RNO[18]               SB_LUT4      I3       In      -         11.159      -         
DUTY_CYCLE0_RNO[18]               SB_LUT4      O        Out     0.316     11.474      -         
DUTY_CYCLE0_RNO[18]               Net          -        -       1.507     -           1         
DUTY_CYCLE0[18]                   SB_DFF       D        In      -         12.981      -         
================================================================================================
Total path delay (propagation time + setup) of 13.087 is 4.395(33.6%) logic and 8.692(66.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      11.165
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.060

    - Propagation time:                      12.981
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.921

    Number of logic level(s):                19
    Starting point:                          DUTY_CYCLE0[16] / Q
    Ending point:                            DUTY_CYCLE0[18] / D
    The start point is clocked by            PWM_Generator_Verilog|clk [rising] on pin C
    The end   point is clocked by            PWM_Generator_Verilog|clk [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
DUTY_CYCLE0[16]                   SB_DFF       Q        Out     0.540     0.540       -         
PWM_OUT0_16                       Net          -        -       1.599     -           6         
DUTY_CYCLE0_RNIFOK01[18]          SB_LUT4      I0       In      -         2.139       -         
DUTY_CYCLE0_RNIFOK01[18]          SB_LUT4      O        Out     0.449     2.588       -         
DUTY_CYCLE014_5                   Net          -        -       1.371     -           2         
DUTY_CYCLE0_RNI76O95[10]          SB_LUT4      I0       In      -         3.959       -         
DUTY_CYCLE0_RNI76O95[10]          SB_LUT4      O        Out     0.449     4.408       -         
un1_DUTY_CYCLE0                   Net          -        -       1.371     -           1         
PWM_DFF4.Q_RNIUV3T5               SB_LUT4      I3       In      -         5.779       -         
PWM_DFF4.Q_RNIUV3T5               SB_LUT4      O        Out     0.287     6.066       -         
un2_duty_dec0                     Net          -        -       1.371     -           10        
un1_DUTY_CYCLE0_2_cry_4_c_RNO     SB_LUT4      I2       In      -         7.437       -         
un1_DUTY_CYCLE0_2_cry_4_c_RNO     SB_LUT4      O        Out     0.351     7.788       -         
un1_DUTY_CYCLE0_2_cry_4_c_RNO     Net          -        -       0.905     -           1         
un1_DUTY_CYCLE0_2_cry_4_c         SB_CARRY     I0       In      -         8.693       -         
un1_DUTY_CYCLE0_2_cry_4_c         SB_CARRY     CO       Out     0.258     8.950       -         
un1_DUTY_CYCLE0_2_cry_4           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_5_c         SB_CARRY     CI       In      -         8.964       -         
un1_DUTY_CYCLE0_2_cry_5_c         SB_CARRY     CO       Out     0.126     9.090       -         
un1_DUTY_CYCLE0_2_cry_5           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_6_c         SB_CARRY     CI       In      -         9.104       -         
un1_DUTY_CYCLE0_2_cry_6_c         SB_CARRY     CO       Out     0.126     9.231       -         
un1_DUTY_CYCLE0_2_cry_6           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_7_0_c       SB_CARRY     CI       In      -         9.245       -         
un1_DUTY_CYCLE0_2_cry_7_0_c       SB_CARRY     CO       Out     0.126     9.371       -         
un1_DUTY_CYCLE0_2_cry_7           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_8_c         SB_CARRY     CI       In      -         9.385       -         
un1_DUTY_CYCLE0_2_cry_8_c         SB_CARRY     CO       Out     0.126     9.511       -         
un1_DUTY_CYCLE0_2_cry_8           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_9_c         SB_CARRY     CI       In      -         9.525       -         
un1_DUTY_CYCLE0_2_cry_9_c         SB_CARRY     CO       Out     0.126     9.651       -         
un1_DUTY_CYCLE0_2_cry_9           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_10_c        SB_CARRY     CI       In      -         9.665       -         
un1_DUTY_CYCLE0_2_cry_10_c        SB_CARRY     CO       Out     0.126     9.791       -         
un1_DUTY_CYCLE0_2_cry_10          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_11_0_c      SB_CARRY     CI       In      -         9.805       -         
un1_DUTY_CYCLE0_2_cry_11_0_c      SB_CARRY     CO       Out     0.126     9.932       -         
un1_DUTY_CYCLE0_2_cry_11          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_12_c        SB_CARRY     CI       In      -         9.946       -         
un1_DUTY_CYCLE0_2_cry_12_c        SB_CARRY     CO       Out     0.126     10.072      -         
un1_DUTY_CYCLE0_2_cry_12          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_13_0_c      SB_CARRY     CI       In      -         10.086      -         
un1_DUTY_CYCLE0_2_cry_13_0_c      SB_CARRY     CO       Out     0.126     10.212      -         
un1_DUTY_CYCLE0_2_cry_13          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_14_0_c      SB_CARRY     CI       In      -         10.226      -         
un1_DUTY_CYCLE0_2_cry_14_0_c      SB_CARRY     CO       Out     0.126     10.352      -         
un1_DUTY_CYCLE0_2_cry_14          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_15_0_c      SB_CARRY     CI       In      -         10.366      -         
un1_DUTY_CYCLE0_2_cry_15_0_c      SB_CARRY     CO       Out     0.126     10.492      -         
un1_DUTY_CYCLE0_2_cry_15          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_16_0_c      SB_CARRY     CI       In      -         10.506      -         
un1_DUTY_CYCLE0_2_cry_16_0_c      SB_CARRY     CO       Out     0.126     10.633      -         
un1_DUTY_CYCLE0_2_cry_16          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_17_0_c      SB_CARRY     CI       In      -         10.647      -         
un1_DUTY_CYCLE0_2_cry_17_0_c      SB_CARRY     CO       Out     0.126     10.773      -         
un1_DUTY_CYCLE0_2_cry_17          Net          -        -       0.386     -           1         
DUTY_CYCLE0_RNO[18]               SB_LUT4      I3       In      -         11.159      -         
DUTY_CYCLE0_RNO[18]               SB_LUT4      O        Out     0.316     11.474      -         
DUTY_CYCLE0_RNO[18]               Net          -        -       1.507     -           1         
DUTY_CYCLE0[18]                   SB_DFF       D        In      -         12.981      -         
================================================================================================
Total path delay (propagation time + setup) of 13.087 is 4.395(33.6%) logic and 8.692(66.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      11.165
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.060

    - Propagation time:                      12.960
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.900

    Number of logic level(s):                19
    Starting point:                          DUTY_CYCLE0[4] / Q
    Ending point:                            DUTY_CYCLE0[18] / D
    The start point is clocked by            PWM_Generator_Verilog|clk [rising] on pin C
    The end   point is clocked by            PWM_Generator_Verilog|clk [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
DUTY_CYCLE0[4]                    SB_DFF       Q        Out     0.540     0.540       -         
PWM_OUT0_4                        Net          -        -       1.599     -           7         
DUTY_CYCLE0_RNICESF1[4]           SB_LUT4      I0       In      -         2.139       -         
DUTY_CYCLE0_RNICESF1[4]           SB_LUT4      O        Out     0.449     2.588       -         
DUTY_CYCLE0_RNICESF1[4]           Net          -        -       1.371     -           2         
DUTY_CYCLE0_RNI85EK3_0[11]        SB_LUT4      I2       In      -         3.959       -         
DUTY_CYCLE0_RNI85EK3_0[11]        SB_LUT4      O        Out     0.379     4.338       -         
un7lt15_0_0                       Net          -        -       1.371     -           1         
PWM_DFF2.Q_RNIGUU86               SB_LUT4      I3       In      -         5.708       -         
PWM_DFF2.Q_RNIGUU86               SB_LUT4      O        Out     0.287     5.996       -         
DUTY_CYCLE014_i                   Net          -        -       1.371     -           10        
un1_DUTY_CYCLE0_2_cry_4_c_RNO     SB_LUT4      I1       In      -         7.367       -         
un1_DUTY_CYCLE0_2_cry_4_c_RNO     SB_LUT4      O        Out     0.400     7.767       -         
un1_DUTY_CYCLE0_2_cry_4_c_RNO     Net          -        -       0.905     -           1         
un1_DUTY_CYCLE0_2_cry_4_c         SB_CARRY     I0       In      -         8.672       -         
un1_DUTY_CYCLE0_2_cry_4_c         SB_CARRY     CO       Out     0.258     8.929       -         
un1_DUTY_CYCLE0_2_cry_4           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_5_c         SB_CARRY     CI       In      -         8.943       -         
un1_DUTY_CYCLE0_2_cry_5_c         SB_CARRY     CO       Out     0.126     9.069       -         
un1_DUTY_CYCLE0_2_cry_5           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_6_c         SB_CARRY     CI       In      -         9.083       -         
un1_DUTY_CYCLE0_2_cry_6_c         SB_CARRY     CO       Out     0.126     9.210       -         
un1_DUTY_CYCLE0_2_cry_6           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_7_0_c       SB_CARRY     CI       In      -         9.224       -         
un1_DUTY_CYCLE0_2_cry_7_0_c       SB_CARRY     CO       Out     0.126     9.350       -         
un1_DUTY_CYCLE0_2_cry_7           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_8_c         SB_CARRY     CI       In      -         9.364       -         
un1_DUTY_CYCLE0_2_cry_8_c         SB_CARRY     CO       Out     0.126     9.490       -         
un1_DUTY_CYCLE0_2_cry_8           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_9_c         SB_CARRY     CI       In      -         9.504       -         
un1_DUTY_CYCLE0_2_cry_9_c         SB_CARRY     CO       Out     0.126     9.630       -         
un1_DUTY_CYCLE0_2_cry_9           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_10_c        SB_CARRY     CI       In      -         9.644       -         
un1_DUTY_CYCLE0_2_cry_10_c        SB_CARRY     CO       Out     0.126     9.770       -         
un1_DUTY_CYCLE0_2_cry_10          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_11_0_c      SB_CARRY     CI       In      -         9.784       -         
un1_DUTY_CYCLE0_2_cry_11_0_c      SB_CARRY     CO       Out     0.126     9.911       -         
un1_DUTY_CYCLE0_2_cry_11          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_12_c        SB_CARRY     CI       In      -         9.925       -         
un1_DUTY_CYCLE0_2_cry_12_c        SB_CARRY     CO       Out     0.126     10.051      -         
un1_DUTY_CYCLE0_2_cry_12          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_13_0_c      SB_CARRY     CI       In      -         10.065      -         
un1_DUTY_CYCLE0_2_cry_13_0_c      SB_CARRY     CO       Out     0.126     10.191      -         
un1_DUTY_CYCLE0_2_cry_13          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_14_0_c      SB_CARRY     CI       In      -         10.205      -         
un1_DUTY_CYCLE0_2_cry_14_0_c      SB_CARRY     CO       Out     0.126     10.331      -         
un1_DUTY_CYCLE0_2_cry_14          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_15_0_c      SB_CARRY     CI       In      -         10.345      -         
un1_DUTY_CYCLE0_2_cry_15_0_c      SB_CARRY     CO       Out     0.126     10.471      -         
un1_DUTY_CYCLE0_2_cry_15          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_16_0_c      SB_CARRY     CI       In      -         10.485      -         
un1_DUTY_CYCLE0_2_cry_16_0_c      SB_CARRY     CO       Out     0.126     10.612      -         
un1_DUTY_CYCLE0_2_cry_16          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_17_0_c      SB_CARRY     CI       In      -         10.626      -         
un1_DUTY_CYCLE0_2_cry_17_0_c      SB_CARRY     CO       Out     0.126     10.752      -         
un1_DUTY_CYCLE0_2_cry_17          Net          -        -       0.386     -           1         
DUTY_CYCLE0_RNO[18]               SB_LUT4      I3       In      -         11.138      -         
DUTY_CYCLE0_RNO[18]               SB_LUT4      O        Out     0.316     11.453      -         
DUTY_CYCLE0_RNO[18]               Net          -        -       1.507     -           1         
DUTY_CYCLE0[18]                   SB_DFF       D        In      -         12.960      -         
================================================================================================
Total path delay (propagation time + setup) of 13.066 is 4.374(33.5%) logic and 8.692(66.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      11.165
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.060

    - Propagation time:                      12.960
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.900

    Number of logic level(s):                19
    Starting point:                          DUTY_CYCLE0[9] / Q
    Ending point:                            DUTY_CYCLE0[18] / D
    The start point is clocked by            PWM_Generator_Verilog|clk [rising] on pin C
    The end   point is clocked by            PWM_Generator_Verilog|clk [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
DUTY_CYCLE0[9]                    SB_DFF       Q        Out     0.540     0.540       -         
un7lto9                           Net          -        -       1.599     -           8         
DUTY_CYCLE0_RNITHPE1[7]           SB_LUT4      I2       In      -         2.139       -         
DUTY_CYCLE0_RNITHPE1[7]           SB_LUT4      O        Out     0.379     2.518       -         
un7lto10_0                        Net          -        -       1.371     -           2         
DUTY_CYCLE0_RNI85EK3_0[11]        SB_LUT4      I0       In      -         3.889       -         
DUTY_CYCLE0_RNI85EK3_0[11]        SB_LUT4      O        Out     0.449     4.338       -         
un7lt15_0_0                       Net          -        -       1.371     -           1         
PWM_DFF2.Q_RNIGUU86               SB_LUT4      I3       In      -         5.708       -         
PWM_DFF2.Q_RNIGUU86               SB_LUT4      O        Out     0.287     5.996       -         
DUTY_CYCLE014_i                   Net          -        -       1.371     -           10        
un1_DUTY_CYCLE0_2_cry_4_c_RNO     SB_LUT4      I1       In      -         7.367       -         
un1_DUTY_CYCLE0_2_cry_4_c_RNO     SB_LUT4      O        Out     0.400     7.767       -         
un1_DUTY_CYCLE0_2_cry_4_c_RNO     Net          -        -       0.905     -           1         
un1_DUTY_CYCLE0_2_cry_4_c         SB_CARRY     I0       In      -         8.672       -         
un1_DUTY_CYCLE0_2_cry_4_c         SB_CARRY     CO       Out     0.258     8.929       -         
un1_DUTY_CYCLE0_2_cry_4           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_5_c         SB_CARRY     CI       In      -         8.943       -         
un1_DUTY_CYCLE0_2_cry_5_c         SB_CARRY     CO       Out     0.126     9.069       -         
un1_DUTY_CYCLE0_2_cry_5           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_6_c         SB_CARRY     CI       In      -         9.083       -         
un1_DUTY_CYCLE0_2_cry_6_c         SB_CARRY     CO       Out     0.126     9.210       -         
un1_DUTY_CYCLE0_2_cry_6           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_7_0_c       SB_CARRY     CI       In      -         9.224       -         
un1_DUTY_CYCLE0_2_cry_7_0_c       SB_CARRY     CO       Out     0.126     9.350       -         
un1_DUTY_CYCLE0_2_cry_7           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_8_c         SB_CARRY     CI       In      -         9.364       -         
un1_DUTY_CYCLE0_2_cry_8_c         SB_CARRY     CO       Out     0.126     9.490       -         
un1_DUTY_CYCLE0_2_cry_8           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_9_c         SB_CARRY     CI       In      -         9.504       -         
un1_DUTY_CYCLE0_2_cry_9_c         SB_CARRY     CO       Out     0.126     9.630       -         
un1_DUTY_CYCLE0_2_cry_9           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_10_c        SB_CARRY     CI       In      -         9.644       -         
un1_DUTY_CYCLE0_2_cry_10_c        SB_CARRY     CO       Out     0.126     9.770       -         
un1_DUTY_CYCLE0_2_cry_10          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_11_0_c      SB_CARRY     CI       In      -         9.784       -         
un1_DUTY_CYCLE0_2_cry_11_0_c      SB_CARRY     CO       Out     0.126     9.911       -         
un1_DUTY_CYCLE0_2_cry_11          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_12_c        SB_CARRY     CI       In      -         9.925       -         
un1_DUTY_CYCLE0_2_cry_12_c        SB_CARRY     CO       Out     0.126     10.051      -         
un1_DUTY_CYCLE0_2_cry_12          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_13_0_c      SB_CARRY     CI       In      -         10.065      -         
un1_DUTY_CYCLE0_2_cry_13_0_c      SB_CARRY     CO       Out     0.126     10.191      -         
un1_DUTY_CYCLE0_2_cry_13          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_14_0_c      SB_CARRY     CI       In      -         10.205      -         
un1_DUTY_CYCLE0_2_cry_14_0_c      SB_CARRY     CO       Out     0.126     10.331      -         
un1_DUTY_CYCLE0_2_cry_14          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_15_0_c      SB_CARRY     CI       In      -         10.345      -         
un1_DUTY_CYCLE0_2_cry_15_0_c      SB_CARRY     CO       Out     0.126     10.471      -         
un1_DUTY_CYCLE0_2_cry_15          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_16_0_c      SB_CARRY     CI       In      -         10.485      -         
un1_DUTY_CYCLE0_2_cry_16_0_c      SB_CARRY     CO       Out     0.126     10.612      -         
un1_DUTY_CYCLE0_2_cry_16          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE0_2_cry_17_0_c      SB_CARRY     CI       In      -         10.626      -         
un1_DUTY_CYCLE0_2_cry_17_0_c      SB_CARRY     CO       Out     0.126     10.752      -         
un1_DUTY_CYCLE0_2_cry_17          Net          -        -       0.386     -           1         
DUTY_CYCLE0_RNO[18]               SB_LUT4      I3       In      -         11.138      -         
DUTY_CYCLE0_RNO[18]               SB_LUT4      O        Out     0.316     11.453      -         
DUTY_CYCLE0_RNO[18]               Net          -        -       1.507     -           1         
DUTY_CYCLE0[18]                   SB_DFF       D        In      -         12.960      -         
================================================================================================
Total path delay (propagation time + setup) of 13.066 is 4.374(33.5%) logic and 8.692(66.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

---------------------------------------
Resource Usage Report for PWM_Generator_Verilog 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             8 uses
SB_CARRY        86 uses
SB_DFF          46 uses
SB_DFFE         8 uses
SB_DFFSR        18 uses
SB_GB           1 use
VCC             8 uses
SB_LUT4         152 uses

I/O ports: 7
I/O primitives: 7
SB_GB_IO       1 use
SB_IO          6 uses

I/O Register bits:                  0
Register bits not including I/Os:   72 (5%)
Total load per clock:
   PWM_Generator_Verilog|clk: 1

@S |Mapping Summary:
Total  LUTs: 152 (11%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 152 = 152 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 26 20:44:57 2023

###########################################################]


Synthesis exit by 0.
Current Implementation PWMtest_Implmnt its sbt path: D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/IceCube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\IceCube2\sbt_backend\devices\ICE40P01.dev" "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt/PWMtest.edf " "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist" "-pTQ144" "-yD:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt/sbt/constraint/PWM_Generator_Verilog_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt/PWMtest.edf...
Parsing constraint file: D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt/sbt/constraint/PWM_Generator_Verilog_pcf_sbt.pcf ...
start to read sdc/scf file D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt/PWMtest.scf
sdc_reader OK D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt/PWMtest.scf
Stored edif netlist at D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog...

write Timing Constraint to D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: PWM_Generator_Verilog

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/IceCube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog" --outdir "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\placer" --device-file "D:\IceCube2\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\IceCube2\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\placer\PWM_Generator_Verilog_pl.sdc"
starting placerrunning placerExecuting : D:\IceCube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog --outdir D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\placer --device-file D:\IceCube2\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\IceCube2\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\placer\PWM_Generator_Verilog_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - D:\IceCube2\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog
SDC file             - D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\placer
Timing library       - D:\IceCube2\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog/BFPGA_DESIGN_ep
I2065: Reading device file : D:\IceCube2\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	152
    Number of DFFs      	:	72
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	86
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	8
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	2
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	10
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	163
    Number of DFFs      	:	72
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	86

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	17
        LUT, DFF and CARRY	:	55
    Combinational LogicCells
        Only LUT         	:	64
        CARRY Only       	:	4
        LUT with CARRY   	:	27
    LogicCells                  :	167/1280
    PLBs                        :	24/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 9.6 (sec)

Final Design Statistics
    Number of LUTs      	:	163
    Number of DFFs      	:	72
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	86
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	167/1280
    PLBs                        :	31/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: PWM_Generator_Verilog|clk | Frequency: 112.32 MHz | Target: 89.61 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 10.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/IceCube2/sbt_backend/bin/win32/opt\packer.exe" "D:\IceCube2\sbt_backend\devices\ICE40P01.dev" "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog" --package TQ144 --outdir "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\IceCube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\placer\PWM_Generator_Verilog_pl.sdc" --dst_sdc_file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\packer\PWM_Generator_Verilog_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 412
used logic cells: 167
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/IceCube2/sbt_backend/bin/win32/opt\packer.exe" "D:\IceCube2\sbt_backend\devices\ICE40P01.dev" "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog" --package TQ144 --outdir "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\packer" --translator "D:\IceCube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\placer\PWM_Generator_Verilog_pl.sdc" --dst_sdc_file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\packer\PWM_Generator_Verilog_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 412
used logic cells: 167
Translating sdc file D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\placer\PWM_Generator_Verilog_pl.sdc...
Translated sdc file is D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\packer\PWM_Generator_Verilog_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\IceCube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\IceCube2\sbt_backend\devices\ICE40P01.dev" "D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog" "D:\IceCube2\sbt_backend\devices\ice40HX1K.lib" "D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\sbt\outputs\packer\PWM_Generator_Verilog_pk.sdc" --outdir "D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\sbt\outputs\router" --sdf_file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\simulation_netlist\PWM_Generator_Verilog_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\IceCube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\IceCube2\sbt_backend\devices\ICE40P01.dev D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog D:\IceCube2\sbt_backend\devices\ice40HX1K.lib D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\sbt\outputs\packer\PWM_Generator_Verilog_pk.sdc --outdir D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\sbt\outputs\router --sdf_file D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\simulation_netlist\PWM_Generator_Verilog_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design PWM_Generator_Verilog
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 239 
I1212: Iteration  1 :    78 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design PWM_Generator_Verilog
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"D:/IceCube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\simulation_netlist\PWM_Generator_Verilog_sbt.v" --vhdl "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt/sbt/outputs/simulation_netlist\PWM_Generator_Verilog_sbt.vhd" --lib "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog" --view rt --device "D:\IceCube2\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\packer\PWM_Generator_Verilog_pk.sdc" --out-sdc-file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\netlister\PWM_Generator_Verilog_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\simulation_netlist\PWM_Generator_Verilog_sbt.v
Writing D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt/sbt/outputs/simulation_netlist\PWM_Generator_Verilog_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/IceCube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog" --lib-file "D:\IceCube2\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\netlister\PWM_Generator_Verilog_sbt.sdc" --sdf-file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\simulation_netlist\PWM_Generator_Verilog_sbt.sdf" --report-file "D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\sbt\outputs\timer\PWM_Generator_Verilog_timing.rpt" --device-file "D:\IceCube2\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : D:\IceCube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog --lib-file D:\IceCube2\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\netlister\PWM_Generator_Verilog_sbt.sdc --sdf-file D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\simulation_netlist\PWM_Generator_Verilog_sbt.sdf --report-file D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\sbt\outputs\timer\PWM_Generator_Verilog_timing.rpt --device-file D:\IceCube2\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"D:/IceCube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\IceCube2\sbt_backend\devices\ICE40P01.dev" --design "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog" --device_name iCE40HX1K --package TQ144 --outdir "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
4:37:37 PM
