/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] _00_;
  reg [7:0] _01_;
  reg [4:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [21:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [7:0] celloutsig_0_23z;
  wire [16:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_29z;
  wire [34:0] celloutsig_0_2z;
  wire celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [41:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire [28:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[45] & in_data[35]);
  assign celloutsig_0_3z = ~(celloutsig_0_0z & in_data[93]);
  assign celloutsig_0_34z = !(celloutsig_0_18z ? celloutsig_0_3z : celloutsig_0_25z[5]);
  assign celloutsig_0_37z = !(celloutsig_0_26z ? celloutsig_0_29z : celloutsig_0_34z);
  assign celloutsig_0_5z = !(in_data[71] ? celloutsig_0_4z : celloutsig_0_3z);
  assign celloutsig_1_19z = !(celloutsig_1_10z ? celloutsig_1_6z : celloutsig_1_12z);
  assign celloutsig_0_9z = !(celloutsig_0_1z ? celloutsig_0_0z : in_data[56]);
  always_ff @(negedge clkin_data[32], negedge clkin_data[128])
    if (!clkin_data[128]) _00_ <= 5'h00;
    else _00_ <= celloutsig_1_0z[12:8];
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _01_ <= 8'h00;
    else _01_ <= { celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_18z };
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 5'h00;
    else _02_ <= { celloutsig_0_14z[5:2], celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[141:100] / { 1'h1, in_data[165:125] };
  assign celloutsig_1_16z = { celloutsig_1_0z[32:13], celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_2z } / { 1'h1, celloutsig_1_0z[39:12] };
  assign celloutsig_0_2z = { in_data[86:54], celloutsig_0_0z, celloutsig_0_0z } / { 1'h1, in_data[33:0] };
  assign celloutsig_0_4z = in_data[86:57] > celloutsig_0_2z[32:3];
  assign celloutsig_1_11z = { celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_8z, _00_ } > { celloutsig_1_0z[20:5], celloutsig_1_10z };
  assign celloutsig_0_1z = { in_data[93:86], celloutsig_0_0z } || { in_data[24:21], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_16z = { in_data[90:89], celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_5z } || in_data[45:40];
  assign celloutsig_1_1z = celloutsig_1_0z[7:0] % { 1'h1, celloutsig_1_0z[40:34] };
  assign celloutsig_0_14z = { celloutsig_0_2z[18:0], celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_1z } % { 1'h1, in_data[71:59], celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_12z };
  assign celloutsig_1_3z = in_data[185:158] != { celloutsig_1_0z[35:15], celloutsig_1_2z };
  assign celloutsig_1_8z = celloutsig_1_4z != { celloutsig_1_0z[10:8], celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_1_9z = { celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_4z } != { celloutsig_1_1z[5:0], celloutsig_1_8z, celloutsig_1_3z };
  assign celloutsig_1_17z = celloutsig_1_16z[18:16] != _00_[2:0];
  assign celloutsig_1_18z = { celloutsig_1_1z[6:5], celloutsig_1_17z, celloutsig_1_11z } != { celloutsig_1_4z[3:1], celloutsig_1_15z };
  assign celloutsig_0_10z = { celloutsig_0_7z[3:1], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_9z } != in_data[64:59];
  assign celloutsig_0_12z = { celloutsig_0_8z[1:0], celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_4z } != { celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_15z = { celloutsig_0_7z[1:0], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_13z } != { celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_12z };
  assign celloutsig_0_23z = - celloutsig_0_2z[18:11];
  assign celloutsig_0_36z = | _02_[3:1];
  assign celloutsig_0_6z = | { celloutsig_0_2z[13:6], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_11z = | celloutsig_0_2z[11:6];
  assign celloutsig_0_29z = | { celloutsig_0_16z, celloutsig_0_7z };
  assign celloutsig_1_6z = ~^ in_data[151:147];
  assign celloutsig_1_15z = ~^ { celloutsig_1_4z[1:0], celloutsig_1_12z };
  assign celloutsig_0_26z = ~^ { celloutsig_0_2z[31:28], celloutsig_0_5z, celloutsig_0_8z };
  assign celloutsig_0_8z = celloutsig_0_2z[7:4] << { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_25z = { celloutsig_0_14z[15:0], celloutsig_0_12z } << { _01_[5:0], celloutsig_0_23z, celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_15z };
  assign celloutsig_1_2z = celloutsig_1_1z[7:1] - in_data[104:98];
  assign celloutsig_1_4z = in_data[164:160] - celloutsig_1_1z[7:3];
  assign celloutsig_0_7z = { celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_4z } ~^ { celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_1_5z = ~((in_data[178] & celloutsig_1_2z[6]) | (celloutsig_1_0z[16] & celloutsig_1_0z[17]));
  assign celloutsig_1_10z = ~((celloutsig_1_6z & celloutsig_1_5z) | (celloutsig_1_5z & celloutsig_1_8z));
  assign celloutsig_1_12z = ~((celloutsig_1_5z & celloutsig_1_3z) | (celloutsig_1_0z[6] & celloutsig_1_1z[6]));
  assign celloutsig_0_13z = ~((celloutsig_0_9z & celloutsig_0_4z) | (celloutsig_0_2z[34] & celloutsig_0_1z));
  assign celloutsig_0_18z = ~((celloutsig_0_5z & celloutsig_0_10z) | (celloutsig_0_13z & celloutsig_0_9z));
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_36z, celloutsig_0_37z };
endmodule
