{"vcs1":{"timestamp_begin":1677641068.828003753, "rt":0.07, "ut":0.03, "st":0.02}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1677641068.653515427}
{"VCS_COMP_START_TIME": 1677641068.653515427}
{"VCS_COMP_END_TIME": 1677641068.934032754}
{"VCS_USER_OPTIONS": "-sverilog -cm line -cm_line contassign 01_struc.sv 02_abstract.sv chipInterface.sv HexDisplay.sv tb.sv"}
{"vcs1": {"peak_mem": 322008}}
