Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Apr 20 17:16:29 2021
| Host         : Revision-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file BlinkSystem_timing_summary_routed.rpt -pb BlinkSystem_timing_summary_routed.pb -rpx BlinkSystem_timing_summary_routed.rpx -warn_on_violation
| Design       : BlinkSystem
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.508        0.000                      0                   79        0.252        0.000                      0                   79        4.500        0.000                       0                    55  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin             5.508        0.000                      0                   79        0.252        0.000                      0                   79        4.500        0.000                       0                    55  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.508ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.508ns  (required time - arrival time)
  Source:                 MC/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MC/cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.001ns  (logic 0.952ns (23.792%)  route 3.049ns (76.208%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.638     5.159    MC/CLK_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  MC/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  MC/cnt_reg[19]/Q
                         net (fo=2, routed)           0.870     6.485    MC/cnt_reg_n_0_[19]
    SLICE_X1Y6           LUT4 (Prop_lut4_I0_O)        0.124     6.609 f  MC/cnt[25]_i_6/O
                         net (fo=1, routed)           0.295     6.904    MC/cnt[25]_i_6_n_0
    SLICE_X1Y5           LUT5 (Prop_lut5_I4_O)        0.124     7.028 f  MC/cnt[25]_i_5/O
                         net (fo=1, routed)           0.431     7.460    MC/cnt[25]_i_5_n_0
    SLICE_X1Y3           LUT6 (Prop_lut6_I5_O)        0.124     7.584 f  MC/cnt[25]_i_2/O
                         net (fo=1, routed)           0.151     7.735    MC/cnt[25]_i_2_n_0
    SLICE_X1Y3           LUT6 (Prop_lut6_I0_O)        0.124     7.859 r  MC/cnt[25]_i_1/O
                         net (fo=25, routed)          1.302     9.161    MC/cnt[25]_i_1_n_0
    SLICE_X0Y8           FDRE                                         r  MC/cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.518    14.859    MC/CLK_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  MC/cnt_reg[25]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X0Y8           FDRE (Setup_fdre_C_R)       -0.429    14.669    MC/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                          -9.161    
  -------------------------------------------------------------------
                         slack                                  5.508    

Slack (MET) :             5.619ns  (required time - arrival time)
  Source:                 MC/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MC/TC_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.349ns  (logic 2.361ns (54.289%)  route 1.988ns (45.711%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.639     5.160    MC/CLK_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  MC/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.456     5.616 r  MC/cnt_reg[2]/Q
                         net (fo=2, routed)           0.551     6.167    MC/cnt_reg_n_0_[2]
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.841 r  MC/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.841    MC/plusOp_carry_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.955 r  MC/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.955    MC/plusOp_carry__0_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.069 r  MC/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.069    MC/plusOp_carry__1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.183 r  MC/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.183    MC/plusOp_carry__2_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.297 r  MC/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.297    MC/plusOp_carry__3_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.645 r  MC/plusOp_carry__4/O[1]
                         net (fo=2, routed)           0.892     8.537    MC/data0[22]
    SLICE_X1Y7           LUT6 (Prop_lut6_I3_O)        0.303     8.840 r  MC/TC_i_3/O
                         net (fo=1, routed)           0.545     9.385    MC/TC_i_3_n_0
    SLICE_X1Y4           LUT6 (Prop_lut6_I1_O)        0.124     9.509 r  MC/TC_i_1/O
                         net (fo=1, routed)           0.000     9.509    MC/TC_i_1_n_0
    SLICE_X1Y4           FDRE                                         r  MC/TC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.519    14.860    MC/CLK_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  MC/TC_reg/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X1Y4           FDRE (Setup_fdre_C_D)        0.029    15.128    MC/TC_reg
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                          -9.509    
  -------------------------------------------------------------------
                         slack                                  5.619    

Slack (MET) :             5.647ns  (required time - arrival time)
  Source:                 MC/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MC/cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.863ns  (logic 0.952ns (24.645%)  route 2.911ns (75.355%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.638     5.159    MC/CLK_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  MC/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  MC/cnt_reg[19]/Q
                         net (fo=2, routed)           0.870     6.485    MC/cnt_reg_n_0_[19]
    SLICE_X1Y6           LUT4 (Prop_lut4_I0_O)        0.124     6.609 f  MC/cnt[25]_i_6/O
                         net (fo=1, routed)           0.295     6.904    MC/cnt[25]_i_6_n_0
    SLICE_X1Y5           LUT5 (Prop_lut5_I4_O)        0.124     7.028 f  MC/cnt[25]_i_5/O
                         net (fo=1, routed)           0.431     7.460    MC/cnt[25]_i_5_n_0
    SLICE_X1Y3           LUT6 (Prop_lut6_I5_O)        0.124     7.584 f  MC/cnt[25]_i_2/O
                         net (fo=1, routed)           0.151     7.735    MC/cnt[25]_i_2_n_0
    SLICE_X1Y3           LUT6 (Prop_lut6_I0_O)        0.124     7.859 r  MC/cnt[25]_i_1/O
                         net (fo=25, routed)          1.163     9.022    MC/cnt[25]_i_1_n_0
    SLICE_X0Y7           FDRE                                         r  MC/cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.518    14.859    MC/CLK_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  MC/cnt_reg[21]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X0Y7           FDRE (Setup_fdre_C_R)       -0.429    14.669    MC/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                          -9.022    
  -------------------------------------------------------------------
                         slack                                  5.647    

Slack (MET) :             5.647ns  (required time - arrival time)
  Source:                 MC/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MC/cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.863ns  (logic 0.952ns (24.645%)  route 2.911ns (75.355%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.638     5.159    MC/CLK_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  MC/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  MC/cnt_reg[19]/Q
                         net (fo=2, routed)           0.870     6.485    MC/cnt_reg_n_0_[19]
    SLICE_X1Y6           LUT4 (Prop_lut4_I0_O)        0.124     6.609 f  MC/cnt[25]_i_6/O
                         net (fo=1, routed)           0.295     6.904    MC/cnt[25]_i_6_n_0
    SLICE_X1Y5           LUT5 (Prop_lut5_I4_O)        0.124     7.028 f  MC/cnt[25]_i_5/O
                         net (fo=1, routed)           0.431     7.460    MC/cnt[25]_i_5_n_0
    SLICE_X1Y3           LUT6 (Prop_lut6_I5_O)        0.124     7.584 f  MC/cnt[25]_i_2/O
                         net (fo=1, routed)           0.151     7.735    MC/cnt[25]_i_2_n_0
    SLICE_X1Y3           LUT6 (Prop_lut6_I0_O)        0.124     7.859 r  MC/cnt[25]_i_1/O
                         net (fo=25, routed)          1.163     9.022    MC/cnt[25]_i_1_n_0
    SLICE_X0Y7           FDRE                                         r  MC/cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.518    14.859    MC/CLK_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  MC/cnt_reg[22]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X0Y7           FDRE (Setup_fdre_C_R)       -0.429    14.669    MC/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                          -9.022    
  -------------------------------------------------------------------
                         slack                                  5.647    

Slack (MET) :             5.647ns  (required time - arrival time)
  Source:                 MC/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MC/cnt_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.863ns  (logic 0.952ns (24.645%)  route 2.911ns (75.355%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.638     5.159    MC/CLK_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  MC/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  MC/cnt_reg[19]/Q
                         net (fo=2, routed)           0.870     6.485    MC/cnt_reg_n_0_[19]
    SLICE_X1Y6           LUT4 (Prop_lut4_I0_O)        0.124     6.609 f  MC/cnt[25]_i_6/O
                         net (fo=1, routed)           0.295     6.904    MC/cnt[25]_i_6_n_0
    SLICE_X1Y5           LUT5 (Prop_lut5_I4_O)        0.124     7.028 f  MC/cnt[25]_i_5/O
                         net (fo=1, routed)           0.431     7.460    MC/cnt[25]_i_5_n_0
    SLICE_X1Y3           LUT6 (Prop_lut6_I5_O)        0.124     7.584 f  MC/cnt[25]_i_2/O
                         net (fo=1, routed)           0.151     7.735    MC/cnt[25]_i_2_n_0
    SLICE_X1Y3           LUT6 (Prop_lut6_I0_O)        0.124     7.859 r  MC/cnt[25]_i_1/O
                         net (fo=25, routed)          1.163     9.022    MC/cnt[25]_i_1_n_0
    SLICE_X0Y7           FDRE                                         r  MC/cnt_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.518    14.859    MC/CLK_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  MC/cnt_reg[23]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X0Y7           FDRE (Setup_fdre_C_R)       -0.429    14.669    MC/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                          -9.022    
  -------------------------------------------------------------------
                         slack                                  5.647    

Slack (MET) :             5.647ns  (required time - arrival time)
  Source:                 MC/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MC/cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.863ns  (logic 0.952ns (24.645%)  route 2.911ns (75.355%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.638     5.159    MC/CLK_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  MC/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  MC/cnt_reg[19]/Q
                         net (fo=2, routed)           0.870     6.485    MC/cnt_reg_n_0_[19]
    SLICE_X1Y6           LUT4 (Prop_lut4_I0_O)        0.124     6.609 f  MC/cnt[25]_i_6/O
                         net (fo=1, routed)           0.295     6.904    MC/cnt[25]_i_6_n_0
    SLICE_X1Y5           LUT5 (Prop_lut5_I4_O)        0.124     7.028 f  MC/cnt[25]_i_5/O
                         net (fo=1, routed)           0.431     7.460    MC/cnt[25]_i_5_n_0
    SLICE_X1Y3           LUT6 (Prop_lut6_I5_O)        0.124     7.584 f  MC/cnt[25]_i_2/O
                         net (fo=1, routed)           0.151     7.735    MC/cnt[25]_i_2_n_0
    SLICE_X1Y3           LUT6 (Prop_lut6_I0_O)        0.124     7.859 r  MC/cnt[25]_i_1/O
                         net (fo=25, routed)          1.163     9.022    MC/cnt[25]_i_1_n_0
    SLICE_X0Y7           FDRE                                         r  MC/cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.518    14.859    MC/CLK_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  MC/cnt_reg[24]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X0Y7           FDRE (Setup_fdre_C_R)       -0.429    14.669    MC/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                          -9.022    
  -------------------------------------------------------------------
                         slack                                  5.647    

Slack (MET) :             5.821ns  (required time - arrival time)
  Source:                 MC/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MC/cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.715ns  (logic 0.952ns (25.628%)  route 2.763ns (74.372%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.638     5.159    MC/CLK_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  MC/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  MC/cnt_reg[19]/Q
                         net (fo=2, routed)           0.870     6.485    MC/cnt_reg_n_0_[19]
    SLICE_X1Y6           LUT4 (Prop_lut4_I0_O)        0.124     6.609 f  MC/cnt[25]_i_6/O
                         net (fo=1, routed)           0.295     6.904    MC/cnt[25]_i_6_n_0
    SLICE_X1Y5           LUT5 (Prop_lut5_I4_O)        0.124     7.028 f  MC/cnt[25]_i_5/O
                         net (fo=1, routed)           0.431     7.460    MC/cnt[25]_i_5_n_0
    SLICE_X1Y3           LUT6 (Prop_lut6_I5_O)        0.124     7.584 f  MC/cnt[25]_i_2/O
                         net (fo=1, routed)           0.151     7.735    MC/cnt[25]_i_2_n_0
    SLICE_X1Y3           LUT6 (Prop_lut6_I0_O)        0.124     7.859 r  MC/cnt[25]_i_1/O
                         net (fo=25, routed)          1.015     8.874    MC/cnt[25]_i_1_n_0
    SLICE_X0Y6           FDRE                                         r  MC/cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.519    14.860    MC/CLK_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  MC/cnt_reg[17]/C
                         clock pessimism              0.299    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X0Y6           FDRE (Setup_fdre_C_R)       -0.429    14.695    MC/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                          -8.874    
  -------------------------------------------------------------------
                         slack                                  5.821    

Slack (MET) :             5.821ns  (required time - arrival time)
  Source:                 MC/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MC/cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.715ns  (logic 0.952ns (25.628%)  route 2.763ns (74.372%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.638     5.159    MC/CLK_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  MC/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  MC/cnt_reg[19]/Q
                         net (fo=2, routed)           0.870     6.485    MC/cnt_reg_n_0_[19]
    SLICE_X1Y6           LUT4 (Prop_lut4_I0_O)        0.124     6.609 f  MC/cnt[25]_i_6/O
                         net (fo=1, routed)           0.295     6.904    MC/cnt[25]_i_6_n_0
    SLICE_X1Y5           LUT5 (Prop_lut5_I4_O)        0.124     7.028 f  MC/cnt[25]_i_5/O
                         net (fo=1, routed)           0.431     7.460    MC/cnt[25]_i_5_n_0
    SLICE_X1Y3           LUT6 (Prop_lut6_I5_O)        0.124     7.584 f  MC/cnt[25]_i_2/O
                         net (fo=1, routed)           0.151     7.735    MC/cnt[25]_i_2_n_0
    SLICE_X1Y3           LUT6 (Prop_lut6_I0_O)        0.124     7.859 r  MC/cnt[25]_i_1/O
                         net (fo=25, routed)          1.015     8.874    MC/cnt[25]_i_1_n_0
    SLICE_X0Y6           FDRE                                         r  MC/cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.519    14.860    MC/CLK_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  MC/cnt_reg[18]/C
                         clock pessimism              0.299    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X0Y6           FDRE (Setup_fdre_C_R)       -0.429    14.695    MC/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                          -8.874    
  -------------------------------------------------------------------
                         slack                                  5.821    

Slack (MET) :             5.821ns  (required time - arrival time)
  Source:                 MC/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MC/cnt_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.715ns  (logic 0.952ns (25.628%)  route 2.763ns (74.372%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.638     5.159    MC/CLK_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  MC/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  MC/cnt_reg[19]/Q
                         net (fo=2, routed)           0.870     6.485    MC/cnt_reg_n_0_[19]
    SLICE_X1Y6           LUT4 (Prop_lut4_I0_O)        0.124     6.609 f  MC/cnt[25]_i_6/O
                         net (fo=1, routed)           0.295     6.904    MC/cnt[25]_i_6_n_0
    SLICE_X1Y5           LUT5 (Prop_lut5_I4_O)        0.124     7.028 f  MC/cnt[25]_i_5/O
                         net (fo=1, routed)           0.431     7.460    MC/cnt[25]_i_5_n_0
    SLICE_X1Y3           LUT6 (Prop_lut6_I5_O)        0.124     7.584 f  MC/cnt[25]_i_2/O
                         net (fo=1, routed)           0.151     7.735    MC/cnt[25]_i_2_n_0
    SLICE_X1Y3           LUT6 (Prop_lut6_I0_O)        0.124     7.859 r  MC/cnt[25]_i_1/O
                         net (fo=25, routed)          1.015     8.874    MC/cnt[25]_i_1_n_0
    SLICE_X0Y6           FDRE                                         r  MC/cnt_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.519    14.860    MC/CLK_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  MC/cnt_reg[19]/C
                         clock pessimism              0.299    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X0Y6           FDRE (Setup_fdre_C_R)       -0.429    14.695    MC/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                          -8.874    
  -------------------------------------------------------------------
                         slack                                  5.821    

Slack (MET) :             5.821ns  (required time - arrival time)
  Source:                 MC/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MC/cnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.715ns  (logic 0.952ns (25.628%)  route 2.763ns (74.372%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.638     5.159    MC/CLK_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  MC/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  MC/cnt_reg[19]/Q
                         net (fo=2, routed)           0.870     6.485    MC/cnt_reg_n_0_[19]
    SLICE_X1Y6           LUT4 (Prop_lut4_I0_O)        0.124     6.609 f  MC/cnt[25]_i_6/O
                         net (fo=1, routed)           0.295     6.904    MC/cnt[25]_i_6_n_0
    SLICE_X1Y5           LUT5 (Prop_lut5_I4_O)        0.124     7.028 f  MC/cnt[25]_i_5/O
                         net (fo=1, routed)           0.431     7.460    MC/cnt[25]_i_5_n_0
    SLICE_X1Y3           LUT6 (Prop_lut6_I5_O)        0.124     7.584 f  MC/cnt[25]_i_2/O
                         net (fo=1, routed)           0.151     7.735    MC/cnt[25]_i_2_n_0
    SLICE_X1Y3           LUT6 (Prop_lut6_I0_O)        0.124     7.859 r  MC/cnt[25]_i_1/O
                         net (fo=25, routed)          1.015     8.874    MC/cnt[25]_i_1_n_0
    SLICE_X0Y6           FDRE                                         r  MC/cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.519    14.860    MC/CLK_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  MC/cnt_reg[20]/C
                         clock pessimism              0.299    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X0Y6           FDRE (Setup_fdre_C_R)       -0.429    14.695    MC/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                          -8.874    
  -------------------------------------------------------------------
                         slack                                  5.821    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 MC/TC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TFF_Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.595     1.478    MC/CLK_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  MC/TC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  MC/TC_reg/Q
                         net (fo=1, routed)           0.158     1.777    MC/TC
    SLICE_X1Y4           LUT2 (Prop_lut2_I0_O)        0.045     1.822 r  MC/TFF_Q_i_1/O
                         net (fo=1, routed)           0.000     1.822    MC_n_0
    SLICE_X1Y4           FDRE                                         r  TFF_Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.866     1.993    CLK_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  TFF_Q_reg/C
                         clock pessimism             -0.515     1.478    
    SLICE_X1Y4           FDRE (Hold_fdre_C_D)         0.092     1.570    TFF_Q_reg
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 UDC/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UDC/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.593     1.476    UDC/clk
    SLICE_X1Y38          FDRE                                         r  UDC/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.141     1.617 f  UDC/cnt_reg[0]/Q
                         net (fo=2, routed)           0.167     1.784    UDC/cnt_reg_n_0_[0]
    SLICE_X1Y38          LUT1 (Prop_lut1_I0_O)        0.045     1.829 r  UDC/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.829    UDC/cnt[0]_i_1_n_0
    SLICE_X1Y38          FDRE                                         r  UDC/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.864     1.991    UDC/clk
    SLICE_X1Y38          FDRE                                         r  UDC/cnt_reg[0]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X1Y38          FDRE (Hold_fdre_C_D)         0.091     1.567    UDC/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 UDC/cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UDC/cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.595     1.478    UDC/clk
    SLICE_X0Y43          FDRE                                         r  UDC/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  UDC/cnt_reg[23]/Q
                         net (fo=1, routed)           0.121     1.741    UDC/cnt_reg_n_0_[23]
    SLICE_X0Y43          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.852 r  UDC/cnt_reg[21]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.852    UDC/cnt_reg[21]_i_1_n_5
    SLICE_X0Y43          FDRE                                         r  UDC/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.866     1.993    UDC/clk
    SLICE_X0Y43          FDRE                                         r  UDC/cnt_reg[23]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X0Y43          FDRE (Hold_fdre_C_D)         0.105     1.583    UDC/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 UDC/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UDC/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.593     1.476    UDC/clk
    SLICE_X0Y38          FDRE                                         r  UDC/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  UDC/cnt_reg[3]/Q
                         net (fo=1, routed)           0.121     1.739    UDC/cnt_reg_n_0_[3]
    SLICE_X0Y38          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.850 r  UDC/cnt_reg[1]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.850    UDC/cnt_reg[1]_i_1_n_5
    SLICE_X0Y38          FDRE                                         r  UDC/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.864     1.991    UDC/clk
    SLICE_X0Y38          FDRE                                         r  UDC/cnt_reg[3]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X0Y38          FDRE (Hold_fdre_C_D)         0.105     1.581    UDC/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 UDC/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UDC/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.593     1.476    UDC/clk
    SLICE_X0Y39          FDRE                                         r  UDC/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  UDC/cnt_reg[7]/Q
                         net (fo=1, routed)           0.121     1.739    UDC/cnt_reg_n_0_[7]
    SLICE_X0Y39          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.850 r  UDC/cnt_reg[5]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.850    UDC/cnt_reg[5]_i_1_n_5
    SLICE_X0Y39          FDRE                                         r  UDC/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.864     1.991    UDC/clk
    SLICE_X0Y39          FDRE                                         r  UDC/cnt_reg[7]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X0Y39          FDRE (Hold_fdre_C_D)         0.105     1.581    UDC/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 UDC/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UDC/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.594     1.477    UDC/clk
    SLICE_X0Y40          FDRE                                         r  UDC/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  UDC/cnt_reg[11]/Q
                         net (fo=1, routed)           0.121     1.740    UDC/cnt_reg_n_0_[11]
    SLICE_X0Y40          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.851 r  UDC/cnt_reg[9]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.851    UDC/cnt_reg[9]_i_1_n_5
    SLICE_X0Y40          FDRE                                         r  UDC/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.865     1.992    UDC/clk
    SLICE_X0Y40          FDRE                                         r  UDC/cnt_reg[11]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X0Y40          FDRE (Hold_fdre_C_D)         0.105     1.582    UDC/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 UDC/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UDC/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.594     1.477    UDC/clk
    SLICE_X0Y41          FDRE                                         r  UDC/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  UDC/cnt_reg[15]/Q
                         net (fo=1, routed)           0.121     1.740    UDC/cnt_reg_n_0_[15]
    SLICE_X0Y41          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.851 r  UDC/cnt_reg[13]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.851    UDC/cnt_reg[13]_i_1_n_5
    SLICE_X0Y41          FDRE                                         r  UDC/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.865     1.992    UDC/clk
    SLICE_X0Y41          FDRE                                         r  UDC/cnt_reg[15]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X0Y41          FDRE (Hold_fdre_C_D)         0.105     1.582    UDC/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 UDC/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UDC/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.594     1.477    UDC/clk
    SLICE_X0Y42          FDRE                                         r  UDC/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  UDC/cnt_reg[19]/Q
                         net (fo=1, routed)           0.121     1.740    UDC/cnt_reg_n_0_[19]
    SLICE_X0Y42          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.851 r  UDC/cnt_reg[17]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.851    UDC/cnt_reg[17]_i_1_n_5
    SLICE_X0Y42          FDRE                                         r  UDC/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.865     1.992    UDC/clk
    SLICE_X0Y42          FDRE                                         r  UDC/cnt_reg[19]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X0Y42          FDRE (Hold_fdre_C_D)         0.105     1.582    UDC/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 MC/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MC/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.595     1.478    MC/CLK_IBUF_BUFG
    SLICE_X1Y6           FDRE                                         r  MC/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141     1.619 f  MC/cnt_reg[0]/Q
                         net (fo=4, routed)           0.180     1.800    MC/cnt_reg_n_0_[0]
    SLICE_X1Y6           LUT1 (Prop_lut1_I0_O)        0.045     1.845 r  MC/cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.845    MC/cnt[0]
    SLICE_X1Y6           FDRE                                         r  MC/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.866     1.993    MC/CLK_IBUF_BUFG
    SLICE_X1Y6           FDRE                                         r  MC/cnt_reg[0]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X1Y6           FDRE (Hold_fdre_C_D)         0.091     1.569    MC/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 MC/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MC/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.595     1.478    MC/CLK_IBUF_BUFG
    SLICE_X0Y4           FDRE                                         r  MC/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  MC/cnt_reg[11]/Q
                         net (fo=2, routed)           0.133     1.752    MC/cnt_reg_n_0_[11]
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.863 r  MC/plusOp_carry__1/O[2]
                         net (fo=2, routed)           0.000     1.863    MC/data0[11]
    SLICE_X0Y4           FDRE                                         r  MC/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.866     1.993    MC/CLK_IBUF_BUFG
    SLICE_X0Y4           FDRE                                         r  MC/cnt_reg[11]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X0Y4           FDRE (Hold_fdre_C_D)         0.102     1.580    MC/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.283    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y4     MC/TC_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y6     MC/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y4     MC/cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y4     MC/cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y4     MC/cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y5     MC/cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y5     MC/cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y5     MC/cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y5     MC/cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y7     MC/cnt_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y7     MC/cnt_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y7     MC/cnt_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y7     MC/cnt_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y8     MC/cnt_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y38    UDC/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y41    UDC/cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y41    UDC/cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y41    UDC/cnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y41    UDC/cnt_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y4     MC/TC_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y6     MC/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4     MC/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4     MC/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4     MC/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     MC/cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     MC/cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     MC/cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     MC/cnt_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y6     MC/cnt_reg[17]/C



