
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000072                       # Number of seconds simulated
sim_ticks                                    71750000                       # Number of ticks simulated
final_tick                                   71750000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 137594                       # Simulator instruction rate (inst/s)
host_op_rate                                   159270                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               66321903                       # Simulator tick rate (ticks/s)
host_mem_usage                                 801888                       # Number of bytes of host memory used
host_seconds                                     1.08                       # Real time elapsed on the host
sim_insts                                      148852                       # Number of instructions simulated
sim_ops                                        172304                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     71750000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          116416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           49024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             165440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       116416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        116416                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst             1819                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              766                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2585                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst         1622522648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          683261324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2305783972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst    1622522648                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1622522648                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst        1622522648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         683261324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2305783972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        2585                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2585                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 165440                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  165440                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      71638000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2585                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     489                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     638                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     626                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     440                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          907                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    180.498346                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   121.639109                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   209.559990                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          462     50.94%     50.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          248     27.34%     78.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           92     10.14%     88.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           29      3.20%     91.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           27      2.98%     94.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           12      1.32%     95.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      0.55%     96.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      0.44%     96.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           28      3.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          907                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     69112250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               117581000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   12925000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     26735.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45485.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      2305.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2305.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    18.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.92                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1667                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 64.49                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      27712.96                       # Average gap between requests
system.mem_ctrls.pageHitRate                    64.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  3341520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1757085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 9210600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         5531760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             15740550                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               131040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        14519610                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         1938720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy               52170885                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            727.120348                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime             36675000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE        57250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       2340000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN      5048750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      32460500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN     31843500                       # Time in different power states
system.mem_ctrls_1.actEnergy                  3213000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1684980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 9246300                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         5531760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             15692670                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               131040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        14545260                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         1957440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy               52002450                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            724.772822                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime             36951000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE        56000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       2340000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN      5097000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      32354750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN     31902250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED     71750000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                   29253                       # Number of BP lookups
system.cpu.branchPred.condPredicted             20918                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              2696                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                17563                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                   11879                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             67.636509                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    3337                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                187                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             578                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                282                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              296                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          113                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     71750000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     71750000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     71750000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     71750000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload0.numSyscalls                   12                       # Number of system calls
system.cpu.workload1.numSyscalls                   12                       # Number of system calls
system.cpu.workload2.numSyscalls                   12                       # Number of system calls
system.cpu.workload3.numSyscalls                   12                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON        71750000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                           143501                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles               2004                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         174448                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       29253                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              15498                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                         48746                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    2844                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                30981                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.CacheLines                     24422                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1284                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples             120708                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.670701                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.828356                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    82338     68.21%     68.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     3470      2.87%     71.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     3469      2.87%     73.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     5234      4.34%     78.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     3099      2.57%     80.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     4714      3.91%     84.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     3143      2.60%     87.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     1195      0.99%     88.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    14046     11.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               120708                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.203852                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.215657                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   365332                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                 73926                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     32575                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                  7893                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   1916                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                12473                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   935                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                 189744                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  1689                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   1916                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   372176                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   20933                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          11243                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                     36904                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 38470                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                 187512                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents                   8387                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   4331                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  24754                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents                3                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands              225505                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                872103                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups           246314                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                64                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                208116                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    17389                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                130                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            125                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     21016                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                 6785                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                4740                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               350                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               34                       # Number of conflicting stores.
system.cpu.memDep1.insertedLoads                 6754                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep1.insertedStores                4753                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep1.conflictingLoads               352                       # Number of conflicting loads.
system.cpu.memDep1.conflictingStores               34                       # Number of conflicting stores.
system.cpu.memDep2.insertedLoads                 6715                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep2.insertedStores                4728                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep2.conflictingLoads               349                       # Number of conflicting loads.
system.cpu.memDep2.conflictingStores               17                       # Number of conflicting stores.
system.cpu.memDep3.insertedLoads                 6765                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep3.insertedStores                4735                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep3.conflictingLoads               354                       # Number of conflicting loads.
system.cpu.memDep3.conflictingStores               40                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     184476                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 186                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                    182151                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               128                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           12357                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        24639                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             14                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples        120708                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.509022                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.206365                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               68399     56.66%     56.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               11985      9.93%     66.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                8677      7.19%     73.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                8273      6.85%     80.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                7095      5.88%     86.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                5768      4.78%     91.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                5314      4.40%     95.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                2687      2.23%     97.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                2510      2.08%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          120708                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    1692     62.02%     62.02% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     62.02% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     62.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     62.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     62.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     62.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     62.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     62.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     62.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     62.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     62.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     62.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     62.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     62.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     62.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     62.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     62.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     62.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     62.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     62.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     62.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     62.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     62.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     62.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     62.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     62.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     62.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     62.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     62.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     62.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     62.02% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    551     20.20%     82.22% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   477     17.49%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                8      0.29%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 33995     74.53%     74.53% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   29      0.06%     74.59% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              1      0.00%     74.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     74.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     74.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 6951     15.24%     89.84% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                4620     10.13%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  45612                       # Type of FU issued
system.cpu.iq.FU_type_1::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_1::IntAlu                 33878     74.40%     74.40% # Type of FU issued
system.cpu.iq.FU_type_1::IntMult                   30      0.07%     74.47% # Type of FU issued
system.cpu.iq.FU_type_1::IntDiv                     0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_1::FloatAdd                   0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCmp                   0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCvt                   0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMult                  0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMultAcc               0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_1::FloatDiv                   0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMisc                  0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_1::FloatSqrt                  0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAdd                    0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAddAcc                 0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAlu                    0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCmp                    0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCvt                    0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMisc                   0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMult                   0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMultAcc                0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShift                  0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShiftAcc               0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSqrt                   0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAdd               0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAlu               0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCmp               0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCvt               0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatDiv               0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMisc              1      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMult              0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMultAcc            0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatSqrt              0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_1::MemRead                 6983     15.34%     89.80% # Type of FU issued
system.cpu.iq.FU_type_1::MemWrite                4627     10.16%     99.96% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemRead               0      0.00%     99.96% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemWrite             16      0.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::total                  45535                       # Type of FU issued
system.cpu.iq.FU_type_2::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_2::IntAlu                 33711     74.37%     74.37% # Type of FU issued
system.cpu.iq.FU_type_2::IntMult                   30      0.07%     74.43% # Type of FU issued
system.cpu.iq.FU_type_2::IntDiv                     0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_2::FloatAdd                   0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_2::FloatCmp                   0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_2::FloatCvt                   0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_2::FloatMult                  0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_2::FloatMultAcc               0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_2::FloatDiv                   0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_2::FloatMisc                  0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_2::FloatSqrt                  0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_2::SimdAdd                    0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_2::SimdAddAcc                 0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_2::SimdAlu                    0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_2::SimdCmp                    0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_2::SimdCvt                    0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_2::SimdMisc                   0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_2::SimdMult                   0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_2::SimdMultAcc                0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_2::SimdShift                  0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_2::SimdShiftAcc               0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_2::SimdSqrt                   0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_2::SimdFloatAdd               0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_2::SimdFloatAlu               0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_2::SimdFloatCmp               0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_2::SimdFloatCvt               0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_2::SimdFloatDiv               0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_2::SimdFloatMisc              1      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_2::SimdFloatMult              0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_2::SimdFloatMultAcc            0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_2::SimdFloatSqrt              0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_2::MemRead                 6954     15.34%     89.78% # Type of FU issued
system.cpu.iq.FU_type_2::MemWrite                4619     10.19%     99.96% # Type of FU issued
system.cpu.iq.FU_type_2::FloatMemRead               0      0.00%     99.96% # Type of FU issued
system.cpu.iq.FU_type_2::FloatMemWrite             16      0.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_2::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_2::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_2::total                  45331                       # Type of FU issued
system.cpu.iq.FU_type_3::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_3::IntAlu                 34002     74.45%     74.45% # Type of FU issued
system.cpu.iq.FU_type_3::IntMult                   32      0.07%     74.52% # Type of FU issued
system.cpu.iq.FU_type_3::IntDiv                     0      0.00%     74.52% # Type of FU issued
system.cpu.iq.FU_type_3::FloatAdd                   0      0.00%     74.52% # Type of FU issued
system.cpu.iq.FU_type_3::FloatCmp                   0      0.00%     74.52% # Type of FU issued
system.cpu.iq.FU_type_3::FloatCvt                   0      0.00%     74.52% # Type of FU issued
system.cpu.iq.FU_type_3::FloatMult                  0      0.00%     74.52% # Type of FU issued
system.cpu.iq.FU_type_3::FloatMultAcc               0      0.00%     74.52% # Type of FU issued
system.cpu.iq.FU_type_3::FloatDiv                   0      0.00%     74.52% # Type of FU issued
system.cpu.iq.FU_type_3::FloatMisc                  0      0.00%     74.52% # Type of FU issued
system.cpu.iq.FU_type_3::FloatSqrt                  0      0.00%     74.52% # Type of FU issued
system.cpu.iq.FU_type_3::SimdAdd                    0      0.00%     74.52% # Type of FU issued
system.cpu.iq.FU_type_3::SimdAddAcc                 0      0.00%     74.52% # Type of FU issued
system.cpu.iq.FU_type_3::SimdAlu                    0      0.00%     74.52% # Type of FU issued
system.cpu.iq.FU_type_3::SimdCmp                    0      0.00%     74.52% # Type of FU issued
system.cpu.iq.FU_type_3::SimdCvt                    0      0.00%     74.52% # Type of FU issued
system.cpu.iq.FU_type_3::SimdMisc                   0      0.00%     74.52% # Type of FU issued
system.cpu.iq.FU_type_3::SimdMult                   0      0.00%     74.52% # Type of FU issued
system.cpu.iq.FU_type_3::SimdMultAcc                0      0.00%     74.52% # Type of FU issued
system.cpu.iq.FU_type_3::SimdShift                  0      0.00%     74.52% # Type of FU issued
system.cpu.iq.FU_type_3::SimdShiftAcc               0      0.00%     74.52% # Type of FU issued
system.cpu.iq.FU_type_3::SimdSqrt                   0      0.00%     74.52% # Type of FU issued
system.cpu.iq.FU_type_3::SimdFloatAdd               0      0.00%     74.52% # Type of FU issued
system.cpu.iq.FU_type_3::SimdFloatAlu               0      0.00%     74.52% # Type of FU issued
system.cpu.iq.FU_type_3::SimdFloatCmp               0      0.00%     74.52% # Type of FU issued
system.cpu.iq.FU_type_3::SimdFloatCvt               0      0.00%     74.52% # Type of FU issued
system.cpu.iq.FU_type_3::SimdFloatDiv               0      0.00%     74.52% # Type of FU issued
system.cpu.iq.FU_type_3::SimdFloatMisc              1      0.00%     74.52% # Type of FU issued
system.cpu.iq.FU_type_3::SimdFloatMult              0      0.00%     74.52% # Type of FU issued
system.cpu.iq.FU_type_3::SimdFloatMultAcc            0      0.00%     74.52% # Type of FU issued
system.cpu.iq.FU_type_3::SimdFloatSqrt              0      0.00%     74.52% # Type of FU issued
system.cpu.iq.FU_type_3::MemRead                 7003     15.33%     89.85% # Type of FU issued
system.cpu.iq.FU_type_3::MemWrite                4619     10.11%     99.96% # Type of FU issued
system.cpu.iq.FU_type_3::FloatMemRead               0      0.00%     99.96% # Type of FU issued
system.cpu.iq.FU_type_3::FloatMemWrite             16      0.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_3::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_3::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_3::total                  45673                       # Type of FU issued
system.cpu.iq.FU_type::total                   182151      0.00%      0.00% # Type of FU issued
system.cpu.iq.rate                           1.269336                       # Inst issue rate
system.cpu.iq.fu_busy_cnt::0                      686                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::1                      630                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::2                      848                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::3                      564                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::total                 2728                       # FU busy when requested
system.cpu.iq.fu_busy_rate::0                0.003766                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::1                0.003459                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::2                0.004655                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::3                0.003096                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::total            0.014977                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads             487730                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            197071                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       178521                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                 136                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 64                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           64                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 184807                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      72                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads              547                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads          767                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           28                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          255                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           23                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           369                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread1.forwLoads              536                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread1.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread1.squashedLoads          736                       # Number of loads squashed
system.cpu.iew.lsq.thread1.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread1.memOrderViolation           31                       # Number of memory ordering violations
system.cpu.iew.lsq.thread1.squashedStores          268                       # Number of stores squashed
system.cpu.iew.lsq.thread1.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread1.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread1.rescheduledLoads           25                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread1.cacheBlocked           419                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread2.forwLoads              538                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread2.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread2.squashedLoads          697                       # Number of loads squashed
system.cpu.iew.lsq.thread2.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread2.memOrderViolation           30                       # Number of memory ordering violations
system.cpu.iew.lsq.thread2.squashedStores          243                       # Number of stores squashed
system.cpu.iew.lsq.thread2.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread2.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread2.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread2.cacheBlocked           430                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread3.forwLoads              544                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread3.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread3.squashedLoads          747                       # Number of loads squashed
system.cpu.iew.lsq.thread3.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread3.memOrderViolation           27                       # Number of memory ordering violations
system.cpu.iew.lsq.thread3.squashedStores          250                       # Number of stores squashed
system.cpu.iew.lsq.thread3.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread3.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread3.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread3.cacheBlocked           418                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   1916                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    7932                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 10136                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts              184721                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               667                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                 27019                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                18956                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                122                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    117                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  9968                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            116                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            368                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         1481                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 1849                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                180939                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts::0               6867                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::1               6906                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::2               6892                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::3               6918                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::total          27583                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1212                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp::0                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::1                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::2                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::3                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::total                      0                       # number of swp insts executed
system.cpu.iew.exec_nop::0                         10                       # number of nop insts executed
system.cpu.iew.exec_nop::1                         17                       # number of nop insts executed
system.cpu.iew.exec_nop::2                         17                       # number of nop insts executed
system.cpu.iew.exec_nop::3                         15                       # number of nop insts executed
system.cpu.iew.exec_nop::total                     59                       # number of nop insts executed
system.cpu.iew.exec_refs::0                     11466                       # number of memory reference insts executed
system.cpu.iew.exec_refs::1                     11504                       # number of memory reference insts executed
system.cpu.iew.exec_refs::2                     11496                       # number of memory reference insts executed
system.cpu.iew.exec_refs::3                     11526                       # number of memory reference insts executed
system.cpu.iew.exec_refs::total                 45992                       # number of memory reference insts executed
system.cpu.iew.exec_branches::0                  6449                       # Number of branches executed
system.cpu.iew.exec_branches::1                  6410                       # Number of branches executed
system.cpu.iew.exec_branches::2                  6373                       # Number of branches executed
system.cpu.iew.exec_branches::3                  6425                       # Number of branches executed
system.cpu.iew.exec_branches::total             25657                       # Number of branches executed
system.cpu.iew.exec_stores::0                    4599                       # Number of stores executed
system.cpu.iew.exec_stores::1                    4598                       # Number of stores executed
system.cpu.iew.exec_stores::2                    4604                       # Number of stores executed
system.cpu.iew.exec_stores::3                    4608                       # Number of stores executed
system.cpu.iew.exec_stores::total               18409                       # Number of stores executed
system.cpu.iew.exec_rate                     1.260890                       # Inst execution rate
system.cpu.iew.wb_sent::0                       44792                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::1                       44680                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::2                       44543                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::3                       44790                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::total                  178805                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count::0                      44737                       # cumulative count of insts written-back
system.cpu.iew.wb_count::1                      44618                       # cumulative count of insts written-back
system.cpu.iew.wb_count::2                      44495                       # cumulative count of insts written-back
system.cpu.iew.wb_count::3                      44735                       # cumulative count of insts written-back
system.cpu.iew.wb_count::total                 178585                       # cumulative count of insts written-back
system.cpu.iew.wb_producers::0                  23911                       # num instructions producing a value
system.cpu.iew.wb_producers::1                  23965                       # num instructions producing a value
system.cpu.iew.wb_producers::2                  23904                       # num instructions producing a value
system.cpu.iew.wb_producers::3                  24119                       # num instructions producing a value
system.cpu.iew.wb_producers::total              95899                       # num instructions producing a value
system.cpu.iew.wb_consumers::0                  47636                       # num instructions consuming a value
system.cpu.iew.wb_consumers::1                  47513                       # num instructions consuming a value
system.cpu.iew.wb_consumers::2                  47894                       # num instructions consuming a value
system.cpu.iew.wb_consumers::3                  48493                       # num instructions consuming a value
system.cpu.iew.wb_consumers::total             191536                       # num instructions consuming a value
system.cpu.iew.wb_rate::0                    0.311754                       # insts written-back per cycle
system.cpu.iew.wb_rate::1                    0.310925                       # insts written-back per cycle
system.cpu.iew.wb_rate::2                    0.310068                       # insts written-back per cycle
system.cpu.iew.wb_rate::3                    0.311740                       # insts written-back per cycle
system.cpu.iew.wb_rate::total                1.244486                       # insts written-back per cycle
system.cpu.iew.wb_fanout::0                  0.501952                       # average fanout of values written-back
system.cpu.iew.wb_fanout::1                  0.504388                       # average fanout of values written-back
system.cpu.iew.wb_fanout::2                  0.499102                       # average fanout of values written-back
system.cpu.iew.wb_fanout::3                  0.497371                       # average fanout of values written-back
system.cpu.iew.wb_fanout::total              0.500684                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           12462                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             172                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              1771                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples       120707                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.427457                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.252851                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        70908     58.74%     58.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        12918     10.70%     69.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         9472      7.85%     77.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         6477      5.37%     82.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         6058      5.02%     87.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         4643      3.85%     91.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         2977      2.47%     93.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         2330      1.93%     95.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         4924      4.08%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       120707                       # Number of insts commited each cycle
system.cpu.commit.committedInsts::0             37213                       # Number of instructions committed
system.cpu.commit.committedInsts::1             37213                       # Number of instructions committed
system.cpu.commit.committedInsts::2             37213                       # Number of instructions committed
system.cpu.commit.committedInsts::3             37213                       # Number of instructions committed
system.cpu.commit.committedInsts::total        148852                       # Number of instructions committed
system.cpu.commit.committedOps::0               43076                       # Number of ops (including micro ops) committed
system.cpu.commit.committedOps::1               43076                       # Number of ops (including micro ops) committed
system.cpu.commit.committedOps::2               43076                       # Number of ops (including micro ops) committed
system.cpu.commit.committedOps::3               43076                       # Number of ops (including micro ops) committed
system.cpu.commit.committedOps::total          172304                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count::0                      0                       # Number of s/w prefetches committed
system.cpu.commit.swp_count::1                      0                       # Number of s/w prefetches committed
system.cpu.commit.swp_count::2                      0                       # Number of s/w prefetches committed
system.cpu.commit.swp_count::3                      0                       # Number of s/w prefetches committed
system.cpu.commit.swp_count::total                  0                       # Number of s/w prefetches committed
system.cpu.commit.refs::0                       10503                       # Number of memory references committed
system.cpu.commit.refs::1                       10503                       # Number of memory references committed
system.cpu.commit.refs::2                       10503                       # Number of memory references committed
system.cpu.commit.refs::3                       10503                       # Number of memory references committed
system.cpu.commit.refs::total                   42012                       # Number of memory references committed
system.cpu.commit.loads::0                       6018                       # Number of loads committed
system.cpu.commit.loads::1                       6018                       # Number of loads committed
system.cpu.commit.loads::2                       6018                       # Number of loads committed
system.cpu.commit.loads::3                       6018                       # Number of loads committed
system.cpu.commit.loads::total                  24072                       # Number of loads committed
system.cpu.commit.membars::0                       16                       # Number of memory barriers committed
system.cpu.commit.membars::1                       16                       # Number of memory barriers committed
system.cpu.commit.membars::2                       16                       # Number of memory barriers committed
system.cpu.commit.membars::3                       16                       # Number of memory barriers committed
system.cpu.commit.membars::total                   64                       # Number of memory barriers committed
system.cpu.commit.branches::0                    6112                       # Number of branches committed
system.cpu.commit.branches::1                    6112                       # Number of branches committed
system.cpu.commit.branches::2                    6112                       # Number of branches committed
system.cpu.commit.branches::3                    6112                       # Number of branches committed
system.cpu.commit.branches::total               24448                       # Number of branches committed
system.cpu.commit.vec_insts::0                      0                       # Number of committed Vector instructions.
system.cpu.commit.vec_insts::1                      0                       # Number of committed Vector instructions.
system.cpu.commit.vec_insts::2                      0                       # Number of committed Vector instructions.
system.cpu.commit.vec_insts::3                      0                       # Number of committed Vector instructions.
system.cpu.commit.vec_insts::total                  0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts::0                      16                       # Number of committed floating point instructions.
system.cpu.commit.fp_insts::1                      16                       # Number of committed floating point instructions.
system.cpu.commit.fp_insts::2                      16                       # Number of committed floating point instructions.
system.cpu.commit.fp_insts::3                      16                       # Number of committed floating point instructions.
system.cpu.commit.fp_insts::total                  64                       # Number of committed floating point instructions.
system.cpu.commit.int_insts::0                  38950                       # Number of committed integer instructions.
system.cpu.commit.int_insts::1                  38950                       # Number of committed integer instructions.
system.cpu.commit.int_insts::2                  38950                       # Number of committed integer instructions.
system.cpu.commit.int_insts::3                  38950                       # Number of committed integer instructions.
system.cpu.commit.int_insts::total             155800                       # Number of committed integer instructions.
system.cpu.commit.function_calls::0               789                       # Number of function calls committed.
system.cpu.commit.function_calls::1               789                       # Number of function calls committed.
system.cpu.commit.function_calls::2               789                       # Number of function calls committed.
system.cpu.commit.function_calls::3               789                       # Number of function calls committed.
system.cpu.commit.function_calls::total          3156                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            32545     75.55%     75.55% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              27      0.06%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            1      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            6018     13.97%     89.59% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           4469     10.37%     99.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%     99.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.04%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             43076                       # Class of committed instruction
system.cpu.commit.op_class_1::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_1::IntAlu            32545     75.55%     75.55% # Class of committed instruction
system.cpu.commit.op_class_1::IntMult              27      0.06%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::IntDiv                0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::FloatAdd              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::FloatCmp              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::FloatCvt              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::FloatMult             0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::FloatMultAcc            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::FloatDiv              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::FloatMisc             0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::FloatSqrt             0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::SimdAdd               0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::SimdAddAcc            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::SimdAlu               0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::SimdCmp               0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::SimdCvt               0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::SimdMisc              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::SimdMult              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::SimdMultAcc            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::SimdShift             0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::SimdShiftAcc            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::SimdSqrt              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::SimdFloatAdd            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::SimdFloatAlu            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::SimdFloatCmp            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::SimdFloatCvt            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::SimdFloatDiv            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::SimdFloatMisc            1      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::SimdFloatMult            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::SimdFloatMultAcc            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::SimdFloatSqrt            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::MemRead            6018     13.97%     89.59% # Class of committed instruction
system.cpu.commit.op_class_1::MemWrite           4469     10.37%     99.96% # Class of committed instruction
system.cpu.commit.op_class_1::FloatMemRead            0      0.00%     99.96% # Class of committed instruction
system.cpu.commit.op_class_1::FloatMemWrite           16      0.04%    100.00% # Class of committed instruction
system.cpu.commit.op_class_1::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_1::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_1::total             43076                       # Class of committed instruction
system.cpu.commit.op_class_2::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_2::IntAlu            32545     75.55%     75.55% # Class of committed instruction
system.cpu.commit.op_class_2::IntMult              27      0.06%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::IntDiv                0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::FloatAdd              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::FloatCmp              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::FloatCvt              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::FloatMult             0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::FloatMultAcc            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::FloatDiv              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::FloatMisc             0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::FloatSqrt             0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::SimdAdd               0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::SimdAddAcc            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::SimdAlu               0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::SimdCmp               0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::SimdCvt               0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::SimdMisc              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::SimdMult              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::SimdMultAcc            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::SimdShift             0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::SimdShiftAcc            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::SimdSqrt              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::SimdFloatAdd            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::SimdFloatAlu            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::SimdFloatCmp            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::SimdFloatCvt            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::SimdFloatDiv            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::SimdFloatMisc            1      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::SimdFloatMult            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::SimdFloatMultAcc            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::SimdFloatSqrt            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::MemRead            6018     13.97%     89.59% # Class of committed instruction
system.cpu.commit.op_class_2::MemWrite           4469     10.37%     99.96% # Class of committed instruction
system.cpu.commit.op_class_2::FloatMemRead            0      0.00%     99.96% # Class of committed instruction
system.cpu.commit.op_class_2::FloatMemWrite           16      0.04%    100.00% # Class of committed instruction
system.cpu.commit.op_class_2::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_2::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_2::total             43076                       # Class of committed instruction
system.cpu.commit.op_class_3::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_3::IntAlu            32545     75.55%     75.55% # Class of committed instruction
system.cpu.commit.op_class_3::IntMult              27      0.06%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::IntDiv                0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::FloatAdd              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::FloatCmp              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::FloatCvt              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::FloatMult             0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::FloatMultAcc            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::FloatDiv              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::FloatMisc             0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::FloatSqrt             0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::SimdAdd               0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::SimdAddAcc            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::SimdAlu               0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::SimdCmp               0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::SimdCvt               0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::SimdMisc              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::SimdMult              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::SimdMultAcc            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::SimdShift             0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::SimdShiftAcc            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::SimdSqrt              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::SimdFloatAdd            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::SimdFloatAlu            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::SimdFloatCmp            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::SimdFloatCvt            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::SimdFloatDiv            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::SimdFloatMisc            1      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::SimdFloatMult            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::SimdFloatMultAcc            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::SimdFloatSqrt            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::MemRead            6018     13.97%     89.59% # Class of committed instruction
system.cpu.commit.op_class_3::MemWrite           4469     10.37%     99.96% # Class of committed instruction
system.cpu.commit.op_class_3::FloatMemRead            0      0.00%     99.96% # Class of committed instruction
system.cpu.commit.op_class_3::FloatMemWrite           16      0.04%    100.00% # Class of committed instruction
system.cpu.commit.op_class_3::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_3::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_3::total             43076                       # Class of committed instruction
system.cpu.commit.op_class::total              172304      0.00%      0.00% # Class of committed instruction
system.cpu.commit.bw_lim_events                  4924                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      1187902                       # The number of ROB reads
system.cpu.rob.rob_writes                      372186                       # The number of ROB writes
system.cpu.timesIdled                             861                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           22793                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts::0                    37213                       # Number of Instructions Simulated
system.cpu.committedInsts::1                    37213                       # Number of Instructions Simulated
system.cpu.committedInsts::2                    37213                       # Number of Instructions Simulated
system.cpu.committedInsts::3                    37213                       # Number of Instructions Simulated
system.cpu.committedInsts::total               148852                       # Number of Instructions Simulated
system.cpu.committedOps::0                      43076                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::1                      43076                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::2                      43076                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::3                      43076                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::total                 172304                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi::0                            3.856206                       # CPI: Cycles Per Instruction
system.cpu.cpi::1                            3.856206                       # CPI: Cycles Per Instruction
system.cpu.cpi::2                            3.856206                       # CPI: Cycles Per Instruction
system.cpu.cpi::3                            3.856206                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.964052                       # CPI: Total CPI of All Threads
system.cpu.ipc::0                            0.259322                       # IPC: Instructions Per Cycle
system.cpu.ipc::1                            0.259322                       # IPC: Instructions Per Cycle
system.cpu.ipc::2                            0.259322                       # IPC: Instructions Per Cycle
system.cpu.ipc::3                            0.259322                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.037289                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                   216042                       # number of integer regfile reads
system.cpu.int_regfile_writes                  127585                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        64                       # number of floating regfile reads
system.cpu.cc_regfile_reads                    616786                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    85130                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  336506                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    124                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     71750000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements::0            136                       # number of replacements
system.cpu.dcache.tags.replacements::1              0                       # number of replacements
system.cpu.dcache.tags.replacements::2              0                       # number of replacements
system.cpu.dcache.tags.replacements::3              0                       # number of replacements
system.cpu.dcache.tags.replacements::total          136                       # number of replacements
system.cpu.dcache.tags.tagsinuse           505.155850                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               37726                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               861                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             43.816492                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   505.155850                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.493316                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.493316                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          725                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          633                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.708008                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             80251                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            80251                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     71750000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data        21121                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           21121                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        16492                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          16492                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           53                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           53                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           60                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           60                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data         37613                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            37613                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data        37613                       # number of overall hits
system.cpu.dcache.overall_hits::total           37613                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          860                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           860                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         1100                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1100                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            9                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         1960                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1960                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         1960                       # number of overall misses
system.cpu.dcache.overall_misses::total          1960                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     73231000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     73231000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     97105391                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     97105391                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data      1051500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1051500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    170336391                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    170336391                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    170336391                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    170336391                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data        21981                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        21981                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        17592                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        17592                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           62                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           62                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           60                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           60                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data        39573                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        39573                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data        39573                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        39573                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.039125                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.039125                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.062528                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.062528                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.145161                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.145161                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.049529                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.049529                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.049529                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.049529                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 85152.325581                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 85152.325581                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 88277.628182                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 88277.628182                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 116833.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 116833.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 86906.321939                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 86906.321939                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 86906.321939                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 86906.321939                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        17012                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               324                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    52.506173                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks           49                       # number of writebacks
system.cpu.dcache.writebacks::total                49                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          333                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          333                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          766                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          766                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            9                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            9                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         1099                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1099                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         1099                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1099                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          527                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          527                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          334                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          334                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          861                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          861                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          861                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          861                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     48896000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     48896000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     32598967                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     32598967                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     81494967                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     81494967                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     81494967                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     81494967                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.023975                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023975                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.018986                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.018986                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.021757                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021757                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.021757                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021757                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 92781.783681                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 92781.783681                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 97601.697605                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 97601.697605                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 94651.529617                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 94651.529617                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 94651.529617                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 94651.529617                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     71750000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements::0           5193                       # number of replacements
system.cpu.icache.tags.replacements::1              0                       # number of replacements
system.cpu.icache.tags.replacements::2              0                       # number of replacements
system.cpu.icache.tags.replacements::3              0                       # number of replacements
system.cpu.icache.tags.replacements::total         5193                       # number of replacements
system.cpu.icache.tags.tagsinuse           386.338977                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               17939                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5688                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              3.153833                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   386.338977                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.754568                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.754568                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          495                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          271                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          224                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.966797                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             53678                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            53678                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     71750000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst        17939                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           17939                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst         17939                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            17939                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst        17939                       # number of overall hits
system.cpu.icache.overall_hits::total           17939                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         6056                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          6056                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         6056                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           6056                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         6056                       # number of overall misses
system.cpu.icache.overall_misses::total          6056                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    244619905                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    244619905                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    244619905                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    244619905                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    244619905                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    244619905                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst        23995                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        23995                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst        23995                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        23995                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst        23995                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        23995                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.252386                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.252386                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.252386                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.252386                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.252386                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.252386                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 40392.982992                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 40392.982992                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 40392.982992                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 40392.982992                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 40392.982992                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 40392.982992                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        89772                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              4027                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    22.292525                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         5193                       # number of writebacks
system.cpu.icache.writebacks::total              5193                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          368                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          368                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          368                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          368                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          368                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          368                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         5688                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5688                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         5688                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5688                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         5688                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5688                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    224540480                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    224540480                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    224540480                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    224540480                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    224540480                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    224540480                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.237049                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.237049                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.237049                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.237049                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.237049                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.237049                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 39476.174402                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 39476.174402                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 39476.174402                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 39476.174402                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 39476.174402                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 39476.174402                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED     71750000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements::0                      0                       # number of replacements
system.l2.tags.replacements::1                      0                       # number of replacements
system.l2.tags.replacements::2                      0                       # number of replacements
system.l2.tags.replacements::3                      0                       # number of replacements
system.l2.tags.replacements::total                  0                       # number of replacements
system.l2.tags.tagsinuse                  1393.967139                       # Cycle average of tags in use
system.l2.tags.total_refs                        9134                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2585                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.533462                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.inst        891.595205                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        502.371934                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.inst         0.027209                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.015331                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.042541                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2585                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          424                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2161                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.078888                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     96481                       # Number of tag accesses
system.l2.tags.data_accesses                    96481                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED     71750000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks           49                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total               49                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         5061                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5061                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                  9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     9                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst            3865                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3865                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data             72                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                72                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                  3865                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                    81                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3946                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 3865                       # number of overall hits
system.l2.overall_hits::cpu.data                   81                       # number of overall hits
system.l2.overall_hits::total                    3946                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data              325                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 325                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1823                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1823                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          455                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             455                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1823                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 780                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2603                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1823                       # number of overall misses
system.l2.overall_misses::cpu.data                780                       # number of overall misses
system.l2.overall_misses::total                  2603                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     31964500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      31964500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    172812500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    172812500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     47265000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     47265000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     172812500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      79229500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        252042000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    172812500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     79229500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       252042000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks           49                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total           49                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         5061                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5061                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            334                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               334                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         5688                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           5688                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data          527                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           527                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              5688                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               861                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 6549                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             5688                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              861                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                6549                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.973054                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.973054                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.320499                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.320499                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.863378                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.863378                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.320499                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.905923                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.397465                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.320499                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.905923                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.397465                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 98352.307692                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98352.307692                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 94795.666484                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 94795.666484                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 103879.120879                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103879.120879                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 94795.666484                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 101576.282051                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96827.506723                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 94795.666484                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 101576.282051                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96827.506723                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadCleanReq_mshr_hits::cpu.inst            4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             4                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data           14                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           14                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu.data               14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  18                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu.data              14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 18                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::cpu.data          325                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            325                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1819                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1819                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          441                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          441                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1819                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            766                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2585                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1819                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           766                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2585                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data     28714500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     28714500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    154352000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    154352000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     41308000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     41308000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    154352000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     70022500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    224374500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    154352000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     70022500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    224374500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.973054                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.973054                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.319796                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.319796                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.836812                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.836812                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.319796                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.889663                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.394717                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.319796                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.889663                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.394717                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 88352.307692                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88352.307692                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 84855.415063                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84855.415063                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 93668.934240                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93668.934240                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 84855.415063                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 91413.185379                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86798.646035                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 84855.415063                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 91413.185379                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86798.646035                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          2585                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED     71750000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2260                       # Transaction distribution
system.membus.trans_dist::ReadExReq               325                       # Transaction distribution
system.membus.trans_dist::ReadExResp              325                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2260                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         5170                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5170                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       165440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  165440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2585                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2585    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2585                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3372000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy           13817000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             19.3                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        11878                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests         5396                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests          141                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED     71750000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              6215                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty           49                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5193                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              87                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              334                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             334                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          5688                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          527                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        16569                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         1858                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 18427                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       696384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        58240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 754624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             6549                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.031761                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.175375                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   6341     96.82%     96.82% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    208      3.18%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               6549                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           11181000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             15.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           8534495                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization            11.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1300981                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
