// Seed: 3954454742
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_12;
  always if (1) id_4 = id_8;
endmodule
module module_1 (
    input logic id_0,
    input tri   id_1
);
  if (id_0) begin
    assign id_3 = +(id_3);
    wire id_4;
    begin
      tri id_5, id_6;
      assign id_5 = 1'b0;
      begin
        wire id_7;
      end
    end
  end else begin
    begin
      assign id_8 = ~1;
    end
  end
  assign id_9 = 1'b0 - id_1;
  always id_9 <= 1;
  always $display(1);
  always id_9 <= id_0;
  wire id_10;
  module_0(
      id_10, id_10, id_10, id_10, id_10, id_10, id_10, id_10, id_10, id_10, id_10
  );
endmodule
