WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2596411 heartbeat IPC: 3.851 cumulative IPC: 3.851 (Simulation time: 00 hr 00 min 15 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5192252 heartbeat IPC: 3.852 cumulative IPC: 3.852 (Simulation time: 00 hr 00 min 31 sec)
Warmup finished CPU 0 instructions: 25000001 cycles: 6489784 cumulative IPC: 3.852 (Simulation time: 00 hr 00 min 38 sec)
Warmup complete CPU 0 instructions: 25000001 cycles: 6489784 cumulative IPC: 3.852 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 7964199 heartbeat IPC: 3.608 cumulative IPC: 3.391 (Simulation time: 00 hr 00 min 48 sec)
Heartbeat CPU 0 instructions: 40000001 cycles: 10908275 heartbeat IPC: 3.397 cumulative IPC: 3.395 (Simulation time: 00 hr 01 min 07 sec)
Heartbeat CPU 0 instructions: 50000004 cycles: 13855930 heartbeat IPC: 3.393 cumulative IPC: 3.394 (Simulation time: 00 hr 01 min 26 sec)
Heartbeat CPU 0 instructions: 60000000 cycles: 16796973 heartbeat IPC: 3.4 cumulative IPC: 3.396 (Simulation time: 00 hr 01 min 44 sec)
Heartbeat CPU 0 instructions: 70000004 cycles: 19731924 heartbeat IPC: 3.407 cumulative IPC: 3.398 (Simulation time: 00 hr 02 min 03 sec)
Heartbeat CPU 0 instructions: 80000004 cycles: 22667916 heartbeat IPC: 3.406 cumulative IPC: 3.4 (Simulation time: 00 hr 02 min 22 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 25607951 heartbeat IPC: 3.401 cumulative IPC: 3.4 (Simulation time: 00 hr 02 min 41 sec)
Heartbeat CPU 0 instructions: 100000001 cycles: 28543504 heartbeat IPC: 3.407 cumulative IPC: 3.401 (Simulation time: 00 hr 02 min 59 sec)
*** Reached end of trace: (0, "../traces/secret_traces/crypto/crypto34.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000003 cycles: 31476957 heartbeat IPC: 3.409 cumulative IPC: 3.402 (Simulation time: 00 hr 03 min 18 sec)
Heartbeat CPU 0 instructions: 120000001 cycles: 34404521 heartbeat IPC: 3.416 cumulative IPC: 3.403 (Simulation time: 00 hr 03 min 37 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 29377523 cumulative IPC: 3.404 (Simulation time: 00 hr 03 min 46 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 29377523 cumulative IPC: 3.404 (Simulation time: 00 hr 03 min 46 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/crypto/crypto34.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 3.404 instructions: 100000003 cycles: 29377523
CPU 0 Branch Prediction Accuracy: 99.03% MPKI: 2.221 Average ROB Occupancy at Mispredict: 33.73
Branch type MPKI
BRANCH_DIRECT_JUMP: 6e-05
BRANCH_INDIRECT: 0.208
BRANCH_CONDITIONAL: 2
BRANCH_DIRECT_CALL: 4e-05
BRANCH_INDIRECT_CALL: 0.00812
BRANCH_RETURN: 0.00338

LLC TOTAL        ACCESS:      28998 HIT:      17232 MISS:      11766
LLC LOAD         ACCESS:       3089 HIT:        645 MISS:       2444
LLC RFO          ACCESS:      12819 HIT:       3502 MISS:       9317
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      13084 HIT:      13084 MISS:          0
LLC TRANSLATION  ACCESS:          6 HIT:          1 MISS:          5
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 64.49 cycles
cpu0_DTLB TOTAL        ACCESS:   11005439 HIT:   10996624 MISS:       8815
cpu0_DTLB LOAD         ACCESS:   11005439 HIT:   10996624 MISS:       8815
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 6.939 cycles
cpu0_ITLB TOTAL        ACCESS:     136078 HIT:     129707 MISS:       6371
cpu0_ITLB LOAD         ACCESS:     136078 HIT:     129707 MISS:       6371
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 2.204 cycles
cpu0_L1D TOTAL        ACCESS:   11974906 HIT:   11841110 MISS:     133796
cpu0_L1D LOAD         ACCESS:    9639249 HIT:    9606118 MISS:      33131
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    2335469 HIT:    2234810 MISS:     100659
cpu0_L1D TRANSLATION  ACCESS:        188 HIT:        182 MISS:          6
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 6.927 cycles
cpu0_L1I TOTAL        ACCESS:     151667 HIT:      93868 MISS:      57799
cpu0_L1I LOAD         ACCESS:     151667 HIT:      93868 MISS:      57799
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 5.434 cycles
cpu0_L2C TOTAL        ACCESS:      82111 HIT:      66189 MISS:      15922
cpu0_L2C LOAD         ACCESS:      51774 HIT:      48685 MISS:       3089
cpu0_L2C RFO          ACCESS:      13250 HIT:        431 MISS:      12819
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      17081 HIT:      17073 MISS:          8
cpu0_L2C TRANSLATION  ACCESS:          6 HIT:          0 MISS:          6
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 68.39 cycles
cpu0_STLB TOTAL        ACCESS:       7275 HIT:       7087 MISS:        188
cpu0_STLB LOAD         ACCESS:       7275 HIT:       7087 MISS:        188
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 211.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      11620
  ROW_BUFFER_MISS:        146
 AVG DBUS CONGESTED CYCLE: 3.326
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
