// Seed: 2878885287
`timescale 1 ps / 1 ps
module module_0 (
    input id_0,
    output logic id_1
);
  logic id_2 = 1;
  reg   id_3;
  type_9(
      id_4, 1, 1, 1, 1
  );
  initial begin : id_5
    id_3 <= 1;
  end
endmodule
