<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.13.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: Data Fields - Variables</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.13.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('functions_vars_r.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="contents">
<div class="textblock">Here is a list of all variables with links to the structures/unions they belong to:</div>

<h3><a id="index_r" name="index_r"></a>- r -</h3><ul>
<li>R&#160;:&#160;<a class="el" href="structDDRCTL__Type.html#aa619c8b928798b3e3ed495c6a131dfb4">DDRCTL_Type</a></li>
<li>r&#160;:&#160;<a class="el" href="uniondisplay__color__32b.html#ad0aa237c13d4930e733e9d29377e34cb">display_color_32b</a></li>
<li>R2SK&#160;:&#160;<a class="el" href="structRNG__Type.html#aa1e2b8fea68e4789d34e179743cde70a">RNG_Type</a></li>
<li>ram_base&#160;:&#160;<a class="el" href="structmcan__msg__buf__attr__t.html#a11c5af70be26a34fd3b5456f26a12a3f">mcan_msg_buf_attr_t</a></li>
<li>ram_config&#160;:&#160;<a class="el" href="structmcan__config__struct.html#a247db2e48995db6455b8a2390ecfd07a">mcan_config_struct</a></li>
<li>RAM_SIZE&#160;:&#160;<a class="el" href="structESC__Type.html#acc7a4c02f3e00c36bf662ec02c13ba44">ESC_Type</a></li>
<li>ram_size&#160;:&#160;<a class="el" href="structmcan__msg__buf__attr__t.html#a94ae66721ee5ee9c5c586dc7141228a8">mcan_msg_buf_attr_t</a>, <a class="el" href="structxpi__ram__config__option__t.html#a4a95e471c4935f6929c140e1ac421fd4">xpi_ram_config_option_t</a></li>
<li>RANKCTL&#160;:&#160;<a class="el" href="structDDRCTL__Type.html#ae96b2557cf6b45c517182d758c95969d">DDRCTL_Type</a></li>
<li>rate&#160;:&#160;<a class="el" href="structmipi__phy__clk__reg.html#a40f85a7ebba6f3c747f0303358dad0ec">mipi_phy_clk_reg</a></li>
<li>rate_lvds&#160;:&#160;<a class="el" href="structlvds__phy__clk__reg.html#a977ada2b515506e26e4af69fcd7db0d0">lvds_phy_clk_reg</a></li>
<li>RBR&#160;:&#160;<a class="el" href="structUART__Type.html#a5f4e5c9268ce70e111d6979d3193978c">UART_Type</a></li>
<li>rbs1&#160;:&#160;<a class="el" href="structenet__rx__desc__t.html#a9c3faa59a87c8ed1591d79cf5e9af11f">enet_rx_desc_t</a></li>
<li>rbs2&#160;:&#160;<a class="el" href="structenet__rx__desc__t.html#a0b834e84db8b3ac9c71eb8ed42e5f65f">enet_rx_desc_t</a></li>
<li>RBUF&#160;:&#160;<a class="el" href="structCAN__Type.html#aacb610f80157d25b8094045dff391e2a">CAN_Type</a></li>
<li>RC24M&#160;:&#160;<a class="el" href="structPCFG__Type.html#ad9b8a99e2d52df9d1c5744ed3ffe4d5d">PCFG_Type</a></li>
<li>RC24M_TRACK&#160;:&#160;<a class="el" href="structPCFG__Type.html#ab9cd8312c4740f6409083bef26cb707f">PCFG_Type</a></li>
<li>RCAL_CTRL&#160;:&#160;<a class="el" href="structMIPI__DSI__PHY__Type.html#a7de2357365f230b65810dfe76cea1118">MIPI_DSI_PHY_Type</a></li>
<li>rch&#160;:&#160;<a class="el" href="structenet__rx__desc__t.html#a9e83dd4fe367cbc30537bda994fc5901">enet_rx_desc_t</a></li>
<li>rcmd_end0&#160;:&#160;<a class="el" href="structppi__cs__pin__config__t.html#aa8c4fbe0ae952e6437ef4bbf615fe2d7">ppi_cs_pin_config_t</a></li>
<li>rcmd_end1&#160;:&#160;<a class="el" href="structppi__cs__pin__config__t.html#aab80914b9f224c32facd17777199e09f">ppi_cs_pin_config_t</a></li>
<li>rcmd_start0&#160;:&#160;<a class="el" href="structppi__cs__pin__config__t.html#a7589655dad68083acbe4390e45b8532b">ppi_cs_pin_config_t</a></li>
<li>rcmd_start1&#160;:&#160;<a class="el" href="structppi__cs__pin__config__t.html#a55d7b932cfcd86e320da093299bba2b9">ppi_cs_pin_config_t</a></li>
<li>RCV_TIME&#160;:&#160;<a class="el" href="structESC__Type.html#aace557a8b66dec48ba0da728912ec2b8">ESC_Type</a></li>
<li>RCV_TIME_LM&#160;:&#160;<a class="el" href="structESC__Type.html#ad53aefc2e107aaaf0c34bd967c2a91b0">ESC_Type</a></li>
<li>RCVT_ECAT_PU&#160;:&#160;<a class="el" href="structESC__Type.html#a563ffc69a752d55f89dd9d11c15232e6">ESC_Type</a></li>
<li>RD_TRANS_CNT&#160;:&#160;<a class="el" href="structSPI__Type.html#aaea0e9c6bba1b05cc0a2d5e0881a5179">SPI_Type</a></li>
<li>rdata&#160;:&#160;<a class="el" href="structhpm__pmbus__slave__cfg__t.html#a4dae29460929757801ac4bf76671a99b">hpm_pmbus_slave_cfg_t</a></li>
<li>RDC_CTL&#160;:&#160;<a class="el" href="structRDC__Type.html#a5457dd66bbaa5eee13d8e3f03ccb0e0b">RDC_Type</a></li>
<li>rdes0&#160;:&#160;<a class="el" href="structenet__rx__desc__t.html#a3eb1ce7ef623d87ed32c8dcc80efe77c">enet_rx_desc_t</a></li>
<li>rdes0_bm&#160;:&#160;<a class="el" href="structenet__rx__desc__t.html#a9449748cbc81115cc985c01f160b402f">enet_rx_desc_t</a></li>
<li>rdes1&#160;:&#160;<a class="el" href="structenet__rx__desc__t.html#a96565948d022f02b8a62a6e88e075f7d">enet_rx_desc_t</a></li>
<li>rdes1_bm&#160;:&#160;<a class="el" href="structenet__rx__desc__t.html#a2113e26d2c1f15a6dcb00fde0c4d65d6">enet_rx_desc_t</a></li>
<li>rdes2&#160;:&#160;<a class="el" href="structenet__rx__desc__t.html#a8f6c72c3bda8d79e8136d7d74c7d537d">enet_rx_desc_t</a></li>
<li>rdes2_bm&#160;:&#160;<a class="el" href="structenet__rx__desc__t.html#a5f30e0b1816fd493b36ec9a46491a754">enet_rx_desc_t</a></li>
<li>rdes3&#160;:&#160;<a class="el" href="structenet__rx__desc__t.html#a624e2d8750889ac0a17f7b7b191c6b42">enet_rx_desc_t</a></li>
<li>rdes3_bm&#160;:&#160;<a class="el" href="structenet__rx__desc__t.html#aef4920e8df76d3fbf1cdbd649b03992e">enet_rx_desc_t</a></li>
<li>rdes4&#160;:&#160;<a class="el" href="structenet__rx__desc__t.html#a2c3acdc28f9959119ad2bd960702a52f">enet_rx_desc_t</a></li>
<li>rdes4_bm&#160;:&#160;<a class="el" href="structenet__rx__desc__t.html#a4febd111c2f8da4d056b5a355f8ea507">enet_rx_desc_t</a></li>
<li>rdes5_bm&#160;:&#160;<a class="el" href="structenet__rx__desc__t.html#ad1e65dd058319a53fa3a119d99556b97">enet_rx_desc_t</a></li>
<li>rdes6_bm&#160;:&#160;<a class="el" href="structenet__rx__desc__t.html#a497f87c5a6daf36d0b787af67b57443d">enet_rx_desc_t</a></li>
<li>rdes7_bm&#160;:&#160;<a class="el" href="structenet__rx__desc__t.html#a89118e76fa77c1f4c5f719489fdda3fb">enet_rx_desc_t</a></li>
<li>RDIMMCR0&#160;:&#160;<a class="el" href="structDDRPHY__Type.html#a161c4a962a9df1e4a05fd08be66d6afb">DDRPHY_Type</a></li>
<li>RDIMMCR1&#160;:&#160;<a class="el" href="structDDRPHY__Type.html#a97ec597a2141d547c9eb371f93720dc0">DDRPHY_Type</a></li>
<li>RDIMMGCR0&#160;:&#160;<a class="el" href="structDDRPHY__Type.html#a3b353ac4653b912ce5036e4a383f2b0c">DDRPHY_Type</a></li>
<li>RDIMMGCR1&#160;:&#160;<a class="el" href="structDDRPHY__Type.html#a12074d9c8d055e67ecfa18921aa1de56">DDRPHY_Type</a></li>
<li>re&#160;:&#160;<a class="el" href="structenet__rx__desc__t.html#a8b96d227aa8683e0034eccb33d17e853">enet_rx_desc_t</a></li>
<li>re_tuning_modes&#160;:&#160;<a class="el" href="structsdxc__capabilities__t.html#a57c074321b98ae82fab3d053f5c47605">sdxc_capabilities_t</a></li>
<li>read&#160;:&#160;<a class="el" href="structhpm__pmbus__complete__cb__cfg__t.html#a5aec65b937b7b75444c4d2e8840fd68d">hpm_pmbus_complete_cb_cfg_t</a>, <a class="el" href="structsdcard__spi__interface__t.html#a637e7e783ab571e07e52f7468cecdb17">sdcard_spi_interface_t</a>, <a class="el" href="structxpi__nor__driver__interface__t.html#a95dfb7ab37dc5e0649dbfe1241b69561">xpi_nor_driver_interface_t</a></li>
<li>read_access_ctrl&#160;:&#160;<a class="el" href="structpmp__entry__struct.html#aa6266e9208f34af3f611edf47486a2ad">pmp_entry_struct</a></li>
<li>read_afer_write&#160;:&#160;<a class="el" href="unionsdio__cmd52__arg__t.html#a020a6f058d84fb99f5d369603e7e8e86">sdio_cmd52_arg_t</a></li>
<li>read_cmd&#160;:&#160;<a class="el" href="structhpm__sfdp__read__para__t.html#a9a0d2218802b01cc635396e7b476ce42">hpm_sfdp_read_para_t</a></li>
<li>READ_CONTROL&#160;:&#160;<a class="el" href="structKEYM__Type.html#a70e4370c697c76a7f51eb1aa65917522">KEYM_Type</a></li>
<li>read_current_vdd_max&#160;:&#160;<a class="el" href="structemmc__csd__t.html#a5398ae2570c0146c4a05ddcba93da2b3">emmc_csd_t</a></li>
<li>read_current_vdd_min&#160;:&#160;<a class="el" href="structemmc__csd__t.html#a2704a7d0fbbf8e38fe9b3b9b3876bfd6">emmc_csd_t</a></li>
<li>read_dummy_cycles&#160;:&#160;<a class="el" href="structxpi__ram__config__option__t.html#a005245f79fa00ac3fd387046448a64af">xpi_ram_config_option_t</a></li>
<li>read_from_ip&#160;:&#160;<a class="el" href="structotp__driver__interface__t.html#a92fd7dd5018ef7a921aeea93a9aae11b">otp_driver_interface_t</a></li>
<li>read_from_shadow&#160;:&#160;<a class="el" href="structotp__driver__interface__t.html#abfa3f2912a61928082aec66b7a2188d4">otp_driver_interface_t</a></li>
<li>read_transaction_type&#160;:&#160;<a class="el" href="structhpm__pmbus__cmd__param__t.html#aadde6ee1b3362d68795a0941783ca7ff">hpm_pmbus_cmd_param_t</a></li>
<li>READEN&#160;:&#160;<a class="el" href="structHALL__Type.html#aa931f717632ea9751a55df38068819a7">HALL_Type</a>, <a class="el" href="structQEI__Type.html#a5cacce5afd9c5b2264d5e54f138526c1">QEI_Type</a>, <a class="el" href="structQEIV2__Type.html#a9d5e5a9155c65382d0038250b1753989">QEIV2_Type</a></li>
<li>ready&#160;:&#160;<a class="el" href="unionsdio__cmd5__resp__t.html#ab5ebbdd3e2d95e122e2ad331358087c2">sdio_cmd5_resp_t</a></li>
<li>ready_flags&#160;:&#160;<a class="el" href="structsdio__cccr__t.html#a5a4b76015a5d43bcbc9283bcaf9b74c4">sdio_cccr_t</a></li>
<li>ready_for_data&#160;:&#160;<a class="el" href="unionemmc__card__status__t.html#ad76cd5e8ec5db4b505ba79d7de9a04b7">emmc_card_status_t</a>, <a class="el" href="unionsdmmc__r1__status__t.html#a182148ab85fb27142d7cd0d4505c5e11">sdmmc_r1_status_t</a></li>
<li>real&#160;:&#160;<a class="el" href="structffa__complex__q15__t.html#a3dc0f9132b73727994d990ddc86b694e">ffa_complex_q15_t</a>, <a class="el" href="structffa__complex__q31__t.html#af3ce8d48ea7fde54d98e179dd7714187">ffa_complex_q31_t</a></li>
<li>receive_error_count&#160;:&#160;<a class="el" href="structmcan__error__count__struct.html#a7f53111e05de5e21c0953cd097ab0ed3">mcan_error_count_struct</a></li>
<li>receive_error_passive&#160;:&#160;<a class="el" href="structmcan__error__count__struct.html#a375eebdc23cd757ce1400eadfdadeb1d">mcan_error_count_struct</a></li>
<li>RECNT&#160;:&#160;<a class="el" href="structCAN__Type.html#ac568430e7b3e1a3ada9c02432953232e">CAN_Type</a></li>
<li>rectify_signal_sel&#160;:&#160;<a class="el" href="structrdc__input__cfg.html#a43863620a2cad1e38cacab43b5b89edf">rdc_input_cfg</a></li>
<li>ref_crc&#160;:&#160;<a class="el" href="structgwc__ch__config.html#a4967c7c0d6d97a8229c62594f77db1ed">gwc_ch_config</a></li>
<li>ref_id&#160;:&#160;<a class="el" href="structmcl__loop__t.html#a819fe0066c80269091609467d028803c">mcl_loop_t</a></li>
<li>ref_iq&#160;:&#160;<a class="el" href="structmcl__loop__t.html#a5e0a9eb12006b28b55841cb537eedf51">mcl_loop_t</a></li>
<li>REF_MSG&#160;:&#160;<a class="el" href="structCAN__Type.html#aa73cc515316baae5b47939f96ffe11cc">CAN_Type</a></li>
<li>ref_position&#160;:&#160;<a class="el" href="structmcl__loop__t.html#ab6446c7e69dbcb59dfcecb531b2e87a1">mcl_loop_t</a></li>
<li>REF_PROT&#160;:&#160;<a class="el" href="structEWDG__Type.html#a53617c7d36ff8046a2f6bdc5314312f4">EWDG_Type</a></li>
<li>ref_speed&#160;:&#160;<a class="el" href="structmcl__loop__t.html#aedc629f8ccd62bec76cc6159c0187cc7">mcl_loop_t</a></li>
<li>REF_TIME&#160;:&#160;<a class="el" href="structEWDG__Type.html#a035717c38649fee36c47eac229f00c3b">EWDG_Type</a></li>
<li>refclk_div&#160;:&#160;<a class="el" href="structlvds__phy__clk__reg.html#a85bc7222297ed352041edf6ac194e4cc">lvds_phy_clk_reg</a></li>
<li>REFCRC&#160;:&#160;<a class="el" href="structGWC__Type.html#a558cce01ea8a841eefa28f4e635fd45e">GWC_Type</a></li>
<li>reference&#160;:&#160;<a class="el" href="structmonitor__config.html#ac8f1fa04ad166c999f8a0fcaf3bbbd8d">monitor_config</a>, <a class="el" href="structpcfg__irc24m__config__t.html#a22ab4f56a12a20c067cb1c535e035fc7">pcfg_irc24m_config_t</a></li>
<li>refin&#160;:&#160;<a class="el" href="structcrc__channel__config.html#a0523e4b3f5a19f7a4606341ae72c6e35">crc_channel_config</a></li>
<li>refout&#160;:&#160;<a class="el" href="structcrc__channel__config.html#a90e4e757d9c4837007791a1d8332d767">crc_channel_config</a></li>
<li>refresh_count&#160;:&#160;<a class="el" href="structfemc__sdram__config__t.html#a37b5b15f8b0315bc2e9ccfccbb611c48">femc_sdram_config_t</a></li>
<li>refresh_in_ms&#160;:&#160;<a class="el" href="structfemc__sdram__config__t.html#a28fd59e837e84e6b4c477046d755b7c4">femc_sdram_config_t</a></li>
<li>refresh_period_in_bus_cycles&#160;:&#160;<a class="el" href="structewdg__func__ctrl__config__t.html#ac3ef1e8b2a6638e968908031948edf0f">ewdg_func_ctrl_config_t</a></li>
<li>refresh_recover_in_ns&#160;:&#160;<a class="el" href="structfemc__sdram__config__t.html#a8748fd167bf3c71777111c78d9629706">femc_sdram_config_t</a></li>
<li>refresh_to_refresh_in_ns&#160;:&#160;<a class="el" href="structfemc__sdram__config__t.html#adefc7c1e8230866b0a3afa1576b6609c">femc_sdram_config_t</a></li>
<li>refresh_unlock_method&#160;:&#160;<a class="el" href="structewdg__func__ctrl__config__t.html#a44a895c3a75a37a80c88bfc83f101735">ewdg_func_ctrl_config_t</a></li>
<li>refresh_unlock_password&#160;:&#160;<a class="el" href="structewdg__func__ctrl__config__t.html#afd1318047e3c2d363738ff1e25cfadf5">ewdg_func_ctrl_config_t</a></li>
<li>reg&#160;:&#160;<a class="el" href="structlvds__phy__clk__param.html#a0a7030a4fd286f68808f047ed597c8f6">lvds_phy_clk_param</a>, <a class="el" href="structmt9m114__reg__t.html#a748a07ef439627916605eac2d83974f9">mt9m114_reg_t</a></li>
<li>reg_addr&#160;:&#160;<a class="el" href="unionsdio__cmd52__arg__t.html#a1b218a221646d5c1650e2632b19dd84e">sdio_cmd52_arg_t</a>, <a class="el" href="unionsdio__cmd53__arg__t.html#aaa259da3326b889545607cb140b34e6f">sdio_cmd53_arg_t</a></li>
<li>reg_val&#160;:&#160;<a class="el" href="unionmcan__filter__config__struct.html#a98b6364a0bcfb2f7c65457ac4c3bebe1">mcan_filter_config_struct</a>, <a class="el" href="unionmcan__rx__fifo__or__buf__elem__config__struct.html#a2c71d7e2e782003ff1041298d9e2eb73">mcan_rx_fifo_or_buf_elem_config_struct</a>, <a class="el" href="unionmcan__rxfifo__config__struct.html#ac0bb77c07cc3e624911c5787b1c49d01">mcan_rxfifo_config_struct</a>, <a class="el" href="unionmcan__tx__evt__fifo__config__t.html#aaf8c2c7c151be68e5940a00ab15eeece">mcan_tx_evt_fifo_config_t</a>, <a class="el" href="unionmcan__txbuf__config__struct.html#a462a73fd8373ee39d9480bc286e8f917">mcan_txbuf_config_struct</a></li>
<li>REG_WEN&#160;:&#160;<a class="el" href="structESC__Type.html#ab7b4b054b3d12107e37d4965b22646bb">ESC_Type</a></li>
<li>REG_WP&#160;:&#160;<a class="el" href="structESC__Type.html#a70797b6bf8f85f4b3cabf7ddcc9b2ffa">ESC_Type</a></li>
<li>regaddr&#160;:&#160;<a class="el" href="structov5640__reg__val__t.html#a43e8511490187ca0ea4ac3374817d3f7">ov5640_reg_val_t</a></li>
<li>REGION&#160;:&#160;<a class="el" href="structOTP__Type.html#a3d712b1b48b2daef9461c390645c89d4">OTP_Type</a></li>
<li>region_end&#160;:&#160;<a class="el" href="structexip__region__context__t.html#a52bfb988bc8db8175e921968eabdf487">exip_region_context_t</a></li>
<li>region_start&#160;:&#160;<a class="el" href="structexip__region__context__t.html#a807894c609f90a9bf1b27a41d4ae0128">exip_region_context_t</a></li>
<li>regs&#160;:&#160;<a class="el" href="structusb__device__handle__t.html#a72eb661bf7af3166f132d3e8cea50d89">usb_device_handle_t</a></li>
<li>regval&#160;:&#160;<a class="el" href="structov5640__reg__val__t.html#aaf0e7a445e3b6a29cc64097ccca05546">ov5640_reg_val_t</a></li>
<li>reh_in_ns&#160;:&#160;<a class="el" href="structppi__async__sram__config__t.html#aa66d94b6498444bb4e6b3405b9556b84">ppi_async_sram_config_t</a></li>
<li>reject_remote_ext_frame&#160;:&#160;<a class="el" href="structmcan__global__filter__config__struct.html#a5e5543ef45c2ba0bdff968c6048c3324">mcan_global_filter_config_struct</a></li>
<li>reject_remote_std_frame&#160;:&#160;<a class="el" href="structmcan__global__filter__config__struct.html#a58d303c0277e5fbfe3764f91e2987794">mcan_global_filter_config_struct</a></li>
<li>rel_ctrl_pin&#160;:&#160;<a class="el" href="structppi__async__sram__config__t.html#a1aa8b022dd0e9d419e32bca53bed4066">ppi_async_sram_config_t</a></li>
<li>rel_in_ns&#160;:&#160;<a class="el" href="structppi__async__sram__config__t.html#a2542ec1580348867e13044d4cc4be772">ppi_async_sram_config_t</a></li>
<li>reliable_write_sector_count&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#a956a47567789cf22736763583ea380e3">emmc_ext_csd_t</a></li>
<li>reload&#160;:&#160;<a class="el" href="structgptmr__channel__config.html#ac50f7a8f07d5e9f214ac8fb4a71b0b36">gptmr_channel_config</a>, <a class="el" href="structotp__driver__interface__t.html#a3cbfa633a70930c7c6c39f025cbbfb8e">otp_driver_interface_t</a></li>
<li>remain_size&#160;:&#160;<a class="el" href="structe2p__t.html#a07e9876022159bf089c3117bb08e2e24">e2p_t</a></li>
<li>remap_config&#160;:&#160;<a class="el" href="structexip__driver__interface__t.html#a7139cb55bafbe3b3ac345ae359faa6ee">exip_driver_interface_t</a></li>
<li>remap_disable&#160;:&#160;<a class="el" href="structexip__driver__interface__t.html#ac6a7c2571653e33b2507d94839c9f4bf">exip_driver_interface_t</a></li>
<li>remap_enabled&#160;:&#160;<a class="el" href="structexip__driver__interface__t.html#ae0c8a86f12369a37536ffc9e0b23cf34">exip_driver_interface_t</a></li>
<li>req_ctrl&#160;:&#160;<a class="el" href="structdma__linked__descriptor.html#acdd424b68b33bc8e51ec8694bd02a160">dma_linked_descriptor</a></li>
<li>rer&#160;:&#160;<a class="el" href="structenet__rx__desc__t.html#a5087ff7bc557c80b8d7fb9a68fba5947">enet_rx_desc_t</a></li>
<li>res&#160;:&#160;<a class="el" href="structadc12__config__t.html#ae26875a88b71650932ea3c117db16215">adc12_config_t</a>, <a class="el" href="structadc16__config__t.html#a2dd7127b8b41bcd8097e455759afc589">adc16_config_t</a>, <a class="el" href="structmcl__control__smc__cfg__t.html#a0b82eef78f3d146a4e40e011b2082fae">mcl_control_smc_cfg_t</a>, <a class="el" href="structphysical__motor__q__t.html#af2a629905ce227ee087b5d255a4a8e52">physical_motor_q_t</a>, <a class="el" href="structphysical__motor__t.html#a6a541dfeb482a4fbefa580c05136f5d7">physical_motor_t</a></li>
<li>res_select&#160;:&#160;<a class="el" href="unionopamp__cfg__preset1.html#a23c7b010ea6db68a360c4a45883272f9">opamp_cfg_preset1</a></li>
<li>reserve&#160;:&#160;<a class="el" href="unionopamp__cfg__preset0.html#a0f028112b92692837e8fa7916887a811">opamp_cfg_preset0</a>, <a class="el" href="unionopamp__cfg__preset1.html#aeb633faa5088c3b10c7fdc08325bea4b">opamp_cfg_preset1</a></li>
<li>reserved&#160;:&#160;<a class="el" href="structboot__info__t.html#ab17199ddf48d6b2187a185c40f62c46d">boot_info_t</a>, <a class="el" href="structbootloader__api__table__t.html#af86da741523161dec127a5206abbdae2">bootloader_api_table_t</a>, <a class="el" href="structdcd__qhd__t.html#a131891743272802efc5b7014ee8b2701">dcd_qhd_t</a>, <a class="el" href="structdcd__qtd__t.html#aa488fdc2da09ef8a6408db379e139b65">dcd_qtd_t</a>, <a class="el" href="unionemmc__cid__t.html#aefdfaa5e9e76472a9ebb2b6fe4815830">emmc_cid_t</a>, <a class="el" href="structenet__rx__desc__t.html#a90cbd0133740808821b32ba918db6041">enet_rx_desc_t</a>, <a class="el" href="structenet__tx__desc__t.html#a10c14ae2b746995f20e635a1c285384e">enet_tx_desc_t</a>, <a class="el" href="structft5406__touch__point__t.html#a18fb06701e02d5e034882ea6b29e530d">ft5406_touch_point_t</a>, <a class="el" href="structgt9xx__touch__point__t.html#a428ae4498cf959e8d9806f662771a753">gt9xx_touch_point_t</a>, <a class="el" href="structpmp__entry__struct.html#af1cbd09a1adc64bd585e5ecf66affe52">pmp_entry_struct</a>, <a class="el" href="unionsd__raw__status__t.html#a5772a7d5e1e3aa8690054b8990837231">sd_raw_status_t</a>, <a class="el" href="unionsd__scr__t.html#a9c6c9ac8f211fcc246d793e2c962e185">sd_scr_t</a>, <a class="el" href="structsd__status__t.html#acd98eac12cdb5f84aa74a92fb843d4a6">sd_status_t</a>, <a class="el" href="structsdxc__capabilities__t.html#a3f1fa689afa6965b2c48882241a06a88">sdxc_capabilities_t</a>, <a class="el" href="structxpi__nor__config__option__t.html#ab22c4555623c6d39aad64a551f8e27a5">xpi_nor_config_option_t</a>, <a class="el" href="structxpi__nor__config__t.html#a1c5651301852e0ba2cc606838233011e">xpi_nor_config_t</a>, <a class="el" href="structxpi__ram__config__option__t.html#a47635cee0e37ed28c9719d5a3c5c5b22">xpi_ram_config_option_t</a>, <a class="el" href="structxpi__ram__config__t.html#a9535f58f00a79b3a5792880a74433c05">xpi_ram_config_t</a></li>
<li>RESERVED0&#160;:&#160;<a class="el" href="structACMP__Type.html#a46bf947f0178cdac7e136914a422b33b">ACMP_Type</a>, <a class="el" href="structADC12__Type.html#aa267937f951a914a6bee6c601c916c91">ADC12_Type</a>, <a class="el" href="structADC16__Type.html#a355e4ad9878fa67b542a93ba7eb0d1c7">ADC16_Type</a>, <a class="el" href="structBACC__Type.html#a785ad3ab52324affd9b6c5e429da6479">BACC_Type</a>, <a class="el" href="structBCFG__Type.html#a04577d65ae4d5ab17b19b599210ef08a">BCFG_Type</a>, <a class="el" href="structBMON__Type.html#a106040a3ad994a36948f1c21c0c0fe7f">BMON_Type</a>, <a class="el" href="structCAM__Type.html#ae741aeb4f6e682bb2fa241799ae83f1e">CAM_Type</a>, <a class="el" href="structCLC__Type.html#ac3d43815d52169ad9fc1c5fe5686b3cf">CLC_Type</a>, <a class="el" href="structCONCTL__Type.html#a6d4a9245fbb49bd2268de6ffaf6a8aef">CONCTL_Type</a>, <a class="el" href="structCRC__Type.html#add04f3d575c2816bdd855cd6217b0ab1">CRC_Type</a>, <a class="el" href="structDAC__Type.html#a1fcf009f798301096c942cd55cfe1cf3">DAC_Type</a>, <a class="el" href="structDAO__Type.html#a2548171aeccc1455d93b4fac0e932979">DAO_Type</a>, <a class="el" href="structDDRCTL__Type.html#a1a1768a5396a215ab12091567274285c">DDRCTL_Type</a>, <a class="el" href="structDDRPHY__Type.html#a2cb290f3918d66b7ba8dd3a38897a51e">DDRPHY_Type</a>, <a class="el" href="structDMA__Type.html#a92f563f850619ade495574f1a03801cd">DMA_Type</a>, <a class="el" href="structDMAV2__Type.html#aea5de7659535bc0fcafae07c419fd5e2">DMAV2_Type</a>, <a class="el" href="structENET__Type.html#a56d6400289a63ddf65dd1b7c26542f7d">ENET_Type</a>, <a class="el" href="structESC__Type.html#ad95511c056072fb4fdd29b9febe1831c">ESC_Type</a>, <a class="el" href="structEWDG__Type.html#ac9a5f80b11fe40c2d13dad79045512cb">EWDG_Type</a>, <a class="el" href="structFEMC__Type.html#a36db9e78a34c83ebcf8ace4d6c5db7d8">FEMC_Type</a>, <a class="el" href="structFFA__Type.html#a08a55d53746d74a0082d0b9c418a7045">FFA_Type</a>, <a class="el" href="structGPIO__Type.html#a4d875328ea9dd3fdf4f6b43e9183d59e">GPIO_Type</a>, <a class="el" href="structGPTMR__Type.html#a5d5344983887df8a1bd3cb79db3991a0">GPTMR_Type</a>, <a class="el" href="structGPU__Type.html#a84368cf008c0063af4c136f12b78cbdb">GPU_Type</a>, <a class="el" href="structGWC__Type.html#ad1b198caf24570d34238eafd383575f2">GWC_Type</a>, <a class="el" href="structHALL__Type.html#a90dda196eb8a7981f760a905784d67a3">HALL_Type</a>, <a class="el" href="structI2C__Type.html#aa82cf1dadcbe9205853f3eff06eb7339">I2C_Type</a>, <a class="el" href="structI2S__Type.html#adb760379e41786c2f2a95e24140a584d">I2S_Type</a>, <a class="el" href="structJPEG__Type.html#a53c3c44782238eff535f32e57cdb1c1a">JPEG_Type</a>, <a class="el" href="structLCB__Type.html#a3c7ca62f31efd079dac205862336bffb">LCB_Type</a>, <a class="el" href="structLCDC__Type.html#af8098b7d8a01eac29b9e1b4e89f973ad">LCDC_Type</a>, <a class="el" href="structLOBS__Type.html#a1947845bd48659e9e149d153136db9f7">LOBS_Type</a>, <a class="el" href="structLVB__Type.html#a6235ee228d049e15302fbf97d4d480e9">LVB_Type</a>, <a class="el" href="structMBX__Type.html#a6428ad578df03a945f78fc481692d234">MBX_Type</a>, <a class="el" href="structMCAN__Type.html#a8f0f5be08e17246d12b1553cd5195c0e">MCAN_Type</a>, <a class="el" href="structMIPI__CSI__PHY__Type.html#a9f1876337370d90464402311974bef6e">MIPI_CSI_PHY_Type</a>, <a class="el" href="structMIPI__CSI__Type.html#a80b011cfb7c5055b800d512e176ffdf4">MIPI_CSI_Type</a>, <a class="el" href="structMIPI__DSI__PHY__Type.html#ad535f8eccffa2b85696f3277d33d90c5">MIPI_DSI_PHY_Type</a>, <a class="el" href="structMIPI__DSI__Type.html#a81572114cc2009ace27dc4cbb628bbde">MIPI_DSI_Type</a>, <a class="el" href="structMMC__Type.html#afa9a05b8f2cb5e46937e442ee3623e52">MMC_Type</a>, <a class="el" href="structMON__Type.html#ad4b97d9db159185c9e481e7aceea2d27">MON_Type</a>, <a class="el" href="structMTG__Type.html#a1a137acc03009fb522d03bc2c84e9e9e">MTG_Type</a>, <a class="el" href="structMTGV2__Type.html#a5d8fd4feeca277ffd9785ea486b34b44">MTGV2_Type</a>, <a class="el" href="structOPAMP__Type.html#aa9f0e4c49234971d996976ba7054e263">OPAMP_Type</a>, <a class="el" href="structOTP__Type.html#a78f91653badc30ba810cbc60d8b2eb5b">OTP_Type</a>, <a class="el" href="structPCFG__Type.html#a780f4ea0106d111206974fbddea8a3f3">PCFG_Type</a>, <a class="el" href="structPDGO__Type.html#acaf6f3917846debbb3e56458005e4ee2">PDGO_Type</a>, <a class="el" href="structPDMA__Type.html#aa6a72822a2f93b1174c564a1a188caa9">PDMA_Type</a>, <a class="el" href="structPLA__Type.html#a9acc4f00b8b61f63f03577da3a2472c0">PLA_Type</a>, <a class="el" href="structPLB__Type.html#a9bfc153235c7bc8efb9a814e8af2b1e1">PLB_Type</a>, <a class="el" href="structPLIC__SW__Type.html#a6daf9787c33433f41140a3cb6070b10d">PLIC_SW_Type</a>, <a class="el" href="structPLIC__Type.html#a286b94463b2c7624251f3d3ee4b5c367">PLIC_Type</a>, <a class="el" href="structPLLCTL__Type.html#a8816f51bb65af870efbcfacd522fdcbb">PLLCTL_Type</a>, <a class="el" href="structPLLCTLV2__Type.html#aaf796eb1ec2c5360f6e9e0a51d964f8d">PLLCTLV2_Type</a>, <a class="el" href="structPMON__Type.html#a908da69f14b1afd110fdf2582ee190bd">PMON_Type</a>, <a class="el" href="structPPI__Type.html#a8ddfc00652a891126ad59a0f5ae03058">PPI_Type</a>, <a class="el" href="structPPOR__Type.html#a35ce967642c6572ac293f33e995805a2">PPOR_Type</a>, <a class="el" href="structPTPC__Type.html#af1f1d5a1250d1b156910632c21fda2cb">PTPC_Type</a>, <a class="el" href="structPWM__Type.html#a18d839470386c9cccf952ec4b656673f">PWM_Type</a>, <a class="el" href="structPWMV2__Type.html#a9054e20b7b88cdc1d0836ec9eab3e5b0">PWMV2_Type</a>, <a class="el" href="structQEIV2__Type.html#a4cf66b9f79396cd7e6ffc694319a50ad">QEIV2_Type</a>, <a class="el" href="structQEOV2__Type.html#a95c2df814d529c630153ff219b72f6ce">QEOV2_Type</a>, <a class="el" href="structRDC__Type.html#a89e6c8ae9236be43e03c3090ee5d6ccb">RDC_Type</a>, <a class="el" href="structRNG__Type.html#a71d1b769edff6bce42f87b73fe9ac6c9">RNG_Type</a>, <a class="el" href="structSDM__Type.html#a6f5d6abc9c6583272125fd0cb3424fc9">SDM_Type</a>, <a class="el" href="structSDXC__Type.html#a177ba3eef5cd115892c484ce15595d15">SDXC_Type</a>, <a class="el" href="structSEI__Type.html#ac8526b95659cf831a5630c5bf0ca0b78">SEI_Type</a>, <a class="el" href="structSMIX__Type.html#a660891de043832dd267bb0318d780883">SMIX_Type</a>, <a class="el" href="structSPI__Type.html#a4e15bfa4f7cda517d39d1d8988142f0c">SPI_Type</a>, <a class="el" href="structSYNT__Type.html#a78957169e3da225c253097d8816405ee">SYNT_Type</a>, <a class="el" href="structSYSCTL__Type.html#ac2e3c83ee2337176e3c60a05df65fa1c">SYSCTL_Type</a>, <a class="el" href="structTAMP__Type.html#af0cebe737c071d6b1ad5a43c751e556f">TAMP_Type</a>, <a class="el" href="structTRGM__Type.html#a2d04dc397c7a3df8846a2a629b3c43f0">TRGM_Type</a>, <a class="el" href="structTSNS__Type.html#a61d17e4a4b5ef2ba60ab14b740844ec1">TSNS_Type</a>, <a class="el" href="structTSW__Type.html#a2c66871e984306182cdac381d8d4d6f7">TSW_Type</a>, <a class="el" href="structUART__Type.html#a4222e2ce3e56dfc07eb8a73f8c246037">UART_Type</a>, <a class="el" href="structUSB__Type.html#a3bb98dbb6bfe0c62b6690cf3cbe01b41">USB_Type</a>, <a class="el" href="structVAD__Type.html#a2242c7ebec6402acf4dd4a935af62cbb">VAD_Type</a>, <a class="el" href="structVSC__Type.html#a86b9b9bf03a3cce05ede3a657fed0eef">VSC_Type</a>, <a class="el" href="structWDG__Type.html#a13d6209938dccfacaa1891250bdc1a1c">WDG_Type</a></li>
<li>reserved0&#160;:&#160;<a class="el" href="structbootloader__api__table__t.html#a0c62d2f1991a3323409dae8914b38a9f">bootloader_api_table_t</a>, <a class="el" href="structdma__linked__descriptor.html#ab2971bc0ff5088b6e481fdf936aef0ba">dma_linked_descriptor</a>, <a class="el" href="structemmc__ext__csd__t.html#a05b449fd8872fde2f1c5926a940a7229">emmc_ext_csd_t</a>, <a class="el" href="structenet__rx__desc__t.html#a53fe6597e7727ffbe22698ac21357a85">enet_rx_desc_t</a>, <a class="el" href="structft5406__sys__info__t.html#afc90117f0ab907dee74e2c91175e1ddb">ft5406_sys_info_t</a>, <a class="el" href="structfw__info__table__t.html#a12e61c2cdff424505457d142f9b728a4">fw_info_table_t</a>, <a class="el" href="unionpla__ff__cfg.html#a851c6412763c104d5fe91eb1ee543944">pla_ff_cfg</a>, <a class="el" href="unionpla__filter__cfg.html#af2818bc84f190905f882b1449367951c">pla_filter_cfg</a>, <a class="el" href="structpmp__entry__struct.html#a83c4aa80f398bd35e98b765a69386111">pmp_entry_struct</a>, <a class="el" href="structsdxc__capabilities__t.html#aff34fcf790bfb6057ea2ee2ca5bee1a4">sdxc_capabilities_t</a>, <a class="el" href="structsmix__dma__linked__descriptor__t.html#aadb0a14b787d7e430caa750f33126ee1">smix_dma_linked_descriptor_t</a>, <a class="el" href="unionswitch__function__status__t.html#ab4210408d1755a5d002c563f1a9f803e">switch_function_status_t</a>, <a class="el" href="structxpi__config__t.html#ae6038bdadc1b75237886517e85d48fdd">xpi_config_t</a>, <a class="el" href="structxpi__device__config__t.html#aa26dc87d434236edb6f630ce19e0396b">xpi_device_config_t</a>, <a class="el" href="structxpi__device__info__t.html#a579cc2f7c95d5ffe1f3272df0fe531b7">xpi_device_info_t</a>, <a class="el" href="structxpi__nor__config__t.html#a4f42a1c6769a70d995c6a9e4307a2178">xpi_nor_config_t</a>, <a class="el" href="structxpi__nor__driver__interface__t.html#abcf6215953a6003058601bb7e4bfceb4">xpi_nor_driver_interface_t</a>, <a class="el" href="structxpi__ram__config__t.html#af9e34177d8c352b75a5539e51fbbf6ce">xpi_ram_config_t</a>, <a class="el" href="structxpi__ram__info__t.html#a7ea2730d960425f3d1819329da89d6d1">xpi_ram_info_t</a></li>
<li>reserved02&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#a63991fd55537cca38cdc8b32ca1a6e24">emmc_ext_csd_t</a></li>
<li>reserved03&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#a663102014f30d2c2af944baf38e7f7b2">emmc_ext_csd_t</a></li>
<li>reserved04&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#ad4620363c03ba51e927a232a7e888427">emmc_ext_csd_t</a></li>
<li>reserved05&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#ac25143ddb75b04f30b0bfbc95973e0c1">emmc_ext_csd_t</a></li>
<li>reserved06&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#a2c27f85873b931d918bc6d5853afa528">emmc_ext_csd_t</a></li>
<li>reserved07&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#a184841bf2d5eee2cafaa019f83726b08">emmc_ext_csd_t</a></li>
<li>reserved08&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#af321eb3e5df7acce30340aa13bfedda6">emmc_ext_csd_t</a></li>
<li>reserved09&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#ae7b2518d97909dab18c6f0b0f0b414a1">emmc_ext_csd_t</a></li>
<li>RESERVED1&#160;:&#160;<a class="el" href="structACMP__Type.html#a113460ac4ffcb91371b7663f96be1938">ACMP_Type</a>, <a class="el" href="structADC12__Type.html#ae761910d2bf48db7d402039cfad7f4e5">ADC12_Type</a>, <a class="el" href="structADC16__Type.html#a90067326bf782a2a474e0dc011c5e9b8">ADC16_Type</a>, <a class="el" href="structCAM__Type.html#a58e28ce7ac30423b2cdaad6c8148a158">CAM_Type</a>, <a class="el" href="structCLC__Type.html#a6f619d554de4b474bcf959e9c8d8e861">CLC_Type</a>, <a class="el" href="structDAC__Type.html#a3efccde1595d4c77e036fb9a1065906a">DAC_Type</a>, <a class="el" href="structDDRCTL__Type.html#a5af51ce1acd7c7cd2dc441803f0242bb">DDRCTL_Type</a>, <a class="el" href="structDDRPHY__Type.html#a0d26bd109539837380a6009ea91d5d4a">DDRPHY_Type</a>, <a class="el" href="structDMA__Type.html#a8fdd2887edc0567d5cbacc484943aabc">DMA_Type</a>, <a class="el" href="structDMAV2__Type.html#a4b2e8433f46d94c520132c44363fc57f">DMAV2_Type</a>, <a class="el" href="structENET__Type.html#a913cebec4aea459ce830a112a4c28c66">ENET_Type</a>, <a class="el" href="structESC__Type.html#aa1028a8f58d6dea12f885453fdc970e3">ESC_Type</a>, <a class="el" href="structFEMC__Type.html#a81e7c94ecd1a11f6479ccefc028aeba8">FEMC_Type</a>, <a class="el" href="structFFA__Type.html#ad1c38607b08508cb446b47b436218c8e">FFA_Type</a>, <a class="el" href="structGPIO__Type.html#a6e10b60637780b6436b8f18d52fe1c54">GPIO_Type</a>, <a class="el" href="structGPTMR__Type.html#a74b221dd76d65d5f9e2c3785134a0fae">GPTMR_Type</a>, <a class="el" href="structGPU__Type.html#a419c6d2864544c7ed8e6da0ee01e3708">GPU_Type</a>, <a class="el" href="structI2S__Type.html#a2e2e396e6e3740cba370fbbfafdf724b">I2S_Type</a>, <a class="el" href="structJPEG__Type.html#a01b3fa421802942c2b9fbdfd030b0ad1">JPEG_Type</a>, <a class="el" href="structLCDC__Type.html#af43ce0f34aaa16c43f67e26f83b876a1">LCDC_Type</a>, <a class="el" href="structLOBS__Type.html#a2e926f7e0e091e5ef9a4c5c9da6a8166">LOBS_Type</a>, <a class="el" href="structMCAN__Type.html#ade05c7df5f744eb0fd1596bb3f2abe9f">MCAN_Type</a>, <a class="el" href="structMIPI__CSI__PHY__Type.html#a9c6911b767b76a4003cde97939a2c13e">MIPI_CSI_PHY_Type</a>, <a class="el" href="structMIPI__CSI__Type.html#a03ff6a1b4c137f0e7726149bc9d5cf31">MIPI_CSI_Type</a>, <a class="el" href="structMIPI__DSI__PHY__Type.html#a6168fc685a8fac186d82b5074fa91caa">MIPI_DSI_PHY_Type</a>, <a class="el" href="structMIPI__DSI__Type.html#adea08065e1ff83779bd9ef6b06505927">MIPI_DSI_Type</a>, <a class="el" href="structMMC__Type.html#a5d10c39da93b5295e11a215ee55e1d4a">MMC_Type</a>, <a class="el" href="structMTG__Type.html#a77bd2ce868ac57127859c13be2feb75f">MTG_Type</a>, <a class="el" href="structMTGV2__Type.html#a86be94f236a626692c7e2c36f483d94d">MTGV2_Type</a>, <a class="el" href="structOTP__Type.html#a0e1a7f655285f8c56123509a88da30fd">OTP_Type</a>, <a class="el" href="structPCFG__Type.html#a038dc30f809d17353bb33e6b30f2f04e">PCFG_Type</a>, <a class="el" href="structPDGO__Type.html#a77bc411f3aed1db17235dcfc23771544">PDGO_Type</a>, <a class="el" href="structPDMA__Type.html#ab7b0be8143265d7cd0c1b3906eadc9a9">PDMA_Type</a>, <a class="el" href="structPLIC__SW__Type.html#a49e74517dd478fedc4a2e5494392bacb">PLIC_SW_Type</a>, <a class="el" href="structPLIC__Type.html#ac839abb6b99864ec4a6784841027549b">PLIC_Type</a>, <a class="el" href="structPLLCTL__Type.html#af2bd5cb322f9abc15611563d470b4b47">PLLCTL_Type</a>, <a class="el" href="structPLLCTLV2__Type.html#a562f31054492bab16f67572d9e58f482">PLLCTLV2_Type</a>, <a class="el" href="structPPI__Type.html#a06d2ebff275312e0d079f347be2b166e">PPI_Type</a>, <a class="el" href="structPTPC__Type.html#afd1e7b2cf934173f71a14d8597049798">PTPC_Type</a>, <a class="el" href="structPWM__Type.html#a86616166123684ce30757bcc648d771e">PWM_Type</a>, <a class="el" href="structPWMV2__Type.html#a953296377563f7faf6a683e64bf11eb5">PWMV2_Type</a>, <a class="el" href="structQEIV2__Type.html#a7a74124c238b68fcdbdc1fcf115c5d38">QEIV2_Type</a>, <a class="el" href="structQEOV2__Type.html#a914b8e969f5622f6665d20d2d2e3c354">QEOV2_Type</a>, <a class="el" href="structRDC__Type.html#a7250ca1b200c772aecb429e52bd52068">RDC_Type</a>, <a class="el" href="structSDXC__Type.html#ad710f6d26cc873dc1318fa4cc713b7fa">SDXC_Type</a>, <a class="el" href="structSEI__Type.html#a5b720d75dd31c5c7ac1e2207213eea92">SEI_Type</a>, <a class="el" href="structSMIX__Type.html#a76d8fd8e7bb6e64366d66a37e36c2e16">SMIX_Type</a>, <a class="el" href="structSPI__Type.html#aa1ede6e9daa8d421fdaa034522cf49d3">SPI_Type</a>, <a class="el" href="structSYNT__Type.html#a68302e55da7cfca21c1ba05b924bd1af">SYNT_Type</a>, <a class="el" href="structSYSCTL__Type.html#a2ef1127b2a09431151308f3689ce26a2">SYSCTL_Type</a>, <a class="el" href="structTRGM__Type.html#a8011241b4eb12b3e05d499143c57c990">TRGM_Type</a>, <a class="el" href="structTSW__Type.html#ad17094431ccff144b798d66c90e2d35d">TSW_Type</a>, <a class="el" href="structUART__Type.html#a7bc469c2811b2386cc13a65e9a2ffb2d">UART_Type</a>, <a class="el" href="structUSB__Type.html#a88786174b8efd6d6222c82378cb4561f">USB_Type</a>, <a class="el" href="structVAD__Type.html#a00034e775c309fabb42932a1897d99d7">VAD_Type</a>, <a class="el" href="structVSC__Type.html#a9cad0b3f025285939e173e736e245ad8">VSC_Type</a></li>
<li>reserved1&#160;:&#160;<a class="el" href="structbootloader__api__table__t.html#a5a629d1fdb44ddd4231a2cc3d76fc161">bootloader_api_table_t</a>, <a class="el" href="structemmc__ext__csd__t.html#a00957b47434a425ff56ee7d7df77d536">emmc_ext_csd_t</a>, <a class="el" href="structenet__rx__desc__t.html#a929c1718b7b7e5e0bbd0a945e4a185a7">enet_rx_desc_t</a>, <a class="el" href="structft5406__sys__info__t.html#a3935532fcc3a9039c979de745ebe4dfd">ft5406_sys_info_t</a>, <a class="el" href="structfw__info__table__t.html#a666553305d023b4dffbd63d1af96cb5c">fw_info_table_t</a>, <a class="el" href="unionpla__ff__cfg.html#aede58648081720d83200c7c90360df01">pla_ff_cfg</a>, <a class="el" href="unionpla__filter__cfg.html#a636749d86e4739b46d6a7c54fd29c6d1">pla_filter_cfg</a>, <a class="el" href="structpmp__entry__struct.html#ab2b509b1a8a8369beed3645dd7d66143">pmp_entry_struct</a>, <a class="el" href="structsmix__dma__linked__descriptor__t.html#a15cb27eaec43afd51175a5894f9e2de8">smix_dma_linked_descriptor_t</a>, <a class="el" href="unionswitch__function__status__t.html#a62691a01a6854f2d9fd5564be8c5b859">switch_function_status_t</a>, <a class="el" href="structxpi__config__t.html#a14dde57eedcb7356cd925f9cc5325176">xpi_config_t</a>, <a class="el" href="structxpi__device__config__t.html#aa81b1ce0a1fea8f50636602c04de4b24">xpi_device_config_t</a>, <a class="el" href="structxpi__device__info__t.html#abde1e9e98b0426744519142decedd203">xpi_device_info_t</a>, <a class="el" href="structxpi__nor__driver__interface__t.html#a71a01522e60b2bef710b70e077b44550">xpi_nor_driver_interface_t</a>, <a class="el" href="structxpi__ram__info__t.html#afaea1a28eb9ce84215828dbcfc290b7f">xpi_ram_info_t</a></li>
<li>RESERVED10&#160;:&#160;<a class="el" href="structADC16__Type.html#add7c90187efed48fd8fad9225a646bb7">ADC16_Type</a>, <a class="el" href="structDDRCTL__Type.html#af39ce1a68437e46ae1b1b6b8a3d408a9">DDRCTL_Type</a>, <a class="el" href="structENET__Type.html#a05b982b2bf6e9fad1ec9d2820a07fc79">ENET_Type</a>, <a class="el" href="structESC__Type.html#a145752e39cc6f9586567bd5e8dfa98a9">ESC_Type</a>, <a class="el" href="structMIPI__CSI__Type.html#ac8210f4d96c3d49643a86f5ae39a8ff7">MIPI_CSI_Type</a>, <a class="el" href="structPWMV2__Type.html#a9621209914280b7268bf86a4ee7e4a58">PWMV2_Type</a>, <a class="el" href="structQEIV2__Type.html#a0d0924e5940ab5789b33d04b19c8bc5e">QEIV2_Type</a>, <a class="el" href="structSDXC__Type.html#a4720c08de229e09f87abaa7b56843917">SDXC_Type</a>, <a class="el" href="structTSW__Type.html#abf39f04fda81766bea679d27e04c3cec">TSW_Type</a></li>
<li>reserved10&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#acef10df054456f5c9597a926df3e9aed">emmc_ext_csd_t</a></li>
<li>RESERVED11&#160;:&#160;<a class="el" href="structADC16__Type.html#a53a63b6f32cfed1ed73f91deab6165b3">ADC16_Type</a>, <a class="el" href="structDDRCTL__Type.html#a6f1ce7e3e1847da9e624efebe2353fe7">DDRCTL_Type</a>, <a class="el" href="structENET__Type.html#ab5d0a000bccfa160089af6d70a2192cd">ENET_Type</a>, <a class="el" href="structESC__Type.html#a8df883ad7695fe72680cd46fbbc2d625">ESC_Type</a>, <a class="el" href="structMIPI__CSI__Type.html#a2006c7429429ee68e28b22d026242d29">MIPI_CSI_Type</a>, <a class="el" href="structPWMV2__Type.html#ae664a30dd7d335349e9e6618e6a1a005">PWMV2_Type</a>, <a class="el" href="structQEIV2__Type.html#a63dafdc48444aff63dc149fc96e7f76a">QEIV2_Type</a>, <a class="el" href="structSDXC__Type.html#af92a8c1cbc4d1526b22f0cbf347b2c5d">SDXC_Type</a>, <a class="el" href="structTSW__Type.html#ae49585ee78ccad7fc9b28c16da25c7db">TSW_Type</a></li>
<li>reserved11&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#adcf6211c56895eb260d07eaeb3be9341">emmc_ext_csd_t</a></li>
<li>RESERVED12&#160;:&#160;<a class="el" href="structDDRCTL__Type.html#a42621eb592cbea33d0a7a7ae39d6271b">DDRCTL_Type</a>, <a class="el" href="structENET__Type.html#ace923494e552ef0c60bd0b7048172d1c">ENET_Type</a>, <a class="el" href="structESC__Type.html#a255a52f59391fa702aec1e7260298988">ESC_Type</a>, <a class="el" href="structMIPI__CSI__Type.html#a9bdf3230454291ad959b32be664205fa">MIPI_CSI_Type</a>, <a class="el" href="structPWMV2__Type.html#aa8a8a29254c2957c8019247aad8cc586">PWMV2_Type</a>, <a class="el" href="structQEIV2__Type.html#ad7f7c5cce52c684d13cf5b4cd451d091">QEIV2_Type</a>, <a class="el" href="structTSW__Type.html#a643e5467000b5730fd5be1fe157268ab">TSW_Type</a></li>
<li>reserved12&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#af9420dfb49857a614bbeaf2c4d9143d1">emmc_ext_csd_t</a></li>
<li>RESERVED13&#160;:&#160;<a class="el" href="structDDRCTL__Type.html#ae7ffdae12246efdd9914c92126e78994">DDRCTL_Type</a>, <a class="el" href="structENET__Type.html#a99e9aa179542a303e51cbed12fb9afdd">ENET_Type</a>, <a class="el" href="structESC__Type.html#a80662c7be57e64db5c762baee6f5c587">ESC_Type</a>, <a class="el" href="structMIPI__CSI__Type.html#a09da66afe4b3fdf3944882afc46084a0">MIPI_CSI_Type</a>, <a class="el" href="structPWMV2__Type.html#ae67d30f757b0d2706380459d1f3216b7">PWMV2_Type</a>, <a class="el" href="structQEIV2__Type.html#ae91e2f1e740305eaa02081985988ce51">QEIV2_Type</a>, <a class="el" href="structTSW__Type.html#a25988853d8e783fe35becb258df9d5f1">TSW_Type</a></li>
<li>reserved13&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#add35fd089d8c8ca1031dad3b521e76ee">emmc_ext_csd_t</a></li>
<li>RESERVED14&#160;:&#160;<a class="el" href="structDDRCTL__Type.html#a0e6416d9cb395ce08e249bbcc2d423b5">DDRCTL_Type</a>, <a class="el" href="structENET__Type.html#a3c1d60c2d794d36053c54883810c946f">ENET_Type</a>, <a class="el" href="structESC__Type.html#ad292275877ffbd0494769accd119409b">ESC_Type</a>, <a class="el" href="structMIPI__CSI__Type.html#a553e98a44b2befe84010a952384caef5">MIPI_CSI_Type</a>, <a class="el" href="structQEIV2__Type.html#a8a2918eb8d9c3df8e9a54f1b24ba0ab4">QEIV2_Type</a>, <a class="el" href="structTSW__Type.html#a4fbcff34fd39f4fe1d42ca8832466f4a">TSW_Type</a></li>
<li>reserved14&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#a6a4bc35e63f3a7b54b200e5af4eb3195">emmc_ext_csd_t</a></li>
<li>RESERVED15&#160;:&#160;<a class="el" href="structDDRCTL__Type.html#ab88344917108e9ea8831a37024fabcb9">DDRCTL_Type</a>, <a class="el" href="structENET__Type.html#a8e49d172956a4cb98ba56538f3b96837">ENET_Type</a>, <a class="el" href="structESC__Type.html#adafdd8e61fb998846449602f74e69fd8">ESC_Type</a>, <a class="el" href="structTSW__Type.html#af8341531c52359410ce28c5f62d1e061">TSW_Type</a></li>
<li>reserved15&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#ab48708e7cdefae9bd9a094a7a6fe483b">emmc_ext_csd_t</a></li>
<li>RESERVED16&#160;:&#160;<a class="el" href="structDDRCTL__Type.html#a3bf8ecc4cbb478ae110461db9ae58ebd">DDRCTL_Type</a>, <a class="el" href="structENET__Type.html#a09877a7c926a707a72f35e7ff69f6f7d">ENET_Type</a>, <a class="el" href="structESC__Type.html#aab16647b6c49a54609b33b7887d5b66f">ESC_Type</a>, <a class="el" href="structTSW__Type.html#a404987a0857da916f3fd82bef8f4917b">TSW_Type</a></li>
<li>reserved16&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#af6e173a01f0da2e949b09310137cb670">emmc_ext_csd_t</a></li>
<li>RESERVED17&#160;:&#160;<a class="el" href="structDDRCTL__Type.html#acc518e1436c597a63fe759c67c382194">DDRCTL_Type</a>, <a class="el" href="structENET__Type.html#aa6ad25356bb0a241264c8c88ca0a9a10">ENET_Type</a>, <a class="el" href="structESC__Type.html#a7c92effea8538d5965a93d538bba7918">ESC_Type</a>, <a class="el" href="structTSW__Type.html#a2e7c12987eecdba6c6e51add6f045c96">TSW_Type</a></li>
<li>reserved17&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#a622dbf0ffee570d8872c7c8c2c12f549">emmc_ext_csd_t</a></li>
<li>RESERVED18&#160;:&#160;<a class="el" href="structDDRCTL__Type.html#a29417082d178698e98a511c839c5b495">DDRCTL_Type</a>, <a class="el" href="structESC__Type.html#a0a47adff12c597d89250b975f052171b">ESC_Type</a>, <a class="el" href="structTSW__Type.html#a85ee46b41416fbd67e71208e89222e26">TSW_Type</a></li>
<li>reserved18&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#a50ad5525e5999d98ba2a61cb5a204a7f">emmc_ext_csd_t</a></li>
<li>RESERVED19&#160;:&#160;<a class="el" href="structDDRCTL__Type.html#a2a6db18271efd74aa58263cb5b81c07b">DDRCTL_Type</a>, <a class="el" href="structESC__Type.html#a9cbf052eb1c7e17f7bbd4bdd1e07aa00">ESC_Type</a>, <a class="el" href="structTSW__Type.html#a3fbe786ccb51d4f3bf922d94691ea8e1">TSW_Type</a></li>
<li>reserved19&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#a5bebbe1f70ba34bc990171c9dfd0d1b8">emmc_ext_csd_t</a></li>
<li>RESERVED2&#160;:&#160;<a class="el" href="structADC12__Type.html#a23790a9ae972d0f63afb4e463a3455e8">ADC12_Type</a>, <a class="el" href="structADC16__Type.html#a01c0878612fcb2492794c8b08b8a67ed">ADC16_Type</a>, <a class="el" href="structCAM__Type.html#a9d076ec64d10cb0b71b22c3aeb58d9ba">CAM_Type</a>, <a class="el" href="structCLC__Type.html#ab1c80fd5eb45b2c9528d23dac323e88b">CLC_Type</a>, <a class="el" href="structDAC__Type.html#a72be4a1de9d343533ea3a6da330d9348">DAC_Type</a>, <a class="el" href="structDDRCTL__Type.html#a436dfb9089a16e38074c583094309035">DDRCTL_Type</a>, <a class="el" href="structDDRPHY__Type.html#ac1227337af816cc00c9f8732ac25c149">DDRPHY_Type</a>, <a class="el" href="structDMA__Type.html#a3bd1a5b09819244404a4cde26e0aacc1">DMA_Type</a>, <a class="el" href="structDMAV2__Type.html#acfbd93de57b6b46c5e2e7de86d4ab754">DMAV2_Type</a>, <a class="el" href="structENET__Type.html#a4356232ec34f8ef16ff4f3d22e804bdd">ENET_Type</a>, <a class="el" href="structESC__Type.html#a68ae1748f183a059ce70acb34b87a9a0">ESC_Type</a>, <a class="el" href="structFEMC__Type.html#a3c66ac97f08cbd955fc1ae2401d103d2">FEMC_Type</a>, <a class="el" href="structGPIO__Type.html#a7a1a06440b7f4cc926af937f174e759a">GPIO_Type</a>, <a class="el" href="structGPU__Type.html#aa861533e65b6418f8b3875e24d460c90">GPU_Type</a>, <a class="el" href="structI2S__Type.html#a32815092a652ccdc3f9d89aa42391804">I2S_Type</a>, <a class="el" href="structJPEG__Type.html#afdebb004e827cec8e47d222208b67331">JPEG_Type</a>, <a class="el" href="structLOBS__Type.html#a4d45abbd16c0f7a1f7b034cd1b5b4dba">LOBS_Type</a>, <a class="el" href="structMCAN__Type.html#ae5d3cd70e6faccc5380623f44c7b5788">MCAN_Type</a>, <a class="el" href="structMIPI__CSI__PHY__Type.html#a9ac78c9d0a827ce39d93b8ddbf433392">MIPI_CSI_PHY_Type</a>, <a class="el" href="structMIPI__CSI__Type.html#ad09691499a74f00a437fd378c3be4ada">MIPI_CSI_Type</a>, <a class="el" href="structMIPI__DSI__Type.html#a9c6890d8803efae9368ae0a913b82f6d">MIPI_DSI_Type</a>, <a class="el" href="structMMC__Type.html#a24dd19f2dc4c3b58fcd63eead28af968">MMC_Type</a>, <a class="el" href="structMTG__Type.html#a143751405f8e474bf27f92dd7b91888b">MTG_Type</a>, <a class="el" href="structMTGV2__Type.html#ae093f2e628ad8c000cc16a2019731cb3">MTGV2_Type</a>, <a class="el" href="structOTP__Type.html#a1692f258260f563389cba855bbbf885d">OTP_Type</a>, <a class="el" href="structPCFG__Type.html#a486d9ba03272c7a21822a5142740d627">PCFG_Type</a>, <a class="el" href="structPDMA__Type.html#aded116eb97bef00490e4959324d0a213">PDMA_Type</a>, <a class="el" href="structPLIC__SW__Type.html#a83900136996ae227c198a91a40aef470">PLIC_SW_Type</a>, <a class="el" href="structPLIC__Type.html#ae1b11a338617e40cafc0380151663493">PLIC_Type</a>, <a class="el" href="structPLLCTL__Type.html#a9522ac8486b9b0e4a7aba7c02c1f0612">PLLCTL_Type</a>, <a class="el" href="structPPI__Type.html#a28a6c02a6be8dce79843e13a4e5f868a">PPI_Type</a>, <a class="el" href="structPWM__Type.html#adb2a2d075a08a71797efa56fd613afc8">PWM_Type</a>, <a class="el" href="structPWMV2__Type.html#a128e788946376f0d3db5d2fe025c5a60">PWMV2_Type</a>, <a class="el" href="structQEIV2__Type.html#aa783fc5b8df4a24a6fcb867cd099ed68">QEIV2_Type</a>, <a class="el" href="structQEOV2__Type.html#a172890e4393ff4b62d5fca3f862097eb">QEOV2_Type</a>, <a class="el" href="structRDC__Type.html#a9176ad7d5904932e564e5f0393a6c8a4">RDC_Type</a>, <a class="el" href="structSDXC__Type.html#aba3c1e3cdfd7e62b7f6766a0f4c63b26">SDXC_Type</a>, <a class="el" href="structSEI__Type.html#a0012d686d23e47c862538d311fb83276">SEI_Type</a>, <a class="el" href="structSMIX__Type.html#a08ba1b490a9388e49f7cb5ba94894d00">SMIX_Type</a>, <a class="el" href="structSPI__Type.html#a35034e19b2d03ab470e41fd2f748e6e6">SPI_Type</a>, <a class="el" href="structSYSCTL__Type.html#ad2bfcbdb00ba133635cc25fe663da3a4">SYSCTL_Type</a>, <a class="el" href="structTRGM__Type.html#a7accc9323b28f1535817234a9ae0909e">TRGM_Type</a>, <a class="el" href="structTSW__Type.html#ab4c12315876baaea5037ad3158cdb93c">TSW_Type</a>, <a class="el" href="structUART__Type.html#a2c47a8c4b11a4881ccdbedcb8ae0609d">UART_Type</a>, <a class="el" href="structUSB__Type.html#afbb9755b4751eabd9fcce898fc3536c5">USB_Type</a>, <a class="el" href="structVSC__Type.html#ac048686d398bb01a8eacc14855581a06">VSC_Type</a></li>
<li>reserved2&#160;:&#160;<a class="el" href="structenet__rx__desc__t.html#a370b1ba355fa5e3cfb756cee0891fef3">enet_rx_desc_t</a>, <a class="el" href="structfw__info__table__t.html#a249a8ef9f41411a17f1ce8d2760c15eb">fw_info_table_t</a>, <a class="el" href="structsmix__dma__linked__descriptor__t.html#a988d8d45070c29d85ea282a06c805123">smix_dma_linked_descriptor_t</a>, <a class="el" href="structxpi__device__config__t.html#af443cf77f92cf1ca888d7c28c03bf7b0">xpi_device_config_t</a>, <a class="el" href="structxpi__ram__info__t.html#a7f702c9ee616842c99d9911cba2ae611">xpi_ram_info_t</a></li>
<li>RESERVED20&#160;:&#160;<a class="el" href="structDDRCTL__Type.html#a94ccef7867318ef84440f99cd3b2241c">DDRCTL_Type</a>, <a class="el" href="structESC__Type.html#a083cdfece58b436aea0e7dc8e9edc6c0">ESC_Type</a>, <a class="el" href="structTSW__Type.html#a122e522b6d6b105a8b12a58a41b3a5cf">TSW_Type</a></li>
<li>RESERVED21&#160;:&#160;<a class="el" href="structDDRCTL__Type.html#a90d5cff7bab399d424cd33abdce8c6c6">DDRCTL_Type</a>, <a class="el" href="structESC__Type.html#a37c1fc58fc09a1441240e0d8234b1037">ESC_Type</a>, <a class="el" href="structTSW__Type.html#a54279dd18da771657d9131933666e6cf">TSW_Type</a></li>
<li>RESERVED22&#160;:&#160;<a class="el" href="structDDRCTL__Type.html#aa08c4040789d809ef4eece762de1e769">DDRCTL_Type</a>, <a class="el" href="structESC__Type.html#ab520b7a5d43eb77c445e0e66ed1064f5">ESC_Type</a>, <a class="el" href="structTSW__Type.html#acd8f4d5ff4c832ac18946e1f7d14364a">TSW_Type</a></li>
<li>RESERVED23&#160;:&#160;<a class="el" href="structDDRCTL__Type.html#a0b9905516d2d883b62fe41538bfd5050">DDRCTL_Type</a>, <a class="el" href="structESC__Type.html#ab3b9e528a89d885e399b8e27c85e6715">ESC_Type</a>, <a class="el" href="structTSW__Type.html#a87ddd13edfe6228d39fe32a345a8fde0">TSW_Type</a></li>
<li>RESERVED24&#160;:&#160;<a class="el" href="structESC__Type.html#acaf9a17fed6c544beae995ea2718fcd8">ESC_Type</a>, <a class="el" href="structTSW__Type.html#ae6633a39c3756546636c382a727edb8b">TSW_Type</a></li>
<li>RESERVED25&#160;:&#160;<a class="el" href="structESC__Type.html#a8d71751bb9e0da7c17509a7282ee455d">ESC_Type</a>, <a class="el" href="structTSW__Type.html#ac30bf8a5ed7ea66da657373e4aa2487e">TSW_Type</a></li>
<li>RESERVED26&#160;:&#160;<a class="el" href="structESC__Type.html#a2d7f5c2e0e1febfe601a14af6ec3f57e">ESC_Type</a>, <a class="el" href="structTSW__Type.html#a04d02c31fc3364b73a9fb09e9f4fe806">TSW_Type</a></li>
<li>RESERVED27&#160;:&#160;<a class="el" href="structESC__Type.html#aded3c657b700ff00854c8cebebcc4dd3">ESC_Type</a>, <a class="el" href="structTSW__Type.html#a5483822b4e8bb4e7db28c11313a22824">TSW_Type</a></li>
<li>RESERVED28&#160;:&#160;<a class="el" href="structESC__Type.html#a8f1e533c4e59f48d73d03fab2d94ee05">ESC_Type</a>, <a class="el" href="structTSW__Type.html#a2d0840848d27c3776b41a3d0a3bc182f">TSW_Type</a></li>
<li>RESERVED29&#160;:&#160;<a class="el" href="structESC__Type.html#aac536c133472bf49b4db985543fb8ba5">ESC_Type</a>, <a class="el" href="structTSW__Type.html#aa5936cd669815383ac06ddd797e1e01c">TSW_Type</a></li>
<li>RESERVED3&#160;:&#160;<a class="el" href="structADC12__Type.html#a845fec2d27e8e2d44330259fc9b073fe">ADC12_Type</a>, <a class="el" href="structADC16__Type.html#a07e57fd3e9295be9a4920efb61aec21e">ADC16_Type</a>, <a class="el" href="structCAM__Type.html#a3dd6416c58f60710db6dba782a3a5960">CAM_Type</a>, <a class="el" href="structCLC__Type.html#ac37cbd5a5339f8cfdd1806f17d5d3c89">CLC_Type</a>, <a class="el" href="structDDRCTL__Type.html#a2b80bab69cbdf7b035aafe6eb881ebf4">DDRCTL_Type</a>, <a class="el" href="structDMA__Type.html#aa41eaf582937204b0c1e162f8bdcb6fa">DMA_Type</a>, <a class="el" href="structDMAV2__Type.html#a67d24a3f1e0e3baaa8f5f67c5441d4bf">DMAV2_Type</a>, <a class="el" href="structENET__Type.html#ae7e71fae06f7f3aa6f3bb296c945a5b3">ENET_Type</a>, <a class="el" href="structESC__Type.html#a5402ec70718d4bdcbffcd3ae8e8c6380">ESC_Type</a>, <a class="el" href="structFEMC__Type.html#afd92f332091e0983e2fedd60bb37edfa">FEMC_Type</a>, <a class="el" href="structGPIO__Type.html#a7968cfa0609428aa88c0eb4623381e72">GPIO_Type</a>, <a class="el" href="structGPU__Type.html#a960a178020755b376210ef81a553854f">GPU_Type</a>, <a class="el" href="structI2S__Type.html#aaa63857ba19f331472f0eb1fba9c1c81">I2S_Type</a>, <a class="el" href="structJPEG__Type.html#a9cf2f3628b6bd3c61549f16b35efdc77">JPEG_Type</a>, <a class="el" href="structLOBS__Type.html#a804b869911e83490980c95a9b574a847">LOBS_Type</a>, <a class="el" href="structMCAN__Type.html#ac827b2f8b48286d0a070b031c4b8d56e">MCAN_Type</a>, <a class="el" href="structMIPI__CSI__PHY__Type.html#a6ac56dca4caf6d7281adf60177d87116">MIPI_CSI_PHY_Type</a>, <a class="el" href="structMIPI__CSI__Type.html#a016ebd186b431cdab376c1717e6566b3">MIPI_CSI_Type</a>, <a class="el" href="structMIPI__DSI__Type.html#ab9c4047eb3ac0deabd954f432133bdee">MIPI_DSI_Type</a>, <a class="el" href="structMMC__Type.html#ac4204f6e3d8b9791b193b391b7bd7635">MMC_Type</a>, <a class="el" href="structMTG__Type.html#ad6c13503b5e36adb1eab4477035d1c7c">MTG_Type</a>, <a class="el" href="structMTGV2__Type.html#a3297dd4d6391ac2e850a60ce2d5c831e">MTGV2_Type</a>, <a class="el" href="structOTP__Type.html#a6b61916fdc4ae1f2d6893f584eddc28d">OTP_Type</a>, <a class="el" href="structPCFG__Type.html#a0b3e3e9e3af27b46490fcbb014695905">PCFG_Type</a>, <a class="el" href="structPLIC__Type.html#a1a9e357221f68d82cfbd1480e36fa94e">PLIC_Type</a>, <a class="el" href="structPPI__Type.html#ae057ec7defe70b88d47bbf2d68d557d1">PPI_Type</a>, <a class="el" href="structPWM__Type.html#a87bd5024dc154ca93c9dcbf5a7e5155e">PWM_Type</a>, <a class="el" href="structPWMV2__Type.html#ac373dc7e3cad66d2b9d22ee85995a3d7">PWMV2_Type</a>, <a class="el" href="structQEIV2__Type.html#ad108dfecc2f2bcd6f1f497dc691adf1f">QEIV2_Type</a>, <a class="el" href="structRDC__Type.html#aeb196fe97e00148748fc4eec284fee21">RDC_Type</a>, <a class="el" href="structSDXC__Type.html#a72d12561e677168e877928a64d6c2456">SDXC_Type</a>, <a class="el" href="structSEI__Type.html#a15cf821c13a90ab3c93f909678af1ad9">SEI_Type</a>, <a class="el" href="structSMIX__Type.html#ae22fa209233dd2f6d8b76015a09ef878">SMIX_Type</a>, <a class="el" href="structSPI__Type.html#ad28c713f947b86b0fed014021629b0ee">SPI_Type</a>, <a class="el" href="structSYSCTL__Type.html#a264bceb14d6c31a119f23f1d3b0c9006">SYSCTL_Type</a>, <a class="el" href="structTRGM__Type.html#a00b1249fed543438da72c37d0468ad11">TRGM_Type</a>, <a class="el" href="structTSW__Type.html#a122d7838e4e329d4f138ee5fd940dd32">TSW_Type</a>, <a class="el" href="structUSB__Type.html#a84f154d9f61c8d35e1eb6d497aa167c5">USB_Type</a>, <a class="el" href="structVSC__Type.html#a250cbbc920402847ab7910fb00064799">VSC_Type</a></li>
<li>RESERVED30&#160;:&#160;<a class="el" href="structESC__Type.html#a8b01df7c542796f0027bb69ef8343509">ESC_Type</a>, <a class="el" href="structTSW__Type.html#ad6779ed78ed2e5ab0401270bd80895a1">TSW_Type</a></li>
<li>RESERVED31&#160;:&#160;<a class="el" href="structESC__Type.html#aff5b0524953ea4f262fdc139622d4738">ESC_Type</a>, <a class="el" href="structTSW__Type.html#a1f1f7887ebab434f2cd21009aff249dc">TSW_Type</a></li>
<li>RESERVED32&#160;:&#160;<a class="el" href="structESC__Type.html#a9b75161455f4d7757dee40cee97be135">ESC_Type</a>, <a class="el" href="structTSW__Type.html#ac32b7049524f608552eda08febcc46c1">TSW_Type</a></li>
<li>RESERVED33&#160;:&#160;<a class="el" href="structESC__Type.html#adbed18943be1dfc3450cc3ff49e1e0f8">ESC_Type</a>, <a class="el" href="structTSW__Type.html#ab94c5e99af03fcc56e8c1c244906c4ea">TSW_Type</a></li>
<li>RESERVED34&#160;:&#160;<a class="el" href="structESC__Type.html#ac8293c16794de9d5736005ea5ddb55e7">ESC_Type</a>, <a class="el" href="structTSW__Type.html#aafd8542c1bffa58a24fdbc44fb9d9473">TSW_Type</a></li>
<li>RESERVED35&#160;:&#160;<a class="el" href="structESC__Type.html#a4314d262f94832c2012baa4b829d6e46">ESC_Type</a>, <a class="el" href="structTSW__Type.html#ac3a69767351800a5a17f53e5e1914bb2">TSW_Type</a></li>
<li>RESERVED36&#160;:&#160;<a class="el" href="structESC__Type.html#af22fedfd1bc6146abc54c256e38e5aa2">ESC_Type</a>, <a class="el" href="structTSW__Type.html#ab878d52d3d7b3a12e0251827d2b15dd6">TSW_Type</a></li>
<li>RESERVED37&#160;:&#160;<a class="el" href="structESC__Type.html#a9856a991e0e8d468d684ad7d3a4e2ff6">ESC_Type</a>, <a class="el" href="structTSW__Type.html#a6ee41bec6546480a8df2820a76e29b06">TSW_Type</a></li>
<li>RESERVED38&#160;:&#160;<a class="el" href="structESC__Type.html#ad3f07ab7a6b63978db9d27ea28e999e0">ESC_Type</a>, <a class="el" href="structTSW__Type.html#ae26ce88f95c11fb84b482fc089a13466">TSW_Type</a></li>
<li>RESERVED39&#160;:&#160;<a class="el" href="structESC__Type.html#a1e153697d96bbadcc28233a06c025340">ESC_Type</a>, <a class="el" href="structTSW__Type.html#a56b43b7485f4d2c066dd27aaaa50971d">TSW_Type</a></li>
<li>RESERVED4&#160;:&#160;<a class="el" href="structADC12__Type.html#ad0451857481f271bbe4c747f632226b5">ADC12_Type</a>, <a class="el" href="structADC16__Type.html#a54f5c81884892ff9c104ac41cb092c3d">ADC16_Type</a>, <a class="el" href="structCAM__Type.html#a07d897f18d255e365afa5207429cebda">CAM_Type</a>, <a class="el" href="structCLC__Type.html#a2e6987bd1144a83c52ded250a4414d50">CLC_Type</a>, <a class="el" href="structDDRCTL__Type.html#aee0f374396888353a900efc70406ae47">DDRCTL_Type</a>, <a class="el" href="structDMA__Type.html#a87228e52723671e245b2908add331b94">DMA_Type</a>, <a class="el" href="structENET__Type.html#a7b759809449cd619fd1077fd4fa46447">ENET_Type</a>, <a class="el" href="structESC__Type.html#a503b866a06965ab391fcb9338dc258a6">ESC_Type</a>, <a class="el" href="structFEMC__Type.html#a5a7f21127746a22d5e2da8e51c073c29">FEMC_Type</a>, <a class="el" href="structGPIO__Type.html#a3d1890d983345799338d8b4caf190ad4">GPIO_Type</a>, <a class="el" href="structGPU__Type.html#ae4dae2b9ec4bfe540406128e318ba2b6">GPU_Type</a>, <a class="el" href="structJPEG__Type.html#a584176eadfc22934f876086982960330">JPEG_Type</a>, <a class="el" href="structLOBS__Type.html#ad4f2f559946e3967c83fdd958c322ade">LOBS_Type</a>, <a class="el" href="structMCAN__Type.html#a42e9f798d5a0e4ba02895440f6c65014">MCAN_Type</a>, <a class="el" href="structMIPI__CSI__PHY__Type.html#a6a3edabfba5355c99a3642d360dfb8af">MIPI_CSI_PHY_Type</a>, <a class="el" href="structMIPI__CSI__Type.html#aacdeec15b43b6b345c4de6a1bde8f7ac">MIPI_CSI_Type</a>, <a class="el" href="structMIPI__DSI__Type.html#a2d126787a00bf08934d3468a446026ae">MIPI_DSI_Type</a>, <a class="el" href="structMTGV2__Type.html#a68680c6bd1ad1b56fe60314b4991a566">MTGV2_Type</a>, <a class="el" href="structOTP__Type.html#a1317551292ee082682422134f29eb8c7">OTP_Type</a>, <a class="el" href="structPLIC__Type.html#a994b762bddfbd7c5eb60886ffa8a5769">PLIC_Type</a>, <a class="el" href="structPWM__Type.html#ad66f1362bcad442796fbe2f10fd625d7">PWM_Type</a>, <a class="el" href="structPWMV2__Type.html#a573912b221a40b6a72a2b442fe4140fd">PWMV2_Type</a>, <a class="el" href="structQEIV2__Type.html#a12485451e0ebbca50c97980ce22201ac">QEIV2_Type</a>, <a class="el" href="structRDC__Type.html#a48f66bcc4838a338b4c7f7d49c14a881">RDC_Type</a>, <a class="el" href="structSDXC__Type.html#a395d36d5b932156c3648833798cea2ee">SDXC_Type</a>, <a class="el" href="structSMIX__Type.html#a8a6ba3ee6cab45f6ddb22fab65a9b210">SMIX_Type</a>, <a class="el" href="structSPI__Type.html#a7b1e486aba39250196a7f887b8b45985">SPI_Type</a>, <a class="el" href="structSYSCTL__Type.html#a8df5659cf3f0d134eb9bddc17770aebc">SYSCTL_Type</a>, <a class="el" href="structTRGM__Type.html#a174a4fec9b28ccdc5828804463d955c1">TRGM_Type</a>, <a class="el" href="structTSW__Type.html#a82581cff2c972440df90b58e05ff9cfe">TSW_Type</a>, <a class="el" href="structUSB__Type.html#aa96a364a0c71e9e63bfd2313bc6fbe95">USB_Type</a></li>
<li>RESERVED40&#160;:&#160;<a class="el" href="structESC__Type.html#ab8187ccd28e677b796e72577f60ce7f9">ESC_Type</a>, <a class="el" href="structTSW__Type.html#ae9b8cf11ea002c3fffd2e20b71ddc81f">TSW_Type</a></li>
<li>RESERVED41&#160;:&#160;<a class="el" href="structESC__Type.html#a0663ccc6dd1229314fce977f5629508a">ESC_Type</a>, <a class="el" href="structTSW__Type.html#a6c9eb4e16118c9c069fcfee1a7ac4847">TSW_Type</a></li>
<li>RESERVED42&#160;:&#160;<a class="el" href="structESC__Type.html#addcb84e7680e2944a33121024403bee4">ESC_Type</a>, <a class="el" href="structTSW__Type.html#aadffc0e1a4f18b3511f833b519329f2b">TSW_Type</a></li>
<li>RESERVED43&#160;:&#160;<a class="el" href="structESC__Type.html#a86bbed6ec07af78121ba377f8d0c30b7">ESC_Type</a>, <a class="el" href="structTSW__Type.html#a62648f7444406cc27af62461a38d943a">TSW_Type</a></li>
<li>RESERVED44&#160;:&#160;<a class="el" href="structESC__Type.html#a315ef994b6157fad9e1d360deb41a9c4">ESC_Type</a>, <a class="el" href="structTSW__Type.html#ac3277c56e7f9d39b721d9e6bbbbeaa5f">TSW_Type</a></li>
<li>RESERVED45&#160;:&#160;<a class="el" href="structESC__Type.html#acc1b5b8f36924760e8889c8dd3fac938">ESC_Type</a>, <a class="el" href="structTSW__Type.html#a9519e6fda11e485a57b02d855af054a5">TSW_Type</a></li>
<li>RESERVED46&#160;:&#160;<a class="el" href="structTSW__Type.html#a792753619809f8e23f30bdbae5fddf91">TSW_Type</a></li>
<li>RESERVED47&#160;:&#160;<a class="el" href="structTSW__Type.html#a44b39d067d5a8e27d1d638e56a0301cc">TSW_Type</a></li>
<li>RESERVED48&#160;:&#160;<a class="el" href="structTSW__Type.html#a623ddffc75f63b33aa05ba69d3bdeb3e">TSW_Type</a></li>
<li>RESERVED49&#160;:&#160;<a class="el" href="structTSW__Type.html#afde9caa40477f4efc779a8b90a50efdc">TSW_Type</a></li>
<li>RESERVED5&#160;:&#160;<a class="el" href="structADC12__Type.html#a094546cc9d47328b0415a1b5c24949ee">ADC12_Type</a>, <a class="el" href="structADC16__Type.html#a37b0b490e56bd129f37cf8d2791a9f8b">ADC16_Type</a>, <a class="el" href="structCAM__Type.html#a6186249d8f3e228b732209552985dc95">CAM_Type</a>, <a class="el" href="structDDRCTL__Type.html#afd5fe2555109b7c59b9591ecae561046">DDRCTL_Type</a>, <a class="el" href="structENET__Type.html#aa89ba7ec198cbc41d310980b5d2de6d3">ENET_Type</a>, <a class="el" href="structESC__Type.html#a85675469643b7cf08623db51479d828b">ESC_Type</a>, <a class="el" href="structFEMC__Type.html#a4b95719863a2ba83868a5e047a56f15b">FEMC_Type</a>, <a class="el" href="structGPIO__Type.html#a34feb83e2947714ae8cc4e32040901b3">GPIO_Type</a>, <a class="el" href="structGPU__Type.html#a99f20d2b7951cfd569fc94a1de8dee25">GPU_Type</a>, <a class="el" href="structLOBS__Type.html#a4775b04ce971d6ec82574e525404cca2">LOBS_Type</a>, <a class="el" href="structMCAN__Type.html#a6da877b7098ba17524162a0b8a0915b4">MCAN_Type</a>, <a class="el" href="structMIPI__CSI__PHY__Type.html#a04bbe343b832569cb418019ceb09b9f8">MIPI_CSI_PHY_Type</a>, <a class="el" href="structMIPI__CSI__Type.html#a5be4595a66c74e33889811d3e58efa0e">MIPI_CSI_Type</a>, <a class="el" href="structMIPI__DSI__Type.html#a9778f2841bac4f5c5dca8e6ae9a2ca7d">MIPI_DSI_Type</a>, <a class="el" href="structPWM__Type.html#a4672eeb92b569cc9664961049a845cf5">PWM_Type</a>, <a class="el" href="structPWMV2__Type.html#a25aa319245ad11b178af0e78cfd9e0b4">PWMV2_Type</a>, <a class="el" href="structQEIV2__Type.html#a2375f33ae759c9ef86e59876a34a7c36">QEIV2_Type</a>, <a class="el" href="structSDXC__Type.html#a0770c13e09fbf63521a52acf35d4fc07">SDXC_Type</a>, <a class="el" href="structSMIX__Type.html#a627dc465f743d7e16147cc5795ad6cf7">SMIX_Type</a>, <a class="el" href="structSYSCTL__Type.html#a5498feca965dc3d0b786adea1edd5e76">SYSCTL_Type</a>, <a class="el" href="structTRGM__Type.html#a01549ef7a4b4dd69a3ff6597e3d81793">TRGM_Type</a>, <a class="el" href="structTSW__Type.html#a8522c0ccac64e41627d156ce90e2aa60">TSW_Type</a>, <a class="el" href="structUSB__Type.html#a7c05987fa81bf9daee20bc9f45f20eb7">USB_Type</a></li>
<li>RESERVED50&#160;:&#160;<a class="el" href="structTSW__Type.html#a1e8efca638f05ea26c78a5432033a819">TSW_Type</a></li>
<li>RESERVED51&#160;:&#160;<a class="el" href="structTSW__Type.html#a89b424463b5104896bdaa322733af2ef">TSW_Type</a></li>
<li>RESERVED52&#160;:&#160;<a class="el" href="structTSW__Type.html#aef5a41cff973d26b727c4b66301344b4">TSW_Type</a></li>
<li>RESERVED53&#160;:&#160;<a class="el" href="structTSW__Type.html#a830e98eb315c722be60d3c07e2308bc8">TSW_Type</a></li>
<li>RESERVED54&#160;:&#160;<a class="el" href="structTSW__Type.html#a9203faa8cade7550e0a24946314436f5">TSW_Type</a></li>
<li>RESERVED55&#160;:&#160;<a class="el" href="structTSW__Type.html#a99fb7f0f8a56b4f8ef3b3b1597690df6">TSW_Type</a></li>
<li>RESERVED56&#160;:&#160;<a class="el" href="structTSW__Type.html#a1d4e6588de39387b5f9533560368e6b2">TSW_Type</a></li>
<li>RESERVED57&#160;:&#160;<a class="el" href="structTSW__Type.html#a19809ffb97e6c05fe597574437eec9f8">TSW_Type</a></li>
<li>RESERVED58&#160;:&#160;<a class="el" href="structTSW__Type.html#af6bdd235e952b2243b2706c28cb1ad9d">TSW_Type</a></li>
<li>RESERVED59&#160;:&#160;<a class="el" href="structTSW__Type.html#a30c6794d830073a2bb957a933a4c18fe">TSW_Type</a></li>
<li>RESERVED6&#160;:&#160;<a class="el" href="structADC12__Type.html#aaf4e47b099cd85d2ca4cf7feea29a6be">ADC12_Type</a>, <a class="el" href="structADC16__Type.html#a74ad8c6b2bb8d777513ee301646107f6">ADC16_Type</a>, <a class="el" href="structCAM__Type.html#a5b4e256a77611b2f8998cbed146b51b3">CAM_Type</a>, <a class="el" href="structDDRCTL__Type.html#ab906a46cfe1b298eca214945882d4e77">DDRCTL_Type</a>, <a class="el" href="structENET__Type.html#a3f785e3f872a7285eb109a121aae4b1c">ENET_Type</a>, <a class="el" href="structESC__Type.html#ab758af848cf9ada7352a5d93e7ef72f4">ESC_Type</a>, <a class="el" href="structFEMC__Type.html#a613c1852ad29701241aa63750293f853">FEMC_Type</a>, <a class="el" href="structGPIO__Type.html#a827fafee2c9aa6e051596ae69512ea41">GPIO_Type</a>, <a class="el" href="structGPU__Type.html#a7419927b39d9875689671f80504e42e1">GPU_Type</a>, <a class="el" href="structLOBS__Type.html#a9aa9786f3afeacb51fab8deee1b709cc">LOBS_Type</a>, <a class="el" href="structMCAN__Type.html#adaa1903a072e513e8c6f6d5a6c1b4a90">MCAN_Type</a>, <a class="el" href="structMIPI__CSI__PHY__Type.html#a4ac79d702de086201eb68c81135368f5">MIPI_CSI_PHY_Type</a>, <a class="el" href="structMIPI__CSI__Type.html#a7fe4e5d894e82d8658835b29c8cc7b08">MIPI_CSI_Type</a>, <a class="el" href="structMIPI__DSI__Type.html#af17181d0c54d97c974ef41aecaea3326">MIPI_DSI_Type</a>, <a class="el" href="structPWM__Type.html#abe8ab07d26500d25f0b09f0bb10e3359">PWM_Type</a>, <a class="el" href="structPWMV2__Type.html#a16318a95c5718cffae14ff682e3c35d7">PWMV2_Type</a>, <a class="el" href="structQEIV2__Type.html#af3413706f1371d1d4009cce8ed3db59c">QEIV2_Type</a>, <a class="el" href="structSDXC__Type.html#ade9ab1171d91f4ae5608a53547c7b3af">SDXC_Type</a>, <a class="el" href="structSYSCTL__Type.html#a80b256cd0bd3e349aff3e3c07ca1ccc6">SYSCTL_Type</a>, <a class="el" href="structTRGM__Type.html#a53fe0a466de3fe89b5ad32012033f7c4">TRGM_Type</a>, <a class="el" href="structTSW__Type.html#a1912924ce51a300fc31360dc79034d27">TSW_Type</a>, <a class="el" href="structUSB__Type.html#aa7eb90f39c7523a82f80f20ba219608c">USB_Type</a></li>
<li>RESERVED60&#160;:&#160;<a class="el" href="structTSW__Type.html#ac4fa9aa3e27a762da1de1ac5cdb4e870">TSW_Type</a></li>
<li>RESERVED61&#160;:&#160;<a class="el" href="structTSW__Type.html#af208d9a7e9abeed94e265e7f0ee97abd">TSW_Type</a></li>
<li>RESERVED62&#160;:&#160;<a class="el" href="structTSW__Type.html#afc1a3f304016d41830eca9317d6a9849">TSW_Type</a></li>
<li>RESERVED63&#160;:&#160;<a class="el" href="structTSW__Type.html#a3f1b34a6281bcc7207f8684734296ae0">TSW_Type</a></li>
<li>RESERVED64&#160;:&#160;<a class="el" href="structTSW__Type.html#a3cc0f992879415032ec901d62436ac7f">TSW_Type</a></li>
<li>RESERVED65&#160;:&#160;<a class="el" href="structTSW__Type.html#ad179ae04bc8c6d46b4032e705eda51b7">TSW_Type</a></li>
<li>RESERVED66&#160;:&#160;<a class="el" href="structTSW__Type.html#aaf5ea52c80eb43545d1c0bc788171d1b">TSW_Type</a></li>
<li>RESERVED67&#160;:&#160;<a class="el" href="structTSW__Type.html#aac7d7f9349706ebc29a569e9168c220c">TSW_Type</a></li>
<li>RESERVED68&#160;:&#160;<a class="el" href="structTSW__Type.html#a86f926f4fcc55335f7405926d89b6e08">TSW_Type</a></li>
<li>RESERVED69&#160;:&#160;<a class="el" href="structTSW__Type.html#a53e14a2023031e2278fb50bfde8e4703">TSW_Type</a></li>
<li>RESERVED7&#160;:&#160;<a class="el" href="structADC12__Type.html#a12904e11a7a872ab700eb574b093ec2d">ADC12_Type</a>, <a class="el" href="structADC16__Type.html#a5d8e0a7a4eaf3a92ac47d39b78e55a5c">ADC16_Type</a>, <a class="el" href="structDDRCTL__Type.html#a7cbcbfeeb1b349704ef1eb2329d66991">DDRCTL_Type</a>, <a class="el" href="structENET__Type.html#a0adfb68103b0db40fa317b0f334f5a13">ENET_Type</a>, <a class="el" href="structESC__Type.html#a5b0859391c84c2fbf89adbb021f82816">ESC_Type</a>, <a class="el" href="structFEMC__Type.html#a879fe32f136442c6d9b5f5685c3f76ac">FEMC_Type</a>, <a class="el" href="structGPIO__Type.html#a192afcfd5700eddb0bb7ee8c1b4268bd">GPIO_Type</a>, <a class="el" href="structGPU__Type.html#a66ac0a75277ce9c0695b257f11b35282">GPU_Type</a>, <a class="el" href="structLOBS__Type.html#a5404d8b13ad4aed638f528d046cfec56">LOBS_Type</a>, <a class="el" href="structMCAN__Type.html#acc3080a26b9e82025ef91d3dc6035f5a">MCAN_Type</a>, <a class="el" href="structMIPI__CSI__PHY__Type.html#a92d7b88e1c65a2722eded3c0a4bd0def">MIPI_CSI_PHY_Type</a>, <a class="el" href="structMIPI__CSI__Type.html#a50ae4de58fddb1a9e8208a66931148a4">MIPI_CSI_Type</a>, <a class="el" href="structMIPI__DSI__Type.html#a311faf47728d4fcf8d6836003c6cdee1">MIPI_DSI_Type</a>, <a class="el" href="structPWM__Type.html#a9410672df1830670652d8952008a425d">PWM_Type</a>, <a class="el" href="structPWMV2__Type.html#acb32c0bb85a4c4a9930d97af8c61c77c">PWMV2_Type</a>, <a class="el" href="structQEIV2__Type.html#a6566b01816a91c4893cfc7174d72f700">QEIV2_Type</a>, <a class="el" href="structSDXC__Type.html#a71358e6ee879bcb3fafc466fdb0a8eb6">SDXC_Type</a>, <a class="el" href="structSYSCTL__Type.html#a22d23c093be2bfea1647af84e38ea271">SYSCTL_Type</a>, <a class="el" href="structTRGM__Type.html#a234997e54fe7bc872c34f537c21f1939">TRGM_Type</a>, <a class="el" href="structTSW__Type.html#a34e12c73e0038d9bac3e6c9ac1b5f22a">TSW_Type</a>, <a class="el" href="structUSB__Type.html#a7da138c2f4d01e566d8c4fce13f6f04e">USB_Type</a></li>
<li>RESERVED70&#160;:&#160;<a class="el" href="structTSW__Type.html#af7c4f39d8751c1a87fa7398b1268d390">TSW_Type</a></li>
<li>RESERVED71&#160;:&#160;<a class="el" href="structTSW__Type.html#a926e549b80aae727c6d90642b58d5ac1">TSW_Type</a></li>
<li>RESERVED72&#160;:&#160;<a class="el" href="structTSW__Type.html#ac0c0ecef61360e946afc17cfe78fe3e4">TSW_Type</a></li>
<li>RESERVED8&#160;:&#160;<a class="el" href="structADC12__Type.html#a895d2ef518354df2b9a98c45bb2b83d5">ADC12_Type</a>, <a class="el" href="structADC16__Type.html#a7fee374b577fde6329107de90e62a018">ADC16_Type</a>, <a class="el" href="structDDRCTL__Type.html#a862d88f803d14d6a3f2ec0f8e94262fa">DDRCTL_Type</a>, <a class="el" href="structENET__Type.html#a6cfb7994ae3d10d4208c04cdd9cce312">ENET_Type</a>, <a class="el" href="structESC__Type.html#a4ae3f43628754251fce477eec91da7d2">ESC_Type</a>, <a class="el" href="structGPU__Type.html#ad3a4e3369eaee6ac8f9b726c55e5c514">GPU_Type</a>, <a class="el" href="structMCAN__Type.html#a4dab4347462263b04c374557d94054d4">MCAN_Type</a>, <a class="el" href="structMIPI__CSI__PHY__Type.html#a939a26d8bf35f607fde747dced2a7212">MIPI_CSI_PHY_Type</a>, <a class="el" href="structMIPI__CSI__Type.html#ad5286fd63de15dbc48a1ee963de1e989">MIPI_CSI_Type</a>, <a class="el" href="structMIPI__DSI__Type.html#ad4a37b58bca55ce11d8b71497f1bb248">MIPI_DSI_Type</a>, <a class="el" href="structPWM__Type.html#a9bb2255b4b9e3eb6a36193549af0540e">PWM_Type</a>, <a class="el" href="structPWMV2__Type.html#a8188461ce06c775e68e467c15f23b2a8">PWMV2_Type</a>, <a class="el" href="structQEIV2__Type.html#a2f24419d377ca1c82e0f12246c751b6b">QEIV2_Type</a>, <a class="el" href="structSDXC__Type.html#a70b5646f1f47977f2e7a1a13c9bf8b46">SDXC_Type</a>, <a class="el" href="structSYSCTL__Type.html#a26172172d1469be523a983a4ca956bed">SYSCTL_Type</a>, <a class="el" href="structTRGM__Type.html#a38f18471637f0cbe2a174275b94d31e2">TRGM_Type</a>, <a class="el" href="structTSW__Type.html#a4ed8c03c0285df4372d3aca55378bd86">TSW_Type</a>, <a class="el" href="structUSB__Type.html#ad2d2bbfc068b62fdc34da40e7d904472">USB_Type</a></li>
<li>RESERVED9&#160;:&#160;<a class="el" href="structADC16__Type.html#a7c86587d89e9e635ac79042e922f4bf1">ADC16_Type</a>, <a class="el" href="structDDRCTL__Type.html#aa5a1d9803e6e923a2cab2c7a95e7db86">DDRCTL_Type</a>, <a class="el" href="structENET__Type.html#a854ffe2b52768e7da4fe9a017d4f3568">ENET_Type</a>, <a class="el" href="structESC__Type.html#ac952ca3c882db81266b49e0eb3180d8e">ESC_Type</a>, <a class="el" href="structMCAN__Type.html#a4f57bb74349b2b652af9d02d719404fe">MCAN_Type</a>, <a class="el" href="structMIPI__CSI__PHY__Type.html#a2d417e9b241f3addb48db41c83d9f016">MIPI_CSI_PHY_Type</a>, <a class="el" href="structMIPI__CSI__Type.html#aa10c23fd4e9c051ea46bb9896c3b1043">MIPI_CSI_Type</a>, <a class="el" href="structPWMV2__Type.html#ae449610986e9b05e50debe91a876f19b">PWMV2_Type</a>, <a class="el" href="structQEIV2__Type.html#a38d5d5fc4d748a0e8b2b3486d7d77763">QEIV2_Type</a>, <a class="el" href="structSDXC__Type.html#acaf12388d244adc6e5fe41845576feab">SDXC_Type</a>, <a class="el" href="structSYSCTL__Type.html#ab9e46aa0c677a12002086f8871bcef9a">SYSCTL_Type</a>, <a class="el" href="structTRGM__Type.html#ab586a6237358b2fc7a7566c1b76fe794">TRGM_Type</a>, <a class="el" href="structTSW__Type.html#af4e9f10f0385b675eb096dea66ee6fe1">TSW_Type</a>, <a class="el" href="structUSB__Type.html#af0f41915885764ec3f6893257d81671b">USB_Type</a></li>
<li>RESET&#160;:&#160;<a class="el" href="structSYSCTL__Type.html#a46de743483303ab361bc0fa9c898feb5">SYSCTL_Type</a></li>
<li>reset&#160;:&#160;<a class="el" href="structhpm__panel__funcs.html#a3a605928271b567b2fdac7049f528632">hpm_panel_funcs</a>, <a class="el" href="structsdio__cccr__t.html#a60ad462ff49dfcd6fbe2837913915990">sdio_cccr_t</a>, <a class="el" href="structtsw__psfp__flow__meter__config__t.html#a3c84fb9f58b7f809ea038ace787fe9f7">tsw_psfp_flow_meter_config_t</a></li>
<li>reset_boot_bus_conditions&#160;:&#160;<a class="el" href="structemmc__boot__setting__t.html#a149b8368f21b3fc6c48e2fdba507a46e">emmc_boot_setting_t</a></li>
<li>RESET_COLD&#160;:&#160;<a class="el" href="structPPOR__Type.html#a232c518877e5b9b31984e65010cfd96a">PPOR_Type</a></li>
<li>RESET_ENABLE&#160;:&#160;<a class="el" href="structPPOR__Type.html#aa692b342ebd0e3dbe7c7f9c2bfd633fb">PPOR_Type</a></li>
<li>reset_enable&#160;:&#160;<a class="el" href="structwdg__control__struct.html#a54024537611974daea52ebf16ddb09da">wdg_control_struct</a></li>
<li>RESET_FLAG&#160;:&#160;<a class="el" href="structPPOR__Type.html#adf4d4f1af017e12ac2d20a454bec0706">PPOR_Type</a></li>
<li>reset_gpio&#160;:&#160;<a class="el" href="unionflash__run__context__t.html#abb5dc68ed074302d3aad5c7b0a6f7bbe">flash_run_context_t</a></li>
<li>RESET_HOLD&#160;:&#160;<a class="el" href="structPPOR__Type.html#a05c66ad7c5a32519a405da17c1e7d106">PPOR_Type</a></li>
<li>RESET_HOT&#160;:&#160;<a class="el" href="structPPOR__Type.html#aab9bf84064e482f76db41841f99481ff">PPOR_Type</a></li>
<li>reset_interval&#160;:&#160;<a class="el" href="structwdg__control__struct.html#a18e63cf2e10dc2d7d5c8a19c8241e195">wdg_control_struct</a></li>
<li>reset_period&#160;:&#160;<a class="el" href="structtsw__cb__frer__latent__error__dectecton__config__t.html#afc9cf58d03716cd5aa2a9cdb2002917a">tsw_cb_frer_latent_error_dectecton_config_t</a></li>
<li>reset_rx_fifo&#160;:&#160;<a class="el" href="structuart__fifo__ctrl__t.html#a4eddec0aac8bc2f7070a6fa9a8818959">uart_fifo_ctrl_t</a></li>
<li>RESET_STATUS&#160;:&#160;<a class="el" href="structPPOR__Type.html#aaa44bfa1bcd653ea8952f40585fec8d2">PPOR_Type</a></li>
<li>reset_tx_fifo&#160;:&#160;<a class="el" href="structuart__fifo__ctrl__t.html#a46a04e330f790808d83868a34ceb2b5e">uart_fifo_ctrl_t</a></li>
<li>RESET_TYPE&#160;:&#160;<a class="el" href="structPPOR__Type.html#a3c4f536257c24535df667ae0ee2cd1ba">PPOR_Type</a></li>
<li>RESOLUTION&#160;:&#160;<a class="el" href="structQEO__Type.html#a1ce5b412cdf4529c4dec17d5f923bc79">QEO_Type</a>, <a class="el" href="structQEOV2__Type.html#a26c9772126dd8c9ac9df835bb212bf53">QEOV2_Type</a></li>
<li>resolution&#160;:&#160;<a class="el" href="structov5640__clock__config__t.html#aa3e22ce88bc97a45a854ea1292470fd0">ov5640_clock_config_t</a>, <a class="el" href="structov5640__resolution__param__t.html#a24250a14f9c868af4e5b2798744d05eb">ov5640_resolution_param_t</a></li>
<li>resolution_x&#160;:&#160;<a class="el" href="structlcdc__config.html#a608a232a5d1d9da980da71beb5fb1c8c">lcdc_config</a></li>
<li>resolution_y&#160;:&#160;<a class="el" href="structlcdc__config.html#aafe23c8876c8e03ba588328eb3e71e3d">lcdc_config</a></li>
<li>RESOURCE&#160;:&#160;<a class="el" href="structSYSCTL__Type.html#a3a0bc3d49f48365e1041452bfce96242">SYSCTL_Type</a></li>
<li>resource&#160;:&#160;<a class="el" href="structhpm__i2s__dma__context__t.html#a7b91e80c6970ad9a95e75cfb9f2019c9">hpm_i2s_dma_context_t</a></li>
<li>RESP&#160;:&#160;<a class="el" href="structSDXC__Type.html#abc452a9389d9d0ca77c6d77d536a844e">SDXC_Type</a></li>
<li>RESTART&#160;:&#160;<a class="el" href="structWDG__Type.html#a33f5a3c22c4135ec843121dd6bf86837">WDG_Type</a></li>
<li>restart_en&#160;:&#160;<a class="el" href="structadc12__seq__config__t.html#a9f9b362a1b23244e7ea04d9b52b82d8c">adc12_seq_config_t</a>, <a class="el" href="structadc16__seq__config__t.html#ae52f470689de1e37099840813cb15333">adc16_seq_config_t</a></li>
<li>restore_sequence&#160;:&#160;<a class="el" href="unionflash__run__context__t.html#a85b168f0771b46e3ad455a840c3cb326">flash_run_context_t</a></li>
<li>RESULT&#160;:&#160;<a class="el" href="structCRC__Type.html#a442e4f29c1e7db62690c915618a09b7d">CRC_Type</a></li>
<li>result&#160;:&#160;<a class="el" href="structadc12__pmt__dma__data__t.html#abf36c69b827c37499f480f484845ed11">adc12_pmt_dma_data_t</a>, <a class="el" href="structadc12__seq__dma__data__t.html#acc964780fdccf6d6d32fd421df673a33">adc12_seq_dma_data_t</a>, <a class="el" href="structadc16__pmt__dma__data__t.html#aceb876c51fd62b9e3b580c82f59dcb29">adc16_pmt_dma_data_t</a>, <a class="el" href="structadc16__seq__dma__data__t.html#a557c98cdf515919827a0f79cdee2df63">adc16_seq_dma_data_t</a>, <a class="el" href="structmcl__control__offline__param__detection__t.html#aebfbe8ba7284d1c45d1553db1ec9fc50">mcl_control_offline_param_detection_t</a>, <a class="el" href="structmcl__encoder__t.html#a830d41e562717ab4d1d7ebcf43cacaef">mcl_encoder_t</a>, <a class="el" href="structmcl__offline__param__detection__rundata__t.html#a28acc52cdf697414012959706c7e460a">mcl_offline_param_detection_rundata_t</a></li>
<li>RET_WAIT&#160;:&#160;<a class="el" href="structSYSCTL__Type.html#a64fccca5640d898bc8b417cc6c9801db">SYSCTL_Type</a></li>
<li>RETENTION&#160;:&#160;<a class="el" href="structSYSCTL__Type.html#a69562586a271295c3204ce54ceaf476c">SYSCTL_Type</a></li>
<li>retune_cnt&#160;:&#160;<a class="el" href="structsdxc__capabilities__t.html#a9202a7517edd87d1bc9ab035d01f5343">sdxc_capabilities_t</a></li>
<li>return_to_default_on_xtal_loss&#160;:&#160;<a class="el" href="structpcfg__irc24m__config__t.html#a63171baf4abb19e05b98e90c14720db0">pcfg_irc24m_config_t</a></li>
<li>rev&#160;:&#160;<a class="el" href="structmtg__result.html#aa6871089e956b86c67965bc860f3d4e0">mtg_result</a></li>
<li>rev_data_idx&#160;:&#160;<a class="el" href="structsei__sample__config__t.html#ac5feeba0161edb2e8590e040a42042c1">sei_sample_config_t</a>, <a class="el" href="structsei__update__config__t.html#adeb95e3f5a3b44e0ebc2275781afa29a">sei_update_config_t</a></li>
<li>rev_data_use_rx&#160;:&#160;<a class="el" href="structsei__sample__config__t.html#aeb179a27bde73413b40f935213b78251">sei_sample_config_t</a>, <a class="el" href="structsei__update__config__t.html#a37ea2e6d08539e806a67c288202a2aa9">sei_update_config_t</a></li>
<li>REV_IN&#160;:&#160;<a class="el" href="structSEI__Type.html#a771f866445c296c0e41deab95d035b02">SEI_Type</a></li>
<li>rev_ini_mode&#160;:&#160;<a class="el" href="structmtg__filter__param.html#a0a14d696ceb5a77547d05c2f4942aef2">mtg_filter_param</a></li>
<li>rev_init_value&#160;:&#160;<a class="el" href="structmtg__filter__param.html#a1003aa0dc21ff576beae2e0806a93a5a">mtg_filter_param</a></li>
<li>rev_judge_mode&#160;:&#160;<a class="el" href="structmtg__filter__param.html#a60f681dd5340703aa2851f87f9fdaa27">mtg_filter_param</a></li>
<li>REV_PRESET&#160;:&#160;<a class="el" href="structMTG__Type.html#a2837dadcbd44ff1d50f40697b61f0e86">MTG_Type</a>, <a class="el" href="structMTGV2__Type.html#a833094c14fa71549fbdf28d399290407">MTGV2_Type</a></li>
<li>rev_preset&#160;:&#160;<a class="el" href="structmtg__tra__cmd__cfg.html#a0365787b988a50c2342b2a51cdc46352">mtg_tra_cmd_cfg</a></li>
<li>reverse_align_clk_falling_edge&#160;:&#160;<a class="el" href="structqeo__abz__mode__t.html#a505372927b2d7586eef810f59b14cbac">qeo_abz_mode_t</a></li>
<li>reverse_x&#160;:&#160;<a class="el" href="structgt9xx__context__t.html#a61389278cff8d658d519f5d4a5e7ef64">gt9xx_context_t</a></li>
<li>reverse_y&#160;:&#160;<a class="el" href="structgt9xx__context__t.html#ab9404c916f49f1c9841cd1c9d548c431">gt9xx_context_t</a></li>
<li>revert&#160;:&#160;<a class="el" href="structppi__clk__pin__config__t.html#a400c4da285cfd03cf26ce81a89cec276">ppi_clk_pin_config_t</a></li>
<li>revise_pairs_output&#160;:&#160;<a class="el" href="structqeo__pwm__mode__t.html#a32707f6b9ec25165b4f000a09279c7f0">qeo_pwm_mode_t</a></li>
<li>REVISION&#160;:&#160;<a class="el" href="structESC__Type.html#ae4424eebf632d7ab17ca7796edf46f23">ESC_Type</a></li>
<li>revolution&#160;:&#160;<a class="el" href="structmmc__pos__or__delta__pos__input__t.html#aadcf2412ffbfd998fc9376baf2ad2719">mmc_pos_or_delta_pos_input_t</a>, <a class="el" href="structmmc__pos__out__t.html#a8f7c3ff87dc07f7552c3d8d8b3d4ab65">mmc_pos_out_t</a></li>
<li>revolution_thr&#160;:&#160;<a class="el" href="structmmc__pos__trig__t.html#a09f0e92e3b74f85fe90d4c5b8ae15bda">mmc_pos_trig_t</a></li>
<li>rewind_enable&#160;:&#160;<a class="el" href="structsei__trigger__input__config__t.html#a95c70f8d80e9ff1e34ee545c0cd7be45">sei_trigger_input_config_t</a></li>
<li>rewind_select&#160;:&#160;<a class="el" href="structsei__trigger__input__config__t.html#ad65bdc9bdc927e54e850420a2baf1ab6">sei_trigger_input_config_t</a></li>
<li>RFIFO_FILLINGS&#160;:&#160;<a class="el" href="structI2S__Type.html#a04555d1f18949ae426ff2734126bc4fa">I2S_Type</a></li>
<li>RFSHCTL0&#160;:&#160;<a class="el" href="structDDRCTL__Type.html#a6e1020775f2073a635272cf4c0084e0c">DDRCTL_Type</a></li>
<li>RFSHCTL1&#160;:&#160;<a class="el" href="structDDRCTL__Type.html#a67f4f722d2f21e96c9a36be622cf289a">DDRCTL_Type</a></li>
<li>RFSHCTL3&#160;:&#160;<a class="el" href="structDDRCTL__Type.html#a37014a45b970ee907c71836570f1dc00">DDRCTL_Type</a></li>
<li>RFSHTMG&#160;:&#160;<a class="el" href="structDDRCTL__Type.html#a391b7fc884dda1b3bfca4fadfcddb62d">DDRCTL_Type</a></li>
<li>RGB2YUV_COEF0&#160;:&#160;<a class="el" href="structJPEG__Type.html#a1357337a6ec5f1b4cb40ed698b4c23e9">JPEG_Type</a>, <a class="el" href="structPDMA__Type.html#a2ef8ea2e7499a19615ad87d83c1fb479">PDMA_Type</a></li>
<li>RGB2YUV_COEF1&#160;:&#160;<a class="el" href="structJPEG__Type.html#ab15f690d29c1307c1fb26bd83c757449">JPEG_Type</a>, <a class="el" href="structPDMA__Type.html#a4b15695b14d627538508e9e699e7d0f7">PDMA_Type</a></li>
<li>RGB2YUV_COEF2&#160;:&#160;<a class="el" href="structJPEG__Type.html#a80d8b94d5e57ba7c210350d311c9af0c">JPEG_Type</a>, <a class="el" href="structPDMA__Type.html#ae926b847597c82f4a78927a3f26b9434">PDMA_Type</a></li>
<li>RGB2YUV_COEF3&#160;:&#160;<a class="el" href="structJPEG__Type.html#a834fe78db300cff6448f5681e1f10931">JPEG_Type</a>, <a class="el" href="structPDMA__Type.html#ae769e2e884199719148b5d4214755028">PDMA_Type</a></li>
<li>RGB2YUV_COEF4&#160;:&#160;<a class="el" href="structJPEG__Type.html#aa071963602b080544ff9f3edc14e0267">JPEG_Type</a>, <a class="el" href="structPDMA__Type.html#acf4df0047c99f323149e3d2c85e8834b">PDMA_Type</a></li>
<li>rgb2yuv_config&#160;:&#160;<a class="el" href="structpdma__output__config.html#afe3c532bd3af236d27936ea0adc70f47">pdma_output_config</a></li>
<li>RIDR&#160;:&#160;<a class="el" href="structDDRPHY__Type.html#abc1b7510238ab476aeee4e34f71fbcac">DDRPHY_Type</a></li>
<li>right_input&#160;:&#160;<a class="el" href="structwm8960__config.html#abe50a02d00e08b690af0bd546f9373ea">wm8960_config</a></li>
<li>right_shift_without_sign&#160;:&#160;<a class="el" href="structrdc__acc__cfg.html#af0baedeb07fe7f5dc8300428b6bcd365">rdc_acc_cfg</a></li>
<li>RISE_DELAY_I&#160;:&#160;<a class="el" href="structRDC__Type.html#ab8c3e18e240284c9f9475e8da8f0947d">RDC_Type</a></li>
<li>RISE_DELAY_Q&#160;:&#160;<a class="el" href="structRDC__Type.html#a2e1beca9c69a2188d91962a2c13cf1f3">RDC_Type</a></li>
<li>RLD&#160;:&#160;<a class="el" href="structGPTMR__Type.html#aac3a9e946db076863d5423020bedb148">GPTMR_Type</a>, <a class="el" href="structPWM__Type.html#a497590f2ea6050dc8e08f31b9972c6f8">PWM_Type</a>, <a class="el" href="structSYNT__Type.html#aef4dc0c055446beed38d17d1783c52db">SYNT_Type</a></li>
<li>RLD_HRPWM&#160;:&#160;<a class="el" href="structPWM__Type.html#a91c2bb8ca8f97f25e5bf174d6bf5729e">PWM_Type</a></li>
<li>RNG&#160;:&#160;<a class="el" href="structKEYM__Type.html#a9c805ead5090138a673edb550f447f56">KEYM_Type</a></li>
<li>ROI_HEIGHT&#160;:&#160;<a class="el" href="structCAM__Type.html#ad8151ac2cdc10cb8c10547f5811b2ae4">CAM_Type</a></li>
<li>ROI_WIDTH&#160;:&#160;<a class="el" href="structCAM__Type.html#a8336a215de8832e0fd58c8b02eaaecf2">CAM_Type</a></li>
<li>rotate&#160;:&#160;<a class="el" href="structpdma__blit__option.html#a1f0999beabc21e760d11911adec5fc5c">pdma_blit_option</a>, <a class="el" href="structpdma__plane__config.html#a9e0f26695b7f43a4ae1c633f4f6a3033">pdma_plane_config</a></li>
<li>rotate_dir&#160;:&#160;<a class="el" href="structqeiv2__phcnt__cmp__match__config__t.html#a0df16e235bbd75dd72f141af352f352d">qeiv2_phcnt_cmp_match_config_t</a></li>
<li>round_mode&#160;:&#160;<a class="el" href="structdac__step__config__t.html#afe048cd5fcdc3facda0388fa34f1aaea">dac_step_config_t</a></li>
<li>route&#160;:&#160;<a class="el" href="structwm8960__config.html#a6cdbcdc23ae542b3366200b4c7fe46cf">wm8960_config</a></li>
<li>rpm_max&#160;:&#160;<a class="el" href="structphysical__motor__q__t.html#a9dba042e4a365163c870c230a66193e5">physical_motor_q_t</a>, <a class="el" href="structphysical__motor__t.html#a1e6e3e6adef67d0ef954bab71d091634">physical_motor_t</a></li>
<li>rpmb_partition_size&#160;:&#160;<a class="el" href="structemmc__device__attribute__t.html#a1aed081913d7f5effcb0d0b4e08d6e8d">emmc_device_attribute_t</a></li>
<li>rpmb_size&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#add392d7ddc05cb3f5be4c67c8b7a4e15">emmc_ext_csd_t</a></li>
<li>rs&#160;:&#160;<a class="el" href="structmcl__control__offline__param__detection__t.html#a77eaa01c22b24158af498745a64c26bc">mcl_control_offline_param_detection_t</a>, <a class="el" href="structmcl__offline__param__detection__result__t.html#a1c4bc68bb4a2ea58e6e50655765c6da9">mcl_offline_param_detection_result_t</a></li>
<li>rst_pin&#160;:&#160;<a class="el" href="structhpm__sdmmc__extra__io__data__t.html#a0b5d6391cc5666dc9c0c72dcefdd4b13">hpm_sdmmc_extra_io_data_t</a></li>
<li>RTC_ALARM_NS&#160;:&#160;<a class="el" href="structTSW__Type.html#a40a45aff8d9f0734a35aa1fc44f63552">TSW_Type</a></li>
<li>RTC_ALARM_SH&#160;:&#160;<a class="el" href="structTSW__Type.html#ab1e24bcbcc0535915e49a76616490433">TSW_Type</a></li>
<li>RTC_ALARM_SL&#160;:&#160;<a class="el" href="structTSW__Type.html#a1a1a12749e6594fd01866b852e4ab465">TSW_Type</a></li>
<li>RTC_CR&#160;:&#160;<a class="el" href="structTSW__Type.html#ae9996688474b39d9312af840a95b1ad1">TSW_Type</a></li>
<li>RTC_CT_CURTIME_NS&#160;:&#160;<a class="el" href="structTSW__Type.html#a608da6c8d5a9a0d4b823d9d0b72164fd">TSW_Type</a></li>
<li>RTC_CT_CURTIME_SEC&#160;:&#160;<a class="el" href="structTSW__Type.html#a702898040d384bc7fd74278df227e21b">TSW_Type</a></li>
<li>RTC_CT_TIMER_INCR&#160;:&#160;<a class="el" href="structTSW__Type.html#aabbcca8282012b461997783959b571f4">TSW_Type</a></li>
<li>RTC_OFS_CH&#160;:&#160;<a class="el" href="structTSW__Type.html#aa15461a6f5315193d90938cb06b10d78">TSW_Type</a></li>
<li>RTC_OFS_NS&#160;:&#160;<a class="el" href="structTSW__Type.html#a5c2c268bf4d63e4ee43a6497fafa2184">TSW_Type</a></li>
<li>RTC_OFS_SH&#160;:&#160;<a class="el" href="structTSW__Type.html#a11438a9d533ea9f043498a601abdbe89">TSW_Type</a></li>
<li>RTC_OFS_SL&#160;:&#160;<a class="el" href="structTSW__Type.html#a16bd15b3fa1bd33803f2a3779bcde2f9">TSW_Type</a></li>
<li>RTC_SR&#160;:&#160;<a class="el" href="structTSW__Type.html#a402d3d279e73145c6dc795ae720ad065">TSW_Type</a></li>
<li>RTC_TIMER_A_PERIOD&#160;:&#160;<a class="el" href="structTSW__Type.html#a53a48b5356a735e7e3bd3a99360a4a5e">TSW_Type</a></li>
<li>rterm&#160;:&#160;<a class="el" href="structlcb__lvds__phy__clk__lane__config.html#ad27de01c87c4a91ce4ede25ef258811d">lcb_lvds_phy_clk_lane_config</a>, <a class="el" href="structlcb__lvds__phy__data__lane__config.html#a425e9e84666b2bb0b4220455e5dd5178">lcb_lvds_phy_data_lane_config</a></li>
<li>rterm_enable&#160;:&#160;<a class="el" href="structlvb__lvds__phy__lane__config.html#a482fe3fb233350392363cc4c8c2f2331">lvb_lvds_phy_lane_config</a></li>
<li>RTIE&#160;:&#160;<a class="el" href="structCAN__Type.html#ad052b367e5253c77fa9756ce1eac31a9">CAN_Type</a></li>
<li>RTIF&#160;:&#160;<a class="el" href="structCAN__Type.html#ab3b2065c4e611ec82ed902aef798cb89">CAN_Type</a></li>
<li>rtr&#160;:&#160;<a class="el" href="structmcan__rx__message__struct.html#aca2174cd552a29e2278524ae568f5b6e">mcan_rx_message_struct</a>, <a class="el" href="unionmcan__tx__event__fifo__elem__struct.html#a992c17fe3a60f75d64e889fe475690d5">mcan_tx_event_fifo_elem_struct</a>, <a class="el" href="structmcan__tx__message__struct.html#a09bed7ba06931ec0fca18c568544e85c">mcan_tx_message_struct</a></li>
<li>rtsh&#160;:&#160;<a class="el" href="structenet__rx__desc__t.html#a108e79253a0d6c4194bf6ab33bac18d9">enet_rx_desc_t</a></li>
<li>rtsl&#160;:&#160;<a class="el" href="structenet__rx__desc__t.html#a73cd72222a7320f6cad85d9383a9f2c9">enet_rx_desc_t</a></li>
<li>RUN&#160;:&#160;<a class="el" href="structPDM__Type.html#a9c487a616120feb2ea80b4260a0b9535">PDM_Type</a>, <a class="el" href="structVAD__Type.html#a5a76393ce3b33d721af8ab56e48c9337">VAD_Type</a></li>
<li>run_bootloader&#160;:&#160;<a class="el" href="structbootloader__api__table__t.html#a1c4f34de1695c3b8f3e647524681ed57">bootloader_api_table_t</a></li>
<li>run_buffer&#160;:&#160;<a class="el" href="structplb__lin__clock__t.html#a08b4159ab9f10347403d2dbdd8aedafa">plb_lin_clock_t</a></li>
<li>run_buffer_len&#160;:&#160;<a class="el" href="structplb__lin__clock__t.html#ab2126b1bdfbabbd967bd5081ee72588d">plb_lin_clock_t</a></li>
<li>run_buffer_len_half&#160;:&#160;<a class="el" href="structplb__lin__clock__t.html#a7fc66e5a7599d7a76378c7a5aac22cc5">plb_lin_clock_t</a></li>
<li>run_data&#160;:&#160;<a class="el" href="structplb__lin__clock__t.html#a0632a41ee2080971b121f45b095b7be5">plb_lin_clock_t</a></li>
<li>RUN_LED_OVRD&#160;:&#160;<a class="el" href="structESC__Type.html#a53764f43c6dd853cecdf2401642f7c54">ESC_Type</a></li>
<li>rundata&#160;:&#160;<a class="el" href="structmcl__loop__t.html#a9984b54ccf30f042e7895ae8ec007bd0">mcl_loop_t</a></li>
<li>running_core&#160;:&#160;<a class="el" href="structspi__context__t.html#a64ffebc0d2f1026098f2dd50e40a331b">spi_context_t</a></li>
<li>running_hash&#160;:&#160;<a class="el" href="structsdp__hash__internal__ctx__t.html#a809497f1b0443c8e49cd5642f177dfbc">sdp_hash_internal_ctx_t</a></li>
<li>rw_data&#160;:&#160;<a class="el" href="unionsdio__resp__r5__t.html#adb2c58734ac73120fa84f8a583ae571a">sdio_resp_r5_t</a></li>
<li>rw_flag&#160;:&#160;<a class="el" href="unionsdio__cmd53__arg__t.html#a8fcabbe864ca8995552c1d54ac083dfa">sdio_cmd53_arg_t</a></li>
<li>RWD&#160;:&#160;<a class="el" href="structMCAN__Type.html#ad37652ddc2db06516ff0e132050edac6">MCAN_Type</a></li>
<li>RWKFRMFILT&#160;:&#160;<a class="el" href="structENET__Type.html#a81cc75c22943f5aa0d40f0b3970d2597">ENET_Type</a></li>
<li>rwt&#160;:&#160;<a class="el" href="structenet__rx__desc__t.html#a4585fc522b3947a86545cc8667c7ba5b">enet_rx_desc_t</a></li>
<li>rx_buf&#160;:&#160;<a class="el" href="structmipi__dsi__msg.html#aa21b5be5cdfac9411601c83f72e58405">mipi_dsi_msg</a></li>
<li>rx_buff&#160;:&#160;<a class="el" href="structspi__context__t.html#a2e4eb93158844c83d2ac49f9df5e97e8">spi_context_t</a></li>
<li>rx_buff_cfg&#160;:&#160;<a class="el" href="structenet__desc__t.html#a5d4a02f4207d35a2c8d399480307d42c">enet_desc_t</a></li>
<li>rx_callback&#160;:&#160;<a class="el" href="structhpm__i2s__over__spi.html#acdfd03954b8602c6b460c2a078ac3136">hpm_i2s_over_spi</a></li>
<li>RX_CFGR&#160;:&#160;<a class="el" href="structDAO__Type.html#a14b92533caf346256e84d40ecdfa2866">DAO_Type</a></li>
<li>rx_channel_slot_mask&#160;:&#160;<a class="el" href="structi2s__multiline__transfer__config.html#a63cc64a69f7a77dc412f9de5ffddf550">i2s_multiline_transfer_config</a></li>
<li>rx_count&#160;:&#160;<a class="el" href="structspi__context__t.html#a0bef4c2989cce6565f9b0a6f12f45935">spi_context_t</a></li>
<li>rx_data_line_en&#160;:&#160;<a class="el" href="structi2s__multiline__transfer__config.html#a217fe7c19fb9d668e276d39ce84e8f3f">i2s_multiline_transfer_config</a></li>
<li>rx_desc&#160;:&#160;<a class="el" href="structenet__frame__t.html#a610e7416853babf01d6ca4d53588c6c4">enet_frame_t</a></li>
<li>rx_desc_list_cur&#160;:&#160;<a class="el" href="structenet__desc__t.html#ac993c17fbdad34d4d070685e5b14446c">enet_desc_t</a></li>
<li>rx_desc_list_head&#160;:&#160;<a class="el" href="structenet__desc__t.html#abc660f201487f5196584ae04aacaef30">enet_desc_t</a></li>
<li>rx_dma&#160;:&#160;<a class="el" href="structhpm__i2s__over__spi.html#a486643fcbc22d40acd734b41c035d41a">hpm_i2s_over_spi</a></li>
<li>rx_dma_ch&#160;:&#160;<a class="el" href="structhpm__nor__host__dma__control__t.html#a2e3c33cf040a119a54e136ce0fde6aac">hpm_nor_host_dma_control_t</a>, <a class="el" href="structspi__dma__context__t.html#a9adb724e2d142430b7987e6db53eca38">spi_dma_context_t</a></li>
<li>rx_dma_enable&#160;:&#160;<a class="el" href="structspi__common__control__config__t.html#ad39ae05df043d04e21bddb8af976bf4e">spi_common_control_config_t</a></li>
<li>rx_dma_req&#160;:&#160;<a class="el" href="structhpm__nor__host__dma__control__t.html#a4ae3cbb016338252f5c2ff7b77528123">hpm_nor_host_dma_control_t</a></li>
<li>rx_dmamux_ch&#160;:&#160;<a class="el" href="structspi__dma__context__t.html#a8bb78488bae5dabd2b73a2ea88eb525c">spi_dma_context_t</a></li>
<li>rx_elem_config&#160;:&#160;<a class="el" href="structmcan__ram__flexible__config__struct.html#ae36edcfa8592d830d152d888490f270e">mcan_ram_flexible_config_struct</a></li>
<li>rx_enable&#160;:&#160;<a class="el" href="structhpm__uart__config.html#a55bb6bc7692d9e0ac8c8a35a32614007">hpm_uart_config</a></li>
<li>RX_ERR_CNT&#160;:&#160;<a class="el" href="structESC__Type.html#a8f892353aba27238baeff5fa1737738f">ESC_Type</a></li>
<li>rx_fifo_level&#160;:&#160;<a class="el" href="structhpm__uart__config.html#a24d879cc85dae9bfe93ff718e506867d">hpm_uart_config</a>, <a class="el" href="structuart__fifo__ctrl__t.html#a06ac4bbdf15f5651d1745d9c77d5f459">uart_fifo_ctrl_t</a></li>
<li>rx_fifo_threshold&#160;:&#160;<a class="el" href="structi2s__config.html#adcfa643cfb226ad3a78bd06ee151d792">i2s_config</a></li>
<li>rx_frame_info&#160;:&#160;<a class="el" href="structenet__desc__t.html#a6250db4c457446d5038b4fdb3b72f79b">enet_desc_t</a></li>
<li>rx_len&#160;:&#160;<a class="el" href="structmipi__dsi__msg.html#a87c419438aa58f814ad4287ffef82efd">mipi_dsi_msg</a></li>
<li>rx_req&#160;:&#160;<a class="el" href="structspi__dma__context__t.html#a41344a054c90d92301225300ed54a89a">spi_dma_context_t</a></li>
<li>rx_size&#160;:&#160;<a class="el" href="structspi__context__t.html#a5d86804ca3e61c2e9a7b54fe56eb0cf1">spi_context_t</a></li>
<li>rx_timestamp&#160;:&#160;<a class="el" href="structmcan__rx__message__struct.html#aed11c64264461cb01d5ee19a474474bd">mcan_rx_message_struct</a></li>
<li>rx_timestamp_captured&#160;:&#160;<a class="el" href="structmcan__rx__message__struct.html#aafece64f91a4cc06b6e3661b8e8d9284">mcan_rx_message_struct</a></li>
<li>rx_timestamp_pointer&#160;:&#160;<a class="el" href="structmcan__rx__message__struct.html#a5daa74395150cfc960feb8ddc11a6cb9">mcan_rx_message_struct</a></li>
<li>rx_watermark_in_dwords&#160;:&#160;<a class="el" href="structxpi__config__t.html#a4cd4a8b16cea637f059b1f3184f6a2ed">xpi_config_t</a></li>
<li>RXBC&#160;:&#160;<a class="el" href="structMCAN__Type.html#adf37d82c2e6a5d0440d3cd92dd831f85">MCAN_Type</a></li>
<li>rxbuf_config&#160;:&#160;<a class="el" href="structmcan__ram__flexible__config__struct.html#a0cd47ebf5b28d0797ab5e744a55a72bb">mcan_ram_flexible_config_struct</a></li>
<li>rxbuf_data_field_size&#160;:&#160;<a class="el" href="structmcan__ram__config__struct.html#af321237fe68d3931da1d30813c051ec7">mcan_ram_config_struct</a></li>
<li>rxbuf_elem_count&#160;:&#160;<a class="el" href="structmcan__ram__config__struct.html#a27c387c78dd882718e70d12689ebfa50">mcan_ram_config_struct</a></li>
<li>rxclk_sel&#160;:&#160;<a class="el" href="structlcb__config.html#a0b972f3eb8727d51f85ad06a1def1fe2">lcb_config</a></li>
<li>rxclk_src&#160;:&#160;<a class="el" href="structxpi__config__t.html#aa9d79f22388e192bb66c59d4dc26495c">xpi_config_t</a>, <a class="el" href="structxpi__nor__config__t.html#a76500f0260a7be405915036a6f8f2432">xpi_nor_config_t</a>, <a class="el" href="structxpi__ram__config__t.html#a8c93aaebd41c001e5d56c6e255a1a264">xpi_ram_config_t</a></li>
<li>rxclk_src_for_init&#160;:&#160;<a class="el" href="structxpi__nor__config__t.html#a6f81866b80a40cba6dbd8b69038d0fec">xpi_nor_config_t</a>, <a class="el" href="structxpi__ram__config__t.html#a415a95427a8d2c75c90329f561658659">xpi_ram_config_t</a></li>
<li>RXD&#160;:&#160;<a class="el" href="structI2S__Type.html#a62b64e1dea3840b97f83b64912e1cc4d">I2S_Type</a></li>
<li>rxd_cfg&#160;:&#160;<a class="el" href="structsei__state__transition__config__t.html#a58a5aa64e61bd11a72fbf229672acb69">sei_state_transition_config_t</a></li>
<li>RXDATA&#160;:&#160;<a class="el" href="structTSW__Type.html#a5106380ba73236f5b704a8a7641061ef">TSW_Type</a></li>
<li>rxdma_src&#160;:&#160;<a class="el" href="structhpm__i2s__spi__context__t.html#a62b22d76d849048bba1db5188bb1bdf5">hpm_i2s_spi_context_t</a></li>
<li>RXDSLOT&#160;:&#160;<a class="el" href="structI2S__Type.html#a3c7bc81cd077d5b3050f7d7aaaad635c">I2S_Type</a></li>
<li>RXESC&#160;:&#160;<a class="el" href="structMCAN__Type.html#a3f131c88e4ecf2202eb537a07a5aa5f1">MCAN_Type</a></li>
<li>RXF0A&#160;:&#160;<a class="el" href="structMCAN__Type.html#adb83cadd4af9c2c648a4952812a77dc5">MCAN_Type</a></li>
<li>RXF0C&#160;:&#160;<a class="el" href="structMCAN__Type.html#a2785ed40064a5dd19afb5139e1c53554">MCAN_Type</a></li>
<li>RXF0S&#160;:&#160;<a class="el" href="structMCAN__Type.html#a1d79421dfc1b0448cfae15299d84896f">MCAN_Type</a></li>
<li>RXF1A&#160;:&#160;<a class="el" href="structMCAN__Type.html#a7b9aba67c29ccb508fa7ebe5b41592a6">MCAN_Type</a></li>
<li>RXF1C&#160;:&#160;<a class="el" href="structMCAN__Type.html#ad931b8d0f6c8aeb14d06e3f74fb840d7">MCAN_Type</a></li>
<li>RXF1S&#160;:&#160;<a class="el" href="structMCAN__Type.html#a3b670ed40b08eb1274f1e80591290ebf">MCAN_Type</a></li>
<li>RXFIFO&#160;:&#160;<a class="el" href="structTSW__Type.html#a96bee48756b7ecf27b44770c2da51ab8">TSW_Type</a></li>
<li>rxfifo0_config&#160;:&#160;<a class="el" href="structmcan__ram__flexible__config__struct.html#abda62877174e532bcd9ed95ba2c7fa06">mcan_ram_flexible_config_struct</a></li>
<li>rxfifo1_config&#160;:&#160;<a class="el" href="structmcan__ram__flexible__config__struct.html#aa52111a3c54ea1bb1b9562dea05b828b">mcan_ram_flexible_config_struct</a></li>
<li>rxfifos&#160;:&#160;<a class="el" href="structmcan__ram__config__struct.html#a792c3656af8194b1c2bd2858e581b3ce">mcan_ram_config_struct</a></li>
<li>RXFRAMECOUNT_GB&#160;:&#160;<a class="el" href="structENET__Type.html#aeca338554733b6ac98903b448a11061b">ENET_Type</a></li>
<li>rxidle_config&#160;:&#160;<a class="el" href="structhpm__uart__config.html#aa27d55715772dbf892ba98f0e7ae67db">hpm_uart_config</a></li>
<li>RXIPV4_GD_FMS&#160;:&#160;<a class="el" href="structENET__Type.html#a6e81839bc0eac75fc7202e35ac76e744">ENET_Type</a></li>
<li>RXREG&#160;:&#160;<a class="el" href="structMBX__Type.html#af07727a20c0d52f8feac18de7d87f4ae">MBX_Type</a></li>
<li>RXSLT&#160;:&#160;<a class="el" href="structDAO__Type.html#a9c77ff38cb5056292ec20f842f03b967">DAO_Type</a></li>
<li>RXWRD&#160;:&#160;<a class="el" href="structMBX__Type.html#ad163628ef61563876056ea874150d051">MBX_Type</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Mon Mar 31 2025 13:17:28 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.13.2 </li>
  </ul>
</div>
</body>
</html>
