INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 01:16:26 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.043ns  (required time - arrival time)
  Source:                 buffer11/outs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.850ns period=9.700ns})
  Destination:            mem_controller1/stores/count_stores.counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.850ns period=9.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.700ns  (clk rise@9.700ns - clk rise@0.000ns)
  Data Path Delay:        5.645ns  (logic 1.786ns (31.641%)  route 3.859ns (68.359%))
  Logic Levels:           18  (CARRY4=10 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 10.183 - 9.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=593, unset)          0.508     0.508    buffer11/clk
    SLICE_X21Y150        FDRE                                         r  buffer11/outs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y150        FDRE (Prop_fdre_C_Q)         0.198     0.706 r  buffer11/outs_reg[4]/Q
                         net (fo=4, routed)           0.524     1.230    buffer11/outs_reg_n_0_[4]
    SLICE_X21Y151        LUT6 (Prop_lut6_I0_O)        0.119     1.349 r  buffer11/B_storeAddr[6]_INST_0_i_2/O
                         net (fo=7, routed)           0.237     1.586    buffer11/B_storeAddr[6]_INST_0_i_2_n_0
    SLICE_X20Y151        LUT3 (Prop_lut3_I1_O)        0.043     1.629 r  buffer11/result0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     1.629    cmpi0/result0_carry__0_0[3]
    SLICE_X20Y151        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     1.802 r  cmpi0/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.802    cmpi0/result0_carry_n_0
    SLICE_X20Y152        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     1.924 r  cmpi0/result0_carry__0/CO[0]
                         net (fo=30, routed)          0.711     2.636    cmpi0/CO[0]
    SLICE_X13Y151        LUT5 (Prop_lut5_I0_O)        0.132     2.768 f  cmpi0/fullReg_i_5__8/O
                         net (fo=5, routed)           0.263     3.031    control_merge2/tehb/control/transmitValue_i_3__20
    SLICE_X10Y151        LUT6 (Prop_lut6_I2_O)        0.129     3.160 f  control_merge2/tehb/control/A_storeEn_INST_0_i_7/O
                         net (fo=2, routed)           0.587     3.747    fork24/control/generateBlocks[1].regblock/dataReg_reg[0]_0
    SLICE_X7Y147         LUT6 (Prop_lut6_I0_O)        0.043     3.790 f  fork24/control/generateBlocks[1].regblock/A_storeEn_INST_0_i_3/O
                         net (fo=21, routed)          0.257     4.047    buffer23/control/outs_reg[7]
    SLICE_X6Y147         LUT4 (Prop_lut4_I1_O)        0.043     4.090 f  buffer23/control/A_storeEn_INST_0_i_1/O
                         net (fo=14, routed)          0.479     4.569    fork20/control/generateBlocks[1].regblock/A_storeEn
    SLICE_X5Y143         LUT6 (Prop_lut6_I1_O)        0.043     4.612 r  fork20/control/generateBlocks[1].regblock/A_storeEn_INST_0/O
                         net (fo=41, routed)          0.800     5.412    mem_controller1/stores/count_stores.counter_reg[3]_0
    SLICE_X3Y153         LUT4 (Prop_lut4_I3_O)        0.043     5.455 r  mem_controller1/stores/minusOp_carry_i_6__0/O
                         net (fo=1, routed)           0.000     5.455    mem_controller1/stores/minusOp_carry_i_6__0_n_0
    SLICE_X3Y153         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     5.706 r  mem_controller1/stores/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.706    mem_controller1/stores/minusOp_carry_n_0
    SLICE_X3Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.755 r  mem_controller1/stores/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.755    mem_controller1/stores/minusOp_carry__0_n_0
    SLICE_X3Y155         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.804 r  mem_controller1/stores/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.804    mem_controller1/stores/minusOp_carry__1_n_0
    SLICE_X3Y156         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.853 r  mem_controller1/stores/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.853    mem_controller1/stores/minusOp_carry__2_n_0
    SLICE_X3Y157         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.902 r  mem_controller1/stores/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.902    mem_controller1/stores/minusOp_carry__3_n_0
    SLICE_X3Y158         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.951 r  mem_controller1/stores/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.951    mem_controller1/stores/minusOp_carry__4_n_0
    SLICE_X3Y159         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.000 r  mem_controller1/stores/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.000    mem_controller1/stores/minusOp_carry__5_n_0
    SLICE_X3Y160         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     6.153 r  mem_controller1/stores/minusOp_carry__6/O[1]
                         net (fo=1, routed)           0.000     6.153    mem_controller1/stores/minusOp_carry__6_n_6
    SLICE_X3Y160         FDRE                                         r  mem_controller1/stores/count_stores.counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.700     9.700 r  
                                                      0.000     9.700 r  clk (IN)
                         net (fo=593, unset)          0.483    10.183    mem_controller1/stores/clk
    SLICE_X3Y160         FDRE                                         r  mem_controller1/stores/count_stores.counter_reg[29]/C
                         clock pessimism              0.000    10.183    
                         clock uncertainty           -0.035    10.147    
    SLICE_X3Y160         FDRE (Setup_fdre_C_D)        0.048    10.195    mem_controller1/stores/count_stores.counter_reg[29]
  -------------------------------------------------------------------
                         required time                         10.195    
                         arrival time                          -6.153    
  -------------------------------------------------------------------
                         slack                                  4.043    




