<def f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='925' ll='928' type='void llvm::TargetRegisterInfo::resolveFrameIndex(llvm::MachineInstr &amp; MI, llvm::Register BaseReg, int64_t Offset) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='923'>/// Resolve a frame index operand of an instruction
  /// to reference the indicated base register plus offset instead.</doc>
<use f='llvm/llvm/lib/CodeGen/LocalStackSlotAllocation.cpp' l='442' u='c' c='_ZN12_GLOBAL__N_118LocalStackSlotPass29insertFrameReferenceRegistersERN4llvm15MachineFunctionE'/>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64RegisterInfo.cpp' l='559' c='_ZNK4llvm19AArch64RegisterInfo17resolveFrameIndexERNS_12MachineInstrENS_8RegisterEl'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='474' c='_ZNK4llvm14SIRegisterInfo17resolveFrameIndexERNS_12MachineInstrENS_8RegisterEl'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp' l='672' c='_ZNK4llvm19ARMBaseRegisterInfo17resolveFrameIndexERNS_12MachineInstrENS_8RegisterEl'/>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCRegisterInfo.cpp' l='1403' c='_ZNK4llvm15PPCRegisterInfo17resolveFrameIndexERNS_12MachineInstrENS_8RegisterEl'/>
