--- verilog_synth
+++ uhdm_synth
@@ -1,16 +1,17 @@
 /* Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */
-(* top =  1  *)
 (* src = "dut.sv:2.1-7.10" *)
+(* top =  1  *)
 module dff_styles(clk, d, q);
-(* src = "dut.sv:3.7-3.10" *)
+(* src = "dut.sv:2.19-2.22" *)
 input clk;
 wire clk;
-(* src = "dut.sv:3.12-3.13" *)
+(* src = "dut.sv:2.24-2.25" *)
 input d;
 wire d;
-(* src = "dut.sv:4.12-4.13" *)
+(* src = "dut.sv:2.27-2.28" *)
 output q;
 wire q;
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:5.1-6.9" *)
 \$_DFF_P_  q_reg /* _0_ */ (
 .C(clk),
