// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject_myproject,hls_ip_2024_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu250-figd2104-2L-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=3.561250,HLS_SYN_LAT=8,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=2674,HLS_SYN_LUT=16512,HLS_VERSION=2024_1}" *)

module myproject (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_1_ap_vld,
        input_1,
        layer20_out_0,
        layer20_out_0_ap_vld,
        layer20_out_1,
        layer20_out_1_ap_vld,
        layer20_out_2,
        layer20_out_2_ap_vld,
        layer20_out_3,
        layer20_out_3_ap_vld,
        layer20_out_4,
        layer20_out_4_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   input_1_ap_vld;
input  [847:0] input_1;
output  [13:0] layer20_out_0;
output   layer20_out_0_ap_vld;
output  [13:0] layer20_out_1;
output   layer20_out_1_ap_vld;
output  [13:0] layer20_out_2;
output   layer20_out_2_ap_vld;
output  [13:0] layer20_out_3;
output   layer20_out_3_ap_vld;
output  [13:0] layer20_out_4;
output   layer20_out_4_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg layer20_out_0_ap_vld;
reg layer20_out_1_ap_vld;
reg layer20_out_2_ap_vld;
reg layer20_out_3_ap_vld;
reg layer20_out_4_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_idle_pp0;
reg    input_1_ap_vld_in_sig;
reg    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_pp0_stage0_subdone;
reg   [847:0] input_1_preg;
reg   [847:0] input_1_in_sig;
reg    input_1_ap_vld_preg;
reg    input_1_blk_n;
wire    ap_block_pp0_stage0;
wire   [3:0] add_ln31_fu_470_p2;
reg   [3:0] add_ln31_reg_1949;
reg    ap_block_pp0_stage0_11001;
wire   [1:0] add_ln32_fu_498_p2;
reg   [1:0] add_ln32_reg_1954;
wire   [1:0] add_ln33_fu_526_p2;
reg   [1:0] add_ln33_reg_1959;
wire   [1:0] add_ln34_fu_554_p2;
reg   [1:0] add_ln34_reg_1964;
wire   [0:0] xor_ln35_fu_576_p2;
reg   [0:0] xor_ln35_reg_1969;
wire   [0:0] xor_ln36_fu_598_p2;
reg   [0:0] xor_ln36_reg_1974;
wire   [0:0] xor_ln37_fu_620_p2;
reg   [0:0] xor_ln37_reg_1979;
wire   [1:0] add_ln39_fu_648_p2;
reg   [1:0] add_ln39_reg_1984;
wire   [4:0] add_ln49_fu_676_p2;
reg   [4:0] add_ln49_reg_1989;
wire   [1:0] add_ln56_fu_704_p2;
reg   [1:0] add_ln56_reg_1994;
wire   [0:0] xor_ln57_fu_726_p2;
reg   [0:0] xor_ln57_reg_1999;
wire   [0:0] xor_ln58_fu_748_p2;
reg   [0:0] xor_ln58_reg_2004;
wire   [0:0] xor_ln60_fu_770_p2;
reg   [0:0] xor_ln60_reg_2009;
wire   [2:0] add_ln61_fu_798_p2;
reg   [2:0] add_ln61_reg_2014;
wire   [0:0] layer2_out_20_fu_820_p2;
reg   [0:0] layer2_out_20_reg_2019;
wire   [1:0] add_ln77_fu_848_p2;
reg   [1:0] add_ln77_reg_2024;
wire   [2:0] add_ln78_fu_876_p2;
reg   [2:0] add_ln78_reg_2029;
wire   [1:0] add_ln79_fu_904_p2;
reg   [1:0] add_ln79_reg_2034;
wire   [1:0] add_ln80_fu_932_p2;
reg   [1:0] add_ln80_reg_2039;
wire   [2:0] add_ln81_fu_960_p2;
reg   [2:0] add_ln81_reg_2044;
wire   [0:0] xor_ln82_fu_982_p2;
reg   [0:0] xor_ln82_reg_2049;
reg   [6:0] tmp_reg_2054;
reg   [4:0] tmp_s_reg_2059;
reg   [5:0] tmp_21_reg_2064;
wire   [8:0] layer7_out_12_fu_1304_p1;
reg   [8:0] layer7_out_12_reg_2069;
reg   [0:0] tmp_50_reg_2074;
reg   [0:0] tmp_51_reg_2079;
reg   [0:0] tmp_52_reg_2084;
reg   [0:0] tmp_53_reg_2089;
reg   [5:0] tmp_22_reg_2094;
reg   [0:0] tmp_54_reg_2099;
reg   [1:0] tmp_27_reg_2104;
reg   [4:0] tmp_29_reg_2109;
reg   [0:0] tmp_55_reg_2114;
reg   [5:0] tmp_30_reg_2119;
reg   [14:0] layer8_out_reg_2124;
reg   [14:0] layer8_out_1_reg_2129;
reg   [14:0] layer8_out_2_reg_2134;
reg   [14:0] layer8_out_3_reg_2139;
reg   [14:0] layer8_out_4_reg_2144;
reg   [14:0] layer8_out_5_reg_2149;
reg   [14:0] layer8_out_6_reg_2154;
reg   [14:0] layer8_out_7_reg_2159;
reg   [16:0] layer13_out_reg_2164;
reg   [16:0] layer13_out_1_reg_2169;
reg   [16:0] layer13_out_2_reg_2174;
reg   [16:0] layer13_out_3_reg_2179;
reg   [16:0] layer13_out_4_reg_2184;
reg   [16:0] layer13_out_5_reg_2189;
reg   [16:0] layer13_out_6_reg_2194;
reg   [3:0] tmp_39_reg_2199;
reg   [1:0] tmp_40_reg_2204;
wire   [5:0] layer17_out_2_fu_1774_p1;
reg   [5:0] layer17_out_2_reg_2209;
wire   [5:0] layer17_out_3_fu_1778_p1;
reg   [5:0] layer17_out_3_reg_2214;
reg   [0:0] tmp_56_reg_2219;
reg   [2:0] tmp_41_reg_2224;
wire   [2:0] layer17_out_6_fu_1800_p1;
reg   [2:0] layer17_out_6_reg_2229;
wire    grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_ap_start;
wire    grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_ap_done;
wire    grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_ap_idle;
wire    grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_ap_ready;
reg    grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_ap_ce;
wire   [13:0] grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_data_1_val;
wire   [5:0] grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_data_2_val;
wire   [11:0] grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_data_3_val;
wire   [11:0] grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_data_4_val;
wire   [10:0] grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_data_5_val;
wire   [9:0] grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_data_6_val;
wire   [8:0] grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_data_7_val;
wire   [6:0] grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_data_9_val;
wire   [11:0] grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_data_19_val;
wire   [10:0] grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_data_26_val;
wire   [9:0] grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_data_27_val;
wire   [9:0] grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_data_28_val;
wire   [8:0] grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_data_30_val;
wire   [6:0] grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_data_31_val;
wire   [11:0] grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_data_47_val;
wire   [11:0] grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_data_48_val;
wire   [11:0] grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_data_49_val;
wire   [11:0] grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_data_50_val;
wire   [11:0] grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_data_51_val;
wire   [10:0] grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_data_52_val;
wire   [15:0] grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_ap_return_0;
wire   [15:0] grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_ap_return_1;
wire   [15:0] grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_ap_return_2;
wire   [15:0] grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_ap_return_3;
wire   [15:0] grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_ap_return_4;
wire   [15:0] grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_ap_return_5;
wire   [15:0] grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_ap_return_6;
wire   [15:0] grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_ap_return_7;
wire   [15:0] grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_ap_return_8;
wire   [15:0] grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_ap_return_9;
wire   [15:0] grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_ap_return_10;
wire   [15:0] grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_ap_return_11;
wire   [15:0] grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_ap_return_12;
wire   [15:0] grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_ap_return_13;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call111;
reg    ap_block_pp0_stage0_11001_ignoreCallOp107;
wire    call_ret2_relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s_fu_366_ap_ready;
wire   [11:0] call_ret2_relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s_fu_366_ap_return_0;
wire   [11:0] call_ret2_relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s_fu_366_ap_return_1;
wire   [11:0] call_ret2_relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s_fu_366_ap_return_2;
wire   [11:0] call_ret2_relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s_fu_366_ap_return_3;
wire   [11:0] call_ret2_relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s_fu_366_ap_return_4;
wire   [11:0] call_ret2_relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s_fu_366_ap_return_5;
wire   [11:0] call_ret2_relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s_fu_366_ap_return_6;
wire   [11:0] call_ret2_relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s_fu_366_ap_return_7;
wire   [11:0] call_ret2_relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s_fu_366_ap_return_8;
wire   [11:0] call_ret2_relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s_fu_366_ap_return_9;
wire   [11:0] call_ret2_relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s_fu_366_ap_return_10;
wire   [11:0] call_ret2_relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s_fu_366_ap_return_11;
wire   [11:0] call_ret2_relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s_fu_366_ap_return_12;
wire   [11:0] call_ret2_relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s_fu_366_ap_return_13;
wire    grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_ap_start;
wire    grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_ap_done;
wire    grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_ap_idle;
wire    grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_ap_ready;
reg    grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_ap_ce;
wire   [11:0] grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_data_14_val;
wire   [8:0] grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_data_23_val;
wire   [10:0] grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_data_30_val;
wire   [9:0] grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_data_41_val;
wire   [7:0] grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_data_46_val;
wire   [7:0] grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_data_47_val;
wire   [8:0] grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_data_52_val;
wire   [10:0] grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_data_54_val;
wire   [8:0] grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_data_55_val;
wire   [7:0] grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_data_57_val;
wire   [9:0] grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_data_58_val;
wire   [7:0] grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_data_62_val;
wire   [11:0] grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_data_63_val;
wire   [14:0] grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_ap_return_0;
wire   [14:0] grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_ap_return_1;
wire   [14:0] grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_ap_return_2;
wire   [14:0] grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_ap_return_3;
wire   [14:0] grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_ap_return_4;
wire   [14:0] grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_ap_return_5;
wire   [14:0] grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_ap_return_6;
wire   [14:0] grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_ap_return_7;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call168;
reg    ap_block_pp0_stage0_11001_ignoreCallOp165;
wire    call_ret4_relu_ap_fixed_15_14_5_3_0_ap_ufixed_13_12_5_3_0_ReLU_config11_s_fu_402_ap_ready;
wire   [12:0] call_ret4_relu_ap_fixed_15_14_5_3_0_ap_ufixed_13_12_5_3_0_ReLU_config11_s_fu_402_ap_return_0;
wire   [12:0] call_ret4_relu_ap_fixed_15_14_5_3_0_ap_ufixed_13_12_5_3_0_ReLU_config11_s_fu_402_ap_return_1;
wire   [12:0] call_ret4_relu_ap_fixed_15_14_5_3_0_ap_ufixed_13_12_5_3_0_ReLU_config11_s_fu_402_ap_return_2;
wire   [12:0] call_ret4_relu_ap_fixed_15_14_5_3_0_ap_ufixed_13_12_5_3_0_ReLU_config11_s_fu_402_ap_return_3;
wire   [12:0] call_ret4_relu_ap_fixed_15_14_5_3_0_ap_ufixed_13_12_5_3_0_ReLU_config11_s_fu_402_ap_return_4;
wire   [12:0] call_ret4_relu_ap_fixed_15_14_5_3_0_ap_ufixed_13_12_5_3_0_ReLU_config11_s_fu_402_ap_return_5;
wire   [12:0] call_ret4_relu_ap_fixed_15_14_5_3_0_ap_ufixed_13_12_5_3_0_ReLU_config11_s_fu_402_ap_return_6;
wire   [12:0] call_ret4_relu_ap_fixed_15_14_5_3_0_ap_ufixed_13_12_5_3_0_ReLU_config11_s_fu_402_ap_return_7;
wire    grp_dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s_fu_414_ap_start;
wire    grp_dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s_fu_414_ap_done;
wire    grp_dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s_fu_414_ap_idle;
wire    grp_dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s_fu_414_ap_ready;
reg    grp_dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s_fu_414_ap_ce;
wire   [11:0] grp_dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s_fu_414_data_1_val;
wire   [7:0] grp_dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s_fu_414_data_6_val;
wire   [11:0] grp_dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s_fu_414_data_12_val;
wire   [11:0] grp_dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s_fu_414_data_15_val;
wire   [8:0] grp_dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s_fu_414_data_21_val;
wire   [12:0] grp_dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s_fu_414_data_22_val;
wire   [12:0] grp_dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s_fu_414_data_26_val;
wire   [16:0] grp_dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s_fu_414_ap_return_0;
wire   [16:0] grp_dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s_fu_414_ap_return_1;
wire   [16:0] grp_dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s_fu_414_ap_return_2;
wire   [16:0] grp_dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s_fu_414_ap_return_3;
wire   [16:0] grp_dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s_fu_414_ap_return_4;
wire   [16:0] grp_dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s_fu_414_ap_return_5;
wire   [16:0] grp_dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s_fu_414_ap_return_6;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call200;
reg    ap_block_pp0_stage0_11001_ignoreCallOp198;
wire    call_ret_relu_ap_fixed_17_15_5_3_0_ap_ufixed_13_11_5_3_0_ReLU_config16_s_fu_426_ap_ready;
wire   [12:0] call_ret_relu_ap_fixed_17_15_5_3_0_ap_ufixed_13_11_5_3_0_ReLU_config16_s_fu_426_ap_return_0;
wire   [12:0] call_ret_relu_ap_fixed_17_15_5_3_0_ap_ufixed_13_11_5_3_0_ReLU_config16_s_fu_426_ap_return_1;
wire   [12:0] call_ret_relu_ap_fixed_17_15_5_3_0_ap_ufixed_13_11_5_3_0_ReLU_config16_s_fu_426_ap_return_2;
wire   [12:0] call_ret_relu_ap_fixed_17_15_5_3_0_ap_ufixed_13_11_5_3_0_ReLU_config16_s_fu_426_ap_return_3;
wire   [12:0] call_ret_relu_ap_fixed_17_15_5_3_0_ap_ufixed_13_11_5_3_0_ReLU_config16_s_fu_426_ap_return_4;
wire   [12:0] call_ret_relu_ap_fixed_17_15_5_3_0_ap_ufixed_13_11_5_3_0_ReLU_config16_s_fu_426_ap_return_5;
wire   [12:0] call_ret_relu_ap_fixed_17_15_5_3_0_ap_ufixed_13_11_5_3_0_ReLU_config16_s_fu_426_ap_return_6;
wire    call_ret6_dense_latency_ap_ufixed_13_11_5_3_0_ap_fixed_14_10_5_3_0_config18_s_fu_437_ap_ready;
wire   [4:0] call_ret6_dense_latency_ap_ufixed_13_11_5_3_0_ap_fixed_14_10_5_3_0_config18_s_fu_437_data_9_val;
wire   [4:0] call_ret6_dense_latency_ap_ufixed_13_11_5_3_0_ap_fixed_14_10_5_3_0_config18_s_fu_437_data_11_val;
wire   [12:0] call_ret6_dense_latency_ap_ufixed_13_11_5_3_0_ap_fixed_14_10_5_3_0_config18_s_fu_437_data_21_val;
wire   [3:0] call_ret6_dense_latency_ap_ufixed_13_11_5_3_0_ap_fixed_14_10_5_3_0_config18_s_fu_437_data_25_val;
wire   [13:0] call_ret6_dense_latency_ap_ufixed_13_11_5_3_0_ap_fixed_14_10_5_3_0_config18_s_fu_437_ap_return_0;
wire   [13:0] call_ret6_dense_latency_ap_ufixed_13_11_5_3_0_ap_fixed_14_10_5_3_0_config18_s_fu_437_ap_return_1;
wire   [13:0] call_ret6_dense_latency_ap_ufixed_13_11_5_3_0_ap_fixed_14_10_5_3_0_config18_s_fu_437_ap_return_2;
wire   [13:0] call_ret6_dense_latency_ap_ufixed_13_11_5_3_0_ap_fixed_14_10_5_3_0_config18_s_fu_437_ap_return_3;
wire   [13:0] call_ret6_dense_latency_ap_ufixed_13_11_5_3_0_ap_fixed_14_10_5_3_0_config18_s_fu_437_ap_return_4;
reg    grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp107;
wire    ap_block_pp0_stage0_ignoreCallOp123;
reg    grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp165;
wire    ap_block_pp0_stage0_ignoreCallOp175;
reg    grp_dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s_fu_414_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp198;
wire    ap_block_pp0_stage0_ignoreCallOp207;
wire    ap_block_pp0_stage0_ignoreCallOp240;
reg    ap_block_pp0_stage0_01001;
wire   [0:0] tmp_1_fu_458_p3;
wire   [3:0] trunc_ln_fu_448_p4;
wire   [3:0] zext_ln31_fu_466_p1;
wire   [0:0] tmp_2_fu_486_p3;
wire   [1:0] trunc_ln1_fu_476_p4;
wire   [1:0] zext_ln32_fu_494_p1;
wire   [0:0] tmp_3_fu_514_p3;
wire   [1:0] trunc_ln2_fu_504_p4;
wire   [1:0] zext_ln33_fu_522_p1;
wire   [0:0] tmp_4_fu_542_p3;
wire   [1:0] trunc_ln3_fu_532_p4;
wire   [1:0] zext_ln34_fu_550_p1;
wire   [0:0] tmp_5_fu_560_p3;
wire   [0:0] tmp_6_fu_568_p3;
wire   [0:0] tmp_7_fu_582_p3;
wire   [0:0] tmp_8_fu_590_p3;
wire   [0:0] tmp_9_fu_604_p3;
wire   [0:0] tmp_10_fu_612_p3;
wire   [0:0] tmp_11_fu_636_p3;
wire   [1:0] trunc_ln4_fu_626_p4;
wire   [1:0] zext_ln39_fu_644_p1;
wire   [0:0] tmp_12_fu_664_p3;
wire   [4:0] trunc_ln5_fu_654_p4;
wire   [4:0] zext_ln49_fu_672_p1;
wire   [0:0] tmp_13_fu_692_p3;
wire   [1:0] trunc_ln6_fu_682_p4;
wire   [1:0] zext_ln56_fu_700_p1;
wire   [0:0] tmp_14_fu_710_p3;
wire   [0:0] tmp_15_fu_718_p3;
wire   [0:0] tmp_16_fu_732_p3;
wire   [0:0] tmp_17_fu_740_p3;
wire   [0:0] tmp_18_fu_754_p3;
wire   [0:0] tmp_19_fu_762_p3;
wire   [0:0] tmp_20_fu_786_p3;
wire   [2:0] trunc_ln7_fu_776_p4;
wire   [2:0] zext_ln61_fu_794_p1;
wire   [0:0] tmp_23_fu_804_p3;
wire   [0:0] tmp_24_fu_812_p3;
wire   [0:0] tmp_25_fu_836_p3;
wire   [1:0] trunc_ln8_fu_826_p4;
wire   [1:0] zext_ln77_fu_844_p1;
wire   [0:0] tmp_26_fu_864_p3;
wire   [2:0] trunc_ln9_fu_854_p4;
wire   [2:0] zext_ln78_fu_872_p1;
wire   [0:0] tmp_28_fu_892_p3;
wire   [1:0] trunc_ln10_fu_882_p4;
wire   [1:0] zext_ln79_fu_900_p1;
wire   [0:0] tmp_31_fu_920_p3;
wire   [1:0] trunc_ln11_fu_910_p4;
wire   [1:0] zext_ln80_fu_928_p1;
wire   [0:0] tmp_42_fu_948_p3;
wire   [2:0] trunc_ln12_fu_938_p4;
wire   [2:0] zext_ln81_fu_956_p1;
wire   [0:0] tmp_48_fu_966_p3;
wire   [0:0] tmp_49_fu_974_p3;
wire   [9:0] tmp_32_fu_1565_p4;
wire   [2:0] tmp_33_fu_1584_p4;
wire   [4:0] tmp_34_fu_1603_p4;
wire   [5:0] tmp_35_fu_1622_p4;
wire   [6:0] tmp_36_fu_1641_p4;
wire   [9:0] tmp_37_fu_1660_p4;
wire   [9:0] tmp_38_fu_1679_p4;
wire   [2:0] tmp_43_fu_1857_p4;
wire   [4:0] and_ln_fu_1867_p3;
wire   [5:0] tmp_44_fu_1880_p4;
wire   [6:0] shl_ln_fu_1890_p3;
wire   [5:0] tmp_45_fu_1903_p4;
wire   [6:0] shl_ln1_fu_1913_p3;
wire   [5:0] tmp_46_fu_1926_p4;
wire   [6:0] shl_ln2_fu_1936_p3;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to7;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 input_1_preg = 848'd0;
#0 input_1_ap_vld_preg = 1'b0;
#0 grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_ap_start_reg = 1'b0;
#0 grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_ap_start_reg = 1'b0;
#0 grp_dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s_fu_414_ap_start_reg = 1'b0;
end

myproject_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_ap_start),
    .ap_done(grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_ap_done),
    .ap_idle(grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_ap_idle),
    .ap_ready(grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_ap_ready),
    .ap_ce(grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_ap_ce),
    .data_1_val(grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_data_1_val),
    .data_2_val(grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_data_2_val),
    .data_3_val(grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_data_3_val),
    .data_4_val(grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_data_4_val),
    .data_5_val(grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_data_5_val),
    .data_6_val(grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_data_6_val),
    .data_7_val(grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_data_7_val),
    .data_9_val(grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_data_9_val),
    .data_19_val(grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_data_19_val),
    .data_26_val(grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_data_26_val),
    .data_27_val(grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_data_27_val),
    .data_28_val(grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_data_28_val),
    .data_30_val(grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_data_30_val),
    .data_31_val(grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_data_31_val),
    .data_37_val(layer2_out_20_reg_2019),
    .data_47_val(grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_data_47_val),
    .data_48_val(grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_data_48_val),
    .data_49_val(grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_data_49_val),
    .data_50_val(grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_data_50_val),
    .data_51_val(grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_data_51_val),
    .data_52_val(grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_data_52_val),
    .ap_return_0(grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_ap_return_0),
    .ap_return_1(grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_ap_return_1),
    .ap_return_2(grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_ap_return_2),
    .ap_return_3(grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_ap_return_3),
    .ap_return_4(grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_ap_return_4),
    .ap_return_5(grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_ap_return_5),
    .ap_return_6(grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_ap_return_6),
    .ap_return_7(grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_ap_return_7),
    .ap_return_8(grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_ap_return_8),
    .ap_return_9(grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_ap_return_9),
    .ap_return_10(grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_ap_return_10),
    .ap_return_11(grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_ap_return_11),
    .ap_return_12(grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_ap_return_12),
    .ap_return_13(grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_ap_return_13)
);

myproject_relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s call_ret2_relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s_fu_366(
    .ap_ready(call_ret2_relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s_fu_366_ap_ready),
    .data_14_val(grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_ap_return_0),
    .data_23_val(grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_ap_return_1),
    .data_30_val(grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_ap_return_2),
    .data_32_val(grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_ap_return_3),
    .data_41_val(grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_ap_return_4),
    .data_46_val(grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_ap_return_5),
    .data_47_val(grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_ap_return_6),
    .data_52_val(grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_ap_return_7),
    .data_54_val(grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_ap_return_8),
    .data_55_val(grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_ap_return_9),
    .data_57_val(grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_ap_return_10),
    .data_58_val(grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_ap_return_11),
    .data_62_val(grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_ap_return_12),
    .data_63_val(grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_ap_return_13),
    .ap_return_0(call_ret2_relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s_fu_366_ap_return_0),
    .ap_return_1(call_ret2_relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s_fu_366_ap_return_1),
    .ap_return_2(call_ret2_relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s_fu_366_ap_return_2),
    .ap_return_3(call_ret2_relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s_fu_366_ap_return_3),
    .ap_return_4(call_ret2_relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s_fu_366_ap_return_4),
    .ap_return_5(call_ret2_relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s_fu_366_ap_return_5),
    .ap_return_6(call_ret2_relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s_fu_366_ap_return_6),
    .ap_return_7(call_ret2_relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s_fu_366_ap_return_7),
    .ap_return_8(call_ret2_relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s_fu_366_ap_return_8),
    .ap_return_9(call_ret2_relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s_fu_366_ap_return_9),
    .ap_return_10(call_ret2_relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s_fu_366_ap_return_10),
    .ap_return_11(call_ret2_relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s_fu_366_ap_return_11),
    .ap_return_12(call_ret2_relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s_fu_366_ap_return_12),
    .ap_return_13(call_ret2_relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s_fu_366_ap_return_13),
    .ap_rst(ap_rst)
);

myproject_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_ap_start),
    .ap_done(grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_ap_done),
    .ap_idle(grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_ap_idle),
    .ap_ready(grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_ap_ready),
    .ap_ce(grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_ap_ce),
    .data_14_val(grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_data_14_val),
    .data_23_val(grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_data_23_val),
    .data_30_val(grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_data_30_val),
    .data_32_val(layer7_out_12_reg_2069),
    .data_41_val(grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_data_41_val),
    .data_46_val(grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_data_46_val),
    .data_47_val(grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_data_47_val),
    .data_52_val(grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_data_52_val),
    .data_54_val(grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_data_54_val),
    .data_55_val(grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_data_55_val),
    .data_57_val(grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_data_57_val),
    .data_58_val(grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_data_58_val),
    .data_62_val(grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_data_62_val),
    .data_63_val(grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_data_63_val),
    .ap_return_0(grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_ap_return_0),
    .ap_return_1(grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_ap_return_1),
    .ap_return_2(grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_ap_return_2),
    .ap_return_3(grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_ap_return_3),
    .ap_return_4(grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_ap_return_4),
    .ap_return_5(grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_ap_return_5),
    .ap_return_6(grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_ap_return_6),
    .ap_return_7(grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_ap_return_7)
);

myproject_relu_ap_fixed_15_14_5_3_0_ap_ufixed_13_12_5_3_0_ReLU_config11_s call_ret4_relu_ap_fixed_15_14_5_3_0_ap_ufixed_13_12_5_3_0_ReLU_config11_s_fu_402(
    .ap_ready(call_ret4_relu_ap_fixed_15_14_5_3_0_ap_ufixed_13_12_5_3_0_ReLU_config11_s_fu_402_ap_ready),
    .data_1_val(layer8_out_reg_2124),
    .data_6_val(layer8_out_1_reg_2129),
    .data_9_val(layer8_out_2_reg_2134),
    .data_12_val(layer8_out_3_reg_2139),
    .data_15_val(layer8_out_4_reg_2144),
    .data_21_val(layer8_out_5_reg_2149),
    .data_22_val(layer8_out_6_reg_2154),
    .data_26_val(layer8_out_7_reg_2159),
    .ap_return_0(call_ret4_relu_ap_fixed_15_14_5_3_0_ap_ufixed_13_12_5_3_0_ReLU_config11_s_fu_402_ap_return_0),
    .ap_return_1(call_ret4_relu_ap_fixed_15_14_5_3_0_ap_ufixed_13_12_5_3_0_ReLU_config11_s_fu_402_ap_return_1),
    .ap_return_2(call_ret4_relu_ap_fixed_15_14_5_3_0_ap_ufixed_13_12_5_3_0_ReLU_config11_s_fu_402_ap_return_2),
    .ap_return_3(call_ret4_relu_ap_fixed_15_14_5_3_0_ap_ufixed_13_12_5_3_0_ReLU_config11_s_fu_402_ap_return_3),
    .ap_return_4(call_ret4_relu_ap_fixed_15_14_5_3_0_ap_ufixed_13_12_5_3_0_ReLU_config11_s_fu_402_ap_return_4),
    .ap_return_5(call_ret4_relu_ap_fixed_15_14_5_3_0_ap_ufixed_13_12_5_3_0_ReLU_config11_s_fu_402_ap_return_5),
    .ap_return_6(call_ret4_relu_ap_fixed_15_14_5_3_0_ap_ufixed_13_12_5_3_0_ReLU_config11_s_fu_402_ap_return_6),
    .ap_return_7(call_ret4_relu_ap_fixed_15_14_5_3_0_ap_ufixed_13_12_5_3_0_ReLU_config11_s_fu_402_ap_return_7),
    .ap_rst(ap_rst)
);

myproject_dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s grp_dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s_fu_414(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s_fu_414_ap_start),
    .ap_done(grp_dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s_fu_414_ap_done),
    .ap_idle(grp_dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s_fu_414_ap_idle),
    .ap_ready(grp_dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s_fu_414_ap_ready),
    .ap_ce(grp_dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s_fu_414_ap_ce),
    .data_1_val(grp_dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s_fu_414_data_1_val),
    .data_6_val(grp_dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s_fu_414_data_6_val),
    .data_9_val(call_ret4_relu_ap_fixed_15_14_5_3_0_ap_ufixed_13_12_5_3_0_ReLU_config11_s_fu_402_ap_return_2),
    .data_12_val(grp_dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s_fu_414_data_12_val),
    .data_15_val(grp_dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s_fu_414_data_15_val),
    .data_21_val(grp_dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s_fu_414_data_21_val),
    .data_22_val(grp_dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s_fu_414_data_22_val),
    .data_26_val(grp_dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s_fu_414_data_26_val),
    .ap_return_0(grp_dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s_fu_414_ap_return_0),
    .ap_return_1(grp_dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s_fu_414_ap_return_1),
    .ap_return_2(grp_dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s_fu_414_ap_return_2),
    .ap_return_3(grp_dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s_fu_414_ap_return_3),
    .ap_return_4(grp_dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s_fu_414_ap_return_4),
    .ap_return_5(grp_dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s_fu_414_ap_return_5),
    .ap_return_6(grp_dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s_fu_414_ap_return_6)
);

myproject_relu_ap_fixed_17_15_5_3_0_ap_ufixed_13_11_5_3_0_ReLU_config16_s call_ret_relu_ap_fixed_17_15_5_3_0_ap_ufixed_13_11_5_3_0_ReLU_config16_s_fu_426(
    .ap_ready(call_ret_relu_ap_fixed_17_15_5_3_0_ap_ufixed_13_11_5_3_0_ReLU_config16_s_fu_426_ap_ready),
    .data_9_val(layer13_out_reg_2164),
    .data_11_val(layer13_out_1_reg_2169),
    .data_14_val(layer13_out_2_reg_2174),
    .data_16_val(layer13_out_3_reg_2179),
    .data_21_val(layer13_out_4_reg_2184),
    .data_25_val(layer13_out_5_reg_2189),
    .data_28_val(layer13_out_6_reg_2194),
    .ap_return_0(call_ret_relu_ap_fixed_17_15_5_3_0_ap_ufixed_13_11_5_3_0_ReLU_config16_s_fu_426_ap_return_0),
    .ap_return_1(call_ret_relu_ap_fixed_17_15_5_3_0_ap_ufixed_13_11_5_3_0_ReLU_config16_s_fu_426_ap_return_1),
    .ap_return_2(call_ret_relu_ap_fixed_17_15_5_3_0_ap_ufixed_13_11_5_3_0_ReLU_config16_s_fu_426_ap_return_2),
    .ap_return_3(call_ret_relu_ap_fixed_17_15_5_3_0_ap_ufixed_13_11_5_3_0_ReLU_config16_s_fu_426_ap_return_3),
    .ap_return_4(call_ret_relu_ap_fixed_17_15_5_3_0_ap_ufixed_13_11_5_3_0_ReLU_config16_s_fu_426_ap_return_4),
    .ap_return_5(call_ret_relu_ap_fixed_17_15_5_3_0_ap_ufixed_13_11_5_3_0_ReLU_config16_s_fu_426_ap_return_5),
    .ap_return_6(call_ret_relu_ap_fixed_17_15_5_3_0_ap_ufixed_13_11_5_3_0_ReLU_config16_s_fu_426_ap_return_6),
    .ap_rst(ap_rst)
);

myproject_dense_latency_ap_ufixed_13_11_5_3_0_ap_fixed_14_10_5_3_0_config18_s call_ret6_dense_latency_ap_ufixed_13_11_5_3_0_ap_fixed_14_10_5_3_0_config18_s_fu_437(
    .ap_ready(call_ret6_dense_latency_ap_ufixed_13_11_5_3_0_ap_fixed_14_10_5_3_0_config18_s_fu_437_ap_ready),
    .data_9_val(call_ret6_dense_latency_ap_ufixed_13_11_5_3_0_ap_fixed_14_10_5_3_0_config18_s_fu_437_data_9_val),
    .data_11_val(call_ret6_dense_latency_ap_ufixed_13_11_5_3_0_ap_fixed_14_10_5_3_0_config18_s_fu_437_data_11_val),
    .data_14_val(layer17_out_2_reg_2209),
    .data_16_val(layer17_out_3_reg_2214),
    .data_21_val(call_ret6_dense_latency_ap_ufixed_13_11_5_3_0_ap_fixed_14_10_5_3_0_config18_s_fu_437_data_21_val),
    .data_25_val(call_ret6_dense_latency_ap_ufixed_13_11_5_3_0_ap_fixed_14_10_5_3_0_config18_s_fu_437_data_25_val),
    .data_28_val(layer17_out_6_reg_2229),
    .ap_return_0(call_ret6_dense_latency_ap_ufixed_13_11_5_3_0_ap_fixed_14_10_5_3_0_config18_s_fu_437_ap_return_0),
    .ap_return_1(call_ret6_dense_latency_ap_ufixed_13_11_5_3_0_ap_fixed_14_10_5_3_0_config18_s_fu_437_ap_return_1),
    .ap_return_2(call_ret6_dense_latency_ap_ufixed_13_11_5_3_0_ap_fixed_14_10_5_3_0_config18_s_fu_437_ap_return_2),
    .ap_return_3(call_ret6_dense_latency_ap_ufixed_13_11_5_3_0_ap_fixed_14_10_5_3_0_config18_s_fu_437_ap_return_3),
    .ap_return_4(call_ret6_dense_latency_ap_ufixed_13_11_5_3_0_ap_fixed_14_10_5_3_0_config18_s_fu_437_ap_return_4),
    .ap_rst(ap_rst)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_ap_start_reg <= 1'b1;
        end else if ((grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_ap_ready == 1'b1)) begin
            grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_ap_start_reg <= 1'b1;
        end else if ((grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_ap_ready == 1'b1)) begin
            grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s_fu_414_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            grp_dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s_fu_414_ap_start_reg <= 1'b1;
        end else if ((grp_dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s_fu_414_ap_ready == 1'b1)) begin
            grp_dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s_fu_414_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        input_1_ap_vld_preg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            input_1_ap_vld_preg <= 1'b0;
        end else if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (input_1_ap_vld == 1'b1))) begin
            input_1_ap_vld_preg <= input_1_ap_vld;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        input_1_preg <= 848'd0;
    end else begin
        if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (input_1_ap_vld == 1'b1))) begin
            input_1_preg <= input_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln31_reg_1949 <= add_ln31_fu_470_p2;
        add_ln32_reg_1954 <= add_ln32_fu_498_p2;
        add_ln33_reg_1959 <= add_ln33_fu_526_p2;
        add_ln34_reg_1964 <= add_ln34_fu_554_p2;
        add_ln39_reg_1984 <= add_ln39_fu_648_p2;
        add_ln49_reg_1989 <= add_ln49_fu_676_p2;
        add_ln56_reg_1994 <= add_ln56_fu_704_p2;
        add_ln61_reg_2014 <= add_ln61_fu_798_p2;
        add_ln77_reg_2024 <= add_ln77_fu_848_p2;
        add_ln78_reg_2029 <= add_ln78_fu_876_p2;
        add_ln79_reg_2034 <= add_ln79_fu_904_p2;
        add_ln80_reg_2039 <= add_ln80_fu_932_p2;
        add_ln81_reg_2044 <= add_ln81_fu_960_p2;
        layer2_out_20_reg_2019 <= layer2_out_20_fu_820_p2;
        xor_ln35_reg_1969 <= xor_ln35_fu_576_p2;
        xor_ln36_reg_1974 <= xor_ln36_fu_598_p2;
        xor_ln37_reg_1979 <= xor_ln37_fu_620_p2;
        xor_ln57_reg_1999 <= xor_ln57_fu_726_p2;
        xor_ln58_reg_2004 <= xor_ln58_fu_748_p2;
        xor_ln60_reg_2009 <= xor_ln60_fu_770_p2;
        xor_ln82_reg_2049 <= xor_ln82_fu_982_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        layer13_out_1_reg_2169 <= grp_dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s_fu_414_ap_return_1;
        layer13_out_2_reg_2174 <= grp_dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s_fu_414_ap_return_2;
        layer13_out_3_reg_2179 <= grp_dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s_fu_414_ap_return_3;
        layer13_out_4_reg_2184 <= grp_dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s_fu_414_ap_return_4;
        layer13_out_5_reg_2189 <= grp_dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s_fu_414_ap_return_5;
        layer13_out_6_reg_2194 <= grp_dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s_fu_414_ap_return_6;
        layer13_out_reg_2164 <= grp_dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s_fu_414_ap_return_0;
        layer17_out_2_reg_2209 <= layer17_out_2_fu_1774_p1;
        layer17_out_3_reg_2214 <= layer17_out_3_fu_1778_p1;
        layer17_out_6_reg_2229 <= layer17_out_6_fu_1800_p1;
        layer7_out_12_reg_2069 <= layer7_out_12_fu_1304_p1;
        layer8_out_1_reg_2129 <= grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_ap_return_1;
        layer8_out_2_reg_2134 <= grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_ap_return_2;
        layer8_out_3_reg_2139 <= grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_ap_return_3;
        layer8_out_4_reg_2144 <= grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_ap_return_4;
        layer8_out_5_reg_2149 <= grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_ap_return_5;
        layer8_out_6_reg_2154 <= grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_ap_return_6;
        layer8_out_7_reg_2159 <= grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_ap_return_7;
        layer8_out_reg_2124 <= grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_ap_return_0;
        tmp_21_reg_2064 <= {{call_ret2_relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s_fu_366_ap_return_2[10:5]}};
        tmp_22_reg_2094 <= {{call_ret2_relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s_fu_366_ap_return_8[10:5]}};
        tmp_27_reg_2104 <= {{call_ret2_relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s_fu_366_ap_return_10[7:6]}};
        tmp_29_reg_2109 <= {{call_ret2_relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s_fu_366_ap_return_11[9:5]}};
        tmp_30_reg_2119 <= {{call_ret2_relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s_fu_366_ap_return_13[11:6]}};
        tmp_39_reg_2199 <= {{call_ret_relu_ap_fixed_17_15_5_3_0_ap_ufixed_13_11_5_3_0_ReLU_config16_s_fu_426_ap_return_0[4:1]}};
        tmp_40_reg_2204 <= {{call_ret_relu_ap_fixed_17_15_5_3_0_ap_ufixed_13_11_5_3_0_ReLU_config16_s_fu_426_ap_return_1[4:3]}};
        tmp_41_reg_2224 <= {{call_ret_relu_ap_fixed_17_15_5_3_0_ap_ufixed_13_11_5_3_0_ReLU_config16_s_fu_426_ap_return_5[3:1]}};
        tmp_50_reg_2074 <= call_ret2_relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s_fu_366_ap_return_4[32'd9];
        tmp_51_reg_2079 <= call_ret2_relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s_fu_366_ap_return_5[32'd7];
        tmp_52_reg_2084 <= call_ret2_relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s_fu_366_ap_return_6[32'd7];
        tmp_53_reg_2089 <= call_ret2_relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s_fu_366_ap_return_7[32'd8];
        tmp_54_reg_2099 <= call_ret2_relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s_fu_366_ap_return_9[32'd8];
        tmp_55_reg_2114 <= call_ret2_relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s_fu_366_ap_return_12[32'd7];
        tmp_56_reg_2219 <= call_ret_relu_ap_fixed_17_15_5_3_0_ap_ufixed_13_11_5_3_0_ReLU_config16_s_fu_426_ap_return_4[32'd12];
        tmp_reg_2054 <= {{call_ret2_relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s_fu_366_ap_return_0[11:5]}};
        tmp_s_reg_2059 <= {{call_ret2_relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s_fu_366_ap_return_1[8:4]}};
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to7 = 1'b1;
    end else begin
        ap_idle_pp0_0to7 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to7 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp107) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_ap_ce = 1'b1;
    end else begin
        grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp165) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_ap_ce = 1'b1;
    end else begin
        grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp198) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s_fu_414_ap_ce = 1'b1;
    end else begin
        grp_dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s_fu_414_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((input_1_ap_vld == 1'b1)) begin
        input_1_ap_vld_in_sig = input_1_ap_vld;
    end else begin
        input_1_ap_vld_in_sig = input_1_ap_vld_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        input_1_blk_n = input_1_ap_vld;
    end else begin
        input_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((input_1_ap_vld == 1'b1)) begin
        input_1_in_sig = input_1;
    end else begin
        input_1_in_sig = input_1_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        layer20_out_0_ap_vld = 1'b1;
    end else begin
        layer20_out_0_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        layer20_out_1_ap_vld = 1'b1;
    end else begin
        layer20_out_1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        layer20_out_2_ap_vld = 1'b1;
    end else begin
        layer20_out_2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        layer20_out_3_ap_vld = 1'b1;
    end else begin
        layer20_out_3_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        layer20_out_4_ap_vld = 1'b1;
    end else begin
        layer20_out_4_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln31_fu_470_p2 = (trunc_ln_fu_448_p4 + zext_ln31_fu_466_p1);

assign add_ln32_fu_498_p2 = (trunc_ln1_fu_476_p4 + zext_ln32_fu_494_p1);

assign add_ln33_fu_526_p2 = (trunc_ln2_fu_504_p4 + zext_ln33_fu_522_p1);

assign add_ln34_fu_554_p2 = (trunc_ln3_fu_532_p4 + zext_ln34_fu_550_p1);

assign add_ln39_fu_648_p2 = (trunc_ln4_fu_626_p4 + zext_ln39_fu_644_p1);

assign add_ln49_fu_676_p2 = (trunc_ln5_fu_654_p4 + zext_ln49_fu_672_p1);

assign add_ln56_fu_704_p2 = (trunc_ln6_fu_682_p4 + zext_ln56_fu_700_p1);

assign add_ln61_fu_798_p2 = (trunc_ln7_fu_776_p4 + zext_ln61_fu_794_p1);

assign add_ln77_fu_848_p2 = (trunc_ln8_fu_826_p4 + zext_ln77_fu_844_p1);

assign add_ln78_fu_876_p2 = (trunc_ln9_fu_854_p4 + zext_ln78_fu_872_p1);

assign add_ln79_fu_904_p2 = (trunc_ln10_fu_882_p4 + zext_ln79_fu_900_p1);

assign add_ln80_fu_932_p2 = (trunc_ln11_fu_910_p4 + zext_ln80_fu_928_p1);

assign add_ln81_fu_960_p2 = (trunc_ln12_fu_938_p4 + zext_ln81_fu_956_p1);

assign and_ln_fu_1867_p3 = {{tmp_43_fu_1857_p4}, {2'd0}};

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp107 = ((ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_ignore_call111));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp165 = ((ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_ignore_call168));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp198 = ((ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_ignore_call200));
end

assign ap_block_pp0_stage0_ignoreCallOp107 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp123 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp165 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp175 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp198 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp207 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp240 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (input_1_ap_vld_in_sig == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call111 = (input_1_ap_vld_in_sig == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call168 = (input_1_ap_vld_in_sig == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call200 = (input_1_ap_vld_in_sig == 1'b0);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign call_ret6_dense_latency_ap_ufixed_13_11_5_3_0_ap_fixed_14_10_5_3_0_config18_s_fu_437_data_11_val = {{tmp_40_reg_2204}, {3'd0}};

assign call_ret6_dense_latency_ap_ufixed_13_11_5_3_0_ap_fixed_14_10_5_3_0_config18_s_fu_437_data_21_val = {{tmp_56_reg_2219}, {12'd0}};

assign call_ret6_dense_latency_ap_ufixed_13_11_5_3_0_ap_fixed_14_10_5_3_0_config18_s_fu_437_data_25_val = {{tmp_41_reg_2224}, {1'd0}};

assign call_ret6_dense_latency_ap_ufixed_13_11_5_3_0_ap_fixed_14_10_5_3_0_config18_s_fu_437_data_9_val = {{tmp_39_reg_2199}, {1'd0}};

assign grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_ap_start = grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_ap_start_reg;

assign grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_data_19_val = {{add_ln49_reg_1989}, {7'd0}};

assign grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_data_1_val = {{add_ln31_reg_1949}, {10'd0}};

assign grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_data_26_val = {{add_ln56_reg_1994}, {9'd0}};

assign grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_data_27_val = {{xor_ln57_reg_1999}, {9'd0}};

assign grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_data_28_val = {{xor_ln58_reg_2004}, {9'd0}};

assign grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_data_2_val = {{add_ln32_reg_1954}, {4'd0}};

assign grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_data_30_val = {{xor_ln60_reg_2009}, {8'd0}};

assign grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_data_31_val = {{add_ln61_reg_2014}, {4'd0}};

assign grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_data_3_val = {{add_ln33_reg_1959}, {10'd0}};

assign grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_data_47_val = {{add_ln77_reg_2024}, {10'd0}};

assign grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_data_48_val = {{add_ln78_reg_2029}, {9'd0}};

assign grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_data_49_val = {{add_ln79_reg_2034}, {10'd0}};

assign grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_data_4_val = {{add_ln34_reg_1964}, {10'd0}};

assign grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_data_50_val = {{add_ln80_reg_2039}, {10'd0}};

assign grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_data_51_val = {{add_ln81_reg_2044}, {9'd0}};

assign grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_data_52_val = {{xor_ln82_reg_2049}, {10'd0}};

assign grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_data_5_val = {{xor_ln35_reg_1969}, {10'd0}};

assign grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_data_6_val = {{xor_ln36_reg_1974}, {9'd0}};

assign grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_data_7_val = {{xor_ln37_reg_1979}, {8'd0}};

assign grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_data_9_val = {{add_ln39_reg_1984}, {5'd0}};

assign grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_ap_start = grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_ap_start_reg;

assign grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_data_14_val = {{tmp_reg_2054}, {5'd0}};

assign grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_data_23_val = {{tmp_s_reg_2059}, {4'd0}};

assign grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_data_30_val = {{tmp_21_reg_2064}, {5'd0}};

assign grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_data_41_val = {{tmp_50_reg_2074}, {9'd0}};

assign grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_data_46_val = {{tmp_51_reg_2079}, {7'd0}};

assign grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_data_47_val = {{tmp_52_reg_2084}, {7'd0}};

assign grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_data_52_val = {{tmp_53_reg_2089}, {8'd0}};

assign grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_data_54_val = {{tmp_22_reg_2094}, {5'd0}};

assign grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_data_55_val = {{tmp_54_reg_2099}, {8'd0}};

assign grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_data_57_val = {{tmp_27_reg_2104}, {6'd0}};

assign grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_data_58_val = {{tmp_29_reg_2109}, {5'd0}};

assign grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_data_62_val = {{tmp_55_reg_2114}, {7'd0}};

assign grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_data_63_val = {{tmp_30_reg_2119}, {6'd0}};

assign grp_dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s_fu_414_ap_start = grp_dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s_fu_414_ap_start_reg;

assign grp_dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s_fu_414_data_12_val = {{tmp_34_fu_1603_p4}, {7'd0}};

assign grp_dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s_fu_414_data_15_val = {{tmp_35_fu_1622_p4}, {6'd0}};

assign grp_dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s_fu_414_data_1_val = {{tmp_32_fu_1565_p4}, {2'd0}};

assign grp_dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s_fu_414_data_21_val = {{tmp_36_fu_1641_p4}, {2'd0}};

assign grp_dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s_fu_414_data_22_val = {{tmp_37_fu_1660_p4}, {3'd0}};

assign grp_dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s_fu_414_data_26_val = {{tmp_38_fu_1679_p4}, {3'd0}};

assign grp_dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s_fu_414_data_6_val = {{tmp_33_fu_1584_p4}, {5'd0}};

assign layer17_out_2_fu_1774_p1 = call_ret_relu_ap_fixed_17_15_5_3_0_ap_ufixed_13_11_5_3_0_ReLU_config16_s_fu_426_ap_return_2[5:0];

assign layer17_out_3_fu_1778_p1 = call_ret_relu_ap_fixed_17_15_5_3_0_ap_ufixed_13_11_5_3_0_ReLU_config16_s_fu_426_ap_return_3[5:0];

assign layer17_out_6_fu_1800_p1 = call_ret_relu_ap_fixed_17_15_5_3_0_ap_ufixed_13_11_5_3_0_ReLU_config16_s_fu_426_ap_return_6[2:0];

assign layer20_out_0 = and_ln_fu_1867_p3;

assign layer20_out_1 = call_ret6_dense_latency_ap_ufixed_13_11_5_3_0_ap_fixed_14_10_5_3_0_config18_s_fu_437_ap_return_1;

assign layer20_out_2 = $signed(shl_ln_fu_1890_p3);

assign layer20_out_3 = $signed(shl_ln1_fu_1913_p3);

assign layer20_out_4 = $signed(shl_ln2_fu_1936_p3);

assign layer2_out_20_fu_820_p2 = (tmp_24_fu_812_p3 ^ tmp_23_fu_804_p3);

assign layer7_out_12_fu_1304_p1 = call_ret2_relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s_fu_366_ap_return_3[8:0];

assign shl_ln1_fu_1913_p3 = {{tmp_45_fu_1903_p4}, {1'd0}};

assign shl_ln2_fu_1936_p3 = {{tmp_46_fu_1926_p4}, {1'd0}};

assign shl_ln_fu_1890_p3 = {{tmp_44_fu_1880_p4}, {1'd0}};

assign tmp_10_fu_612_p3 = input_1_in_sig[848'd120];

assign tmp_11_fu_636_p3 = input_1_in_sig[848'd149];

assign tmp_12_fu_664_p3 = input_1_in_sig[848'd311];

assign tmp_13_fu_692_p3 = input_1_in_sig[848'd425];

assign tmp_14_fu_710_p3 = input_1_in_sig[848'd442];

assign tmp_15_fu_718_p3 = input_1_in_sig[848'd441];

assign tmp_16_fu_732_p3 = input_1_in_sig[848'd458];

assign tmp_17_fu_740_p3 = input_1_in_sig[848'd457];

assign tmp_18_fu_754_p3 = input_1_in_sig[848'd489];

assign tmp_19_fu_762_p3 = input_1_in_sig[848'd488];

assign tmp_1_fu_458_p3 = input_1_in_sig[848'd26];

assign tmp_20_fu_786_p3 = input_1_in_sig[848'd500];

assign tmp_23_fu_804_p3 = input_1_in_sig[848'd593];

assign tmp_24_fu_812_p3 = input_1_in_sig[848'd592];

assign tmp_25_fu_836_p3 = input_1_in_sig[848'd762];

assign tmp_26_fu_864_p3 = input_1_in_sig[848'd777];

assign tmp_28_fu_892_p3 = input_1_in_sig[848'd794];

assign tmp_2_fu_486_p3 = input_1_in_sig[848'd36];

assign tmp_31_fu_920_p3 = input_1_in_sig[848'd810];

assign tmp_32_fu_1565_p4 = {{call_ret4_relu_ap_fixed_15_14_5_3_0_ap_ufixed_13_12_5_3_0_ReLU_config11_s_fu_402_ap_return_0[11:2]}};

assign tmp_33_fu_1584_p4 = {{call_ret4_relu_ap_fixed_15_14_5_3_0_ap_ufixed_13_12_5_3_0_ReLU_config11_s_fu_402_ap_return_1[7:5]}};

assign tmp_34_fu_1603_p4 = {{call_ret4_relu_ap_fixed_15_14_5_3_0_ap_ufixed_13_12_5_3_0_ReLU_config11_s_fu_402_ap_return_3[11:7]}};

assign tmp_35_fu_1622_p4 = {{call_ret4_relu_ap_fixed_15_14_5_3_0_ap_ufixed_13_12_5_3_0_ReLU_config11_s_fu_402_ap_return_4[11:6]}};

assign tmp_36_fu_1641_p4 = {{call_ret4_relu_ap_fixed_15_14_5_3_0_ap_ufixed_13_12_5_3_0_ReLU_config11_s_fu_402_ap_return_5[8:2]}};

assign tmp_37_fu_1660_p4 = {{call_ret4_relu_ap_fixed_15_14_5_3_0_ap_ufixed_13_12_5_3_0_ReLU_config11_s_fu_402_ap_return_6[12:3]}};

assign tmp_38_fu_1679_p4 = {{call_ret4_relu_ap_fixed_15_14_5_3_0_ap_ufixed_13_12_5_3_0_ReLU_config11_s_fu_402_ap_return_7[12:3]}};

assign tmp_3_fu_514_p3 = input_1_in_sig[848'd58];

assign tmp_42_fu_948_p3 = input_1_in_sig[848'd825];

assign tmp_43_fu_1857_p4 = {{call_ret6_dense_latency_ap_ufixed_13_11_5_3_0_ap_fixed_14_10_5_3_0_config18_s_fu_437_ap_return_0[4:2]}};

assign tmp_44_fu_1880_p4 = {{call_ret6_dense_latency_ap_ufixed_13_11_5_3_0_ap_fixed_14_10_5_3_0_config18_s_fu_437_ap_return_2[6:1]}};

assign tmp_45_fu_1903_p4 = {{call_ret6_dense_latency_ap_ufixed_13_11_5_3_0_ap_fixed_14_10_5_3_0_config18_s_fu_437_ap_return_3[6:1]}};

assign tmp_46_fu_1926_p4 = {{call_ret6_dense_latency_ap_ufixed_13_11_5_3_0_ap_fixed_14_10_5_3_0_config18_s_fu_437_ap_return_4[6:1]}};

assign tmp_48_fu_966_p3 = input_1_in_sig[848'd843];

assign tmp_49_fu_974_p3 = input_1_in_sig[848'd842];

assign tmp_4_fu_542_p3 = input_1_in_sig[848'd74];

assign tmp_5_fu_560_p3 = input_1_in_sig[848'd91];

assign tmp_6_fu_568_p3 = input_1_in_sig[848'd90];

assign tmp_7_fu_582_p3 = input_1_in_sig[848'd106];

assign tmp_8_fu_590_p3 = input_1_in_sig[848'd105];

assign tmp_9_fu_604_p3 = input_1_in_sig[848'd121];

assign trunc_ln10_fu_882_p4 = {{input_1_in_sig[796:795]}};

assign trunc_ln11_fu_910_p4 = {{input_1_in_sig[812:811]}};

assign trunc_ln12_fu_938_p4 = {{input_1_in_sig[828:826]}};

assign trunc_ln1_fu_476_p4 = {{input_1_in_sig[38:37]}};

assign trunc_ln2_fu_504_p4 = {{input_1_in_sig[60:59]}};

assign trunc_ln3_fu_532_p4 = {{input_1_in_sig[76:75]}};

assign trunc_ln4_fu_626_p4 = {{input_1_in_sig[151:150]}};

assign trunc_ln5_fu_654_p4 = {{input_1_in_sig[316:312]}};

assign trunc_ln6_fu_682_p4 = {{input_1_in_sig[427:426]}};

assign trunc_ln7_fu_776_p4 = {{input_1_in_sig[503:501]}};

assign trunc_ln8_fu_826_p4 = {{input_1_in_sig[764:763]}};

assign trunc_ln9_fu_854_p4 = {{input_1_in_sig[780:778]}};

assign trunc_ln_fu_448_p4 = {{input_1_in_sig[30:27]}};

assign xor_ln35_fu_576_p2 = (tmp_6_fu_568_p3 ^ tmp_5_fu_560_p3);

assign xor_ln36_fu_598_p2 = (tmp_8_fu_590_p3 ^ tmp_7_fu_582_p3);

assign xor_ln37_fu_620_p2 = (tmp_9_fu_604_p3 ^ tmp_10_fu_612_p3);

assign xor_ln57_fu_726_p2 = (tmp_15_fu_718_p3 ^ tmp_14_fu_710_p3);

assign xor_ln58_fu_748_p2 = (tmp_17_fu_740_p3 ^ tmp_16_fu_732_p3);

assign xor_ln60_fu_770_p2 = (tmp_19_fu_762_p3 ^ tmp_18_fu_754_p3);

assign xor_ln82_fu_982_p2 = (tmp_49_fu_974_p3 ^ tmp_48_fu_966_p3);

assign zext_ln31_fu_466_p1 = tmp_1_fu_458_p3;

assign zext_ln32_fu_494_p1 = tmp_2_fu_486_p3;

assign zext_ln33_fu_522_p1 = tmp_3_fu_514_p3;

assign zext_ln34_fu_550_p1 = tmp_4_fu_542_p3;

assign zext_ln39_fu_644_p1 = tmp_11_fu_636_p3;

assign zext_ln49_fu_672_p1 = tmp_12_fu_664_p3;

assign zext_ln56_fu_700_p1 = tmp_13_fu_692_p3;

assign zext_ln61_fu_794_p1 = tmp_20_fu_786_p3;

assign zext_ln77_fu_844_p1 = tmp_25_fu_836_p3;

assign zext_ln78_fu_872_p1 = tmp_26_fu_864_p3;

assign zext_ln79_fu_900_p1 = tmp_28_fu_892_p3;

assign zext_ln80_fu_928_p1 = tmp_31_fu_920_p3;

assign zext_ln81_fu_956_p1 = tmp_42_fu_948_p3;

endmodule //myproject
