Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.2.0.3.0

Sun Sep 14 18:24:30 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt lab3_sj_impl_1.twr lab3_sj_impl_1.udb -gui -msgset C:/Users/sojayaweera/E155/lab3_sj/promote.xml

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {int_osc} -period 41.6667 [get_pins {clocker/hf_osc.osc_inst/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 87.4453%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 4 Start Points         |           Type           
-------------------------------------------------------------------
iActive__i0/Q                           |          No required time
iActive__i1/Q                           |          No required time
iActive__i3/Q                           |          No required time
iActive__i2/Q                           |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         4
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
{clocker/counter_59__i29/SR   clocker/counter_59__i30/SR}                           
                                        |           No arrival time
{clocker/counter_59__i27/SR   clocker/counter_59__i28/SR}                           
                                        |           No arrival time
{clocker/counter_59__i25/SR   clocker/counter_59__i26/SR}                           
                                        |           No arrival time
{clocker/counter_59__i23/SR   clocker/counter_59__i24/SR}                           
                                        |           No arrival time
{clocker/counter_59__i21/SR   clocker/counter_59__i22/SR}                           
                                        |           No arrival time
{clocker/counter_59__i19/SR   clocker/counter_59__i20/SR}                           
                                        |           No arrival time
{clocker/counter_59__i17/SR   clocker/counter_59__i18/SR}                           
                                        |           No arrival time
{clocker/counter_59__i15/SR   clocker/counter_59__i16/SR}                           
                                        |           No arrival time
{clocker/counter_59__i13/SR   clocker/counter_59__i14/SR}                           
                                        |           No arrival time
{clocker/counter_59__i11/SR   clocker/counter_59__i12/SR}                           
                                        |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        28
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
colunstable[0]                          |                     input
colunstable[1]                          |                     input
colunstable[2]                          |                     input
colunstable[3]                          |                     input
reset                                   |                     input
debugger                                |                    output
segout[0]                               |                    output
segout[1]                               |                    output
segout[2]                               |                    output
segout[3]                               |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        19
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "int_osc"
=======================
create_clock -name {int_osc} -period 41.6667 [get_pins {clocker/hf_osc.osc_inst/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock int_osc              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From int_osc                           |             Target |          41.667 ns |         24.000 MHz 
                                        | Actual (all paths) |          30.131 ns |         33.188 MHz 
clocker/hf_osc.osc_inst/CLKHF (MPW)     |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
accepting_c/SP                           |   11.536 ns 
{i1__i3/SP   i1__i2/SP}                  |   16.104 ns 
{i0__i1/SP   i0__i0/SP}                  |   16.356 ns 
{i0__i3/SP   i0__i2/SP}                  |   16.356 ns 
{i1__i1/SP   i1__i0/SP}                  |   16.699 ns 
{countstart_res1__i24/SP   countstart_res1__i23/SP}              
                                         |   18.285 ns 
{countstart_res1__i28/SP   countstart_res1__i27/SP}              
                                         |   18.364 ns 
{countstart_res1__i30/SP   countstart_res1__i29/SP}              
                                         |   18.364 ns 
{countstart_res1__i10/SP   countstart_res1__i9/SP}              
                                         |   19.369 ns 
{countstart_res1__i16/SP   countstart_res1__i15/SP}              
                                         |   19.369 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : clocker/counter_59__i0/Q  (SLICE_R14C5A)
Path End         : accepting_c/SP  (SLICE_R17C6D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 36
Delay Ratio      : 59.9% (route), 40.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 11.535 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  45      
colsyncer/int_osc                                            NET DELAY               5.499                  5.499  45      
clocker/counter_59__i0/CK                                    CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clocker/counter_59__i0/CK->clocker/counter_59__i0/Q
                                          SLICE_R14C5A       CLK_TO_Q1_DELAY         1.388                  6.887  3       
clocker/counter[0]                                           NET DELAY               2.948                  9.835  3       
sub_5_inv_0_i1_1_lut/A->sub_5_inv_0_i1_1_lut/Z
                                          SLICE_R17C6A       D0_TO_F0_DELAY          0.449                 10.284  1       
n1[0]                                                        NET DELAY               3.027                 13.311  1       
add_107_2/C0->add_107_2/CO0               SLICE_R16C4A       C0_TO_COUT0_DELAY       0.343                 13.654  2       
n2412                                                        NET DELAY               0.000                 13.654  2       
add_107_2/CI1->add_107_2/CO1              SLICE_R16C4A       CIN1_TO_COUT1_DELAY     0.277                 13.931  2       
n1211                                                        NET DELAY               0.000                 13.931  2       
add_107_4/CI0->add_107_4/CO0              SLICE_R16C4B       CIN0_TO_COUT0_DELAY     0.277                 14.208  2       
n2415                                                        NET DELAY               0.000                 14.208  2       
add_107_4/CI1->add_107_4/CO1              SLICE_R16C4B       CIN1_TO_COUT1_DELAY     0.277                 14.485  2       
n1213                                                        NET DELAY               0.000                 14.485  2       
add_107_6/CI0->add_107_6/CO0              SLICE_R16C4C       CIN0_TO_COUT0_DELAY     0.277                 14.762  2       
n2418                                                        NET DELAY               0.000                 14.762  2       
add_107_6/CI1->add_107_6/CO1              SLICE_R16C4C       CIN1_TO_COUT1_DELAY     0.277                 15.039  2       
n1215                                                        NET DELAY               0.000                 15.039  2       
add_107_8/CI0->add_107_8/CO0              SLICE_R16C4D       CIN0_TO_COUT0_DELAY     0.277                 15.316  2       
n2421                                                        NET DELAY               0.000                 15.316  2       
add_107_8/CI1->add_107_8/CO1              SLICE_R16C4D       CIN1_TO_COUT1_DELAY     0.277                 15.593  2       
n1217                                                        NET DELAY               0.555                 16.148  2       
add_107_10/CI0->add_107_10/CO0            SLICE_R16C5A       CIN0_TO_COUT0_DELAY     0.277                 16.425  2       
n2424                                                        NET DELAY               0.000                 16.425  2       
add_107_10/CI1->add_107_10/CO1            SLICE_R16C5A       CIN1_TO_COUT1_DELAY     0.277                 16.702  2       
n1219                                                        NET DELAY               0.000                 16.702  2       
add_107_12/CI0->add_107_12/CO0            SLICE_R16C5B       CIN0_TO_COUT0_DELAY     0.277                 16.979  2       
n2427                                                        NET DELAY               0.000                 16.979  2       
add_107_12/CI1->add_107_12/CO1            SLICE_R16C5B       CIN1_TO_COUT1_DELAY     0.277                 17.256  2       
n1221                                                        NET DELAY               0.000                 17.256  2       
add_107_14/CI0->add_107_14/CO0            SLICE_R16C5C       CIN0_TO_COUT0_DELAY     0.277                 17.533  2       
n2430                                                        NET DELAY               0.000                 17.533  2       
add_107_14/CI1->add_107_14/CO1            SLICE_R16C5C       CIN1_TO_COUT1_DELAY     0.277                 17.810  2       
n1223                                                        NET DELAY               0.000                 17.810  2       
add_107_16/CI0->add_107_16/CO0            SLICE_R16C5D       CIN0_TO_COUT0_DELAY     0.277                 18.087  2       
n2433                                                        NET DELAY               0.000                 18.087  2       
add_107_16/CI1->add_107_16/CO1            SLICE_R16C5D       CIN1_TO_COUT1_DELAY     0.277                 18.364  2       
n1225                                                        NET DELAY               0.555                 18.919  2       
add_107_18/CI0->add_107_18/CO0            SLICE_R16C6A       CIN0_TO_COUT0_DELAY     0.277                 19.196  2       
n2436                                                        NET DELAY               0.000                 19.196  2       
add_107_18/CI1->add_107_18/CO1            SLICE_R16C6A       CIN1_TO_COUT1_DELAY     0.277                 19.473  2       
n1227                                                        NET DELAY               0.000                 19.473  2       
add_107_20/CI0->add_107_20/CO0            SLICE_R16C6B       CIN0_TO_COUT0_DELAY     0.277                 19.750  2       
n2439                                                        NET DELAY               0.000                 19.750  2       
add_107_20/CI1->add_107_20/CO1            SLICE_R16C6B       CIN1_TO_COUT1_DELAY     0.277                 20.027  2       
n1229                                                        NET DELAY               0.000                 20.027  2       
add_107_22/CI0->add_107_22/CO0            SLICE_R16C6C       CIN0_TO_COUT0_DELAY     0.277                 20.304  2       
n2442                                                        NET DELAY               0.000                 20.304  2       
add_107_22/CI1->add_107_22/CO1            SLICE_R16C6C       CIN1_TO_COUT1_DELAY     0.277                 20.581  2       
n1231                                                        NET DELAY               0.000                 20.581  2       
add_107_24/CI0->add_107_24/CO0            SLICE_R16C6D       CIN0_TO_COUT0_DELAY     0.277                 20.858  2       
n2445                                                        NET DELAY               0.000                 20.858  2       
add_107_24/CI1->add_107_24/CO1            SLICE_R16C6D       CIN1_TO_COUT1_DELAY     0.277                 21.135  2       
n1233                                                        NET DELAY               0.555                 21.690  2       
add_107_26/CI0->add_107_26/CO0            SLICE_R16C7A       CIN0_TO_COUT0_DELAY     0.277                 21.967  2       
n2448                                                        NET DELAY               0.000                 21.967  2       
add_107_26/CI1->add_107_26/CO1            SLICE_R16C7A       CIN1_TO_COUT1_DELAY     0.277                 22.244  2       
n1235                                                        NET DELAY               0.000                 22.244  2       
add_107_28/CI0->add_107_28/CO0            SLICE_R16C7B       CIN0_TO_COUT0_DELAY     0.277                 22.521  2       
n2451                                                        NET DELAY               0.000                 22.521  2       
add_107_28/CI1->add_107_28/CO1            SLICE_R16C7B       CIN1_TO_COUT1_DELAY     0.277                 22.798  2       
n1237                                                        NET DELAY               0.000                 22.798  2       
add_107_30/CI0->add_107_30/CO0            SLICE_R16C7C       CIN0_TO_COUT0_DELAY     0.277                 23.075  2       
n2454                                                        NET DELAY               0.000                 23.075  2       
add_107_30/CI1->add_107_30/CO1            SLICE_R16C7C       CIN1_TO_COUT1_DELAY     0.277                 23.352  2       
n1239                                                        NET DELAY               0.661                 24.013  2       
add_107_32/D0->add_107_32/S0              SLICE_R16C7D       D0_TO_F0_DELAY          0.449                 24.462  1       
timepassed_N_85[31]                                          NET DELAY               2.168                 26.630  1       
i6_2_lut/A->i6_2_lut/Z                    SLICE_R17C7A       D0_TO_F0_DELAY          0.449                 27.079  1       
n18                                                          NET DELAY               2.485                 29.564  1       
i11_4_lut/C->i11_4_lut/Z                  SLICE_R17C6B       B1_TO_F1_DELAY          0.449                 30.013  2       
timepassed                                                   NET DELAY               2.168                 32.181  2       
i2_4_lut_4_lut/B->i2_4_lut_4_lut/Z        SLICE_R17C6C       D1_TO_F1_DELAY          0.449                 32.630  1       
n590                                                         NET DELAY               2.802                 35.432  1       
accepting_c/SP                                               ENDPOINT                0.000                 35.432  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  45      
colsyncer/int_osc                                            NET DELAY               5.499                 47.165  45      
accepting_c/CK                                               CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(35.431)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       11.535  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_59__i15/Q  (SLICE_R14C7A)
Path End         : {i1__i3/SP   i1__i2/SP}  (SLICE_R15C2B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 8
Delay Ratio      : 82.0% (route), 18.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 16.103 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  45      
colsyncer/int_osc                                            NET DELAY           5.499                  5.499  45      
{clocker/counter_59__i15/CK   clocker/counter_59__i16/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker/counter_59__i15/CK->clocker/counter_59__i15/Q
                                          SLICE_R14C7A       CLK_TO_Q0_DELAY     1.388                  6.887  19      
keypad/counter[15]                                           NET DELAY           3.979                 10.866  19      
keypad/i742_2_lut/A->keypad/i742_2_lut/Z  SLICE_R12C3A       D0_TO_F0_DELAY      0.449                 11.315  6       
keypad/row_c_3                                               NET DELAY           2.168                 13.483  6       
keypad/i1396_4_lut/B->keypad/i1396_4_lut/Z
                                          SLICE_R12C3C       D0_TO_F0_DELAY      0.449                 13.932  1       
keypad/n1846                                                 NET DELAY           2.485                 16.417  1       
keypad/i1_4_lut_adj_3/B->keypad/i1_4_lut_adj_3/Z
                                          SLICE_R12C3B       B1_TO_F1_DELAY      0.449                 16.866  1       
keypad/n4_adj_87                                             NET DELAY           2.168                 19.034  1       
keypad/i1_4_lut_adj_4/C->keypad/i1_4_lut_adj_4/Z
                                          SLICE_R13C4B       D1_TO_F1_DELAY      0.449                 19.483  3       
keypad/num_2__N_57                                           NET DELAY           2.168                 21.651  3       
keypad.equal_31_i7_2_lut/C->keypad.equal_31_i7_2_lut/Z
                                          SLICE_R14C4C       D0_TO_F0_DELAY      0.476                 22.127  1       
keypad/n7                                                    NET DELAY           0.304                 22.431  1       
keypad/i3_4_lut/D->keypad/i3_4_lut/Z      SLICE_R14C4C       C1_TO_F1_DELAY      0.449                 22.880  5       
keypad/pressed                                               NET DELAY           3.622                 26.502  5       
i320_2_lut_3_lut/B->i320_2_lut_3_lut/Z    SLICE_R17C6D       C0_TO_F0_DELAY      0.449                 26.951  4       
n601                                                         NET DELAY           3.913                 30.864  4       
{i1__i3/SP   i1__i2/SP}                                      ENDPOINT            0.000                 30.864  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  45      
colsyncer/int_osc                                            NET DELAY           5.499                 47.165  45      
{i1__i3/CK   i1__i2/CK}                                      CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(30.863)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   16.103  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_59__i15/Q  (SLICE_R14C7A)
Path End         : {i0__i1/SP   i0__i0/SP}  (SLICE_R14C3D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 8
Delay Ratio      : 81.9% (route), 18.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 16.355 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  45      
colsyncer/int_osc                                            NET DELAY           5.499                  5.499  45      
{clocker/counter_59__i15/CK   clocker/counter_59__i16/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker/counter_59__i15/CK->clocker/counter_59__i15/Q
                                          SLICE_R14C7A       CLK_TO_Q0_DELAY     1.388                  6.887  19      
keypad/counter[15]                                           NET DELAY           3.979                 10.866  19      
keypad/i742_2_lut/A->keypad/i742_2_lut/Z  SLICE_R12C3A       D0_TO_F0_DELAY      0.449                 11.315  6       
keypad/row_c_3                                               NET DELAY           2.168                 13.483  6       
keypad/i1396_4_lut/B->keypad/i1396_4_lut/Z
                                          SLICE_R12C3C       D0_TO_F0_DELAY      0.449                 13.932  1       
keypad/n1846                                                 NET DELAY           2.485                 16.417  1       
keypad/i1_4_lut_adj_3/B->keypad/i1_4_lut_adj_3/Z
                                          SLICE_R12C3B       B1_TO_F1_DELAY      0.449                 16.866  1       
keypad/n4_adj_87                                             NET DELAY           2.168                 19.034  1       
keypad/i1_4_lut_adj_4/C->keypad/i1_4_lut_adj_4/Z
                                          SLICE_R13C4B       D1_TO_F1_DELAY      0.449                 19.483  3       
keypad/num_2__N_57                                           NET DELAY           2.168                 21.651  3       
keypad.equal_31_i7_2_lut/C->keypad.equal_31_i7_2_lut/Z
                                          SLICE_R14C4C       D0_TO_F0_DELAY      0.476                 22.127  1       
keypad/n7                                                    NET DELAY           0.304                 22.431  1       
keypad/i3_4_lut/D->keypad/i3_4_lut/Z      SLICE_R14C4C       C1_TO_F1_DELAY      0.449                 22.880  5       
keypad/pressed                                               NET DELAY           3.622                 26.502  5       
i320_2_lut_3_lut/B->i320_2_lut_3_lut/Z    SLICE_R17C6D       C0_TO_F0_DELAY      0.449                 26.951  4       
n601                                                         NET DELAY           3.661                 30.612  4       
{i0__i1/SP   i0__i0/SP}                                      ENDPOINT            0.000                 30.612  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  45      
colsyncer/int_osc                                            NET DELAY           5.499                 47.165  45      
{i0__i1/CK   i0__i0/CK}                                      CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(30.611)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   16.355  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_59__i15/Q  (SLICE_R14C7A)
Path End         : {i0__i3/SP   i0__i2/SP}  (SLICE_R14C2A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 8
Delay Ratio      : 81.9% (route), 18.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 16.355 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  45      
colsyncer/int_osc                                            NET DELAY           5.499                  5.499  45      
{clocker/counter_59__i15/CK   clocker/counter_59__i16/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker/counter_59__i15/CK->clocker/counter_59__i15/Q
                                          SLICE_R14C7A       CLK_TO_Q0_DELAY     1.388                  6.887  19      
keypad/counter[15]                                           NET DELAY           3.979                 10.866  19      
keypad/i742_2_lut/A->keypad/i742_2_lut/Z  SLICE_R12C3A       D0_TO_F0_DELAY      0.449                 11.315  6       
keypad/row_c_3                                               NET DELAY           2.168                 13.483  6       
keypad/i1396_4_lut/B->keypad/i1396_4_lut/Z
                                          SLICE_R12C3C       D0_TO_F0_DELAY      0.449                 13.932  1       
keypad/n1846                                                 NET DELAY           2.485                 16.417  1       
keypad/i1_4_lut_adj_3/B->keypad/i1_4_lut_adj_3/Z
                                          SLICE_R12C3B       B1_TO_F1_DELAY      0.449                 16.866  1       
keypad/n4_adj_87                                             NET DELAY           2.168                 19.034  1       
keypad/i1_4_lut_adj_4/C->keypad/i1_4_lut_adj_4/Z
                                          SLICE_R13C4B       D1_TO_F1_DELAY      0.449                 19.483  3       
keypad/num_2__N_57                                           NET DELAY           2.168                 21.651  3       
keypad.equal_31_i7_2_lut/C->keypad.equal_31_i7_2_lut/Z
                                          SLICE_R14C4C       D0_TO_F0_DELAY      0.476                 22.127  1       
keypad/n7                                                    NET DELAY           0.304                 22.431  1       
keypad/i3_4_lut/D->keypad/i3_4_lut/Z      SLICE_R14C4C       C1_TO_F1_DELAY      0.449                 22.880  5       
keypad/pressed                                               NET DELAY           3.622                 26.502  5       
i320_2_lut_3_lut/B->i320_2_lut_3_lut/Z    SLICE_R17C6D       C0_TO_F0_DELAY      0.449                 26.951  4       
n601                                                         NET DELAY           3.661                 30.612  4       
{i0__i3/SP   i0__i2/SP}                                      ENDPOINT            0.000                 30.612  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  45      
colsyncer/int_osc                                            NET DELAY           5.499                 47.165  45      
{i0__i3/CK   i0__i2/CK}                                      CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(30.611)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   16.355  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_59__i15/Q  (SLICE_R14C7A)
Path End         : {i1__i1/SP   i1__i0/SP}  (SLICE_R15C3A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 8
Delay Ratio      : 81.6% (route), 18.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 16.698 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  45      
colsyncer/int_osc                                            NET DELAY           5.499                  5.499  45      
{clocker/counter_59__i15/CK   clocker/counter_59__i16/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker/counter_59__i15/CK->clocker/counter_59__i15/Q
                                          SLICE_R14C7A       CLK_TO_Q0_DELAY     1.388                  6.887  19      
keypad/counter[15]                                           NET DELAY           3.979                 10.866  19      
keypad/i742_2_lut/A->keypad/i742_2_lut/Z  SLICE_R12C3A       D0_TO_F0_DELAY      0.449                 11.315  6       
keypad/row_c_3                                               NET DELAY           2.168                 13.483  6       
keypad/i1396_4_lut/B->keypad/i1396_4_lut/Z
                                          SLICE_R12C3C       D0_TO_F0_DELAY      0.449                 13.932  1       
keypad/n1846                                                 NET DELAY           2.485                 16.417  1       
keypad/i1_4_lut_adj_3/B->keypad/i1_4_lut_adj_3/Z
                                          SLICE_R12C3B       B1_TO_F1_DELAY      0.449                 16.866  1       
keypad/n4_adj_87                                             NET DELAY           2.168                 19.034  1       
keypad/i1_4_lut_adj_4/C->keypad/i1_4_lut_adj_4/Z
                                          SLICE_R13C4B       D1_TO_F1_DELAY      0.449                 19.483  3       
keypad/num_2__N_57                                           NET DELAY           2.168                 21.651  3       
keypad.equal_31_i7_2_lut/C->keypad.equal_31_i7_2_lut/Z
                                          SLICE_R14C4C       D0_TO_F0_DELAY      0.476                 22.127  1       
keypad/n7                                                    NET DELAY           0.304                 22.431  1       
keypad/i3_4_lut/D->keypad/i3_4_lut/Z      SLICE_R14C4C       C1_TO_F1_DELAY      0.449                 22.880  5       
keypad/pressed                                               NET DELAY           3.622                 26.502  5       
i320_2_lut_3_lut/B->i320_2_lut_3_lut/Z    SLICE_R17C6D       C0_TO_F0_DELAY      0.449                 26.951  4       
n601                                                         NET DELAY           3.318                 30.269  4       
{i1__i1/SP   i1__i0/SP}                                      ENDPOINT            0.000                 30.269  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  45      
colsyncer/int_osc                                            NET DELAY           5.499                 47.165  45      
{i1__i1/CK   i1__i0/CK}                                      CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(30.268)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   16.698  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_59__i15/Q  (SLICE_R14C7A)
Path End         : {countstart_res1__i24/SP   countstart_res1__i23/SP}  (SLICE_R17C7C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 8
Delay Ratio      : 80.2% (route), 19.8% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 18.284 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  45      
colsyncer/int_osc                                            NET DELAY           5.499                  5.499  45      
{clocker/counter_59__i15/CK   clocker/counter_59__i16/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker/counter_59__i15/CK->clocker/counter_59__i15/Q
                                          SLICE_R14C7A       CLK_TO_Q0_DELAY     1.388                  6.887  19      
keypad/counter[15]                                           NET DELAY           3.979                 10.866  19      
keypad/i742_2_lut/A->keypad/i742_2_lut/Z  SLICE_R12C3A       D0_TO_F0_DELAY      0.449                 11.315  6       
keypad/row_c_3                                               NET DELAY           2.168                 13.483  6       
keypad/i1396_4_lut/B->keypad/i1396_4_lut/Z
                                          SLICE_R12C3C       D0_TO_F0_DELAY      0.449                 13.932  1       
keypad/n1846                                                 NET DELAY           2.485                 16.417  1       
keypad/i1_4_lut_adj_3/B->keypad/i1_4_lut_adj_3/Z
                                          SLICE_R12C3B       B1_TO_F1_DELAY      0.449                 16.866  1       
keypad/n4_adj_87                                             NET DELAY           2.168                 19.034  1       
keypad/i1_4_lut_adj_4/C->keypad/i1_4_lut_adj_4/Z
                                          SLICE_R13C4B       D1_TO_F1_DELAY      0.449                 19.483  3       
keypad/num_2__N_57                                           NET DELAY           2.168                 21.651  3       
keypad.equal_31_i7_2_lut/C->keypad.equal_31_i7_2_lut/Z
                                          SLICE_R14C4C       D0_TO_F0_DELAY      0.476                 22.127  1       
keypad/n7                                                    NET DELAY           0.304                 22.431  1       
keypad/i3_4_lut/D->keypad/i3_4_lut/Z      SLICE_R14C4C       C1_TO_F1_DELAY      0.476                 22.907  5       
keypad/pressed                                               NET DELAY           0.304                 23.211  5       
i42_2_lut_3_lut/B->i42_2_lut_3_lut/Z      SLICE_R14C4D       C0_TO_F0_DELAY      0.449                 23.660  16      
n303                                                         NET DELAY           5.023                 28.683  16      
{countstart_res1__i24/SP   countstart_res1__i23/SP}
                                                             ENDPOINT            0.000                 28.683  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  45      
colsyncer/int_osc                                            NET DELAY           5.499                 47.165  45      
{countstart_res1__i24/CK   countstart_res1__i23/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(28.682)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   18.284  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_59__i15/Q  (SLICE_R14C7A)
Path End         : {countstart_res1__i28/SP   countstart_res1__i27/SP}  (SLICE_R16C8C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 8
Delay Ratio      : 80.2% (route), 19.8% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 18.363 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  45      
colsyncer/int_osc                                            NET DELAY           5.499                  5.499  45      
{clocker/counter_59__i15/CK   clocker/counter_59__i16/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker/counter_59__i15/CK->clocker/counter_59__i15/Q
                                          SLICE_R14C7A       CLK_TO_Q0_DELAY     1.388                  6.887  19      
keypad/counter[15]                                           NET DELAY           3.979                 10.866  19      
keypad/i742_2_lut/A->keypad/i742_2_lut/Z  SLICE_R12C3A       D0_TO_F0_DELAY      0.449                 11.315  6       
keypad/row_c_3                                               NET DELAY           2.168                 13.483  6       
keypad/i1396_4_lut/B->keypad/i1396_4_lut/Z
                                          SLICE_R12C3C       D0_TO_F0_DELAY      0.449                 13.932  1       
keypad/n1846                                                 NET DELAY           2.485                 16.417  1       
keypad/i1_4_lut_adj_3/B->keypad/i1_4_lut_adj_3/Z
                                          SLICE_R12C3B       B1_TO_F1_DELAY      0.449                 16.866  1       
keypad/n4_adj_87                                             NET DELAY           2.168                 19.034  1       
keypad/i1_4_lut_adj_4/C->keypad/i1_4_lut_adj_4/Z
                                          SLICE_R13C4B       D1_TO_F1_DELAY      0.449                 19.483  3       
keypad/num_2__N_57                                           NET DELAY           2.168                 21.651  3       
keypad.equal_31_i7_2_lut/C->keypad.equal_31_i7_2_lut/Z
                                          SLICE_R14C4C       D0_TO_F0_DELAY      0.476                 22.127  1       
keypad/n7                                                    NET DELAY           0.304                 22.431  1       
keypad/i3_4_lut/D->keypad/i3_4_lut/Z      SLICE_R14C4C       C1_TO_F1_DELAY      0.476                 22.907  5       
keypad/pressed                                               NET DELAY           0.304                 23.211  5       
i42_2_lut_3_lut/B->i42_2_lut_3_lut/Z      SLICE_R14C4D       C0_TO_F0_DELAY      0.449                 23.660  16      
n303                                                         NET DELAY           4.944                 28.604  16      
{countstart_res1__i28/SP   countstart_res1__i27/SP}
                                                             ENDPOINT            0.000                 28.604  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  45      
colsyncer/int_osc                                            NET DELAY           5.499                 47.165  45      
{countstart_res1__i28/CK   countstart_res1__i27/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(28.603)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   18.363  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_59__i15/Q  (SLICE_R14C7A)
Path End         : {countstart_res1__i30/SP   countstart_res1__i29/SP}  (SLICE_R16C8D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 8
Delay Ratio      : 80.2% (route), 19.8% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 18.363 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  45      
colsyncer/int_osc                                            NET DELAY           5.499                  5.499  45      
{clocker/counter_59__i15/CK   clocker/counter_59__i16/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker/counter_59__i15/CK->clocker/counter_59__i15/Q
                                          SLICE_R14C7A       CLK_TO_Q0_DELAY     1.388                  6.887  19      
keypad/counter[15]                                           NET DELAY           3.979                 10.866  19      
keypad/i742_2_lut/A->keypad/i742_2_lut/Z  SLICE_R12C3A       D0_TO_F0_DELAY      0.449                 11.315  6       
keypad/row_c_3                                               NET DELAY           2.168                 13.483  6       
keypad/i1396_4_lut/B->keypad/i1396_4_lut/Z
                                          SLICE_R12C3C       D0_TO_F0_DELAY      0.449                 13.932  1       
keypad/n1846                                                 NET DELAY           2.485                 16.417  1       
keypad/i1_4_lut_adj_3/B->keypad/i1_4_lut_adj_3/Z
                                          SLICE_R12C3B       B1_TO_F1_DELAY      0.449                 16.866  1       
keypad/n4_adj_87                                             NET DELAY           2.168                 19.034  1       
keypad/i1_4_lut_adj_4/C->keypad/i1_4_lut_adj_4/Z
                                          SLICE_R13C4B       D1_TO_F1_DELAY      0.449                 19.483  3       
keypad/num_2__N_57                                           NET DELAY           2.168                 21.651  3       
keypad.equal_31_i7_2_lut/C->keypad.equal_31_i7_2_lut/Z
                                          SLICE_R14C4C       D0_TO_F0_DELAY      0.476                 22.127  1       
keypad/n7                                                    NET DELAY           0.304                 22.431  1       
keypad/i3_4_lut/D->keypad/i3_4_lut/Z      SLICE_R14C4C       C1_TO_F1_DELAY      0.476                 22.907  5       
keypad/pressed                                               NET DELAY           0.304                 23.211  5       
i42_2_lut_3_lut/B->i42_2_lut_3_lut/Z      SLICE_R14C4D       C0_TO_F0_DELAY      0.449                 23.660  16      
n303                                                         NET DELAY           4.944                 28.604  16      
{countstart_res1__i30/SP   countstart_res1__i29/SP}
                                                             ENDPOINT            0.000                 28.604  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  45      
colsyncer/int_osc                                            NET DELAY           5.499                 47.165  45      
{countstart_res1__i30/CK   countstart_res1__i29/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(28.603)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   18.363  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_59__i15/Q  (SLICE_R14C7A)
Path End         : {countstart_res1__i10/SP   countstart_res1__i9/SP}  (SLICE_R15C5D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 8
Delay Ratio      : 79.3% (route), 20.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 19.368 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  45      
colsyncer/int_osc                                            NET DELAY           5.499                  5.499  45      
{clocker/counter_59__i15/CK   clocker/counter_59__i16/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker/counter_59__i15/CK->clocker/counter_59__i15/Q
                                          SLICE_R14C7A       CLK_TO_Q0_DELAY     1.388                  6.887  19      
keypad/counter[15]                                           NET DELAY           3.979                 10.866  19      
keypad/i742_2_lut/A->keypad/i742_2_lut/Z  SLICE_R12C3A       D0_TO_F0_DELAY      0.449                 11.315  6       
keypad/row_c_3                                               NET DELAY           2.168                 13.483  6       
keypad/i1396_4_lut/B->keypad/i1396_4_lut/Z
                                          SLICE_R12C3C       D0_TO_F0_DELAY      0.449                 13.932  1       
keypad/n1846                                                 NET DELAY           2.485                 16.417  1       
keypad/i1_4_lut_adj_3/B->keypad/i1_4_lut_adj_3/Z
                                          SLICE_R12C3B       B1_TO_F1_DELAY      0.449                 16.866  1       
keypad/n4_adj_87                                             NET DELAY           2.168                 19.034  1       
keypad/i1_4_lut_adj_4/C->keypad/i1_4_lut_adj_4/Z
                                          SLICE_R13C4B       D1_TO_F1_DELAY      0.449                 19.483  3       
keypad/num_2__N_57                                           NET DELAY           2.168                 21.651  3       
keypad.equal_31_i7_2_lut/C->keypad.equal_31_i7_2_lut/Z
                                          SLICE_R14C4C       D0_TO_F0_DELAY      0.476                 22.127  1       
keypad/n7                                                    NET DELAY           0.304                 22.431  1       
keypad/i3_4_lut/D->keypad/i3_4_lut/Z      SLICE_R14C4C       C1_TO_F1_DELAY      0.476                 22.907  5       
keypad/pressed                                               NET DELAY           0.304                 23.211  5       
i42_2_lut_3_lut/B->i42_2_lut_3_lut/Z      SLICE_R14C4D       C0_TO_F0_DELAY      0.449                 23.660  16      
n303                                                         NET DELAY           3.939                 27.599  16      
{countstart_res1__i10/SP   countstart_res1__i9/SP}
                                                             ENDPOINT            0.000                 27.599  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  45      
colsyncer/int_osc                                            NET DELAY           5.499                 47.165  45      
{countstart_res1__i10/CK   countstart_res1__i9/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(27.598)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   19.368  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_59__i15/Q  (SLICE_R14C7A)
Path End         : {countstart_res1__i16/SP   countstart_res1__i15/SP}  (SLICE_R15C5C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 8
Delay Ratio      : 79.3% (route), 20.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 19.368 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  45      
colsyncer/int_osc                                            NET DELAY           5.499                  5.499  45      
{clocker/counter_59__i15/CK   clocker/counter_59__i16/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker/counter_59__i15/CK->clocker/counter_59__i15/Q
                                          SLICE_R14C7A       CLK_TO_Q0_DELAY     1.388                  6.887  19      
keypad/counter[15]                                           NET DELAY           3.979                 10.866  19      
keypad/i742_2_lut/A->keypad/i742_2_lut/Z  SLICE_R12C3A       D0_TO_F0_DELAY      0.449                 11.315  6       
keypad/row_c_3                                               NET DELAY           2.168                 13.483  6       
keypad/i1396_4_lut/B->keypad/i1396_4_lut/Z
                                          SLICE_R12C3C       D0_TO_F0_DELAY      0.449                 13.932  1       
keypad/n1846                                                 NET DELAY           2.485                 16.417  1       
keypad/i1_4_lut_adj_3/B->keypad/i1_4_lut_adj_3/Z
                                          SLICE_R12C3B       B1_TO_F1_DELAY      0.449                 16.866  1       
keypad/n4_adj_87                                             NET DELAY           2.168                 19.034  1       
keypad/i1_4_lut_adj_4/C->keypad/i1_4_lut_adj_4/Z
                                          SLICE_R13C4B       D1_TO_F1_DELAY      0.449                 19.483  3       
keypad/num_2__N_57                                           NET DELAY           2.168                 21.651  3       
keypad.equal_31_i7_2_lut/C->keypad.equal_31_i7_2_lut/Z
                                          SLICE_R14C4C       D0_TO_F0_DELAY      0.476                 22.127  1       
keypad/n7                                                    NET DELAY           0.304                 22.431  1       
keypad/i3_4_lut/D->keypad/i3_4_lut/Z      SLICE_R14C4C       C1_TO_F1_DELAY      0.476                 22.907  5       
keypad/pressed                                               NET DELAY           0.304                 23.211  5       
i42_2_lut_3_lut/B->i42_2_lut_3_lut/Z      SLICE_R14C4D       C0_TO_F0_DELAY      0.449                 23.660  16      
n303                                                         NET DELAY           3.939                 27.599  16      
{countstart_res1__i16/SP   countstart_res1__i15/SP}
                                                             ENDPOINT            0.000                 27.599  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  45      
colsyncer/int_osc                                            NET DELAY           5.499                 47.165  45      
{countstart_res1__i16/CK   countstart_res1__i15/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(27.598)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   19.368  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
countstart_res1__i17/D                   |    1.743 ns 
countstart_res1__i19/D                   |    1.743 ns 
countstart_res1__i26/D                   |    1.743 ns 
countstart_res1__i25/D                   |    1.743 ns 
countstart_res1__i32/D                   |    1.743 ns 
countstart_res1__i31/D                   |    1.743 ns 
i1__i1/D                                 |    1.743 ns 
i1__i0/D                                 |    1.743 ns 
i1__i3/D                                 |    1.743 ns 
i1__i2/D                                 |    1.743 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : clocker/counter_59__i16/Q  (SLICE_R14C7A)
Path End         : countstart_res1__i17/D  (SLICE_R15C7B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{clocker/counter_59__i15/CK   clocker/counter_59__i16/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker/counter_59__i16/CK->clocker/counter_59__i16/Q
                                          SLICE_R14C7A       CLK_TO_Q1_DELAY  0.779                  3.863  22      
keypad/counter[16]                                           NET DELAY        0.712                  4.575  22      
SLICE_56/D1->SLICE_56/F1                  SLICE_R15C7B       D1_TO_F1_DELAY   0.252                  4.827  1       
counter[16].sig_019.FeedThruLUT                              NET DELAY        0.000                  4.827  1       
countstart_res1__i17/D                                       ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{countstart_res1__i18/CK   countstart_res1__i17/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_59__i18/Q  (SLICE_R14C7B)
Path End         : countstart_res1__i19/D  (SLICE_R15C7A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{clocker/counter_59__i17/CK   clocker/counter_59__i18/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker/counter_59__i18/CK->clocker/counter_59__i18/Q
                                          SLICE_R14C7B       CLK_TO_Q1_DELAY  0.779                  3.863  8       
clocker/sel_c_18                                             NET DELAY        0.712                  4.575  8       
SLICE_54/D1->SLICE_54/F1                  SLICE_R15C7A       D1_TO_F1_DELAY   0.252                  4.827  1       
sel_c_18.sig_017.FeedThruLUT                                 NET DELAY        0.000                  4.827  1       
countstart_res1__i19/D                                       ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{countstart_res1__i20/CK   countstart_res1__i19/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_59__i25/Q  (SLICE_R14C8B)
Path End         : countstart_res1__i26/D  (SLICE_R15C8D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{clocker/counter_59__i25/CK   clocker/counter_59__i26/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker/counter_59__i25/CK->clocker/counter_59__i25/Q
                                          SLICE_R14C8B       CLK_TO_Q0_DELAY  0.779                  3.863  3       
clocker/counter[25]                                          NET DELAY        0.712                  4.575  3       
SLICE_48/D0->SLICE_48/F0                  SLICE_R15C8D       D0_TO_F0_DELAY   0.252                  4.827  1       
counter[25].sig_010.FeedThruLUT                              NET DELAY        0.000                  4.827  1       
countstart_res1__i26/D                                       ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{countstart_res1__i26/CK   countstart_res1__i25/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_59__i24/Q  (SLICE_R14C8A)
Path End         : countstart_res1__i25/D  (SLICE_R15C8D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{clocker/counter_59__i23/CK   clocker/counter_59__i24/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker/counter_59__i24/CK->clocker/counter_59__i24/Q
                                          SLICE_R14C8A       CLK_TO_Q1_DELAY  0.779                  3.863  3       
clocker/counter[24]                                          NET DELAY        0.712                  4.575  3       
SLICE_48/D1->SLICE_48/F1                  SLICE_R15C8D       D1_TO_F1_DELAY   0.252                  4.827  1       
counter[24].sig_011.FeedThruLUT                              NET DELAY        0.000                  4.827  1       
countstart_res1__i25/D                                       ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{countstart_res1__i26/CK   countstart_res1__i25/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_59__i31/Q  (SLICE_R14C9A)
Path End         : countstart_res1__i32/D  (SLICE_R15C8A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
clocker/counter_59__i31/CK                                   CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker/counter_59__i31/CK->clocker/counter_59__i31/Q
                                          SLICE_R14C9A       CLK_TO_Q0_DELAY  0.779                  3.863  3       
clocker/counter[31]                                          NET DELAY        0.712                  4.575  3       
SLICE_42/D0->SLICE_42/F0                  SLICE_R15C8A       D0_TO_F0_DELAY   0.252                  4.827  1       
counter[31].sig_004.FeedThruLUT                              NET DELAY        0.000                  4.827  1       
countstart_res1__i32/D                                       ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{countstart_res1__i32/CK   countstart_res1__i31/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_59__i30/Q  (SLICE_R14C8D)
Path End         : countstart_res1__i31/D  (SLICE_R15C8A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{clocker/counter_59__i29/CK   clocker/counter_59__i30/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker/counter_59__i30/CK->clocker/counter_59__i30/Q
                                          SLICE_R14C8D       CLK_TO_Q1_DELAY  0.779                  3.863  3       
clocker/counter[30]                                          NET DELAY        0.712                  4.575  3       
SLICE_42/D1->SLICE_42/F1                  SLICE_R15C8A       D1_TO_F1_DELAY   0.252                  4.827  1       
counter[30].sig_005.FeedThruLUT                              NET DELAY        0.000                  4.827  1       
countstart_res1__i31/D                                       ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{countstart_res1__i32/CK   countstart_res1__i31/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i0__i1/Q  (SLICE_R14C3D)
Path End         : i1__i1/D  (SLICE_R15C3A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{i0__i1/CK   i0__i0/CK}                                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
i0__i1/CK->i0__i1/Q                       SLICE_R14C3D       CLK_TO_Q0_DELAY  0.779                  3.863  2       
i0[1]                                                        NET DELAY        0.712                  4.575  2       
SLICE_41/D0->SLICE_41/F0                  SLICE_R15C3A       D0_TO_F0_DELAY   0.252                  4.827  1       
i0[1].sig_003.FeedThruLUT                                    NET DELAY        0.000                  4.827  1       
i1__i1/D                                                     ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{i1__i1/CK   i1__i0/CK}                                      CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i0__i0/Q  (SLICE_R14C3D)
Path End         : i1__i0/D  (SLICE_R15C3A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{i0__i1/CK   i0__i0/CK}                                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
i0__i0/CK->i0__i0/Q                       SLICE_R14C3D       CLK_TO_Q1_DELAY  0.779                  3.863  2       
i0[0]                                                        NET DELAY        0.712                  4.575  2       
SLICE_41/D1->SLICE_41/F1                  SLICE_R15C3A       D1_TO_F1_DELAY   0.252                  4.827  1       
i0[0].sig_035.FeedThruLUT                                    NET DELAY        0.000                  4.827  1       
i1__i0/D                                                     ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{i1__i1/CK   i1__i0/CK}                                      CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i0__i3/Q  (SLICE_R14C2A)
Path End         : i1__i3/D  (SLICE_R15C2B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{i0__i3/CK   i0__i2/CK}                                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
i0__i3/CK->i0__i3/Q                       SLICE_R14C2A       CLK_TO_Q0_DELAY  0.779                  3.863  2       
i0[3]                                                        NET DELAY        0.712                  4.575  2       
SLICE_39/D0->SLICE_39/F0                  SLICE_R15C2B       D0_TO_F0_DELAY   0.252                  4.827  1       
i0[3].sig_001.FeedThruLUT                                    NET DELAY        0.000                  4.827  1       
i1__i3/D                                                     ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{i1__i3/CK   i1__i2/CK}                                      CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i0__i2/Q  (SLICE_R14C2A)
Path End         : i1__i2/D  (SLICE_R15C2B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{i0__i3/CK   i0__i2/CK}                                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
i0__i2/CK->i0__i2/Q                       SLICE_R14C2A       CLK_TO_Q1_DELAY  0.779                  3.863  2       
i0[2]                                                        NET DELAY        0.712                  4.575  2       
SLICE_39/D1->SLICE_39/F1                  SLICE_R15C2B       D1_TO_F1_DELAY   0.252                  4.827  1       
i0[2].sig_002.FeedThruLUT                                    NET DELAY        0.000                  4.827  1       
i1__i2/D                                                     ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{i1__i3/CK   i1__i2/CK}                                      CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



