{
    "code": "module TopModule (\n    input logic a,\n    input logic b,\n    input logic sel_b1,\n    input logic sel_b2,\n    output logic out_assign,\n    output logic out_always\n);\n\n// Continuous assignment for out_assign\nassign out_assign = (sel_b1 && sel_b2) ? b : a;\n\n// Procedural assignment for out_always\nalways @(*) begin\n    if (sel_b1 && sel_b2) begin\n        out_always = b;\n    end else begin\n        out_always = a;\n    end\nend\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}