Classic Timing Analyzer report for THANHGHI4BIT
Mon May 28 18:41:50 2018
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                  ;
+------------------------------+-------+---------------+-------------+------+-------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+-------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 2.864 ns    ; D[0] ; inst  ; --         ; Clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 5.779 ns    ; inst ; Q[0]  ; Clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.226 ns   ; D[2] ; inst2 ; --         ; Clock    ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;       ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+-------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------+
; tsu                                                         ;
+-------+--------------+------------+------+-------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To    ; To Clock ;
+-------+--------------+------------+------+-------+----------+
; N/A   ; None         ; 2.864 ns   ; D[0] ; inst  ; Clock    ;
; N/A   ; None         ; 2.527 ns   ; D[3] ; inst3 ; Clock    ;
; N/A   ; None         ; 2.504 ns   ; D[1] ; inst1 ; Clock    ;
; N/A   ; None         ; 2.465 ns   ; D[2] ; inst2 ; Clock    ;
+-------+--------------+------------+------+-------+----------+


+---------------------------------------------------------------+
; tco                                                           ;
+-------+--------------+------------+-------+------+------------+
; Slack ; Required tco ; Actual tco ; From  ; To   ; From Clock ;
+-------+--------------+------------+-------+------+------------+
; N/A   ; None         ; 5.779 ns   ; inst  ; Q[0] ; Clock      ;
; N/A   ; None         ; 5.368 ns   ; inst2 ; Q[2] ; Clock      ;
; N/A   ; None         ; 5.103 ns   ; inst3 ; Q[3] ; Clock      ;
; N/A   ; None         ; 5.010 ns   ; inst1 ; Q[1] ; Clock      ;
+-------+--------------+------------+-------+------+------------+


+-------------------------------------------------------------------+
; th                                                                ;
+---------------+-------------+-----------+------+-------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To    ; To Clock ;
+---------------+-------------+-----------+------+-------+----------+
; N/A           ; None        ; -2.226 ns ; D[2] ; inst2 ; Clock    ;
; N/A           ; None        ; -2.265 ns ; D[1] ; inst1 ; Clock    ;
; N/A           ; None        ; -2.288 ns ; D[3] ; inst3 ; Clock    ;
; N/A           ; None        ; -2.625 ns ; D[0] ; inst  ; Clock    ;
+---------------+-------------+-----------+------+-------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon May 28 18:41:50 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off THANHGHI4BIT -c THANHGHI4BIT --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clock" is an undefined clock
Info: No valid register-to-register data paths exist for clock "Clock"
Info: tsu for register "inst" (data pin = "D[0]", clock pin = "Clock") is 2.864 ns
    Info: + Longest pin to register delay is 5.261 ns
        Info: 1: + IC(0.000 ns) + CELL(0.877 ns) = 0.877 ns; Loc. = PIN_AB18; Fanout = 1; PIN Node = 'D[0]'
        Info: 2: + IC(4.176 ns) + CELL(0.053 ns) = 5.106 ns; Loc. = LCCOMB_X10_Y15_N0; Fanout = 1; COMB Node = 'inst~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.261 ns; Loc. = LCFF_X10_Y15_N1; Fanout = 1; REG Node = 'inst'
        Info: Total cell delay = 1.085 ns ( 20.62 % )
        Info: Total interconnect delay = 4.176 ns ( 79.38 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "Clock" to destination register is 2.487 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(0.672 ns) + CELL(0.618 ns) = 2.487 ns; Loc. = LCFF_X10_Y15_N1; Fanout = 1; REG Node = 'inst'
        Info: Total cell delay = 1.472 ns ( 59.19 % )
        Info: Total interconnect delay = 1.015 ns ( 40.81 % )
Info: tco from clock "Clock" to destination pin "Q[0]" through register "inst" is 5.779 ns
    Info: + Longest clock path from clock "Clock" to source register is 2.487 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(0.672 ns) + CELL(0.618 ns) = 2.487 ns; Loc. = LCFF_X10_Y15_N1; Fanout = 1; REG Node = 'inst'
        Info: Total cell delay = 1.472 ns ( 59.19 % )
        Info: Total interconnect delay = 1.015 ns ( 40.81 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 3.198 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y15_N1; Fanout = 1; REG Node = 'inst'
        Info: 2: + IC(1.196 ns) + CELL(2.002 ns) = 3.198 ns; Loc. = PIN_A18; Fanout = 0; PIN Node = 'Q[0]'
        Info: Total cell delay = 2.002 ns ( 62.60 % )
        Info: Total interconnect delay = 1.196 ns ( 37.40 % )
Info: th for register "inst2" (data pin = "D[2]", clock pin = "Clock") is -2.226 ns
    Info: + Longest clock path from clock "Clock" to destination register is 2.496 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(0.681 ns) + CELL(0.618 ns) = 2.496 ns; Loc. = LCFF_X39_Y12_N1; Fanout = 1; REG Node = 'inst2'
        Info: Total cell delay = 1.472 ns ( 58.97 % )
        Info: Total interconnect delay = 1.024 ns ( 41.03 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 4.871 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N3; Fanout = 1; PIN Node = 'D[2]'
        Info: 2: + IC(3.708 ns) + CELL(0.309 ns) = 4.871 ns; Loc. = LCFF_X39_Y12_N1; Fanout = 1; REG Node = 'inst2'
        Info: Total cell delay = 1.163 ns ( 23.88 % )
        Info: Total interconnect delay = 3.708 ns ( 76.12 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 207 megabytes
    Info: Processing ended: Mon May 28 18:41:50 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


