
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.105188                       # Number of seconds simulated
sim_ticks                                105188131155                       # Number of ticks simulated
final_tick                               633132247167                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 181179                       # Simulator instruction rate (inst/s)
host_op_rate                                   228995                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5768995                       # Simulator tick rate (ticks/s)
host_mem_usage                               16906588                       # Number of bytes of host memory used
host_seconds                                 18233.35                       # Real time elapsed on the host
sim_insts                                  3303501020                       # Number of instructions simulated
sim_ops                                    4175342057                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1142912                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       618240                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2001280                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3767168                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1736448                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1736448                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         8929                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4830                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        15635                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 29431                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           13566                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                13566                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15819                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     10865408                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        17036                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      5877469                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        12169                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     19025721                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                35813622                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15819                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        17036                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        12169                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              45024                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          16508022                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               16508022                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          16508022                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15819                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     10865408                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        17036                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      5877469                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        12169                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     19025721                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               52321644                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               252249716                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        20663414                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     16894561                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2011315                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8481474                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8113431                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2118711                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91530                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    199010258                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             116095810                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           20663414                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10232142                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24185977                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5581998                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4888712                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         12190248                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2012957                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    231622039                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.614596                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.958453                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       207436062     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1161629      0.50%     90.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1772137      0.77%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2420136      1.04%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2484024      1.07%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2076552      0.90%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1183977      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1735231      0.75%     95.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        11352291      4.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    231622039                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081917                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.460242                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       196733792                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7184033                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24121693                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        45672                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3536848                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3409570                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          238                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     142236446                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1336                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3536848                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       197290140                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1361787                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      4419153                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23620367                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1393743                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     142146285                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1301                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        315627                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       556582                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         1158                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    197536322                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    661554230                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    661554230                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170748560                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        26787717                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        39112                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        22443                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4050211                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13493615                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7401789                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       131247                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1665819                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         141951150                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39099                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        134637925                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        26809                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     16141402                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     38341519                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         5763                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    231622039                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.581283                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.270194                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    174639114     75.40%     75.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23274094     10.05%     85.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12020852      5.19%     90.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      9024886      3.90%     94.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7022223      3.03%     97.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2824449      1.22%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1793105      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       908826      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       114490      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    231622039                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          24109     10.16%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         86903     36.63%     46.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       126220     53.21%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    112798751     83.78%     83.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2088497      1.55%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16669      0.01%     85.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12388632      9.20%     94.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7345376      5.46%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     134637925                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.533749                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             237232                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001762                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    501161926                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    158131991                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    132621932                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     134875157                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       316029                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2225744                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           41                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          340                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       179376                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked          113                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3536848                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1088387                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       128080                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    141990250                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        65106                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13493615                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7401789                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22431                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         94766                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          340                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1172953                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1142609                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2315562                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    132812466                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     11682906                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1825455                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19026690                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18772878                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7343784                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.526512                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             132622128                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            132621932                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         76337030                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        204468135                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.525757                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.373344                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122904055                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     19094410                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2044272                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    228085191                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.538852                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.387930                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    177799808     77.95%     77.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24810391     10.88%     88.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9413184      4.13%     92.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4546538      1.99%     94.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3782173      1.66%     96.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2248898      0.99%     97.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1888745      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       841602      0.37%     98.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2753852      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    228085191                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122904055                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18490280                       # Number of memory references committed
system.switch_cpus0.commit.loads             11267871                       # Number of loads committed
system.switch_cpus0.commit.membars              16668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17627217                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110781424                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2507745                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2753852                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           367329804                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          287534027                       # The number of ROB writes
system.switch_cpus0.timesIdled                3098517                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               20627677                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122904055                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.522497                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.522497                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.396433                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.396433                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       598601334                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184022382                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      132386157                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               252249716                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22805919                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18484471                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2099143                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8959718                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8602741                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2471901                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        98491                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    197261510                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             127267560                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22805919                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11074642                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27984774                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6429356                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3746041                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12191750                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2091584                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    233295490                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.670035                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.031609                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       205310716     88.00%     88.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1938889      0.83%     88.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3529363      1.51%     90.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3272041      1.40%     91.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2095569      0.90%     92.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1699028      0.73%     93.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          978681      0.42%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1016647      0.44%     94.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13454556      5.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    233295490                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.090410                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.504530                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       195243918                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5787323                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27917410                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        49139                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4297694                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3961752                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5471                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     156137848                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        43265                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4297694                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       195752760                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1285788                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3342952                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27427333                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1188958                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     156003630                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        199954                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       511022                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    221239330                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    726746683                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    726746683                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    181849119                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        39390187                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35809                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17904                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4383245                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14724271                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7619959                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        86357                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1707023                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         154984073                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35808                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        146227188                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       123391                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     23591756                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     49859231                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    233295490                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.626790                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.299935                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    170272015     72.99%     72.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26649195     11.42%     84.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     14341945      6.15%     90.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7305765      3.13%     93.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8668143      3.72%     97.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2811560      1.21%     98.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2631846      1.13%     99.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       464808      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       150213      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    233295490                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         440244     59.49%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        153947     20.80%     80.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       145851     19.71%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    122967091     84.09%     84.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2095711      1.43%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17905      0.01%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13550784      9.27%     94.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7595697      5.19%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     146227188                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.579692                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             740042                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005061                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    526613295                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    178611865                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    143077897                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     146967230                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       286471                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2869373                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          228                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       109897                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4297694                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         869505                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       121681                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    155019881                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         9068                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14724271                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7619959                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17904                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        105424                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          228                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1110445                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1174036                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2284481                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    144133195                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13072554                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2093989                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20668083                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20340257                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7595529                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.571391                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             143077938                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            143077897                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         82535451                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        230042258                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.567207                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.358784                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    105908748                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    130404917                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     24615299                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35808                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2120529                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    228997796                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.569459                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.369191                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    174082285     76.02%     76.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25280959     11.04%     87.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     13111039      5.73%     92.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4212585      1.84%     94.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5789907      2.53%     97.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1940538      0.85%     98.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1124169      0.49%     98.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       993719      0.43%     98.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2462595      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    228997796                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    105908748                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     130404917                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19364958                       # Number of memory references committed
system.switch_cpus1.commit.loads             11854896                       # Number of loads committed
system.switch_cpus1.commit.membars              17904                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18822553                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        117484830                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2689610                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2462595                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           381555417                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          314338180                       # The number of ROB writes
system.switch_cpus1.timesIdled                3056365                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               18954226                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          105908748                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            130404917                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    105908748                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.381765                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.381765                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.419857                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.419857                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       648273943                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      200197984                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      144145453                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35808                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               252249716                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        21642108                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     17628652                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1931363                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8601013                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8206065                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2257457                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        87843                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    195294830                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             121721895                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           21642108                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10463522                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             25720077                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5746302                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       8887464                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         11943815                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1928853                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    233688553                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.629890                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.998966                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       207968476     88.99%     88.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2753926      1.18%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2163015      0.93%     91.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2323191      0.99%     92.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1974133      0.84%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1105187      0.47%     93.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          760230      0.33%     93.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1958497      0.84%     94.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        12681898      5.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    233688553                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.085796                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.482545                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       193006520                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles     11215119                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         25570176                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       117168                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3779568                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3687931                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         6611                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     146915627                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        52335                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3779568                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       193267370                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        7862796                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2212719                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         25432174                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1133924                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     146699773                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          426                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        437916                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       561667                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         7672                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    205331687                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    683642999                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    683642999                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    170460497                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        34871183                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        33128                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        16849                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          3633723                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14074162                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7916308                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       293562                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1748650                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         146177790                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        33126                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        138778206                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        79982                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     20255821                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     41766364                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          566                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    233688553                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.593860                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.299462                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    175144928     74.95%     74.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     24681855     10.56%     85.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12454663      5.33%     90.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8078140      3.46%     94.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6653780      2.85%     97.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2609643      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3223803      1.38%     99.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       787476      0.34%     99.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        54265      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    233688553                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         975045     75.53%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        145727     11.29%     86.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       170176     13.18%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    115107041     82.94%     82.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2032227      1.46%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16279      0.01%     84.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13746511      9.91%     94.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7876148      5.68%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     138778206                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.550162                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1290948                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009302                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    512615895                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    166467461                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    134925090                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     140069154                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       148898                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      1801068                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           60                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          725                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       131291                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          537                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3779568                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        7114344                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       307765                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    146210916                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          278                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14074162                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7916308                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        16846                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        241688                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents        12394                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          725                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1153017                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1074477                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2227494                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    136159946                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13616323                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2618260                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21492145                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19440360                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7875822                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.539782                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             134927828                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            134925090                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         80137750                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        215990747                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.534887                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.371024                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101163341                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    123898423                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     22322541                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32560                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1952951                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    229908985                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.538902                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.392094                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    179538308     78.09%     78.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     23610491     10.27%     88.36% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10947069      4.76%     93.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4885604      2.13%     95.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3695622      1.61%     96.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1564825      0.68%     97.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1547906      0.67%     98.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1110347      0.48%     98.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3008813      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    229908985                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101163341                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     123898423                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              20058108                       # Number of memory references committed
system.switch_cpus2.commit.loads             12273091                       # Number of loads committed
system.switch_cpus2.commit.membars              16280                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17780363                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        111497595                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2450668                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3008813                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           373121136                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          296221571                       # The number of ROB writes
system.switch_cpus2.timesIdled                2873925                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               18561163                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101163341                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            123898423                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101163341                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.493489                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.493489                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.401044                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.401044                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       615502224                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      185960165                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      139495834                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32560                       # number of misc regfile writes
system.l20.replacements                          8942                       # number of replacements
system.l20.tagsinuse                     10239.979820                       # Cycle average of tags in use
system.l20.total_refs                          552198                       # Total number of references to valid blocks.
system.l20.sampled_refs                         19182                       # Sample count of references to valid blocks.
system.l20.avg_refs                         28.787301                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          562.031789                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     7.475332                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3830.060947                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          5840.411752                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.054886                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000730                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.374029                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.570353                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999998                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        43679                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  43679                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           25500                       # number of Writeback hits
system.l20.Writeback_hits::total                25500                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        43679                       # number of demand (read+write) hits
system.l20.demand_hits::total                   43679                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        43679                       # number of overall hits
system.l20.overall_hits::total                  43679                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         8926                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 8939                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data            3                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         8929                       # number of demand (read+write) misses
system.l20.demand_misses::total                  8942                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         8929                       # number of overall misses
system.l20.overall_misses::total                 8942                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2900443                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2021552890                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2024453333                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data       664638                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total       664638                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2900443                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2022217528                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2025117971                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2900443                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2022217528                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2025117971                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        52605                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              52618                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        25500                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            25500                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        52608                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               52621                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        52608                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              52621                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.169680                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.169885                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.169727                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.169932                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.169727                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.169932                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst       223111                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 226479.149675                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 226474.251370                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data       221546                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total       221546                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst       223111                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 226477.492216                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 226472.597965                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst       223111                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 226477.492216                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 226472.597965                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5908                       # number of writebacks
system.l20.writebacks::total                     5908                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         8926                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            8939                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data            3                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         8929                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             8942                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         8929                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            8942                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2096624                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1468953664                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1471050288                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data       479014                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total       479014                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2096624                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1469432678                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1471529302                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2096624                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1469432678                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1471529302                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.169680                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.169885                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.169727                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.169932                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.169727                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.169932                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 161278.769231                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 164570.206587                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 164565.419846                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 159671.333333                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total 159671.333333                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 161278.769231                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 164568.560645                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 164563.777902                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 161278.769231                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 164568.560645                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 164563.777902                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          4845                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          375825                       # Total number of references to valid blocks.
system.l21.sampled_refs                         15085                       # Sample count of references to valid blocks.
system.l21.avg_refs                         24.913822                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          319.887582                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    11.814633                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2271.068551                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7637.229234                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.031239                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001154                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.221784                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.745823                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        36499                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  36499                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10983                       # number of Writeback hits
system.l21.Writeback_hits::total                10983                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        36499                       # number of demand (read+write) hits
system.l21.demand_hits::total                   36499                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        36499                       # number of overall hits
system.l21.overall_hits::total                  36499                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         4830                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 4844                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         4830                       # number of demand (read+write) misses
system.l21.demand_misses::total                  4844                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         4830                       # number of overall misses
system.l21.overall_misses::total                 4844                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3209518                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1142549030                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1145758548                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3209518                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1142549030                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1145758548                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3209518                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1142549030                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1145758548                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        41329                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              41343                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10983                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10983                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        41329                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               41343                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        41329                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              41343                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.116867                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.117166                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.116867                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.117166                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.116867                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.117166                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 229251.285714                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 236552.594203                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 236531.492155                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 229251.285714                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 236552.594203                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 236531.492155                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 229251.285714                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 236552.594203                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 236531.492155                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3483                       # number of writebacks
system.l21.writebacks::total                     3483                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         4830                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            4844                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         4830                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             4844                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         4830                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            4844                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2343991                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    843526087                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    845870078                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2343991                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    843526087                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    845870078                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2343991                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    843526087                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    845870078                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.116867                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.117166                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.116867                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.117166                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.116867                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.117166                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 167427.928571                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 174643.082195                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 174622.229149                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 167427.928571                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 174643.082195                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 174622.229149                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 167427.928571                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 174643.082195                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 174622.229149                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         15645                       # number of replacements
system.l22.tagsinuse                     12287.998404                       # Cycle average of tags in use
system.l22.total_refs                          721354                       # Total number of references to valid blocks.
system.l22.sampled_refs                         27933                       # Sample count of references to valid blocks.
system.l22.avg_refs                         25.824437                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           31.911891                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     5.415067                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  6113.966938                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          6136.704507                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.002597                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000441                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.497556                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.499406                       # Average percentage of cache occupancy
system.l22.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        80856                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  80856                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           18862                       # number of Writeback hits
system.l22.Writeback_hits::total                18862                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        80856                       # number of demand (read+write) hits
system.l22.demand_hits::total                   80856                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        80856                       # number of overall hits
system.l22.overall_hits::total                  80856                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           10                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        15635                       # number of ReadReq misses
system.l22.ReadReq_misses::total                15645                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           10                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        15635                       # number of demand (read+write) misses
system.l22.demand_misses::total                 15645                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           10                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        15635                       # number of overall misses
system.l22.overall_misses::total                15645                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2137119                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   3747301813                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     3749438932                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2137119                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   3747301813                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      3749438932                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2137119                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   3747301813                       # number of overall miss cycles
system.l22.overall_miss_latency::total     3749438932                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           10                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        96491                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              96501                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        18862                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            18862                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           10                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        96491                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               96501                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           10                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        96491                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              96501                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.162036                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.162123                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.162036                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.162123                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.162036                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.162123                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 213711.900000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 239673.924720                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 239657.330265                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 213711.900000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 239673.924720                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 239657.330265                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 213711.900000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 239673.924720                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 239657.330265                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4175                       # number of writebacks
system.l22.writebacks::total                     4175                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           10                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        15635                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           15645                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           10                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        15635                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            15645                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           10                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        15635                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           15645                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1515977                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   2779624558                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   2781140535                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1515977                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   2779624558                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   2781140535                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1515977                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   2779624558                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   2781140535                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.162036                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.162123                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.162036                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.162123                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.162036                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.162123                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 151597.700000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 177782.191110                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 177765.454458                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 151597.700000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 177782.191110                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 177765.454458                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 151597.700000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 177782.191110                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 177765.454458                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               492.996193                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012197853                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2053139.661258                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996193                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          480                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020827                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.769231                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.790058                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12190231                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12190231                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12190231                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12190231                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12190231                       # number of overall hits
system.cpu0.icache.overall_hits::total       12190231                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3955074                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3955074                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3955074                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3955074                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3955074                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3955074                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12190248                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12190248                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12190248                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12190248                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12190248                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12190248                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 232651.411765                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 232651.411765                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 232651.411765                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 232651.411765                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 232651.411765                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 232651.411765                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3008835                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3008835                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3008835                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3008835                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3008835                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3008835                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 231448.846154                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 231448.846154                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 231448.846154                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 231448.846154                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 231448.846154                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 231448.846154                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 52608                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               171840223                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 52864                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3250.609545                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.294278                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.705722                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.911306                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.088694                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      8572111                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8572111                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7185004                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7185004                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17528                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17528                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16668                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16668                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     15757115                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15757115                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     15757115                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15757115                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       149452                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       149452                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         3057                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         3057                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       152509                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        152509                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       152509                       # number of overall misses
system.cpu0.dcache.overall_misses::total       152509                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  17005020226                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  17005020226                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    587688936                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    587688936                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  17592709162                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  17592709162                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  17592709162                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  17592709162                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      8721563                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8721563                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7188061                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7188061                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17528                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17528                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     15909624                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     15909624                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     15909624                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     15909624                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.017136                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.017136                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000425                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000425                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.009586                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.009586                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.009586                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.009586                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 113782.486859                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 113782.486859                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 192243.682041                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 192243.682041                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 115355.219443                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 115355.219443                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 115355.219443                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 115355.219443                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1189683                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             11                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets       108153                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        25500                       # number of writebacks
system.cpu0.dcache.writebacks::total            25500                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        96847                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        96847                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         3054                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         3054                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        99901                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        99901                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        99901                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        99901                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        52605                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        52605                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        52608                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        52608                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        52608                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        52608                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   4963525302                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4963525302                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       689538                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       689538                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   4964214840                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4964214840                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   4964214840                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4964214840                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006032                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006032                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003307                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003307                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003307                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003307                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 94354.629826                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 94354.629826                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data       229846                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total       229846                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 94362.356296                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 94362.356296                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 94362.356296                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 94362.356296                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.996561                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1011941261                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2185618.274298                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.996561                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022430                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12191734                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12191734                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12191734                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12191734                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12191734                       # number of overall hits
system.cpu1.icache.overall_hits::total       12191734                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3909253                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3909253                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3909253                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3909253                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3909253                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3909253                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12191750                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12191750                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12191750                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12191750                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12191750                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12191750                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 244328.312500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 244328.312500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 244328.312500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 244328.312500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 244328.312500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 244328.312500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3325718                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3325718                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3325718                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3325718                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3325718                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3325718                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 237551.285714                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 237551.285714                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 237551.285714                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 237551.285714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 237551.285714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 237551.285714                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 41329                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               169018171                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 41585                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4064.402333                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.721216                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.278784                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.909067                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.090933                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9821181                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9821181                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7476049                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7476049                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17904                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17904                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17904                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17904                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17297230                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17297230                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17297230                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17297230                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       124326                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       124326                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       124326                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        124326                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       124326                       # number of overall misses
system.cpu1.dcache.overall_misses::total       124326                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  13811127254                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  13811127254                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  13811127254                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  13811127254                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  13811127254                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  13811127254                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9945507                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9945507                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7476049                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7476049                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17904                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17904                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17904                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17904                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17421556                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17421556                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17421556                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17421556                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012501                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012501                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007136                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007136                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007136                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007136                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 111088.004553                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 111088.004553                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 111088.004553                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 111088.004553                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 111088.004553                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 111088.004553                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10983                       # number of writebacks
system.cpu1.dcache.writebacks::total            10983                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        82997                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        82997                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        82997                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        82997                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        82997                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        82997                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        41329                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        41329                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        41329                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        41329                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        41329                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        41329                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3558094026                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3558094026                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3558094026                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3558094026                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3558094026                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3558094026                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004156                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004156                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002372                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002372                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002372                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002372                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 86091.945752                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 86091.945752                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 86091.945752                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 86091.945752                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 86091.945752                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 86091.945752                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               546.978341                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1008638505                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1843946.078611                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst     9.978341                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          537                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.015991                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.860577                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.876568                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11943804                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11943804                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11943804                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11943804                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11943804                       # number of overall hits
system.cpu2.icache.overall_hits::total       11943804                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           11                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           11                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           11                       # number of overall misses
system.cpu2.icache.overall_misses::total           11                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2489596                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2489596                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2489596                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2489596                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2489596                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2489596                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11943815                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11943815                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11943815                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11943815                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11943815                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11943815                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 226326.909091                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 226326.909091                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 226326.909091                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 226326.909091                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 226326.909091                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 226326.909091                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           10                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           10                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           10                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2220119                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2220119                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2220119                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2220119                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2220119                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2220119                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 222011.900000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 222011.900000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 222011.900000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 222011.900000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 222011.900000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 222011.900000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 96491                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               190624447                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 96747                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               1970.339618                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.610830                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.389170                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.916449                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.083551                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10482774                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10482774                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7752299                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7752299                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16646                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16646                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16280                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16280                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     18235073                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        18235073                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     18235073                       # number of overall hits
system.cpu2.dcache.overall_hits::total       18235073                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       401576                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       401576                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           70                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           70                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       401646                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        401646                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       401646                       # number of overall misses
system.cpu2.dcache.overall_misses::total       401646                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  40996399602                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  40996399602                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      7106504                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      7106504                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  41003506106                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  41003506106                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  41003506106                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  41003506106                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10884350                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10884350                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7752369                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7752369                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16646                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16646                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16280                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16280                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18636719                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18636719                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18636719                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18636719                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.036895                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.036895                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000009                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000009                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.021551                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.021551                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.021551                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.021551                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 102088.769254                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 102088.769254                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 101521.485714                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 101521.485714                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 102088.670386                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 102088.670386                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 102088.670386                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 102088.670386                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        18862                       # number of writebacks
system.cpu2.dcache.writebacks::total            18862                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       305085                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       305085                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           70                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           70                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       305155                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       305155                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       305155                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       305155                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        96491                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        96491                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        96491                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        96491                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        96491                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        96491                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   9302115136                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   9302115136                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   9302115136                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   9302115136                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   9302115136                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   9302115136                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.008865                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008865                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.005177                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.005177                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.005177                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.005177                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 96403.966546                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 96403.966546                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 96403.966546                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 96403.966546                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 96403.966546                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 96403.966546                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
