#*.bit
*.txt
*.log
*.jou
*.xpr
*.tcl
*.cache
*.hw
*.ip_user_files
*.runs
*.swp
*.mcs
*.prm
*.btree
*.str
*.wcfg
.Xil
bitstream
par
project
synthesize
yarr.sim
Makefile
ip-cores
rtl/common/handshake.vhd
rtl/kintex7/rx-core/channel_bonding.vhd
rtl/tx-core/trig_shift_reg.vhd
rtl/tx-core/trigger_unit.vhd
sim/channel_bonding_tb.vhd
