<CMD> idsbatch -reset D:\AgnisysProjects\git_test\Allegro_test\tcl_block\tcl_block.idsng -config_file D:\AgnisysProjects\git_test\Allegro_test\.idsng\idsngconfig.xml -dir D:\AgnisysProjects\git_test\Allegro_test\tcl_block\.idsng -debug    CHECK IDS_TEMPLATES AMBA AVALON OCP PROPRIETARY AMBA_AXI AMBA3AHBLITE AMBA_APB WB XRSL IPXACT SYSTEMRDL CMSIS VERILOG SV VHDL UVM OVM VMM ERM IVSEXCELOUT PERL_DS PYTHON_DS SVHEADER CHEADER MISRAC HTML SVG PDF PDFALT2 WORD2007 WORD2010 ROWO MBD ALIAS LOCK COUNTER SCS PARAM ADVD PREPROCESSOR DATASHEET SIGNALS SYSTEMC VHDLALT2 CSHARP SHAREPOINT IDS_TURBO PROPERTY_HINT RTL_SYSC UVM_SYSC VP_SYSC CUSTOM_XML INTERRUPT CONSTRAINT CUSTOM_CIRCUIT SHADOW INDIRECT CPP CUSTOMCSV FIFO STRUCT SOC_ENTERPRISE SOC_HTML SOC_VERILOG SOC_VHDL SOC_DATASHEET SOC_ASSERTION SOC_IPXACT SEQUENCE_FIRMWARE SEQUENCE_UVM SEQUENCE SEQUENCE_CSV SEQUENCE_VERILOG SEQUENCE_HTML ARV FORMAL OUT_THIRD_PARTY_D 
Input file type set to 'null'.
File w/ extension idsng found.
Infered Input file type is 'html.
INFO: Output(s) will be generated in 'D:\AgnisysProjects\git_test\Allegro_test\tcl_block\.idsng'.
Backdoor License is avaialble :true
Setting IDSBatch install path = 'null'.
Reading from config file D:\AgnisysProjects\git_test\Allegro_test\.idsng\idsngconfig.xml
Parse setting from string = <?xml version="1.0" encoding="UTF-8"?>

<settings> 
  <company>Agnisys, Inc.</company>  
  <copyright>***** Copyright 2018 All Rights Reserved. *****</copyright>  
  <log>true</log>  
  <outdir>output</outdir>  
  <outputs> 
    <ivs>false</ivs>  
    <arv>false</arv>  
    <special_reg/>  
    <cmsis>false</cmsis>  
    <uvm>false</uvm>  
    <perl>false</perl>  
    <python>false</python>  
    <cpp>false</cpp>  
    <vheader>false</vheader>  
    <vhdheader>false</vhdheader>  
    <formal>false</formal>  
    <pdf>false</pdf>  
    <ovm>false</ovm>  
    <vmm>false</vmm>  
    <iss_firmware>false</iss_firmware>  
    <iss_csv>false</iss_csv>  
    <iss_html>false</iss_html>  
    <iss_sv>false</iss_sv>  
    <iss_uvm>false</iss_uvm>  
    <iss_matlab>false</iss_matlab>  
    <header>false</header>  
    <html>false</html>  
    <xrsl>false</xrsl>  
    <rdl>false</rdl>  
    <erm>false</erm>  
    <ivsxml>false</ivsxml>  
    <svheader>false</svheader>  
    <svg>false</svg>  
    <datasheet>false</datasheet>  
    <customcsv>false</customcsv>  
    <customxml>false</customxml>  
    <csharp>false</csharp>  
    <sv>false</sv> 
  </outputs>  
  <rtl_wire>false</rtl_wire>  
  <limit_toc/>  
  <lowpower>false</lowpower>  
  <auto_sequence/>  
  <interrupt/>  
  <mbd/>  
  <arv_assertion/>  
  <memtechmapping>false</memtechmapping>  
  <sv_w_intf/>  
  <sv_wo_intf/>  
  <uvm_env/>  
  <hdlpath>false</hdlpath>  
  <arv_coverage>true</arv_coverage>  
  <coverage>true</coverage>  
  <illegalbins>false</illegalbins>  
  <arv_constraint>false</arv_constraint>  
  <bus>proprietary</bus>  
  <reg_width>32</reg_width>  
  <bus_width>32</bus_width>  
  <unit>8</unit>  
  <block_size>4096</block_size>  
  <chip_size/>  
  <board_size/>  
  <c_type/>  
  <big_endian>false</big_endian>  
  <little_endian>false</little_endian>  
  <check_only>true</check_only>  
  <preserve_names>false</preserve_names>  
  <addr_sort>true</addr_sort>  
  <seqconfig> 
    <output> 
      <seq_outputs/>  
      <uvm> 
        <datatype> 
          <inlinefunction>int</inlinefunction>  
          <arguments>int</arguments>  
          <constant>int</constant>  
          <variable>int</variable> 
        </datatype>  
        <regmodel oid="0">default</regmodel>  
        <write oid="0">write(status, %d, .parent(this))</write>  
        <read oid="0">read(status, %lhs, .parent(this))</read>  
        <timemultiplier>100</timemultiplier>  
        <maxnesting>1</maxnesting>  
        <consolidated>true</consolidated>  
        <nameformat>uvm_%s_seq</nameformat>  
        <mout/> 
      </uvm>  
      <sv> 
        <datatype> 
          <inlinefunction>int</inlinefunction>  
          <arguments>integer</arguments>  
          <constant>integer</constant>  
          <variable>integer</variable> 
        </datatype>  
        <bus oid="0">default</bus>  
        <write oid="0">write_mirror(%a,%d,0,0)</write>  
        <read oid="0">read_mirror(%a)</read>  
        <timeunit1>1</timeunit1>  
        <timeunit2>s</timeunit2>  
        <timeprecision1>1</timeprecision1>  
        <timeprecision2>s</timeprecision2>  
        <maxnesting>1</maxnesting>  
        <consolidated>true</consolidated>  
        <nameformat>%s</nameformat>  
        <mout/> 
      </sv>  
      <firmware> 
        <datatype> 
          <inlinefunction>int</inlinefunction>  
          <arguments>int</arguments>  
          <constant>int</constant>  
          <variable>int</variable> 
        </datatype>  
        <templatename oid="0">default</templatename>  
        <write oid="0">REG_WRITE(%a,%d)</write>  
        <read oid="0">REG_READ(%a)</read>  
        <fieldtemplatename oid="0">default</fieldtemplatename>  
        <fieldwrite oid="0">FIELD_READ(%a,%m,%lsb)</fieldwrite>  
        <fieldread oid="0">FIELD_READ(%a,%m,%lsb)</fieldread>  
        <timemultiplier>100</timemultiplier>  
        <maxnesting>1</maxnesting>  
        <consolidated>true</consolidated>  
        <nameformat>%s</nameformat>  
        <mout/> 
      </firmware>  
      <matlab> 
        <datatype> 
          <inlinefunction>int</inlinefunction>  
          <arguments>int</arguments>  
          <constant>int</constant>  
          <variable>int</variable> 
        </datatype>  
        <templatename oid="0">sss</templatename>  
        <write oid="0">aaxx</write>  
        <read oid="0">ddd</read>  
        <templatename oid="1">swww</templatename>  
        <write oid="1">aa</write>  
        <read oid="1">ddd</read>  
        <fieldtemplatename oid="0">aaaaa</fieldtemplatename>  
        <fieldwrite oid="0">cccc</fieldwrite>  
        <fieldread oid="0">cccc</fieldread>  
        <fieldtemplatename oid="1">dddd</fieldtemplatename>  
        <fieldwrite oid="1">cccc</fieldwrite>  
        <fieldread oid="1">cccc</fieldread>  
        <fieldtemplatename oid="2">ff</fieldtemplatename>  
        <fieldwrite oid="2">ccccw</fieldwrite>  
        <fieldread oid="2">cccc</fieldread>  
        <timeunit1/>  
        <timeunit2>ns</timeunit2>  
        <timeprecision1/>  
        <timeprecision2>ns</timeprecision2>  
        <maxnesting/>  
        <nameformat/>  
        <mout/> 
      </matlab>  
      <csv> 
        <commands> 
          <isscmd oid="0">write</isscmd>  
          <cmd oid="0">WRITE</cmd>  
          <isscmd oid="1">write_1_set</isscmd>  
          <cmd oid="1">WRITE_SET</cmd>  
          <isscmd oid="2">write_1_clr</isscmd>  
          <cmd oid="2">WRITE_CLR</cmd>  
          <isscmd oid="3">call</isscmd>  
          <cmd oid="3">CALL</cmd>  
          <isscmd oid="4">switch</isscmd>  
          <cmd oid="4">SWITCH</cmd>  
          <isscmd oid="5">wait</isscmd>  
          <cmd oid="5">WAIT</cmd> 
        </commands>  
        <headers> 
          <issheader oid="0">command</issheader>  
          <header oid="0">command</header>  
          <issheader oid="1">step</issheader>  
          <header oid="1">step</header>  
          <issheader oid="2">value</issheader>  
          <header oid="2">value</header>  
          <issheader oid="3">address</issheader>  
          <header oid="3">address</header>  
          <issheader oid="4">description</issheader>  
          <header oid="4">description</header> 
        </headers>  
        <timemultiplier>100</timemultiplier>  
        <maxnesting>11</maxnesting>  
        <nameformat>%s</nameformat> 
      </csv> 
    </output> 
  </seqconfig> 
</settings>

Debug: Default Settings extracted from external conf. : <?xml version="1.0" encoding="UTF-8"?>
<settings> 
  <company>Agnisys, Inc.</company>  
  <copyright>***** Copyright 2018 All Rights Reserved. *****</copyright>  
  <log>true</log>  
  <outdir>output</outdir>  
  <outputs> 
    <ivs>false</ivs>  
    <arv>false</arv>  
    <special_reg/>  
    <cmsis>false</cmsis>  
    <uvm>false</uvm>  
    <perl>false</perl>  
    <python>false</python>  
    <cpp>false</cpp>  
    <vheader>false</vheader>  
    <vhdheader>false</vhdheader>  
    <formal>false</formal>  
    <pdf>false</pdf>  
    <ovm>false</ovm>  
    <vmm>false</vmm>  
    <iss_firmware>false</iss_firmware>  
    <iss_csv>false</iss_csv>  
    <iss_html>false</iss_html>  
    <iss_sv>false</iss_sv>  
    <iss_uvm>false</iss_uvm>  
    <iss_matlab>false</iss_matlab>  
    <header>false</header>  
    <html>false</html>  
    <xrsl>false</xrsl>  
    <rdl>false</rdl>  
    <erm>false</erm>  
    <ivsxml>false</ivsxml>  
    <svheader>false</svheader>  
    <svg>false</svg>  
    <datasheet>false</datasheet>  
    <customcsv>false</customcsv>  
    <customxml>false</customxml>  
    <csharp>false</csharp>  
    <sv>false</sv> 
  </outputs>  
  <rtl_wire>false</rtl_wire>  
  <limit_toc/>  
  <lowpower>false</lowpower>  
  <auto_sequence/>  
  <interrupt/>  
  <mbd/>  
  <arv_assertion/>  
  <memtechmapping>false</memtechmapping>  
  <sv_w_intf/>  
  <sv_wo_intf/>  
  <uvm_env/>  
  <hdlpath>false</hdlpath>  
  <arv_coverage>true</arv_coverage>  
  <coverage>true</coverage>  
  <illegalbins>false</illegalbins>  
  <arv_constraint>false</arv_constraint>  
  <bus>proprietary</bus>  
  <reg_width>32</reg_width>  
  <bus_width>32</bus_width>  
  <unit>8</unit>  
  <block_size>4096</block_size>  
  <chip_size/>  
  <board_size/>  
  <c_type/>  
  <big_endian>false</big_endian>  
  <little_endian>false</little_endian>  
  <check_only>true</check_only>  
  <preserve_names>false</preserve_names>  
  <addr_sort>true</addr_sort>  
  <seqconfig> 
    <output> 
      <seq_outputs/>  
      <uvm> 
        <datatype> 
          <inlinefunction>int</inlinefunction>  
          <arguments>int</arguments>  
          <constant>int</constant>  
          <variable>int</variable> 
        </datatype>  
        <regmodel oid="0">default</regmodel>  
        <write oid="0">write(status, %d, .parent(this))</write>  
        <read oid="0">read(status, %lhs, .parent(this))</read>  
        <timemultiplier>100</timemultiplier>  
        <maxnesting>1</maxnesting>  
        <consolidated>true</consolidated>  
        <nameformat>uvm_%s_seq</nameformat>  
        <mout/> 
      </uvm>  
      <sv> 
        <datatype> 
          <inlinefunction>int</inlinefunction>  
          <arguments>integer</arguments>  
          <constant>integer</constant>  
          <variable>integer</variable> 
        </datatype>  
        <bus oid="0">default</bus>  
        <write oid="0">write_mirror(%a,%d,0,0)</write>  
        <read oid="0">read_mirror(%a)</read>  
        <timeunit1>1</timeunit1>  
        <timeunit2>s</timeunit2>  
        <timeprecision1>1</timeprecision1>  
        <timeprecision2>s</timeprecision2>  
        <maxnesting>1</maxnesting>  
        <consolidated>true</consolidated>  
        <nameformat>%s</nameformat>  
        <mout/> 
      </sv>  
      <firmware> 
        <datatype> 
          <inlinefunction>int</inlinefunction>  
          <arguments>int</arguments>  
          <constant>int</constant>  
          <variable>int</variable> 
        </datatype>  
        <templatename oid="0">default</templatename>  
        <write oid="0">REG_WRITE(%a,%d)</write>  
        <read oid="0">REG_READ(%a)</read>  
        <fieldtemplatename oid="0">default</fieldtemplatename>  
        <fieldwrite oid="0">FIELD_READ(%a,%m,%lsb)</fieldwrite>  
        <fieldread oid="0">FIELD_READ(%a,%m,%lsb)</fieldread>  
        <timemultiplier>100</timemultiplier>  
        <maxnesting>1</maxnesting>  
        <consolidated>true</consolidated>  
        <nameformat>%s</nameformat>  
        <mout/> 
      </firmware>  
      <matlab> 
        <datatype> 
          <inlinefunction>int</inlinefunction>  
          <arguments>int</arguments>  
          <constant>int</constant>  
          <variable>int</variable> 
        </datatype>  
        <templatename oid="0">sss</templatename>  
        <write oid="0">aaxx</write>  
        <read oid="0">ddd</read>  
        <templatename oid="1">swww</templatename>  
        <write oid="1">aa</write>  
        <read oid="1">ddd</read>  
        <fieldtemplatename oid="0">aaaaa</fieldtemplatename>  
        <fieldwrite oid="0">cccc</fieldwrite>  
        <fieldread oid="0">cccc</fieldread>  
        <fieldtemplatename oid="1">dddd</fieldtemplatename>  
        <fieldwrite oid="1">cccc</fieldwrite>  
        <fieldread oid="1">cccc</fieldread>  
        <fieldtemplatename oid="2">ff</fieldtemplatename>  
        <fieldwrite oid="2">ccccw</fieldwrite>  
        <fieldread oid="2">cccc</fieldread>  
        <timeunit1/>  
        <timeunit2>ns</timeunit2>  
        <timeprecision1/>  
        <timeprecision2>ns</timeprecision2>  
        <maxnesting/>  
        <nameformat/>  
        <mout/> 
      </matlab>  
      <csv> 
        <commands> 
          <isscmd oid="0">write</isscmd>  
          <cmd oid="0">WRITE</cmd>  
          <isscmd oid="1">write_1_set</isscmd>  
          <cmd oid="1">WRITE_SET</cmd>  
          <isscmd oid="2">write_1_clr</isscmd>  
          <cmd oid="2">WRITE_CLR</cmd>  
          <isscmd oid="3">call</isscmd>  
          <cmd oid="3">CALL</cmd>  
          <isscmd oid="4">switch</isscmd>  
          <cmd oid="4">SWITCH</cmd>  
          <isscmd oid="5">wait</isscmd>  
          <cmd oid="5">WAIT</cmd> 
        </commands>  
        <headers> 
          <issheader oid="0">command</issheader>  
          <header oid="0">command</header>  
          <issheader oid="1">step</issheader>  
          <header oid="1">step</header>  
          <issheader oid="2">value</issheader>  
          <header oid="2">value</header>  
          <issheader oid="3">address</issheader>  
          <header oid="3">address</header>  
          <issheader oid="4">description</issheader>  
          <header oid="4">description</header> 
        </headers>  
        <timemultiplier>100</timemultiplier>  
        <maxnesting>11</maxnesting>  
        <nameformat>%s</nameformat> 
      </csv> 
    </output> 
  </seqconfig> 
</settings>
Requested setting : outputs
Returning valuenull
Requested setting : tcloutputs
Returning valuenull
Requested setting : c_type
Returning valuenull
Requested setting : bus
Returning valueproprietary
Requested setting : company
Returning valueAgnisys, Inc.
Requested setting : copyright
Returning value***** Copyright 2018 All Rights Reserved. *****
Requested setting : little_endian
Returning valuefalse
Requested setting : big_endian
Returning valuefalse
Requested setting : board_size
Returning valuenull
Requested setting : chip_size
Returning valuenull
Requested setting : block_size
Returning value4096
Requested setting : reg_width
Returning value32
Requested setting : bus_width
Returning value32
Requested setting : unit
Returning value8
Requested setting : debug
Returning valuenull
Requested setting : verbose
Returning valuenull
Requested setting : ddnr
Returning valuenull
Requested setting : distributed_decode_n_readback
Returning valuenull
Requested setting : preserve_names
Returning valuefalse
Requested setting : hdlpath
Returning valuefalse
Requested setting : import
Returning valuenull
Requested setting : illegalbins
Returning valuefalse
Requested setting : lowpower
Returning valuefalse
Requested setting : coverage
Returning valuetrue
Requested setting : arv_coverage
Returning valuetrue
Requested setting : arv_constraint
Returning valuefalse
Requested setting : arv_assertion
Returning valuenull
Requested setting : rtl_wire
Returning valuefalse
Requested setting : noheirarchy
Returning valuenull
Requested setting : svinterface
Returning valuenull
Requested setting : memtechmapping
Returning valuefalse
Requested setting : if
Returning valuenull
Requested setting : if_header
Returning valuenull
Requested setting : if_verilog
Returning valuenull
Requested setting : if_uvm
Returning valuenull
Requested setting : if_pdf
Returning valuenull
Requested setting : if_svheader
Returning valuenull
Requested setting : ltoc
Returning valuenull
Requested setting : addr_sort
Returning valuetrue
Requested setting : no_formatting
Returning valuenull
Requested setting : c_api
Returning valuenull
Requested setting : check_only
Returning valuetrue
ERROR-B : No output selected.
