// Seed: 1451028187
module module_0 (
    input tri0 id_0,
    input supply1 id_1,
    input supply0 id_2,
    input tri id_3,
    input tri id_4
);
  tri1 id_6, id_7;
  assign id_7 = 1;
  tri0 id_8 = id_1;
  assign id_7 = 1'b0;
  assign id_8 = 1'b0;
  wor id_9;
  supply1 id_10;
  wire id_11;
  assign id_11 = 1 == id_10;
  generate
    assign id_11 = id_0;
  endgenerate
  if (id_0) assign id_6 = !1;
  wire id_12, id_13, id_14, id_15;
  wor id_16, id_17;
  wire id_18;
  assign id_16 = 1;
  assign id_8  = 1 / id_9;
endmodule
module module_1 (
    output tri0 id_0,
    input supply1 id_1
);
  id_3(
      .id_0(1), .id_1(id_1), .id_2(1'b0 && 1), .id_3(id_0), .id_4(1)
  );
  always id_0 = 1'd0;
  wire id_4;
  assign id_0 = id_4;
  assign id_4 = id_1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  assign id_0 = 1 + 1;
  wire id_5;
endmodule
