;redcode
;assert 1
	SPL 0, <-54
	CMP -7, <-450
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 12, @10
	MOV -1, <-20
	JMN @12, #200
	MOV -1, <-20
	CMP @121, 103
	ADD 270, 30
	SUB @127, 100
	DAT #270, #0
	SUB @127, 100
	MOV -7, <-20
	DAT #270, #0
	SUB @127, 100
	MOV @187, 300
	SUB #127, 100
	JMP @12, #200
	DJN -1, @-20
	SUB #74, @200
	SUB @121, 103
	SUB 14, @10
	SUB <30, @2
	SPL 741, 3
	SLT 741, 3
	SLT 741, 3
	SUB -7, <-420
	SLT 741, 3
	DJN <127, 100
	SPL 741, 3
	SUB -7, <-26
	SUB -7, <-26
	SUB 12, 10
	SUB 12, 10
	DJN 401, -1
	DJN 401, -1
	SUB 401, @-1
	DJN 401, -1
	SUB -7, <-26
	CMP -7, @-420
	SUB #32, @200
	DJN -1, @-20
	DJN 401, -1
	JMN <121, 103
	JMN @12, #203
	MOV @127, 100
	MOV @127, 100
	CMP -7, <-450
	MOV -1, <-20
	MOV -1, <-20
