Addr: 000  Instr: 2b023 OUTPUTK 02, 3       Dividend_s0: 00 Divider_s1: 00 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 26 
Addr: 001  Instr: 09001 INPUT s0, 01        Dividend_s0: 46 Divider_s1: 00 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 28 
Addr: 002  Instr: 09102 INPUT s1, 02        Dividend_s0: 46 Divider_s1: 14 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 30 
Addr: 003  Instr: 09203 INPUT s2, 03        Dividend_s0: 46 Divider_s1: 14 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 32 
Addr: 004  Instr: 01300 LOAD s3, 00         Dividend_s0: 46 Divider_s1: 14 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 34 
Addr: 005  Instr: 01400 LOAD s4, 00         Dividend_s0: 46 Divider_s1: 14 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 36 
Addr: 006  Instr: 2d301 OUTPUT s3, 01       Dividend_s0: 46 Divider_s1: 14 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 38 
Addr: 007  Instr: 2d402 OUTPUT s4, 02       Dividend_s0: 46 Divider_s1: 14 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 40 
Addr: 008  Instr: 2d503 OUTPUT s5, 03       Dividend_s0: 46 Divider_s1: 14 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 42 
Addr: 009  Instr: 03202 AND s2, 02          Dividend_s0: 46 Divider_s1: 14 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 44 
Addr: 00a  Instr: 32000 JUMP Z, 000         Dividend_s0: 46 Divider_s1: 14 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 46 
Addr: 000  Instr: 2b023 OUTPUTK 02, 3       Dividend_s0: 46 Divider_s1: 14 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 48 
Addr: 001  Instr: 09001 INPUT s0, 01        Dividend_s0: 46 Divider_s1: 14 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 50 
Addr: 002  Instr: 09102 INPUT s1, 02        Dividend_s0: 46 Divider_s1: 14 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 52 
Addr: 003  Instr: 09203 INPUT s2, 03        Dividend_s0: 46 Divider_s1: 14 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 02  cc: 54 
Addr: 004  Instr: 01300 LOAD s3, 00         Dividend_s0: 46 Divider_s1: 14 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 02  cc: 56 
Addr: 005  Instr: 01400 LOAD s4, 00         Dividend_s0: 46 Divider_s1: 14 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 02  cc: 58 
Addr: 006  Instr: 2d301 OUTPUT s3, 01       Dividend_s0: 46 Divider_s1: 14 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 02  cc: 60 
Addr: 007  Instr: 2d402 OUTPUT s4, 02       Dividend_s0: 46 Divider_s1: 14 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 02  cc: 62 
Addr: 008  Instr: 2d503 OUTPUT s5, 03       Dividend_s0: 46 Divider_s1: 14 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 02  cc: 64 
Addr: 009  Instr: 03202 AND s2, 02          Dividend_s0: 46 Divider_s1: 14 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 02  cc: 66 
Addr: 00a  Instr: 32000 JUMP Z, 000         Dividend_s0: 46 Divider_s1: 14 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 02  cc: 68 
Addr: 00b  Instr: 2200c JUMP 00C            Dividend_s0: 46 Divider_s1: 14 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 02  cc: 70 
Addr: 00c  Instr: 2b043 OUTPUTK 04, 3       Dividend_s0: 46 Divider_s1: 14 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 02  cc: 72 
Addr: 00d  Instr: 2d301 OUTPUT s3, 01       Dividend_s0: 46 Divider_s1: 14 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 02  cc: 74 
Addr: 00e  Instr: 2d402 OUTPUT s4, 02       Dividend_s0: 46 Divider_s1: 14 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 02  cc: 76 
Addr: 00f  Instr: 1c010 COMPARE s0, s1      Dividend_s0: 46 Divider_s1: 14 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 02  cc: 78 
Addr: 010  Instr: 3a014 JUMP C, 014         Dividend_s0: 46 Divider_s1: 14 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 02  cc: 80 
Addr: 011  Instr: 18010 SUB s0, s1          Dividend_s0: 32 Divider_s1: 14 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 02  cc: 82 
Addr: 012  Instr: 11301 ADD s3, 01          Dividend_s0: 32 Divider_s1: 14 Quotient_s3: 01 Remainder_s4: 00 Control_s2: 02  cc: 84 
Addr: 013  Instr: 2200c JUMP 00C            Dividend_s0: 32 Divider_s1: 14 Quotient_s3: 01 Remainder_s4: 00 Control_s2: 02  cc: 86 
Addr: 00c  Instr: 2b043 OUTPUTK 04, 3       Dividend_s0: 32 Divider_s1: 14 Quotient_s3: 01 Remainder_s4: 00 Control_s2: 02  cc: 88 
Addr: 00d  Instr: 2d301 OUTPUT s3, 01       Dividend_s0: 32 Divider_s1: 14 Quotient_s3: 01 Remainder_s4: 00 Control_s2: 02  cc: 90 
Addr: 00e  Instr: 2d402 OUTPUT s4, 02       Dividend_s0: 32 Divider_s1: 14 Quotient_s3: 01 Remainder_s4: 00 Control_s2: 02  cc: 92 
Addr: 00f  Instr: 1c010 COMPARE s0, s1      Dividend_s0: 32 Divider_s1: 14 Quotient_s3: 01 Remainder_s4: 00 Control_s2: 02  cc: 94 
Addr: 010  Instr: 3a014 JUMP C, 014         Dividend_s0: 32 Divider_s1: 14 Quotient_s3: 01 Remainder_s4: 00 Control_s2: 02  cc: 96 
Addr: 011  Instr: 18010 SUB s0, s1          Dividend_s0: 1e Divider_s1: 14 Quotient_s3: 01 Remainder_s4: 00 Control_s2: 02  cc: 98 
Addr: 012  Instr: 11301 ADD s3, 01          Dividend_s0: 1e Divider_s1: 14 Quotient_s3: 02 Remainder_s4: 00 Control_s2: 02  cc: 100 
Addr: 013  Instr: 2200c JUMP 00C            Dividend_s0: 1e Divider_s1: 14 Quotient_s3: 02 Remainder_s4: 00 Control_s2: 02  cc: 102 
Addr: 00c  Instr: 2b043 OUTPUTK 04, 3       Dividend_s0: 1e Divider_s1: 14 Quotient_s3: 02 Remainder_s4: 00 Control_s2: 02  cc: 104 
Addr: 00d  Instr: 2d301 OUTPUT s3, 01       Dividend_s0: 1e Divider_s1: 14 Quotient_s3: 02 Remainder_s4: 00 Control_s2: 02  cc: 106 
Addr: 00e  Instr: 2d402 OUTPUT s4, 02       Dividend_s0: 1e Divider_s1: 14 Quotient_s3: 02 Remainder_s4: 00 Control_s2: 02  cc: 108 
Addr: 00f  Instr: 1c010 COMPARE s0, s1      Dividend_s0: 1e Divider_s1: 14 Quotient_s3: 02 Remainder_s4: 00 Control_s2: 02  cc: 110 
Addr: 010  Instr: 3a014 JUMP C, 014         Dividend_s0: 1e Divider_s1: 14 Quotient_s3: 02 Remainder_s4: 00 Control_s2: 02  cc: 112 
Addr: 011  Instr: 18010 SUB s0, s1          Dividend_s0: 0a Divider_s1: 14 Quotient_s3: 02 Remainder_s4: 00 Control_s2: 02  cc: 114 
Addr: 012  Instr: 11301 ADD s3, 01          Dividend_s0: 0a Divider_s1: 14 Quotient_s3: 03 Remainder_s4: 00 Control_s2: 02  cc: 116 
Addr: 013  Instr: 2200c JUMP 00C            Dividend_s0: 0a Divider_s1: 14 Quotient_s3: 03 Remainder_s4: 00 Control_s2: 02  cc: 118 
Addr: 00c  Instr: 2b043 OUTPUTK 04, 3       Dividend_s0: 0a Divider_s1: 14 Quotient_s3: 03 Remainder_s4: 00 Control_s2: 02  cc: 120 
Addr: 00d  Instr: 2d301 OUTPUT s3, 01       Dividend_s0: 0a Divider_s1: 14 Quotient_s3: 03 Remainder_s4: 00 Control_s2: 02  cc: 122 
Addr: 00e  Instr: 2d402 OUTPUT s4, 02       Dividend_s0: 0a Divider_s1: 14 Quotient_s3: 03 Remainder_s4: 00 Control_s2: 02  cc: 124 
Addr: 00f  Instr: 1c010 COMPARE s0, s1      Dividend_s0: 0a Divider_s1: 14 Quotient_s3: 03 Remainder_s4: 00 Control_s2: 02  cc: 126 
Addr: 010  Instr: 3a014 JUMP C, 014         Dividend_s0: 0a Divider_s1: 14 Quotient_s3: 03 Remainder_s4: 00 Control_s2: 02  cc: 128 
Addr: 014  Instr: 2b093 OUTPUTK 09, 3       Dividend_s0: 0a Divider_s1: 14 Quotient_s3: 03 Remainder_s4: 00 Control_s2: 02  cc: 130 
Addr: 015  Instr: 2d301 OUTPUT s3, 01       Dividend_s0: 0a Divider_s1: 14 Quotient_s3: 03 Remainder_s4: 00 Control_s2: 02  cc: 132 
Addr: 016  Instr: 2d002 OUTPUT s0, 02       Dividend_s0: 0a Divider_s1: 14 Quotient_s3: 03 Remainder_s4: 00 Control_s2: 02  cc: 134 
Addr: 017  Instr: 09203 INPUT s2, 03        Dividend_s0: 0a Divider_s1: 14 Quotient_s3: 03 Remainder_s4: 00 Control_s2: 00  cc: 136 
Addr: 018  Instr: 03201 AND s2, 01          Dividend_s0: 0a Divider_s1: 14 Quotient_s3: 03 Remainder_s4: 00 Control_s2: 00  cc: 138 
Addr: 019  Instr: 32014 JUMP Z, 014         Dividend_s0: 0a Divider_s1: 14 Quotient_s3: 03 Remainder_s4: 00 Control_s2: 00  cc: 140 
Addr: 014  Instr: 2b093 OUTPUTK 09, 3       Dividend_s0: 0a Divider_s1: 14 Quotient_s3: 03 Remainder_s4: 00 Control_s2: 00  cc: 142 
Addr: 015  Instr: 2d301 OUTPUT s3, 01       Dividend_s0: 0a Divider_s1: 14 Quotient_s3: 03 Remainder_s4: 00 Control_s2: 00  cc: 144 
Addr: 016  Instr: 2d002 OUTPUT s0, 02       Dividend_s0: 0a Divider_s1: 14 Quotient_s3: 03 Remainder_s4: 00 Control_s2: 00  cc: 146 
Addr: 017  Instr: 09203 INPUT s2, 03        Dividend_s0: 0a Divider_s1: 14 Quotient_s3: 03 Remainder_s4: 00 Control_s2: 01  cc: 148 
Addr: 018  Instr: 03201 AND s2, 01          Dividend_s0: 0a Divider_s1: 14 Quotient_s3: 03 Remainder_s4: 00 Control_s2: 01  cc: 150 
Addr: 019  Instr: 32014 JUMP Z, 014         Dividend_s0: 0a Divider_s1: 14 Quotient_s3: 03 Remainder_s4: 00 Control_s2: 01  cc: 152 
Addr: 01a  Instr: 22000 JUMP 000            Dividend_s0: 0a Divider_s1: 14 Quotient_s3: 03 Remainder_s4: 00 Control_s2: 01  cc: 154 
Addr: 000  Instr: 2b023 OUTPUTK 02, 3       Dividend_s0: 0a Divider_s1: 14 Quotient_s3: 03 Remainder_s4: 00 Control_s2: 01  cc: 156 
Addr: 001  Instr: 09001 INPUT s0, 01        Dividend_s0: 46 Divider_s1: 14 Quotient_s3: 03 Remainder_s4: 00 Control_s2: 01  cc: 158 
Addr: 002  Instr: 09102 INPUT s1, 02        Dividend_s0: 46 Divider_s1: 1e Quotient_s3: 03 Remainder_s4: 00 Control_s2: 01  cc: 160 
Addr: 003  Instr: 09203 INPUT s2, 03        Dividend_s0: 46 Divider_s1: 1e Quotient_s3: 03 Remainder_s4: 00 Control_s2: 00  cc: 162 
Addr: 004  Instr: 01300 LOAD s3, 00         Dividend_s0: 46 Divider_s1: 1e Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 164 
Addr: 005  Instr: 01400 LOAD s4, 00         Dividend_s0: 46 Divider_s1: 1e Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 166 
Addr: 006  Instr: 2d301 OUTPUT s3, 01       Dividend_s0: 46 Divider_s1: 1e Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 168 
Addr: 007  Instr: 2d402 OUTPUT s4, 02       Dividend_s0: 46 Divider_s1: 1e Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 170 
Addr: 008  Instr: 2d503 OUTPUT s5, 03       Dividend_s0: 46 Divider_s1: 1e Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 172 
Addr: 009  Instr: 03202 AND s2, 02          Dividend_s0: 46 Divider_s1: 1e Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 174 
Addr: 00a  Instr: 32000 JUMP Z, 000         Dividend_s0: 46 Divider_s1: 1e Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 176 
Addr: 000  Instr: 2b023 OUTPUTK 02, 3       Dividend_s0: 46 Divider_s1: 1e Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 178 
Addr: 001  Instr: 09001 INPUT s0, 01        Dividend_s0: 96 Divider_s1: 1e Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 180 
Addr: 002  Instr: 09102 INPUT s1, 02        Dividend_s0: 96 Divider_s1: 1e Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 182 
Addr: 003  Instr: 09203 INPUT s2, 03        Dividend_s0: 96 Divider_s1: 1e Quotient_s3: 00 Remainder_s4: 00 Control_s2: 02  cc: 184 
Addr: 004  Instr: 01300 LOAD s3, 00         Dividend_s0: 96 Divider_s1: 1e Quotient_s3: 00 Remainder_s4: 00 Control_s2: 02  cc: 186 
Addr: 005  Instr: 01400 LOAD s4, 00         Dividend_s0: 96 Divider_s1: 1e Quotient_s3: 00 Remainder_s4: 00 Control_s2: 02  cc: 188 
Addr: 006  Instr: 2d301 OUTPUT s3, 01       Dividend_s0: 96 Divider_s1: 1e Quotient_s3: 00 Remainder_s4: 00 Control_s2: 02  cc: 190 
Addr: 007  Instr: 2d402 OUTPUT s4, 02       Dividend_s0: 96 Divider_s1: 1e Quotient_s3: 00 Remainder_s4: 00 Control_s2: 02  cc: 192 
Addr: 008  Instr: 2d503 OUTPUT s5, 03       Dividend_s0: 96 Divider_s1: 1e Quotient_s3: 00 Remainder_s4: 00 Control_s2: 02  cc: 194 
Addr: 009  Instr: 03202 AND s2, 02          Dividend_s0: 96 Divider_s1: 1e Quotient_s3: 00 Remainder_s4: 00 Control_s2: 02  cc: 196 
Addr: 00a  Instr: 32000 JUMP Z, 000         Dividend_s0: 96 Divider_s1: 1e Quotient_s3: 00 Remainder_s4: 00 Control_s2: 02  cc: 198 
Addr: 00b  Instr: 2200c JUMP 00C            Dividend_s0: 96 Divider_s1: 1e Quotient_s3: 00 Remainder_s4: 00 Control_s2: 02  cc: 200 
Addr: 00c  Instr: 2b043 OUTPUTK 04, 3       Dividend_s0: 96 Divider_s1: 1e Quotient_s3: 00 Remainder_s4: 00 Control_s2: 02  cc: 202 
Addr: 00d  Instr: 2d301 OUTPUT s3, 01       Dividend_s0: 96 Divider_s1: 1e Quotient_s3: 00 Remainder_s4: 00 Control_s2: 02  cc: 204 
Addr: 00e  Instr: 2d402 OUTPUT s4, 02       Dividend_s0: 96 Divider_s1: 1e Quotient_s3: 00 Remainder_s4: 00 Control_s2: 02  cc: 206 
Addr: 00f  Instr: 1c010 COMPARE s0, s1      Dividend_s0: 96 Divider_s1: 1e Quotient_s3: 00 Remainder_s4: 00 Control_s2: 02  cc: 208 
Addr: 010  Instr: 3a014 JUMP C, 014         Dividend_s0: 96 Divider_s1: 1e Quotient_s3: 00 Remainder_s4: 00 Control_s2: 02  cc: 210 
Addr: 011  Instr: 18010 SUB s0, s1          Dividend_s0: 78 Divider_s1: 1e Quotient_s3: 00 Remainder_s4: 00 Control_s2: 02  cc: 212 
Addr: 012  Instr: 11301 ADD s3, 01          Dividend_s0: 78 Divider_s1: 1e Quotient_s3: 01 Remainder_s4: 00 Control_s2: 02  cc: 214 
Addr: 013  Instr: 2200c JUMP 00C            Dividend_s0: 78 Divider_s1: 1e Quotient_s3: 01 Remainder_s4: 00 Control_s2: 02  cc: 216 
Addr: 00c  Instr: 2b043 OUTPUTK 04, 3       Dividend_s0: 78 Divider_s1: 1e Quotient_s3: 01 Remainder_s4: 00 Control_s2: 02  cc: 218 
Addr: 00d  Instr: 2d301 OUTPUT s3, 01       Dividend_s0: 78 Divider_s1: 1e Quotient_s3: 01 Remainder_s4: 00 Control_s2: 02  cc: 220 
Addr: 00e  Instr: 2d402 OUTPUT s4, 02       Dividend_s0: 78 Divider_s1: 1e Quotient_s3: 01 Remainder_s4: 00 Control_s2: 02  cc: 222 
Addr: 00f  Instr: 1c010 COMPARE s0, s1      Dividend_s0: 78 Divider_s1: 1e Quotient_s3: 01 Remainder_s4: 00 Control_s2: 02  cc: 224 
Addr: 010  Instr: 3a014 JUMP C, 014         Dividend_s0: 78 Divider_s1: 1e Quotient_s3: 01 Remainder_s4: 00 Control_s2: 02  cc: 226 
Addr: 011  Instr: 18010 SUB s0, s1          Dividend_s0: 5a Divider_s1: 1e Quotient_s3: 01 Remainder_s4: 00 Control_s2: 02  cc: 228 
Addr: 012  Instr: 11301 ADD s3, 01          Dividend_s0: 5a Divider_s1: 1e Quotient_s3: 02 Remainder_s4: 00 Control_s2: 02  cc: 230 
Addr: 013  Instr: 2200c JUMP 00C            Dividend_s0: 5a Divider_s1: 1e Quotient_s3: 02 Remainder_s4: 00 Control_s2: 02  cc: 232 
Addr: 00c  Instr: 2b043 OUTPUTK 04, 3       Dividend_s0: 5a Divider_s1: 1e Quotient_s3: 02 Remainder_s4: 00 Control_s2: 02  cc: 234 
Addr: 00d  Instr: 2d301 OUTPUT s3, 01       Dividend_s0: 5a Divider_s1: 1e Quotient_s3: 02 Remainder_s4: 00 Control_s2: 02  cc: 236 
Addr: 00e  Instr: 2d402 OUTPUT s4, 02       Dividend_s0: 5a Divider_s1: 1e Quotient_s3: 02 Remainder_s4: 00 Control_s2: 02  cc: 238 
Addr: 00f  Instr: 1c010 COMPARE s0, s1      Dividend_s0: 5a Divider_s1: 1e Quotient_s3: 02 Remainder_s4: 00 Control_s2: 02  cc: 240 
Addr: 010  Instr: 3a014 JUMP C, 014         Dividend_s0: 5a Divider_s1: 1e Quotient_s3: 02 Remainder_s4: 00 Control_s2: 02  cc: 242 
Addr: 011  Instr: 18010 SUB s0, s1          Dividend_s0: 3c Divider_s1: 1e Quotient_s3: 02 Remainder_s4: 00 Control_s2: 02  cc: 244 
Addr: 012  Instr: 11301 ADD s3, 01          Dividend_s0: 3c Divider_s1: 1e Quotient_s3: 03 Remainder_s4: 00 Control_s2: 02  cc: 246 
Addr: 013  Instr: 2200c JUMP 00C            Dividend_s0: 3c Divider_s1: 1e Quotient_s3: 03 Remainder_s4: 00 Control_s2: 02  cc: 248 
Addr: 00c  Instr: 2b043 OUTPUTK 04, 3       Dividend_s0: 3c Divider_s1: 1e Quotient_s3: 03 Remainder_s4: 00 Control_s2: 02  cc: 250 
Addr: 00d  Instr: 2d301 OUTPUT s3, 01       Dividend_s0: 3c Divider_s1: 1e Quotient_s3: 03 Remainder_s4: 00 Control_s2: 02  cc: 252 
Addr: 00e  Instr: 2d402 OUTPUT s4, 02       Dividend_s0: 3c Divider_s1: 1e Quotient_s3: 03 Remainder_s4: 00 Control_s2: 02  cc: 254 
Addr: 00f  Instr: 1c010 COMPARE s0, s1      Dividend_s0: 3c Divider_s1: 1e Quotient_s3: 03 Remainder_s4: 00 Control_s2: 02  cc: 256 
Addr: 010  Instr: 3a014 JUMP C, 014         Dividend_s0: 3c Divider_s1: 1e Quotient_s3: 03 Remainder_s4: 00 Control_s2: 02  cc: 258 
Addr: 011  Instr: 18010 SUB s0, s1          Dividend_s0: 1e Divider_s1: 1e Quotient_s3: 03 Remainder_s4: 00 Control_s2: 02  cc: 260 
Addr: 012  Instr: 11301 ADD s3, 01          Dividend_s0: 1e Divider_s1: 1e Quotient_s3: 04 Remainder_s4: 00 Control_s2: 02  cc: 262 
Addr: 013  Instr: 2200c JUMP 00C            Dividend_s0: 1e Divider_s1: 1e Quotient_s3: 04 Remainder_s4: 00 Control_s2: 02  cc: 264 
Addr: 00c  Instr: 2b043 OUTPUTK 04, 3       Dividend_s0: 1e Divider_s1: 1e Quotient_s3: 04 Remainder_s4: 00 Control_s2: 02  cc: 266 
Addr: 00d  Instr: 2d301 OUTPUT s3, 01       Dividend_s0: 1e Divider_s1: 1e Quotient_s3: 04 Remainder_s4: 00 Control_s2: 02  cc: 268 
Addr: 00e  Instr: 2d402 OUTPUT s4, 02       Dividend_s0: 1e Divider_s1: 1e Quotient_s3: 04 Remainder_s4: 00 Control_s2: 02  cc: 270 
Addr: 00f  Instr: 1c010 COMPARE s0, s1      Dividend_s0: 1e Divider_s1: 1e Quotient_s3: 04 Remainder_s4: 00 Control_s2: 02  cc: 272 
Addr: 010  Instr: 3a014 JUMP C, 014         Dividend_s0: 1e Divider_s1: 1e Quotient_s3: 04 Remainder_s4: 00 Control_s2: 02  cc: 274 
Addr: 011  Instr: 18010 SUB s0, s1          Dividend_s0: 00 Divider_s1: 1e Quotient_s3: 04 Remainder_s4: 00 Control_s2: 02  cc: 276 
Addr: 012  Instr: 11301 ADD s3, 01          Dividend_s0: 00 Divider_s1: 1e Quotient_s3: 05 Remainder_s4: 00 Control_s2: 02  cc: 278 
Addr: 013  Instr: 2200c JUMP 00C            Dividend_s0: 00 Divider_s1: 1e Quotient_s3: 05 Remainder_s4: 00 Control_s2: 02  cc: 280 
Addr: 00c  Instr: 2b043 OUTPUTK 04, 3       Dividend_s0: 00 Divider_s1: 1e Quotient_s3: 05 Remainder_s4: 00 Control_s2: 02  cc: 282 
Addr: 00d  Instr: 2d301 OUTPUT s3, 01       Dividend_s0: 00 Divider_s1: 1e Quotient_s3: 05 Remainder_s4: 00 Control_s2: 02  cc: 284 
Addr: 00e  Instr: 2d402 OUTPUT s4, 02       Dividend_s0: 00 Divider_s1: 1e Quotient_s3: 05 Remainder_s4: 00 Control_s2: 02  cc: 286 
Addr: 00f  Instr: 1c010 COMPARE s0, s1      Dividend_s0: 00 Divider_s1: 1e Quotient_s3: 05 Remainder_s4: 00 Control_s2: 02  cc: 288 
Addr: 010  Instr: 3a014 JUMP C, 014         Dividend_s0: 00 Divider_s1: 1e Quotient_s3: 05 Remainder_s4: 00 Control_s2: 02  cc: 290 
Addr: 014  Instr: 2b093 OUTPUTK 09, 3       Dividend_s0: 00 Divider_s1: 1e Quotient_s3: 05 Remainder_s4: 00 Control_s2: 02  cc: 292 
Addr: 015  Instr: 2d301 OUTPUT s3, 01       Dividend_s0: 00 Divider_s1: 1e Quotient_s3: 05 Remainder_s4: 00 Control_s2: 02  cc: 294 
Addr: 016  Instr: 2d002 OUTPUT s0, 02       Dividend_s0: 00 Divider_s1: 1e Quotient_s3: 05 Remainder_s4: 00 Control_s2: 02  cc: 296 
Addr: 017  Instr: 09203 INPUT s2, 03        Dividend_s0: 00 Divider_s1: 1e Quotient_s3: 05 Remainder_s4: 00 Control_s2: 00  cc: 298 
Addr: 018  Instr: 03201 AND s2, 01          Dividend_s0: 00 Divider_s1: 1e Quotient_s3: 05 Remainder_s4: 00 Control_s2: 00  cc: 300 
Addr: 019  Instr: 32014 JUMP Z, 014         Dividend_s0: 00 Divider_s1: 1e Quotient_s3: 05 Remainder_s4: 00 Control_s2: 00  cc: 302 
Addr: 014  Instr: 2b093 OUTPUTK 09, 3       Dividend_s0: 00 Divider_s1: 1e Quotient_s3: 05 Remainder_s4: 00 Control_s2: 00  cc: 304 
Addr: 015  Instr: 2d301 OUTPUT s3, 01       Dividend_s0: 00 Divider_s1: 1e Quotient_s3: 05 Remainder_s4: 00 Control_s2: 00  cc: 306 
Addr: 016  Instr: 2d002 OUTPUT s0, 02       Dividend_s0: 00 Divider_s1: 1e Quotient_s3: 05 Remainder_s4: 00 Control_s2: 00  cc: 308 
Addr: 017  Instr: 09203 INPUT s2, 03        Dividend_s0: 00 Divider_s1: 1e Quotient_s3: 05 Remainder_s4: 00 Control_s2: 01  cc: 310 
Addr: 018  Instr: 03201 AND s2, 01          Dividend_s0: 00 Divider_s1: 1e Quotient_s3: 05 Remainder_s4: 00 Control_s2: 01  cc: 312 
Addr: 019  Instr: 32014 JUMP Z, 014         Dividend_s0: 00 Divider_s1: 1e Quotient_s3: 05 Remainder_s4: 00 Control_s2: 01  cc: 314 
Addr: 01a  Instr: 22000 JUMP 000            Dividend_s0: 00 Divider_s1: 1e Quotient_s3: 05 Remainder_s4: 00 Control_s2: 01  cc: 316 
Addr: 000  Instr: 2b023 OUTPUTK 02, 3       Dividend_s0: 00 Divider_s1: 1e Quotient_s3: 05 Remainder_s4: 00 Control_s2: 01  cc: 318 
Addr: 001  Instr: 09001 INPUT s0, 01        Dividend_s0: 96 Divider_s1: 1e Quotient_s3: 05 Remainder_s4: 00 Control_s2: 01  cc: 320 
Addr: 002  Instr: 09102 INPUT s1, 02        Dividend_s0: 96 Divider_s1: 28 Quotient_s3: 05 Remainder_s4: 00 Control_s2: 01  cc: 322 
Addr: 003  Instr: 09203 INPUT s2, 03        Dividend_s0: 96 Divider_s1: 28 Quotient_s3: 05 Remainder_s4: 00 Control_s2: 00  cc: 324 
Addr: 004  Instr: 01300 LOAD s3, 00         Dividend_s0: 96 Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 326 
Addr: 005  Instr: 01400 LOAD s4, 00         Dividend_s0: 96 Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 328 
Addr: 006  Instr: 2d301 OUTPUT s3, 01       Dividend_s0: 96 Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 330 
Addr: 007  Instr: 2d402 OUTPUT s4, 02       Dividend_s0: 96 Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 332 
Addr: 008  Instr: 2d503 OUTPUT s5, 03       Dividend_s0: 96 Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 334 
Addr: 009  Instr: 03202 AND s2, 02          Dividend_s0: 96 Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 336 
Addr: 00a  Instr: 32000 JUMP Z, 000         Dividend_s0: 96 Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 338 
Addr: 000  Instr: 2b023 OUTPUTK 02, 3       Dividend_s0: 96 Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 340 
Addr: 001  Instr: 09001 INPUT s0, 01        Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 342 
Addr: 002  Instr: 09102 INPUT s1, 02        Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 344 
Addr: 003  Instr: 09203 INPUT s2, 03        Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 02  cc: 346 
Addr: 004  Instr: 01300 LOAD s3, 00         Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 02  cc: 348 
Addr: 005  Instr: 01400 LOAD s4, 00         Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 02  cc: 350 
Addr: 006  Instr: 2d301 OUTPUT s3, 01       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 02  cc: 352 
Addr: 007  Instr: 2d402 OUTPUT s4, 02       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 02  cc: 354 
Addr: 008  Instr: 2d503 OUTPUT s5, 03       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 02  cc: 356 
Addr: 009  Instr: 03202 AND s2, 02          Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 02  cc: 358 
Addr: 00a  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 02  cc: 360 
Addr: 00b  Instr: 2200c JUMP 00C            Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 02  cc: 362 
Addr: 00c  Instr: 2b043 OUTPUTK 04, 3       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 02  cc: 364 
Addr: 00d  Instr: 2d301 OUTPUT s3, 01       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 02  cc: 366 
Addr: 00e  Instr: 2d402 OUTPUT s4, 02       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 02  cc: 368 
Addr: 00f  Instr: 1c010 COMPARE s0, s1      Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 02  cc: 370 
Addr: 010  Instr: 3a014 JUMP C, 014         Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 02  cc: 372 
Addr: 011  Instr: 18010 SUB s0, s1          Dividend_s0: 64 Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 02  cc: 374 
Addr: 012  Instr: 11301 ADD s3, 01          Dividend_s0: 64 Divider_s1: 28 Quotient_s3: 01 Remainder_s4: 00 Control_s2: 02  cc: 376 
Addr: 013  Instr: 2200c JUMP 00C            Dividend_s0: 64 Divider_s1: 28 Quotient_s3: 01 Remainder_s4: 00 Control_s2: 02  cc: 378 
Addr: 00c  Instr: 2b043 OUTPUTK 04, 3       Dividend_s0: 64 Divider_s1: 28 Quotient_s3: 01 Remainder_s4: 00 Control_s2: 02  cc: 380 
Addr: 00d  Instr: 2d301 OUTPUT s3, 01       Dividend_s0: 64 Divider_s1: 28 Quotient_s3: 01 Remainder_s4: 00 Control_s2: 02  cc: 382 
Addr: 00e  Instr: 2d402 OUTPUT s4, 02       Dividend_s0: 64 Divider_s1: 28 Quotient_s3: 01 Remainder_s4: 00 Control_s2: 02  cc: 384 
Addr: 00f  Instr: 1c010 COMPARE s0, s1      Dividend_s0: 64 Divider_s1: 28 Quotient_s3: 01 Remainder_s4: 00 Control_s2: 02  cc: 386 
Addr: 010  Instr: 3a014 JUMP C, 014         Dividend_s0: 64 Divider_s1: 28 Quotient_s3: 01 Remainder_s4: 00 Control_s2: 02  cc: 388 
Addr: 011  Instr: 18010 SUB s0, s1          Dividend_s0: 3c Divider_s1: 28 Quotient_s3: 01 Remainder_s4: 00 Control_s2: 02  cc: 390 
Addr: 012  Instr: 11301 ADD s3, 01          Dividend_s0: 3c Divider_s1: 28 Quotient_s3: 02 Remainder_s4: 00 Control_s2: 02  cc: 392 
Addr: 013  Instr: 2200c JUMP 00C            Dividend_s0: 3c Divider_s1: 28 Quotient_s3: 02 Remainder_s4: 00 Control_s2: 02  cc: 394 
Addr: 00c  Instr: 2b043 OUTPUTK 04, 3       Dividend_s0: 3c Divider_s1: 28 Quotient_s3: 02 Remainder_s4: 00 Control_s2: 02  cc: 396 
Addr: 00d  Instr: 2d301 OUTPUT s3, 01       Dividend_s0: 3c Divider_s1: 28 Quotient_s3: 02 Remainder_s4: 00 Control_s2: 02  cc: 398 
Addr: 00e  Instr: 2d402 OUTPUT s4, 02       Dividend_s0: 3c Divider_s1: 28 Quotient_s3: 02 Remainder_s4: 00 Control_s2: 02  cc: 400 
Addr: 00f  Instr: 1c010 COMPARE s0, s1      Dividend_s0: 3c Divider_s1: 28 Quotient_s3: 02 Remainder_s4: 00 Control_s2: 02  cc: 402 
Addr: 010  Instr: 3a014 JUMP C, 014         Dividend_s0: 3c Divider_s1: 28 Quotient_s3: 02 Remainder_s4: 00 Control_s2: 02  cc: 404 
Addr: 011  Instr: 18010 SUB s0, s1          Dividend_s0: 14 Divider_s1: 28 Quotient_s3: 02 Remainder_s4: 00 Control_s2: 02  cc: 406 
Addr: 012  Instr: 11301 ADD s3, 01          Dividend_s0: 14 Divider_s1: 28 Quotient_s3: 03 Remainder_s4: 00 Control_s2: 02  cc: 408 
Addr: 013  Instr: 2200c JUMP 00C            Dividend_s0: 14 Divider_s1: 28 Quotient_s3: 03 Remainder_s4: 00 Control_s2: 02  cc: 410 
Addr: 00c  Instr: 2b043 OUTPUTK 04, 3       Dividend_s0: 14 Divider_s1: 28 Quotient_s3: 03 Remainder_s4: 00 Control_s2: 02  cc: 412 
Addr: 00d  Instr: 2d301 OUTPUT s3, 01       Dividend_s0: 14 Divider_s1: 28 Quotient_s3: 03 Remainder_s4: 00 Control_s2: 02  cc: 414 
Addr: 00e  Instr: 2d402 OUTPUT s4, 02       Dividend_s0: 14 Divider_s1: 28 Quotient_s3: 03 Remainder_s4: 00 Control_s2: 02  cc: 416 
Addr: 00f  Instr: 1c010 COMPARE s0, s1      Dividend_s0: 14 Divider_s1: 28 Quotient_s3: 03 Remainder_s4: 00 Control_s2: 02  cc: 418 
Addr: 010  Instr: 3a014 JUMP C, 014         Dividend_s0: 14 Divider_s1: 28 Quotient_s3: 03 Remainder_s4: 00 Control_s2: 02  cc: 420 
Addr: 014  Instr: 2b093 OUTPUTK 09, 3       Dividend_s0: 14 Divider_s1: 28 Quotient_s3: 03 Remainder_s4: 00 Control_s2: 02  cc: 422 
Addr: 015  Instr: 2d301 OUTPUT s3, 01       Dividend_s0: 14 Divider_s1: 28 Quotient_s3: 03 Remainder_s4: 00 Control_s2: 02  cc: 424 
Addr: 016  Instr: 2d002 OUTPUT s0, 02       Dividend_s0: 14 Divider_s1: 28 Quotient_s3: 03 Remainder_s4: 00 Control_s2: 02  cc: 426 
Addr: 017  Instr: 09203 INPUT s2, 03        Dividend_s0: 14 Divider_s1: 28 Quotient_s3: 03 Remainder_s4: 00 Control_s2: 00  cc: 428 
Addr: 018  Instr: 03201 AND s2, 01          Dividend_s0: 14 Divider_s1: 28 Quotient_s3: 03 Remainder_s4: 00 Control_s2: 00  cc: 430 
Addr: 019  Instr: 32014 JUMP Z, 014         Dividend_s0: 14 Divider_s1: 28 Quotient_s3: 03 Remainder_s4: 00 Control_s2: 00  cc: 432 
Addr: 014  Instr: 2b093 OUTPUTK 09, 3       Dividend_s0: 14 Divider_s1: 28 Quotient_s3: 03 Remainder_s4: 00 Control_s2: 00  cc: 434 
Addr: 015  Instr: 2d301 OUTPUT s3, 01       Dividend_s0: 14 Divider_s1: 28 Quotient_s3: 03 Remainder_s4: 00 Control_s2: 00  cc: 436 
Addr: 016  Instr: 2d002 OUTPUT s0, 02       Dividend_s0: 14 Divider_s1: 28 Quotient_s3: 03 Remainder_s4: 00 Control_s2: 00  cc: 438 
Addr: 017  Instr: 09203 INPUT s2, 03        Dividend_s0: 14 Divider_s1: 28 Quotient_s3: 03 Remainder_s4: 00 Control_s2: 01  cc: 440 
Addr: 018  Instr: 03201 AND s2, 01          Dividend_s0: 14 Divider_s1: 28 Quotient_s3: 03 Remainder_s4: 00 Control_s2: 01  cc: 442 
Addr: 019  Instr: 32014 JUMP Z, 014         Dividend_s0: 14 Divider_s1: 28 Quotient_s3: 03 Remainder_s4: 00 Control_s2: 01  cc: 444 
Addr: 01a  Instr: 22000 JUMP 000            Dividend_s0: 14 Divider_s1: 28 Quotient_s3: 03 Remainder_s4: 00 Control_s2: 01  cc: 446 
Addr: 000  Instr: 2b023 OUTPUTK 02, 3       Dividend_s0: 14 Divider_s1: 28 Quotient_s3: 03 Remainder_s4: 00 Control_s2: 01  cc: 448 
Addr: 001  Instr: 09001 INPUT s0, 01        Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 03 Remainder_s4: 00 Control_s2: 01  cc: 450 
Addr: 002  Instr: 09102 INPUT s1, 02        Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 03 Remainder_s4: 00 Control_s2: 01  cc: 452 
Addr: 003  Instr: 09203 INPUT s2, 03        Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 03 Remainder_s4: 00 Control_s2: 00  cc: 454 
Addr: 004  Instr: 01300 LOAD s3, 00         Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 456 
Addr: 005  Instr: 01400 LOAD s4, 00         Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 458 
Addr: 006  Instr: 2d301 OUTPUT s3, 01       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 460 
Addr: 007  Instr: 2d402 OUTPUT s4, 02       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 462 
Addr: 008  Instr: 2d503 OUTPUT s5, 03       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 464 
Addr: 009  Instr: 03202 AND s2, 02          Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 466 
Addr: 00a  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 468 
Addr: 000  Instr: 2b023 OUTPUTK 02, 3       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 470 
Addr: 001  Instr: 09001 INPUT s0, 01        Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 472 
Addr: 002  Instr: 09102 INPUT s1, 02        Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 474 
Addr: 003  Instr: 09203 INPUT s2, 03        Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 476 
Addr: 004  Instr: 01300 LOAD s3, 00         Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 478 
Addr: 005  Instr: 01400 LOAD s4, 00         Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 480 
Addr: 006  Instr: 2d301 OUTPUT s3, 01       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 482 
Addr: 007  Instr: 2d402 OUTPUT s4, 02       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 484 
Addr: 008  Instr: 2d503 OUTPUT s5, 03       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 486 
Addr: 009  Instr: 03202 AND s2, 02          Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 488 
Addr: 00a  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 490 
Addr: 000  Instr: 2b023 OUTPUTK 02, 3       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 492 
Addr: 001  Instr: 09001 INPUT s0, 01        Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 494 
Addr: 002  Instr: 09102 INPUT s1, 02        Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 496 
Addr: 003  Instr: 09203 INPUT s2, 03        Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 498 
Addr: 004  Instr: 01300 LOAD s3, 00         Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 500 
Addr: 005  Instr: 01400 LOAD s4, 00         Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 502 
Addr: 006  Instr: 2d301 OUTPUT s3, 01       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 504 
Addr: 007  Instr: 2d402 OUTPUT s4, 02       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 506 
Addr: 008  Instr: 2d503 OUTPUT s5, 03       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 508 
Addr: 009  Instr: 03202 AND s2, 02          Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 510 
Addr: 00a  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 512 
Addr: 000  Instr: 2b023 OUTPUTK 02, 3       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 514 
Addr: 001  Instr: 09001 INPUT s0, 01        Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 516 
Addr: 002  Instr: 09102 INPUT s1, 02        Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 518 
Addr: 003  Instr: 09203 INPUT s2, 03        Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 520 
Addr: 004  Instr: 01300 LOAD s3, 00         Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 522 
Addr: 005  Instr: 01400 LOAD s4, 00         Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 524 
Addr: 006  Instr: 2d301 OUTPUT s3, 01       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 526 
Addr: 007  Instr: 2d402 OUTPUT s4, 02       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 528 
Addr: 008  Instr: 2d503 OUTPUT s5, 03       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 530 
Addr: 009  Instr: 03202 AND s2, 02          Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 532 
Addr: 00a  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 534 
Addr: 000  Instr: 2b023 OUTPUTK 02, 3       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 536 
Addr: 001  Instr: 09001 INPUT s0, 01        Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 538 
Addr: 002  Instr: 09102 INPUT s1, 02        Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 540 
Addr: 003  Instr: 09203 INPUT s2, 03        Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 542 
Addr: 004  Instr: 01300 LOAD s3, 00         Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 544 
Addr: 005  Instr: 01400 LOAD s4, 00         Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 546 
Addr: 006  Instr: 2d301 OUTPUT s3, 01       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 548 
Addr: 007  Instr: 2d402 OUTPUT s4, 02       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 550 
Addr: 008  Instr: 2d503 OUTPUT s5, 03       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 552 
Addr: 009  Instr: 03202 AND s2, 02          Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 554 
Addr: 00a  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 556 
Addr: 000  Instr: 2b023 OUTPUTK 02, 3       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 558 
Addr: 001  Instr: 09001 INPUT s0, 01        Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 560 
Addr: 002  Instr: 09102 INPUT s1, 02        Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 562 
Addr: 003  Instr: 09203 INPUT s2, 03        Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 564 
Addr: 004  Instr: 01300 LOAD s3, 00         Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 566 
Addr: 005  Instr: 01400 LOAD s4, 00         Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 568 
Addr: 006  Instr: 2d301 OUTPUT s3, 01       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 570 
Addr: 007  Instr: 2d402 OUTPUT s4, 02       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 572 
Addr: 008  Instr: 2d503 OUTPUT s5, 03       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 574 
Addr: 009  Instr: 03202 AND s2, 02          Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 576 
Addr: 00a  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 578 
Addr: 000  Instr: 2b023 OUTPUTK 02, 3       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 580 
Addr: 001  Instr: 09001 INPUT s0, 01        Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 582 
Addr: 002  Instr: 09102 INPUT s1, 02        Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 584 
Addr: 003  Instr: 09203 INPUT s2, 03        Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 586 
Addr: 004  Instr: 01300 LOAD s3, 00         Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 588 
Addr: 005  Instr: 01400 LOAD s4, 00         Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 590 
Addr: 006  Instr: 2d301 OUTPUT s3, 01       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 592 
Addr: 007  Instr: 2d402 OUTPUT s4, 02       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 594 
Addr: 008  Instr: 2d503 OUTPUT s5, 03       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 596 
Addr: 009  Instr: 03202 AND s2, 02          Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 598 
Addr: 00a  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 600 
Addr: 000  Instr: 2b023 OUTPUTK 02, 3       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 602 
Addr: 001  Instr: 09001 INPUT s0, 01        Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 604 
Addr: 002  Instr: 09102 INPUT s1, 02        Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 606 
Addr: 003  Instr: 09203 INPUT s2, 03        Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 608 
Addr: 004  Instr: 01300 LOAD s3, 00         Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 610 
Addr: 005  Instr: 01400 LOAD s4, 00         Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 612 
Addr: 006  Instr: 2d301 OUTPUT s3, 01       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 614 
Addr: 007  Instr: 2d402 OUTPUT s4, 02       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 616 
Addr: 008  Instr: 2d503 OUTPUT s5, 03       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 618 
Addr: 009  Instr: 03202 AND s2, 02          Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 620 
Addr: 00a  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 622 
Addr: 000  Instr: 2b023 OUTPUTK 02, 3       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 624 
Addr: 001  Instr: 09001 INPUT s0, 01        Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 626 
Addr: 002  Instr: 09102 INPUT s1, 02        Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 628 
Addr: 003  Instr: 09203 INPUT s2, 03        Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 630 
Addr: 004  Instr: 01300 LOAD s3, 00         Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 632 
Addr: 005  Instr: 01400 LOAD s4, 00         Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 634 
Addr: 006  Instr: 2d301 OUTPUT s3, 01       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 636 
Addr: 007  Instr: 2d402 OUTPUT s4, 02       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 638 
Addr: 008  Instr: 2d503 OUTPUT s5, 03       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 640 
Addr: 009  Instr: 03202 AND s2, 02          Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 642 
Addr: 00a  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 644 
Addr: 000  Instr: 2b023 OUTPUTK 02, 3       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 646 
Addr: 001  Instr: 09001 INPUT s0, 01        Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 648 
Addr: 002  Instr: 09102 INPUT s1, 02        Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 650 
Addr: 003  Instr: 09203 INPUT s2, 03        Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 652 
Addr: 004  Instr: 01300 LOAD s3, 00         Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 654 
Addr: 005  Instr: 01400 LOAD s4, 00         Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 656 
Addr: 006  Instr: 2d301 OUTPUT s3, 01       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 658 
Addr: 007  Instr: 2d402 OUTPUT s4, 02       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 660 
Addr: 008  Instr: 2d503 OUTPUT s5, 03       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 662 
Addr: 009  Instr: 03202 AND s2, 02          Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 664 
Addr: 00a  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 666 
Addr: 000  Instr: 2b023 OUTPUTK 02, 3       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 668 
Addr: 001  Instr: 09001 INPUT s0, 01        Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 670 
Addr: 002  Instr: 09102 INPUT s1, 02        Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 672 
Addr: 003  Instr: 09203 INPUT s2, 03        Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 674 
Addr: 004  Instr: 01300 LOAD s3, 00         Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 676 
Addr: 005  Instr: 01400 LOAD s4, 00         Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 678 
Addr: 006  Instr: 2d301 OUTPUT s3, 01       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 680 
Addr: 007  Instr: 2d402 OUTPUT s4, 02       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 682 
Addr: 008  Instr: 2d503 OUTPUT s5, 03       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 684 
Addr: 009  Instr: 03202 AND s2, 02          Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 686 
Addr: 00a  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 688 
Addr: 000  Instr: 2b023 OUTPUTK 02, 3       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 690 
Addr: 001  Instr: 09001 INPUT s0, 01        Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 692 
Addr: 002  Instr: 09102 INPUT s1, 02        Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 694 
Addr: 003  Instr: 09203 INPUT s2, 03        Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 696 
Addr: 004  Instr: 01300 LOAD s3, 00         Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 698 
Addr: 005  Instr: 01400 LOAD s4, 00         Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 700 
Addr: 006  Instr: 2d301 OUTPUT s3, 01       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 702 
Addr: 007  Instr: 2d402 OUTPUT s4, 02       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 704 
Addr: 008  Instr: 2d503 OUTPUT s5, 03       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 706 
Addr: 009  Instr: 03202 AND s2, 02          Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 708 
Addr: 00a  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 710 
Addr: 000  Instr: 2b023 OUTPUTK 02, 3       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 712 
Addr: 001  Instr: 09001 INPUT s0, 01        Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 714 
Addr: 002  Instr: 09102 INPUT s1, 02        Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 716 
Addr: 003  Instr: 09203 INPUT s2, 03        Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 718 
Addr: 004  Instr: 01300 LOAD s3, 00         Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 720 
Addr: 005  Instr: 01400 LOAD s4, 00         Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 722 
Addr: 006  Instr: 2d301 OUTPUT s3, 01       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 724 
Addr: 007  Instr: 2d402 OUTPUT s4, 02       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 726 
Addr: 008  Instr: 2d503 OUTPUT s5, 03       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 728 
Addr: 009  Instr: 03202 AND s2, 02          Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 730 
Addr: 00a  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 732 
Addr: 000  Instr: 2b023 OUTPUTK 02, 3       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 734 
Addr: 001  Instr: 09001 INPUT s0, 01        Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 736 
Addr: 002  Instr: 09102 INPUT s1, 02        Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 738 
Addr: 003  Instr: 09203 INPUT s2, 03        Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 740 
Addr: 004  Instr: 01300 LOAD s3, 00         Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 742 
Addr: 005  Instr: 01400 LOAD s4, 00         Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 744 
Addr: 006  Instr: 2d301 OUTPUT s3, 01       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 746 
Addr: 007  Instr: 2d402 OUTPUT s4, 02       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 748 
Addr: 008  Instr: 2d503 OUTPUT s5, 03       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 750 
Addr: 009  Instr: 03202 AND s2, 02          Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 752 
Addr: 00a  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 754 
Addr: 000  Instr: 2b023 OUTPUTK 02, 3       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 756 
Addr: 001  Instr: 09001 INPUT s0, 01        Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 758 
Addr: 002  Instr: 09102 INPUT s1, 02        Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 760 
Addr: 003  Instr: 09203 INPUT s2, 03        Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 762 
Addr: 004  Instr: 01300 LOAD s3, 00         Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 764 
Addr: 005  Instr: 01400 LOAD s4, 00         Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 766 
Addr: 006  Instr: 2d301 OUTPUT s3, 01       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 768 
Addr: 007  Instr: 2d402 OUTPUT s4, 02       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 770 
Addr: 008  Instr: 2d503 OUTPUT s5, 03       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 772 
Addr: 009  Instr: 03202 AND s2, 02          Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 774 
Addr: 00a  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 776 
Addr: 000  Instr: 2b023 OUTPUTK 02, 3       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 778 
Addr: 001  Instr: 09001 INPUT s0, 01        Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 780 
Addr: 002  Instr: 09102 INPUT s1, 02        Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 782 
Addr: 003  Instr: 09203 INPUT s2, 03        Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 784 
Addr: 004  Instr: 01300 LOAD s3, 00         Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 786 
Addr: 005  Instr: 01400 LOAD s4, 00         Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 788 
Addr: 006  Instr: 2d301 OUTPUT s3, 01       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 790 
Addr: 007  Instr: 2d402 OUTPUT s4, 02       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 792 
Addr: 008  Instr: 2d503 OUTPUT s5, 03       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 794 
Addr: 009  Instr: 03202 AND s2, 02          Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 796 
Addr: 00a  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 798 
Addr: 000  Instr: 2b023 OUTPUTK 02, 3       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 800 
Addr: 001  Instr: 09001 INPUT s0, 01        Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 802 
Addr: 002  Instr: 09102 INPUT s1, 02        Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 804 
Addr: 003  Instr: 09203 INPUT s2, 03        Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 806 
Addr: 004  Instr: 01300 LOAD s3, 00         Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 808 
Addr: 005  Instr: 01400 LOAD s4, 00         Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 810 
Addr: 006  Instr: 2d301 OUTPUT s3, 01       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 812 
Addr: 007  Instr: 2d402 OUTPUT s4, 02       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 814 
Addr: 008  Instr: 2d503 OUTPUT s5, 03       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 816 
Addr: 009  Instr: 03202 AND s2, 02          Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 818 
Addr: 00a  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 820 
Addr: 000  Instr: 2b023 OUTPUTK 02, 3       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 822 
Addr: 001  Instr: 09001 INPUT s0, 01        Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 824 
Addr: 002  Instr: 09102 INPUT s1, 02        Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 826 
Addr: 003  Instr: 09203 INPUT s2, 03        Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 828 
Addr: 004  Instr: 01300 LOAD s3, 00         Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 830 
Addr: 005  Instr: 01400 LOAD s4, 00         Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 832 
Addr: 006  Instr: 2d301 OUTPUT s3, 01       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 834 
Addr: 007  Instr: 2d402 OUTPUT s4, 02       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 836 
Addr: 008  Instr: 2d503 OUTPUT s5, 03       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 838 
Addr: 009  Instr: 03202 AND s2, 02          Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 840 
Addr: 00a  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 842 
Addr: 000  Instr: 2b023 OUTPUTK 02, 3       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 844 
Addr: 001  Instr: 09001 INPUT s0, 01        Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 846 
Addr: 002  Instr: 09102 INPUT s1, 02        Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 848 
Addr: 003  Instr: 09203 INPUT s2, 03        Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 850 
Addr: 004  Instr: 01300 LOAD s3, 00         Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 852 
Addr: 005  Instr: 01400 LOAD s4, 00         Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 854 
Addr: 006  Instr: 2d301 OUTPUT s3, 01       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 856 
Addr: 007  Instr: 2d402 OUTPUT s4, 02       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 858 
Addr: 008  Instr: 2d503 OUTPUT s5, 03       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 860 
Addr: 009  Instr: 03202 AND s2, 02          Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 862 
Addr: 00a  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 864 
Addr: 000  Instr: 2b023 OUTPUTK 02, 3       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 866 
Addr: 001  Instr: 09001 INPUT s0, 01        Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 868 
Addr: 002  Instr: 09102 INPUT s1, 02        Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 870 
Addr: 003  Instr: 09203 INPUT s2, 03        Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 872 
Addr: 004  Instr: 01300 LOAD s3, 00         Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 874 
Addr: 005  Instr: 01400 LOAD s4, 00         Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 876 
Addr: 006  Instr: 2d301 OUTPUT s3, 01       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 878 
Addr: 007  Instr: 2d402 OUTPUT s4, 02       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 880 
Addr: 008  Instr: 2d503 OUTPUT s5, 03       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 882 
Addr: 009  Instr: 03202 AND s2, 02          Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 884 
Addr: 00a  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 886 
Addr: 000  Instr: 2b023 OUTPUTK 02, 3       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 888 
Addr: 001  Instr: 09001 INPUT s0, 01        Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 890 
Addr: 002  Instr: 09102 INPUT s1, 02        Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 892 
Addr: 003  Instr: 09203 INPUT s2, 03        Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 894 
Addr: 004  Instr: 01300 LOAD s3, 00         Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 896 
Addr: 005  Instr: 01400 LOAD s4, 00         Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 898 
Addr: 006  Instr: 2d301 OUTPUT s3, 01       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 900 
Addr: 007  Instr: 2d402 OUTPUT s4, 02       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 902 
Addr: 008  Instr: 2d503 OUTPUT s5, 03       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 904 
Addr: 009  Instr: 03202 AND s2, 02          Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 906 
Addr: 00a  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 908 
Addr: 000  Instr: 2b023 OUTPUTK 02, 3       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 910 
Addr: 001  Instr: 09001 INPUT s0, 01        Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 912 
Addr: 002  Instr: 09102 INPUT s1, 02        Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 914 
Addr: 003  Instr: 09203 INPUT s2, 03        Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 916 
Addr: 004  Instr: 01300 LOAD s3, 00         Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 918 
Addr: 005  Instr: 01400 LOAD s4, 00         Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 920 
Addr: 006  Instr: 2d301 OUTPUT s3, 01       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 922 
Addr: 007  Instr: 2d402 OUTPUT s4, 02       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 924 
Addr: 008  Instr: 2d503 OUTPUT s5, 03       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 926 
Addr: 009  Instr: 03202 AND s2, 02          Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 928 
Addr: 00a  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 930 
Addr: 000  Instr: 2b023 OUTPUTK 02, 3       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 932 
Addr: 001  Instr: 09001 INPUT s0, 01        Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 934 
Addr: 002  Instr: 09102 INPUT s1, 02        Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 936 
Addr: 003  Instr: 09203 INPUT s2, 03        Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 938 
Addr: 004  Instr: 01300 LOAD s3, 00         Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 940 
Addr: 005  Instr: 01400 LOAD s4, 00         Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 942 
Addr: 006  Instr: 2d301 OUTPUT s3, 01       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 944 
Addr: 007  Instr: 2d402 OUTPUT s4, 02       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 946 
Addr: 008  Instr: 2d503 OUTPUT s5, 03       Dividend_s0: 8c Divider_s1: 28 Quotient_s3: 00 Remainder_s4: 00 Control_s2: 00  cc: 948 
Addr: 009  Instr: 03202 AND s2,