[2025-09-16 23:08:21] START suite=qualcomm_srv trace=srv369_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv369_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2581764 heartbeat IPC: 3.873 cumulative IPC: 3.873 (Simulation time: 00 hr 00 min 38 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 4996291 cumulative IPC: 4.003 (Simulation time: 00 hr 01 min 15 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 4996291 cumulative IPC: 4.003 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 20000008 cycles: 4996292 heartbeat IPC: 4.142 cumulative IPC: 5 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 13077250 heartbeat IPC: 1.237 cumulative IPC: 1.237 (Simulation time: 00 hr 02 min 21 sec)
Heartbeat CPU 0 instructions: 40000010 cycles: 21150404 heartbeat IPC: 1.239 cumulative IPC: 1.238 (Simulation time: 00 hr 03 min 28 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 29206886 heartbeat IPC: 1.241 cumulative IPC: 1.239 (Simulation time: 00 hr 04 min 34 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 37392685 heartbeat IPC: 1.222 cumulative IPC: 1.235 (Simulation time: 00 hr 05 min 41 sec)
Heartbeat CPU 0 instructions: 70000014 cycles: 45536142 heartbeat IPC: 1.228 cumulative IPC: 1.233 (Simulation time: 00 hr 06 min 46 sec)
Heartbeat CPU 0 instructions: 80000014 cycles: 53603674 heartbeat IPC: 1.24 cumulative IPC: 1.234 (Simulation time: 00 hr 07 min 55 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv369_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000015 cycles: 61761139 heartbeat IPC: 1.226 cumulative IPC: 1.233 (Simulation time: 00 hr 09 min 01 sec)
Heartbeat CPU 0 instructions: 100000017 cycles: 69957062 heartbeat IPC: 1.22 cumulative IPC: 1.232 (Simulation time: 00 hr 10 min 08 sec)
Heartbeat CPU 0 instructions: 110000017 cycles: 78152203 heartbeat IPC: 1.22 cumulative IPC: 1.23 (Simulation time: 00 hr 11 min 14 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 81361378 cumulative IPC: 1.229 (Simulation time: 00 hr 12 min 16 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 81361378 cumulative IPC: 1.229 (Simulation time: 00 hr 12 min 16 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv369_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.229 instructions: 100000000 cycles: 81361378
CPU 0 Branch Prediction Accuracy: 92.67% MPKI: 13.01 Average ROB Occupancy at Mispredict: 30.01
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08543
BRANCH_INDIRECT: 0.3686
BRANCH_CONDITIONAL: 11.2
BRANCH_DIRECT_CALL: 0.4134
BRANCH_INDIRECT_CALL: 0.5415
BRANCH_RETURN: 0.3932


====Backend Stall Breakdown====
ROB_STALL: 9670
LQ_STALL: 0
SQ_STALL: 64090


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: -nan
REPLAY_LOAD: -nan
NON_REPLAY_LOAD: 2.870288

== Total ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 9670

== Counts ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 3369

cpu0->cpu0_STLB TOTAL        ACCESS:    2106453 HIT:    2105710 MISS:        743 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2106453 HIT:    2105710 MISS:        743 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 117.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9407084 HIT:    8753109 MISS:     653975 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7688285 HIT:    7078723 MISS:     609562 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     578499 HIT:     552952 MISS:      25547 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1138957 HIT:    1120826 MISS:      18131 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1343 HIT:        608 MISS:        735 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.91 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15832315 HIT:    7765641 MISS:    8066674 MSHR_MERGE:    1999960
cpu0->cpu0_L1I LOAD         ACCESS:   15832315 HIT:    7765641 MISS:    8066674 MSHR_MERGE:    1999960
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.6 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30507194 HIT:   26635593 MISS:    3871601 MSHR_MERGE:    1670186
cpu0->cpu0_L1D LOAD         ACCESS:   16662672 HIT:   14554278 MISS:    2108394 MSHR_MERGE:     486823
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13843026 HIT:   12081177 MISS:    1761849 MSHR_MERGE:    1183348
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1496 HIT:        138 MISS:       1358 MSHR_MERGE:         15
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 14.91 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12978619 HIT:   10699059 MISS:    2279560 MSHR_MERGE:    1153942
cpu0->cpu0_ITLB LOAD         ACCESS:   12978619 HIT:   10699059 MISS:    2279560 MSHR_MERGE:    1153942
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.017 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28994456 HIT:   27674553 MISS:    1319903 MSHR_MERGE:     339068
cpu0->cpu0_DTLB LOAD         ACCESS:   28994456 HIT:   27674553 MISS:    1319903 MSHR_MERGE:     339068
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.086 cycles
cpu0->LLC TOTAL        ACCESS:     703984 HIT:     694052 MISS:       9932 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     609562 HIT:     599891 MISS:       9671 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      25547 HIT:      25524 MISS:         23 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      68140 HIT:      68138 MISS:          2 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        735 HIT:        499 MISS:        236 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 116.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         13
  ROW_BUFFER_MISS:       9917
  AVG DBUS CONGESTED CYCLE: 2.995
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          2
  FULL:          0
Channel 0 REFRESHES ISSUED:       6780

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       544571       544606        45443          675
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            8           67           43           18
  STLB miss resolved @ L2C                0           63          327          274           43
  STLB miss resolved @ LLC                0           19          229          258           54
  STLB miss resolved @ MEM                0            0           94          109          114

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             193829        53963      1541584       125652           17
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0           18            4            2
  STLB miss resolved @ L2C                0            8           27            5            0
  STLB miss resolved @ LLC                0           14           42           30            0
  STLB miss resolved @ MEM                0            0            2           12           15
[2025-09-16 23:20:38] END   suite=qualcomm_srv trace=srv369_ap (rc=0)
