Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | O-2018.06-DWBB_201806.4 |     *     |
| Licensed DW Building Blocks        | O-2018.06-DWBB_201806.4 |     *     |
============================================================================


Information: There are 3 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'ALU'
  Processing 'aluctrl'
  Processing 'controlunit'
  Processing 'hazardunit'
Information: Added key list 'DesignWare' to design 'hazardunit'. (DDB-72)
  Processing 'forwardingunit'
Information: Added key list 'DesignWare' to design 'forwardingunit'. (DDB-72)
  Processing 'forwardingbranch'
Information: Added key list 'DesignWare' to design 'forwardingbranch'. (DDB-72)
  Processing 'branchcomp'
Information: Added key list 'DesignWare' to design 'branchcomp'. (DDB-72)
  Processing 'RegisterFile'
  Processing 'bypass'
Information: Added key list 'DesignWare' to design 'bypass'. (DDB-72)
  Processing 'immgen'
  Processing 'REG32PC'
  Processing 'riscv'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'riscv_DW01_add_0'
  Processing 'riscv_DW01_add_1'
  Mapping 'DW_sra'
Information: Added key list 'DesignWare' to design 'ALU'. (DDB-72)
  Mapping 'ALU_DW_cmp_0'
  Processing 'ALU_DW01_sub_0'
  Processing 'ALU_DW01_add_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:27   19234.2      0.73       7.2       0.0                          
    0:00:27   19235.3      0.73       7.1       0.0                          
    0:00:27   19235.3      0.73       7.1       0.0                          
    0:00:28   19234.7      0.73       7.1       0.0                          
    0:00:28   19234.7      0.73       7.1       0.0                          
    0:00:33   16053.4      0.71       6.2       0.0                          
    0:00:34   16055.0      0.67       5.7       0.0                          
    0:00:35   16055.8      0.67       5.5       0.0                          
    0:00:35   16055.8      0.67       5.5       0.0                          
    0:00:35   16055.8      0.67       5.5       0.0                          
    0:00:35   16055.8      0.67       5.5       0.0                          
    0:00:35   16055.8      0.67       5.5       0.0                          
    0:00:35   16055.8      0.67       5.5       0.0                          
    0:00:35   16055.8      0.67       5.5       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:35   16055.8      0.67       5.5       0.0                          
    0:00:36   16092.5      0.61       4.7       0.0 PC/Q_reg[31]/D           
    0:00:36   16109.2      0.58       4.2       9.1 EXMEM_out_reg[100]/D     
    0:00:36   16135.3      0.53       3.7       9.1 PC/Q_reg[31]/D           
    0:00:36   16147.3      0.52       3.4       9.1 PC/Q_reg[31]/D           
    0:00:37   16147.0      0.50       3.3       9.1 EXMEM_out_reg[100]/D     
    0:00:37   16156.0      0.49       3.1       9.1 EXMEM_out_reg[100]/D     
    0:00:37   16180.5      0.48       2.8       9.1 EXMEM_out_reg[100]/D     
    0:00:37   16194.3      0.42       2.5       9.1 EXMEM_out_reg[100]/D     
    0:00:38   16196.7      0.42       2.4       9.1 EXMEM_out_reg[100]/D     
    0:00:38   16208.2      0.40       2.2       9.1 EXMEM_out_reg[100]/D     
    0:00:38   16217.8      0.38       2.0       9.1 EXMEM_out_reg[100]/D     
    0:00:38   16230.3      0.34       1.7       9.1 EXMEM_out_reg[100]/D     
    0:00:39   16230.3      0.34       1.7       9.1 EXMEM_out_reg[100]/D     
    0:00:39   16237.2      0.31       1.5       9.1 EXMEM_out_reg[100]/D     
    0:00:39   16237.2      0.31       1.5       9.1 EXMEM_out_reg[100]/D     
    0:00:39   16237.2      0.30       1.5       9.1 EXMEM_out_reg[100]/D     
    0:00:40   16247.5      0.30       1.4       9.1 PC/Q_reg[31]/D           
    0:00:40   16248.1      0.30       1.4       9.1 EXMEM_out_reg[100]/D     
    0:00:40   16250.2      0.28       1.4       9.1 EXMEM_out_reg[100]/D     
    0:00:41   16263.5      0.28       1.2       9.1 PC/Q_reg[31]/D           
    0:00:41   16267.8      0.26       1.1       0.0 EXMEM_out_reg[100]/D     
    0:00:42   16274.4      0.24       1.0       0.0 PC/Q_reg[31]/D           
    0:00:42   16275.5      0.23       0.9       0.0 EXMEM_out_reg[100]/D     
    0:00:42   16285.6      0.22       0.9      24.2 PC/Q_reg[31]/D           
    0:00:43   16286.4      0.22       0.9      24.2 EXMEM_out_reg[100]/D     
    0:00:43   16294.9      0.21       0.8      24.2 EXMEM_out_reg[100]/D     
    0:00:43   16299.4      0.20       0.7      24.2 PC/Q_reg[31]/D           
    0:00:43   16299.4      0.20       0.7      24.2 EXMEM_out_reg[100]/D     
    0:00:44   16300.2      0.20       0.7      24.2 EXMEM_out_reg[100]/D     
    0:00:44   16301.0      0.19       0.7      24.2 EXMEM_out_reg[100]/D     
    0:00:44   16300.2      0.19       0.7      24.2 EXMEM_out_reg[100]/D     
    0:00:45   16311.9      0.18       0.6      24.2 EXMEM_out_reg[100]/D     
    0:00:45   16330.0      0.16       0.5      24.2 PC/Q_reg[31]/D           
    0:00:45   16336.1      0.14       0.5      24.2 EXMEM_out_reg[100]/D     
    0:00:45   16336.1      0.14       0.5      24.2 EXMEM_out_reg[100]/D     
    0:00:45   16336.1      0.14       0.5      24.2 EXMEM_out_reg[100]/D     
    0:00:46   16337.5      0.14       0.4      24.2 EXMEM_out_reg[100]/D     
    0:00:46   16339.3      0.12       0.4      24.2 PC/Q_reg[31]/D           
    0:00:46   16339.3      0.11       0.3      24.2 PC/Q_reg[31]/D           
    0:00:46   16344.9      0.09       0.3      24.2 PC/Q_reg[31]/D           
    0:00:47   16347.3      0.07       0.2      24.2 PC/Q_reg[31]/D           
    0:00:47   16349.4      0.07       0.2      24.2 EXMEM_out_reg[100]/D     
    0:00:47   16351.3      0.07       0.2      24.2 EXMEM_out_reg[100]/D     
    0:00:48   16355.3      0.06       0.1      24.2 PC/Q_reg[31]/D           
    0:00:48   16355.3      0.06       0.1      24.2 EXMEM_out_reg[100]/D     
    0:00:48   16365.1      0.04       0.1      24.2 EXMEM_out_reg[100]/D     
    0:00:48   16375.5      0.03       0.0      24.2 EXMEM_out_reg[100]/D     
    0:00:49   16376.3      0.02       0.0      24.2 PC/Q_reg[31]/D           
    0:00:49   16377.1      0.02       0.0      24.2 PC/Q_reg[31]/D           
    0:00:49   16377.1      0.02       0.0      24.2 PC/Q_reg[31]/D           
    0:00:49   16382.4      0.00       0.0      24.2 PC/Q_reg[31]/D           
    0:00:49   16382.4      0.00       0.0      24.2 EXMEM_out_reg[100]/D     
    0:00:50   16382.1      0.00       0.0      24.2 PC/Q_reg[31]/D           
    0:00:50   16381.9      0.00       0.0      24.2 EXMEM_out_reg[100]/D     
    0:00:50   16381.6      0.00       0.0      24.2                          
    0:00:50   16380.5      0.00       0.0      24.2                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:50   16380.5      0.00       0.0      24.2                          
    0:00:50   16372.3      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:50   16372.3      0.00       0.0       0.0                          
    0:00:50   16372.3      0.00       0.0       0.0                          
    0:00:52   16356.1      0.01       0.0       0.0                          
    0:00:54   16353.1      0.01       0.0       0.0                          
    0:00:54   16352.1      0.01       0.0       0.0                          
    0:00:54   16351.0      0.01       0.0       0.0                          
    0:00:54   16350.5      0.01       0.0       0.0                          
    0:00:54   16350.5      0.01       0.0       0.0                          
    0:00:54   16351.6      0.01       0.0       0.0                          
    0:00:55   16354.7      0.00       0.0       0.0                          
    0:00:55   16324.7      0.01       0.0       0.0                          
    0:00:55   16323.4      0.01       0.0       0.0                          
    0:00:55   16323.4      0.01       0.0       0.0                          
    0:00:55   16323.4      0.01       0.0       0.0                          
    0:00:55   16323.4      0.01       0.0       0.0                          
    0:00:55   16323.4      0.01       0.0       0.0                          
    0:00:55   16323.4      0.01       0.0       0.0                          
    0:00:55   16325.2      0.00       0.0       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'riscv' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'RegFile/clk': 1613 load(s), 1 driver(s)
1
