{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "d54e07ca-d19e-4d6c-aeac-634ade1ee302",
   "metadata": {
    "tags": []
   },
   "source": [
    "# IO Hardware\n",
    "\n",
    "We outline structure of a standard computer, device controllers, how the OS interacts with the controller using port and memory mapped I/O, how interrupts work, and conclude with a discussion of Direct Memory Access (DMA)."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c834a091-0be6-4991-8106-4132841cdb71",
   "metadata": {
    "tags": []
   },
   "source": [
    "```{figure} ../images/intro/hardware.png\n",
    "---\n",
    "width: 50% \n",
    "name: simplecomputer-fig2\n",
    "align: right\n",
    "---\n",
    "An abstract model of a computer.  \n",
    "```\n",
    "\n",
    "## Structure of a computer\n",
    "\n",
    "At the start of the course, we [presented](cont:gs:purpose:hw) a simple model of hardware ({numref}`simplecomputer-fig2`) was discussed. The CPU is connected to high speed memory, and through a lower speed bus to a network controller and disk controller that are in turn connected to a network (ethernet in this case) and a disk. \n",
    "\n",
    "{numref}`fig:iobus:1` shows the more complicated architecture of a relatively modern\n",
    "Intel-architecture. Different parts of the\n",
    "system are connected by buses, or communication channels, operating at\n",
    "various speeds. The Front-Side Bus carries all memory transactions which\n",
    "miss in L1 and L2 cache, and the North Bridge directs these transactions\n",
    "to memory (DDR2 bus) or I/O devices (PCIe bus) based on their address.\n",
    "The PCI Express (PCIe) is somewhat slower than the front-side bus, but\n",
    "can be extended farther; it connects all the I/O devices on the system.\n",
    "In some cases (like USB and SATA), a controller connected to the PCIe\n",
    "bus (although typically located on the motherboard itself) may interface\n",
    "to a yet slower external interface. Finally, the ISA bus, used to connect slow devices like keyboards, is a vestige of\n",
    "the original IBM PC; for some reason, they've never moved some crucial\n",
    "system functions off of it, so it's still needed.[^1]\n",
    "\n",
    "```{figure} ../images/pb-figures/devs/iobus-fig1.png\n",
    "---\n",
    "width: 80% \n",
    "name: fig:iobus:1\n",
    "---\n",
    "A standard Intel PC Architecture  \n",
    "```\n",
    "\n",
    "```{sidebar}\n",
    "The term \"bus\" was taken from electrical engineering; in high-power\n",
    "electric systems a *bus bar* is a copper bar used to distribute power to\n",
    "multiple pieces of equipment. A simple bus like this one distributes\n",
    "address and data signals in much the same way.\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c52c18c7-ec07-479a-8dd9-77cbb4e9a99d",
   "metadata": {
    "tags": []
   },
   "source": [
    "## Controllers\n",
    "\n",
    "I/O devices typically connected as PCI/ISA cards installed on the mother board have, in additional to their mechanical components, controllers that manage the device. The task of this controller is to convert from the operations on the bus to device specific operations.  The processor interacts with these controllers by reading and writing controller registers.  \n",
    "\n",
    "```{figure} ../images/pb-figures/devs/modernnic-regs.png\n",
    "---\n",
    "width: 70% \n",
    "name: fig:intelnic\n",
    "---\n",
    "Registers of an Intel network interface card.  It contains around 5600 32-bit registers broken down as shown. Note that complex OSes, like Linux, only initialize around 1000 of these registers.   \n",
    "```\n",
    "\n",
    "To understand how complex modern devices can be, consider {numref}`fig:intelnic` that shows the breakdown of registers of a modern Intel NIC.  There are over 5600 32 bit registers, providing enormous complexity in how the OS can configure and interact with the device.  As a result, these controllers often have a general purpose CPU, a fair amount of RAM to buffer data going to/from the device, and often some permanent flash storage.  The software that used on these processors, typically referred to as firmware is complex enough that it must be regularly upgraded to deal with bugs.  This turns out to be a massive attack surface in today's computers. For example the following [story](https://www.vice.com/en/article/ypwkwk/the-nsas-undetectable-hard-drive-hack-was-first-demonstrated-a-year-ago) describes one technique that has been used by the NSA to embed undetectable spyware on disks. \n",
    "\n",
    "\n",
    "[^1]: The primary difference between this figure and contemporary\n",
    "    systems is that (a) the memory bus is DDR3 or DDR4, and (b) the\n",
    "    north bridge is located on the CPU chip, with no external front-side\n",
    "    bus."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "519e9b91-1f0b-4ca3-8b13-7f5386311b76",
   "metadata": {},
   "source": [
    "## Accessing the controller\n",
    "\n",
    "The OS talks with the controller by reading and writing registers of the device and by reading and writing data that is buffered by the controller.  Certain CPUs, including Intel\n",
    "architecture, contain support for a secondary I/O bus, with a smaller\n",
    "address width and accessed via special instructions. (e.g. \"IN 0x100\" to\n",
    "read a byte from I/O location 0x100, which has nothing to do with\n",
    "reading a byte from memory location 0x100). This is typically called port mapped I/O.\n",
    "\n",
    "All architectures support *Memory-mapped I/O*, where devices can be\n",
    "mapped in the physical memory space and accessed via standard load and\n",
    "store instructions. \n",
    "\n",
    "Depending on the system architecture, the device\n",
    "may be responsible for decoding the full address and determining when it\n",
    "has been selected, or a select signal may indicate when a particular\n",
    "slot on the bus is being accessed. Almost all computers today use a\n",
    "version of the PCI bus, which uses memory-mapped access, and at boot\n",
    "time, assigns each I/O device a physical address range to which it\n",
    "should respond."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e217684b-b3ae-45c1-94b4-b570f8bbd12d",
   "metadata": {},
   "source": [
    "## Polled vs. Interrupt-driven I/O\n",
    "\n",
    "```{figure} ../images/pb-figures/devs/iobus-polled.png\n",
    "---\n",
    "width: 70% \n",
    "name: fig:iobus:polled\n",
    "align: right\n",
    "---\n",
    "Polled I/O \n",
    "```\n",
    "\n",
    "\n",
    "The\n",
    "simplest way to control an I/O device is for the CPU to issue commands\n",
    "and then wait, polling a device status register until the operation is\n",
    "complete. In {numref}`fig:iobus:polled` (a) an application requests I/O via e.g. a\n",
    "`read` system call; the OS (step 1) then writes to the device command\n",
    "register to start an operation, after which (step 2) it begins to poll\n",
    "the status register to detect completion. Meanwhile (step 3) the device\n",
    "carries out the operation, after which (step 4) polling by the OS\n",
    "detects that it is complete, and finally (step 5) the original request\n",
    "(e.g. `read`) can return to the application.\n",
    "\n",
    "```{figure} ../images/pb-figures/devs/iobus-irq.png\n",
    "---\n",
    "width: 70% \n",
    "name: fig:iobus:inter\n",
    "align: right\n",
    "---\n",
    "Interrupt    \n",
    "driven I/O  \n",
    "```\n",
    "\n",
    "The alternate is interrupt-driven I/O, as\n",
    "shown in\n",
    "{numref}`fig:iobus:inter` (b). After (step 1) issuing a request to\n",
    "the hardware, the OS (step 2) puts the calling process to sleep and\n",
    "switches to another process while (step 3) the hardware handles the\n",
    "request. When the I/O is complete, the device (step 4) raises an\n",
    "interrupt. The interrupt handler then finishes the request. In the\n",
    "illustrated example, the interrupt handler (step 5) reads data that has\n",
    "become available, and then (step 6) wakes the waiting process, which\n",
    "returns from the I/O call (step 7) and continues."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "48f7f4cc-0570-43b4-83a4-b2b706a6f8e8",
   "metadata": {},
   "source": [
    "## Interrupts\n",
    "\n",
    "We have already mentioned Interrupts many times, but nows a good time to flesh them out in a bit more detail. \n",
    "To handle asynchronous I/O events, CPUs provide an *interrupt*\n",
    "mechanism. In response to a signal from an I/O device the CPU executes\n",
    "an *interrupt handler* function, returning to its current execution when\n",
    "the handler is done. The CPU essentially performs a forced function\n",
    "call, saving the address of the next instruction on the stack and\n",
    "jumping to the interrupt handler; the difference is that instead of\n",
    "doing this in response to a CALL instruction, it does it at some\n",
    "arbitrary time (but *between* two instructions) when the interrupt\n",
    "signal is asserted.\n",
    "\n",
    "Most CPUs have several interrupt inputs; these correspond to an\n",
    "*interrupt vector table* in memory, either at a fixed location or\n",
    "identified by a special register, giving the addresses of the\n",
    "corresponding interrupt handlers. As an example, below we see the corresponding table for an 8088\n",
    "CPU as found in the original IBM PC, which provides handler addresses\n",
    "for external hardware interrupts as well as *exceptions* which halt\n",
    "normal program execution, such as dividing by zero or attempting to\n",
    "execute an illegal instruction.\n",
    "\n",
    "```\n",
    "  Index          Description          DOS name\n",
    "  ------- ------------------------- ------------\n",
    "  0            divide by zero       \n",
    "  1              single step        \n",
    "  2             non-maskable        \n",
    "  3              debug break        \n",
    "  4        debug break on overflow  \n",
    "  5               -unused-          \n",
    "  6            invalid instr.       \n",
    "  7               -unused-          \n",
    "  8             system timer            IRQ0\n",
    "  9            keyboard input           IRQ1\n",
    "  10           line printer 2        IRQ2, LPT2\n",
    "  11            serial port 2        IRQ3, COM2\n",
    "  12            serial port 1        IRQ4, COM1\n",
    "  13              hard disk             IRQ5\n",
    "  14             floppy disk            IRQ6\n",
    "  15           line printer 1        IRQ7, LPT1\n",
    "  16-         software-defined      \n",
    "  255            interrupts         \n",
    "\n",
    "  : 8086/8088 interrupts as defined by the IBM PC hardware.\n",
    "```\n",
    "\n",
    "The simplest interrupt-generating device is a *timer*, which does\n",
    "nothing except generate an interrupt at a periodic interval. As shown below, we see why it is called a timer---one of its\n",
    "most common uses is to keep track of time.\n",
    "\n",
    "```\n",
    "extern int time_in_ticks; \n",
    "    timer_interrupt_handler() {\n",
    "        time_in_ticks++;\n",
    "    }\n",
    "```\n",
    "\n",
    "Another simple use for interrupts is for notification of keyboard input.\n",
    "Besides being useful for a \"cancel\" command like control-C, this is also\n",
    "very useful for *type-ahead*. On slower computers (e.g. the original IBM\n",
    "PC executed less than half a million instructions per second) a fast\n",
    "typist can hit multiple keys while a program is busy. A simple keyboard\n",
    "interface only holds one keystroke, causing additional ones to be lost.\n",
    "By using the keyboard interrupt, the operating system can read these\n",
    "keystrokes and save them, making them available to the program the next\n",
    "time it checks for input."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "947228ad-2f9f-4e54-b0f1-2bf668431a22",
   "metadata": {},
   "source": [
    "## Direct Memory Access (DMA)\n",
    "\n",
    "The CPU could copying data\n",
    "between I/O devices and memory using normal memory load and store\n",
    "instructions. Such an approach works well on computers such as the Apple\n",
    "II or the original IBM PC which run at a few MHz, where the address and\n",
    "data buses can be extended at full speed to external I/O cards. A modern\n",
    "CPU runs at over 3â€†GHz, however; during a single clock cycle light can\n",
    "only travel about 4 inches, and electrical signals even less. {numref}`fig:iobus:latency`\n",
    "shows example latencies for a modern CPU\n",
    "(in this case an Intel i5, with L3 cache omitted) to read a data value\n",
    "from L1 and L2 cache, a random location in memory (sequential access is\n",
    "faster), and a register on a device on the PCIe bus. (e.g. the disk or\n",
    "ethernet controller) In such a system, reading data from a device in\n",
    "4-byte words would result in a throughput of 5 words every microsecond,\n",
    "or 20MB/s --- far slower than a modern network adapter or disk\n",
    "controller.\n",
    "\n",
    "```{figure} ../images/pb-figures/devs/iobus-latency.png\n",
    "---\n",
    "width: 70% \n",
    "name: fig:iobus:latency\n",
    "---\n",
    "Latency between CPU and various levels of memory/IO hierarchy\n",
    "```\n",
    "\n",
    "```{figure} ../images/pb-figures/devs/iobus-dma.png\n",
    "---\n",
    "width: 70% \n",
    "name: fig:iobus:dma\n",
    "---\n",
    "DMA access for high-speed data transfer \n",
    "```\n",
    "\n",
    "\n",
    "```{sidebar}\n",
    "As CPU speeds have become faster and faster, RAM and I/O devices have\n",
    "only slowly increased in speed. The strategies for coping with the high\n",
    "relative latency of RAM and I/O are very different, however---caching\n",
    "works quite well with RAM, which stores data generated by the CPU, while\n",
    "I/O (at least the input side) involves reading new data; here latency is\n",
    "overcome by pipelining, instead.\n",
    "```\n",
    "\n",
    "Almost all computers today use the PCIe bus. Transactions on the PCIe\n",
    "bus require a negotiation stage, when the CPU (or a device) requests\n",
    "access to bus resources, and then is able to perform a transaction after\n",
    "being granted access. In addition to basic read and write requests, the\n",
    "bus also supports Direct Memory Access (DMA), where I/O devices are able\n",
    "to read or write memory directly without CPU intervention.\n",
    "{numref}`fig:iobus:dma` shows a single programmed-I/O read (top)\n",
    "compared to a DMA burst transfer (bottom). While the read request\n",
    "requires a round trip to read each and every 4-byte word, once the DMA\n",
    "transfer is started it is able to transfer data at a rate limited by the\n",
    "maximum bus speed. (For an 8 or 16-lane PCIe card this limit is many\n",
    "GB/s)\n",
    "\n",
    "A device typically requires multiple parameters to perform an operation\n",
    "and transfer the data to or from memory. In the case of a disk\n",
    "controller, for instance, these parameters would include the type of\n",
    "access (read or write), the disk locations to be accessed, and the\n",
    "memory address where data will be stored or retrieved from. Rather than\n",
    "writing each of these parameters individually to device registers, the\n",
    "parameters are typically combined in memory in what is called a *DMA\n",
    "descriptor*, such as the one shown in  {numref}`fig:iobus:desc`. A single write is then used to tell the\n",
    "device the address of this descriptor, and the device can read the\n",
    "entire descriptor in a single DMA read burst. In addition to being more\n",
    "efficient than multiple programmed I/O writes, this approach also allows\n",
    "multiple requests to be queued for a device. (In the case of queued disk\n",
    "commands, the device may even process multiple such requests\n",
    "simultaneously.) When an I/O completes, the device notifies the CPU via\n",
    "an interrupt, and writes status information (such as success/failure)\n",
    "into a field in the DMA descriptor. (or sometimes in a device register, for\n",
    "simple devices which do not allow multiple outstanding requests.) The\n",
    "interrupt handler can then determine which operations have completed,\n",
    "free their DMA descriptors, and notify any waiting processes.\n",
    "\n",
    "```{sidebar}\n",
    "**Cache-coherent I/O:** The PCIe bus is *cache-consistent*; many earlier\n",
    "I/O buses weren't. Consider what would happen if the CPU wrote a value\n",
    "to location 1000 (say that's the command/status field of a DMA\n",
    "descriptor), then the device wrote a new value to that same location,\n",
    "and finally the CPU tried to read it back?\n",
    "```\n",
    "\n",
    "\n",
    "\n",
    "```{figure} ../images/pb-figures/devs/iobus-desc.png\n",
    "---\n",
    "width: 70% \n",
    "name: fig:iobus:desc\n",
    "---\n",
    "List of typical DMA descriptors\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "7added71-1129-4bc6-ba7d-be746847bd67",
   "metadata": {},
   "source": [
    "## Putting it all together\n",
    "\n",
    "{numref}`fig:iobus:driver` illustrates the I/O process for a typical\n",
    "device from user-space application request through the driver, hardware\n",
    "I/O operation, interrupt, and finally back to user space.\n",
    "\n",
    "```{figure} ../images/pb-figures/devs/iobus-driver.png\n",
    "---\n",
    "width: 70% \n",
    "name: fig:iobus:driver\n",
    "---\n",
    "Driver Architecture\n",
    "```\n",
    "\n",
    "In more detail:\n",
    "\n",
    "- The user process executes a `read` system call, which in turn invokes\n",
    "the driver `read` operation, found via the `read` method of the file\n",
    "operations structure.\n",
    "\n",
    "- The driver fills in a DMA descriptor (in motherboard RAM), writes the\n",
    "physical address of the descriptor to a device register (generating a\n",
    "Memory Write operation across the PCIe bus), and then goes to sleep.\n",
    "\n",
    "- The device issues a PCIe Memory Read Multiple command to read the DMA\n",
    "descriptor from RAM.\n",
    "\n",
    "- The device does some sort of I/O. (e.g. read from a disk, or receive a\n",
    "network packet)\n",
    "\n",
    "- A Memory Write and Invalidate operation is used to write the received\n",
    "data back across the PCIe bus to the motherboard RAM, and to tell the\n",
    "CPU to invalidate any cached copies of those addresses.\n",
    "\n",
    "- A hardware interrupt from the device causes the device driver interrupt\n",
    "handler to run.\n",
    "\n",
    "- The interrupt handler wakes up the original process, which is currently\n",
    "in kernel space in the device driver read method, in a call to something\n",
    "like `interruptible_sleep_on`. After waking up, the read method copies\n",
    "the data to the user buffer and returns."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "970b200e-9ddf-451e-a31b-dfa2da86da91",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.5"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
