{COMPONENT C:\WINCUPL\GLUELOGIC\N8BIT.SYM

 {ENVIRONMENT
  {PDIFvrev 3.00}
  {Program "CUPL(WM) Version 5.0a"}
  {DBtype "Schematic"}
  {DBvrev 1.01}
  {DBtime "Mon Aug 01 15:55:55 2022 "}
  {DBunit "MIL"}
  {DBgrid 10}
  {Lyrstr "WIRES" 1 "BUS" 1 "GATE" 2 "IEEE" 2 "PINFUN" 3 "PINNUM" 1 
          "PINNAM" 6 "PINCON" 4 "REFDES" 2 "ATTR" 6 "SDOT" 1 
          "DEVICE" 5 "OUTLIN" 5 "ATTR2" 6 "NOTES" 6 "NETNAM" 4 
          "CMPNAM" 5 "BORDER" 5}
 }

 {USER
  {VIEW
   {Mode SYMB}
   {Nlst OPEN}
   {Vw 0 0 2}
   {Lv 12 2 2 2 0 0 2 2 2 2 0 0 2 1 2 0 0 0 0}
   {Gs 10 10}
  }
 }

 {DISPLAY
  [Ly "PINNUM"]
  [Ls "SOLID"][Wd 0]
  [Ts 15][Tj "LC"][Tr 0][Tm "N"]
 }

 {SYMBOL
  {PIN_DEF
   [Ly "PINCON"]
   {P CLK {Pt "INPUT"}{Lq 0}{Ploc 100 320}}
   {P A6 {Pt "INPUT"}{Lq 0}{Ploc 100 280}}
   {P A7 {Pt "INPUT"}{Lq 0}{Ploc 100 260}}
   {P A8 {Pt "INPUT"}{Lq 0}{Ploc 100 240}}
   {P A9 {Pt "INPUT"}{Lq 0}{Ploc 100 220}}
   {P A10 {Pt "INPUT"}{Lq 0}{Ploc 100 200}}
   {P A11 {Pt "INPUT"}{Lq 0}{Ploc 100 180}}
   {P A12 {Pt "INPUT"}{Lq 0}{Ploc 100 160}}
   {P A13 {Pt "INPUT"}{Lq 0}{Ploc 100 140}}
   {P A14 {Pt "INPUT"}{Lq 0}{Ploc 100 120}}
   {P A15 {Pt "INPUT"}{Lq 0}{Ploc 100 100}}
   {P RWB {Pt "INPUT"}{Lq 0}{Ploc 100 80}}
   {P FUTURE_1 {Pt "INPUT"}{Lq 0}{Ploc 100 60}}
   {P FUTURE_0 {Pt "INPUT"}{Lq 0}{Ploc 100 40}}
   {P NC {Pt "INPUT"}{Lq 0}{Ploc 100 20}}
   {P UART_CS {Pt "I/O"}{Lq 0}{Ploc 360 20}}
   {P PORT2_CS {Pt "I/O"}{Lq 0}{Ploc 360 40}}
   {P PORT1_CS {Pt "I/O"}{Lq 0}{Ploc 360 60}}
   {P PORT0_CS {Pt "I/O"}{Lq 0}{Ploc 360 80}}
   {P RAM2_CS {Pt "I/O"}{Lq 0}{Ploc 360 100}}
   {P RAM1_CS {Pt "I/O"}{Lq 0}{Ploc 360 120}}
   {P ROM_CS {Pt "I/O"}{Lq 0}{Ploc 360 140}}
  }

  {PKG
   [Ly "REFDES"]
   [Ts 25][Tj "CB"][Tr 0][Tm "N"]
   {Rdl 230 350}

   [Ly "PINNUM"]
   [Ts 15][Tj "RC"]
   {Pnl 120 330}
   [Ts 15][Tj "RC"]
   {Pnl 120 290}
   {Pnl 120 270}
   {Pnl 120 250}
   {Pnl 120 230}
   {Pnl 120 210}
   {Pnl 120 190}
   {Pnl 120 170}
   {Pnl 120 150}
   {Pnl 120 130}
   {Pnl 120 110}
   {Pnl 120 90}
   {Pnl 120 70}
   {Pnl 120 50}
   {Pnl 120 30}
   [Ts 15][Tj "LC"]
   {Pnl 340 30}
   {Pnl 340 50}
   {Pnl 340 70}
   {Pnl 340 90}
   {Pnl 340 110}
   {Pnl 340 130}
   {Pnl 340 150}

   {Sd A 1 2 3 4 5 6 7 8 9 10 11 13 14 15 16 17 18 19 20 21 22 23}
  }

  {PIC
   [Ly "GATE"]
   [Ts 15][Tj "LC"][Tr 0][Tm "N"]
   {R 130 340 330 0}
   {L 130 320 100 320}
   {L 130 330 140 320 130 310}
   {L 130 280 100 280}
   {L 130 260 100 260}
   {L 130 240 100 240}
   {L 130 220 100 220}
   {L 130 200 100 200}
   {L 130 180 100 180}
   {L 130 160 100 160}
   {L 130 140 100 140}
   {L 130 120 100 120}
   {L 130 100 100 100}
   {L 130 80 100 80}
   {L 130 60 100 60}
   {L 130 40 100 40}
   {L 130 20 100 20}
   {L 330 20 360 20}
   {L 330 40 360 40}
   {L 330 60 360 60}
   {L 330 80 360 80}
   {L 330 100 360 100}
   {L 330 120 360 120}
   {L 330 140 360 140}
   [Ly "PINNAM"]
   [Tj "LC"]
   {T "CLK" 140 320}
   {T "A6" 140 280}
   {T "A7" 140 260}
   {T "A8" 140 240}
   {T "A9" 140 220}
   {T "A10" 140 200}
   {T "A11" 140 180}
   {T "A12" 140 160}
   {T "A13" 140 140}
   {T "A14" 140 120}
   {T "A15" 140 100}
   {T "RWB" 140 80}
   {T "FUTURE_1" 140 60}
   {T "FUTURE_0" 140 40}
   {T "NC" 140 20}
   [Tj "RC"]
   {T "UART_CS" 320 20}
   {T "PORT2_CS" 320 40}
   {T "PORT1_CS" 320 60}
   {T "PORT0_CS" 320 80}
   {T "RAM2_CS" 320 100}
   {T "RAM1_CS" 320 120}
   {T "ROM_CS" 320 140}
   [Ly "DEVICE"]
   [Tj "CT"]
   {T "G22V10" 230 -10}
  }

  {ATR
   {IN
    {Org 100 20}
    {Ty 255}
   }
   {EX
    [Ly "ATTR2"]
    [Ts 12][Tj "CT"][Tr 0][Tm "N"]
    {At PLD C:\WINCUPL\GLUELOGIC\N8BIT 230 340}
   }
  }
 }

 {DETAIL
  {ANNOTATE
  }

  {NET_DEF
   {N CLK
   }
   {N A6
   }
   {N A7
   }
   {N A8
   }
   {N A9
   }
   {N A10
   }
   {N A11
   }
   {N A12
   }
   {N A13
   }
   {N A14
   }
   {N A15
   }
   {N RWB
   }
   {N FUTURE_1
   }
   {N FUTURE_0
   }
   {N NC
   }
   {N UART_CS
   }
   {N PORT2_CS
   }
   {N PORT1_CS
   }
   {N PORT0_CS
   }
   {N RAM2_CS
   }
   {N RAM1_CS
   }
   {N ROM_CS
   }
  }

  {SUBCOMP
  }
 }
}
