Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Thu Jan  8 13:43:16 2026
| Host         : pcb07-061-09 running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.293        0.000                      0                   30        0.198        0.000                      0                   30        4.500        0.000                       0                    25  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.293        0.000                      0                   30        0.198        0.000                      0                   30        4.500        0.000                       0                    25  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.293ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.293ns  (required time - arrival time)
  Source:                 I_PWM/tick_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I_PWM/tick_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.713ns  (logic 0.828ns (22.302%)  route 2.885ns (77.698%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.618     5.139    I_PWM/clk_IBUF_BUFG
    SLICE_X4Y22          FDCE                                         r  I_PWM/tick_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDCE (Prop_fdce_C_Q)         0.456     5.595 f  I_PWM/tick_cnt_reg[0]/Q
                         net (fo=3, routed)           1.139     6.734    I_PWM/tick_cnt_reg_n_0_[0]
    SLICE_X2Y24          LUT6 (Prop_lut6_I5_O)        0.124     6.858 r  I_PWM/tick_cnt[13]_i_4/O
                         net (fo=1, routed)           0.658     7.516    I_PWM/tick_cnt[13]_i_4_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I5_O)        0.124     7.640 f  I_PWM/tick_cnt[13]_i_2/O
                         net (fo=14, routed)          1.088     8.728    I_PWM/tick_1
    SLICE_X2Y24          LUT2 (Prop_lut2_I0_O)        0.124     8.852 r  I_PWM/tick_cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     8.852    I_PWM/tick_cnt[10]
    SLICE_X2Y24          FDCE                                         r  I_PWM/tick_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.502    14.843    I_PWM/clk_IBUF_BUFG
    SLICE_X2Y24          FDCE                                         r  I_PWM/tick_cnt_reg[10]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X2Y24          FDCE (Setup_fdce_C_D)        0.077    15.145    I_PWM/tick_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                          -8.852    
  -------------------------------------------------------------------
                         slack                                  6.293    

Slack (MET) :             6.310ns  (required time - arrival time)
  Source:                 I_PWM/tick_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I_PWM/tick_cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 0.852ns (22.801%)  route 2.885ns (77.199%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.618     5.139    I_PWM/clk_IBUF_BUFG
    SLICE_X4Y22          FDCE                                         r  I_PWM/tick_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDCE (Prop_fdce_C_Q)         0.456     5.595 f  I_PWM/tick_cnt_reg[0]/Q
                         net (fo=3, routed)           1.139     6.734    I_PWM/tick_cnt_reg_n_0_[0]
    SLICE_X2Y24          LUT6 (Prop_lut6_I5_O)        0.124     6.858 r  I_PWM/tick_cnt[13]_i_4/O
                         net (fo=1, routed)           0.658     7.516    I_PWM/tick_cnt[13]_i_4_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I5_O)        0.124     7.640 f  I_PWM/tick_cnt[13]_i_2/O
                         net (fo=14, routed)          1.088     8.728    I_PWM/tick_1
    SLICE_X2Y24          LUT2 (Prop_lut2_I0_O)        0.148     8.876 r  I_PWM/tick_cnt[13]_i_1/O
                         net (fo=1, routed)           0.000     8.876    I_PWM/tick_cnt[13]
    SLICE_X2Y24          FDCE                                         r  I_PWM/tick_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.502    14.843    I_PWM/clk_IBUF_BUFG
    SLICE_X2Y24          FDCE                                         r  I_PWM/tick_cnt_reg[13]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X2Y24          FDCE (Setup_fdce_C_D)        0.118    15.186    I_PWM/tick_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                          -8.876    
  -------------------------------------------------------------------
                         slack                                  6.310    

Slack (MET) :             6.378ns  (required time - arrival time)
  Source:                 I_PWM/tick_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I_PWM/tick_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.622ns  (logic 1.860ns (51.349%)  route 1.762ns (48.651%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.621     5.142    I_PWM/clk_IBUF_BUFG
    SLICE_X2Y22          FDCE                                         r  I_PWM/tick_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDCE (Prop_fdce_C_Q)         0.478     5.620 r  I_PWM/tick_cnt_reg[5]/Q
                         net (fo=2, routed)           0.816     6.436    I_PWM/tick_cnt_reg_n_0_[5]
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.833     7.269 r  I_PWM/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.269    I_PWM/plusOp_carry__0_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.491 r  I_PWM/plusOp_carry__1/O[0]
                         net (fo=1, routed)           0.947     8.438    I_PWM/data0[9]
    SLICE_X4Y23          LUT2 (Prop_lut2_I1_O)        0.327     8.765 r  I_PWM/tick_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     8.765    I_PWM/tick_cnt[9]
    SLICE_X4Y23          FDCE                                         r  I_PWM/tick_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.502    14.843    I_PWM/clk_IBUF_BUFG
    SLICE_X4Y23          FDCE                                         r  I_PWM/tick_cnt_reg[9]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X4Y23          FDCE (Setup_fdce_C_D)        0.075    15.143    I_PWM/tick_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                          -8.765    
  -------------------------------------------------------------------
                         slack                                  6.378    

Slack (MET) :             6.532ns  (required time - arrival time)
  Source:                 I_PWM/tick_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I_PWM/tick_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 0.828ns (23.809%)  route 2.650ns (76.191%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.618     5.139    I_PWM/clk_IBUF_BUFG
    SLICE_X4Y22          FDCE                                         r  I_PWM/tick_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDCE (Prop_fdce_C_Q)         0.456     5.595 f  I_PWM/tick_cnt_reg[0]/Q
                         net (fo=3, routed)           1.139     6.734    I_PWM/tick_cnt_reg_n_0_[0]
    SLICE_X2Y24          LUT6 (Prop_lut6_I5_O)        0.124     6.858 r  I_PWM/tick_cnt[13]_i_4/O
                         net (fo=1, routed)           0.658     7.516    I_PWM/tick_cnt[13]_i_4_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I5_O)        0.124     7.640 f  I_PWM/tick_cnt[13]_i_2/O
                         net (fo=14, routed)          0.853     8.493    I_PWM/tick_1
    SLICE_X2Y24          LUT2 (Prop_lut2_I0_O)        0.124     8.617 r  I_PWM/tick_cnt[11]_i_1/O
                         net (fo=1, routed)           0.000     8.617    I_PWM/tick_cnt[11]
    SLICE_X2Y24          FDCE                                         r  I_PWM/tick_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.502    14.843    I_PWM/clk_IBUF_BUFG
    SLICE_X2Y24          FDCE                                         r  I_PWM/tick_cnt_reg[11]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X2Y24          FDCE (Setup_fdce_C_D)        0.081    15.149    I_PWM/tick_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -8.617    
  -------------------------------------------------------------------
                         slack                                  6.532    

Slack (MET) :             6.576ns  (required time - arrival time)
  Source:                 I_PWM/tick_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I_PWM/tick_cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 0.821ns (23.656%)  route 2.650ns (76.344%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.618     5.139    I_PWM/clk_IBUF_BUFG
    SLICE_X4Y22          FDCE                                         r  I_PWM/tick_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDCE (Prop_fdce_C_Q)         0.456     5.595 f  I_PWM/tick_cnt_reg[0]/Q
                         net (fo=3, routed)           1.139     6.734    I_PWM/tick_cnt_reg_n_0_[0]
    SLICE_X2Y24          LUT6 (Prop_lut6_I5_O)        0.124     6.858 r  I_PWM/tick_cnt[13]_i_4/O
                         net (fo=1, routed)           0.658     7.516    I_PWM/tick_cnt[13]_i_4_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I5_O)        0.124     7.640 f  I_PWM/tick_cnt[13]_i_2/O
                         net (fo=14, routed)          0.853     8.493    I_PWM/tick_1
    SLICE_X2Y24          LUT2 (Prop_lut2_I0_O)        0.117     8.610 r  I_PWM/tick_cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     8.610    I_PWM/tick_cnt[12]
    SLICE_X2Y24          FDCE                                         r  I_PWM/tick_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.502    14.843    I_PWM/clk_IBUF_BUFG
    SLICE_X2Y24          FDCE                                         r  I_PWM/tick_cnt_reg[12]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X2Y24          FDCE (Setup_fdce_C_D)        0.118    15.186    I_PWM/tick_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                          -8.610    
  -------------------------------------------------------------------
                         slack                                  6.576    

Slack (MET) :             6.681ns  (required time - arrival time)
  Source:                 I_PWM/tick_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I_PWM/tick_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.179ns  (logic 0.704ns (22.149%)  route 2.475ns (77.851%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.618     5.139    I_PWM/clk_IBUF_BUFG
    SLICE_X4Y22          FDCE                                         r  I_PWM/tick_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  I_PWM/tick_cnt_reg[0]/Q
                         net (fo=3, routed)           1.139     6.734    I_PWM/tick_cnt_reg_n_0_[0]
    SLICE_X2Y24          LUT6 (Prop_lut6_I5_O)        0.124     6.858 f  I_PWM/tick_cnt[13]_i_4/O
                         net (fo=1, routed)           0.658     7.516    I_PWM/tick_cnt[13]_i_4_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I5_O)        0.124     7.640 r  I_PWM/tick_cnt[13]_i_2/O
                         net (fo=14, routed)          0.677     8.318    I_PWM/tick_1
    SLICE_X3Y23          FDCE                                         r  I_PWM/tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.504    14.845    I_PWM/clk_IBUF_BUFG
    SLICE_X3Y23          FDCE                                         r  I_PWM/tick_reg/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X3Y23          FDCE (Setup_fdce_C_D)       -0.071    14.999    I_PWM/tick_reg
  -------------------------------------------------------------------
                         required time                         14.999    
                         arrival time                          -8.318    
  -------------------------------------------------------------------
                         slack                                  6.681    

Slack (MET) :             6.722ns  (required time - arrival time)
  Source:                 I_PWM/tick_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I_PWM/tick_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.251ns  (logic 0.828ns (25.471%)  route 2.423ns (74.529%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.618     5.139    I_PWM/clk_IBUF_BUFG
    SLICE_X4Y22          FDCE                                         r  I_PWM/tick_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDCE (Prop_fdce_C_Q)         0.456     5.595 f  I_PWM/tick_cnt_reg[0]/Q
                         net (fo=3, routed)           1.139     6.734    I_PWM/tick_cnt_reg_n_0_[0]
    SLICE_X2Y24          LUT6 (Prop_lut6_I5_O)        0.124     6.858 r  I_PWM/tick_cnt[13]_i_4/O
                         net (fo=1, routed)           0.658     7.516    I_PWM/tick_cnt[13]_i_4_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I5_O)        0.124     7.640 f  I_PWM/tick_cnt[13]_i_2/O
                         net (fo=14, routed)          0.626     8.266    I_PWM/tick_1
    SLICE_X4Y23          LUT2 (Prop_lut2_I0_O)        0.124     8.390 r  I_PWM/tick_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     8.390    I_PWM/tick_cnt[7]
    SLICE_X4Y23          FDCE                                         r  I_PWM/tick_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.502    14.843    I_PWM/clk_IBUF_BUFG
    SLICE_X4Y23          FDCE                                         r  I_PWM/tick_cnt_reg[7]/C
                         clock pessimism              0.273    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X4Y23          FDCE (Setup_fdce_C_D)        0.031    15.112    I_PWM/tick_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                          -8.390    
  -------------------------------------------------------------------
                         slack                                  6.722    

Slack (MET) :             6.771ns  (required time - arrival time)
  Source:                 I_PWM/tick_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I_PWM/tick_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.246ns  (logic 0.823ns (25.356%)  route 2.423ns (74.644%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.618     5.139    I_PWM/clk_IBUF_BUFG
    SLICE_X4Y22          FDCE                                         r  I_PWM/tick_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDCE (Prop_fdce_C_Q)         0.456     5.595 f  I_PWM/tick_cnt_reg[0]/Q
                         net (fo=3, routed)           1.139     6.734    I_PWM/tick_cnt_reg_n_0_[0]
    SLICE_X2Y24          LUT6 (Prop_lut6_I5_O)        0.124     6.858 r  I_PWM/tick_cnt[13]_i_4/O
                         net (fo=1, routed)           0.658     7.516    I_PWM/tick_cnt[13]_i_4_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I5_O)        0.124     7.640 f  I_PWM/tick_cnt[13]_i_2/O
                         net (fo=14, routed)          0.626     8.266    I_PWM/tick_1
    SLICE_X4Y23          LUT2 (Prop_lut2_I0_O)        0.119     8.385 r  I_PWM/tick_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     8.385    I_PWM/tick_cnt[8]
    SLICE_X4Y23          FDCE                                         r  I_PWM/tick_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.502    14.843    I_PWM/clk_IBUF_BUFG
    SLICE_X4Y23          FDCE                                         r  I_PWM/tick_cnt_reg[8]/C
                         clock pessimism              0.273    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X4Y23          FDCE (Setup_fdce_C_D)        0.075    15.156    I_PWM/tick_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -8.385    
  -------------------------------------------------------------------
                         slack                                  6.771    

Slack (MET) :             6.799ns  (required time - arrival time)
  Source:                 I_PWM/tick_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I_PWM/tick_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 0.828ns (25.901%)  route 2.369ns (74.099%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.618     5.139    I_PWM/clk_IBUF_BUFG
    SLICE_X4Y22          FDCE                                         r  I_PWM/tick_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDCE (Prop_fdce_C_Q)         0.456     5.595 f  I_PWM/tick_cnt_reg[0]/Q
                         net (fo=3, routed)           1.139     6.734    I_PWM/tick_cnt_reg_n_0_[0]
    SLICE_X2Y24          LUT6 (Prop_lut6_I5_O)        0.124     6.858 r  I_PWM/tick_cnt[13]_i_4/O
                         net (fo=1, routed)           0.658     7.516    I_PWM/tick_cnt[13]_i_4_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I5_O)        0.124     7.640 f  I_PWM/tick_cnt[13]_i_2/O
                         net (fo=14, routed)          0.572     8.212    I_PWM/tick_1
    SLICE_X4Y22          LUT2 (Prop_lut2_I0_O)        0.124     8.336 r  I_PWM/tick_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     8.336    I_PWM/tick_cnt[1]
    SLICE_X4Y22          FDCE                                         r  I_PWM/tick_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.503    14.844    I_PWM/clk_IBUF_BUFG
    SLICE_X4Y22          FDCE                                         r  I_PWM/tick_cnt_reg[1]/C
                         clock pessimism              0.295    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X4Y22          FDCE (Setup_fdce_C_D)        0.031    15.135    I_PWM/tick_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                  6.799    

Slack (MET) :             6.827ns  (required time - arrival time)
  Source:                 I_PWM/tick_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I_PWM/tick_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.144ns  (logic 1.749ns (55.627%)  route 1.395ns (44.373%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.618     5.139    I_PWM/clk_IBUF_BUFG
    SLICE_X4Y22          FDCE                                         r  I_PWM/tick_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  I_PWM/tick_cnt_reg[1]/Q
                         net (fo=2, routed)           0.596     6.191    I_PWM/tick_cnt_reg_n_0_[1]
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.847 r  I_PWM/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.847    I_PWM/plusOp_carry_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.181 r  I_PWM/plusOp_carry__0/O[1]
                         net (fo=1, routed)           0.800     7.980    I_PWM/data0[6]
    SLICE_X4Y23          LUT2 (Prop_lut2_I1_O)        0.303     8.283 r  I_PWM/tick_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     8.283    I_PWM/tick_cnt[6]
    SLICE_X4Y23          FDCE                                         r  I_PWM/tick_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.502    14.843    I_PWM/clk_IBUF_BUFG
    SLICE_X4Y23          FDCE                                         r  I_PWM/tick_cnt_reg[6]/C
                         clock pessimism              0.273    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X4Y23          FDCE (Setup_fdce_C_D)        0.029    15.110    I_PWM/tick_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                          -8.283    
  -------------------------------------------------------------------
                         slack                                  6.827    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 I_BPStartStop/bp_prev_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I_BPStartStop/state_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.585     1.468    I_BPStartStop/clk_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  I_BPStartStop/bp_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.128     1.596 r  I_BPStartStop/bp_prev_reg/Q
                         net (fo=1, routed)           0.062     1.658    I_BPStartStop/bp_prev
    SLICE_X0Y22          LUT3 (Prop_lut3_I0_O)        0.099     1.757 r  I_BPStartStop/state_i_1/O
                         net (fo=1, routed)           0.000     1.757    I_BPStartStop/state_i_1_n_0
    SLICE_X0Y22          FDCE                                         r  I_BPStartStop/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.853     1.980    I_BPStartStop/clk_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  I_BPStartStop/state_reg/C
                         clock pessimism             -0.512     1.468    
    SLICE_X0Y22          FDCE (Hold_fdce_C_D)         0.091     1.559    I_BPStartStop/state_reg
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 I_PWM/pwmcnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I_PWM/pwmcnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.320%)  route 0.143ns (40.680%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.583     1.466    I_PWM/clk_IBUF_BUFG
    SLICE_X2Y23          FDCE                                         r  I_PWM/pwmcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDCE (Prop_fdce_C_Q)         0.164     1.630 r  I_PWM/pwmcnt_reg[3]/Q
                         net (fo=8, routed)           0.143     1.773    I_PWM/pwmcnt[3]
    SLICE_X1Y23          LUT6 (Prop_lut6_I4_O)        0.045     1.818 r  I_PWM/pwmcnt[6]_i_1/O
                         net (fo=1, routed)           0.000     1.818    I_PWM/pwmcnt_0[6]
    SLICE_X1Y23          FDCE                                         r  I_PWM/pwmcnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.851     1.978    I_PWM/clk_IBUF_BUFG
    SLICE_X1Y23          FDCE                                         r  I_PWM/pwmcnt_reg[6]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X1Y23          FDCE (Hold_fdce_C_D)         0.092     1.571    I_PWM/pwmcnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 I_PWM/pwmcnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I_PWM/pwmcnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.209ns (58.819%)  route 0.146ns (41.181%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.583     1.466    I_PWM/clk_IBUF_BUFG
    SLICE_X2Y23          FDCE                                         r  I_PWM/pwmcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDCE (Prop_fdce_C_Q)         0.164     1.630 r  I_PWM/pwmcnt_reg[3]/Q
                         net (fo=8, routed)           0.146     1.776    I_PWM/pwmcnt[3]
    SLICE_X1Y23          LUT6 (Prop_lut6_I1_O)        0.045     1.821 r  I_PWM/pwmcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.821    I_PWM/pwmcnt_0[2]
    SLICE_X1Y23          FDCE                                         r  I_PWM/pwmcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.851     1.978    I_PWM/clk_IBUF_BUFG
    SLICE_X1Y23          FDCE                                         r  I_PWM/pwmcnt_reg[2]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X1Y23          FDCE (Hold_fdce_C_D)         0.092     1.571    I_PWM/pwmcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 I_PWM/pwmcnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I_PWM/pwmcnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.509%)  route 0.174ns (45.491%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.583     1.466    I_PWM/clk_IBUF_BUFG
    SLICE_X2Y23          FDCE                                         r  I_PWM/pwmcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDCE (Prop_fdce_C_Q)         0.164     1.630 r  I_PWM/pwmcnt_reg[4]/Q
                         net (fo=7, routed)           0.174     1.805    I_PWM/pwmcnt[4]
    SLICE_X1Y23          LUT6 (Prop_lut6_I4_O)        0.045     1.850 r  I_PWM/pwmcnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.850    I_PWM/pwmcnt_0[5]
    SLICE_X1Y23          FDCE                                         r  I_PWM/pwmcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.851     1.978    I_PWM/clk_IBUF_BUFG
    SLICE_X1Y23          FDCE                                         r  I_PWM/pwmcnt_reg[5]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X1Y23          FDCE (Hold_fdce_C_D)         0.092     1.571    I_PWM/pwmcnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 I_PWM/tick_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I_PWM/tick_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.583     1.466    I_PWM/clk_IBUF_BUFG
    SLICE_X4Y22          FDCE                                         r  I_PWM/tick_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDCE (Prop_fdce_C_Q)         0.141     1.607 f  I_PWM/tick_cnt_reg[0]/Q
                         net (fo=3, routed)           0.185     1.792    I_PWM/tick_cnt_reg_n_0_[0]
    SLICE_X4Y22          LUT1 (Prop_lut1_I0_O)        0.045     1.837 r  I_PWM/tick_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.837    I_PWM/tick_cnt[0]
    SLICE_X4Y22          FDCE                                         r  I_PWM/tick_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.851     1.978    I_PWM/clk_IBUF_BUFG
    SLICE_X4Y22          FDCE                                         r  I_PWM/tick_cnt_reg[0]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X4Y22          FDCE (Hold_fdce_C_D)         0.091     1.557    I_PWM/tick_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 I_PWM/tick_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I_PWM/pwmcnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.590%)  route 0.182ns (56.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.583     1.466    I_PWM/clk_IBUF_BUFG
    SLICE_X3Y23          FDCE                                         r  I_PWM/tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  I_PWM/tick_reg/Q
                         net (fo=7, routed)           0.182     1.790    I_PWM/tick
    SLICE_X2Y23          FDCE                                         r  I_PWM/pwmcnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.851     1.978    I_PWM/clk_IBUF_BUFG
    SLICE_X2Y23          FDCE                                         r  I_PWM/pwmcnt_reg[3]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X2Y23          FDCE (Hold_fdce_C_CE)       -0.016     1.463    I_PWM/pwmcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 I_PWM/tick_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I_PWM/pwmcnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.590%)  route 0.182ns (56.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.583     1.466    I_PWM/clk_IBUF_BUFG
    SLICE_X3Y23          FDCE                                         r  I_PWM/tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  I_PWM/tick_reg/Q
                         net (fo=7, routed)           0.182     1.790    I_PWM/tick
    SLICE_X2Y23          FDCE                                         r  I_PWM/pwmcnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.851     1.978    I_PWM/clk_IBUF_BUFG
    SLICE_X2Y23          FDCE                                         r  I_PWM/pwmcnt_reg[4]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X2Y23          FDCE (Hold_fdce_C_CE)       -0.016     1.463    I_PWM/pwmcnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 I_PWM/tick_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I_PWM/tick_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.295ns (49.469%)  route 0.301ns (50.531%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.585     1.468    I_PWM/clk_IBUF_BUFG
    SLICE_X2Y22          FDCE                                         r  I_PWM/tick_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDCE (Prop_fdce_C_Q)         0.148     1.616 r  I_PWM/tick_cnt_reg[5]/Q
                         net (fo=2, routed)           0.134     1.750    I_PWM/tick_cnt_reg_n_0_[5]
    SLICE_X2Y22          LUT6 (Prop_lut6_I3_O)        0.099     1.849 f  I_PWM/tick_cnt[13]_i_2/O
                         net (fo=14, routed)          0.167     2.016    I_PWM/tick_1
    SLICE_X4Y23          LUT2 (Prop_lut2_I0_O)        0.048     2.064 r  I_PWM/tick_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     2.064    I_PWM/tick_cnt[9]
    SLICE_X4Y23          FDCE                                         r  I_PWM/tick_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.849     1.976    I_PWM/clk_IBUF_BUFG
    SLICE_X4Y23          FDCE                                         r  I_PWM/tick_cnt_reg[9]/C
                         clock pessimism             -0.478     1.498    
    SLICE_X4Y23          FDCE (Hold_fdce_C_D)         0.107     1.605    I_PWM/tick_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 I_PWM/pwmcnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I_PWM/pwmcnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.183ns (31.722%)  route 0.394ns (68.278%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.583     1.466    I_PWM/clk_IBUF_BUFG
    SLICE_X1Y23          FDCE                                         r  I_PWM/pwmcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  I_PWM/pwmcnt_reg[0]/Q
                         net (fo=8, routed)           0.394     2.001    I_PWM/pwmcnt[0]
    SLICE_X1Y23          LUT2 (Prop_lut2_I0_O)        0.042     2.043 r  I_PWM/pwmcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.043    I_PWM/pwmcnt_0[1]
    SLICE_X1Y23          FDCE                                         r  I_PWM/pwmcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.851     1.978    I_PWM/clk_IBUF_BUFG
    SLICE_X1Y23          FDCE                                         r  I_PWM/pwmcnt_reg[1]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X1Y23          FDCE (Hold_fdce_C_D)         0.107     1.573    I_PWM/pwmcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 I_PWM/tick_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I_PWM/tick_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.292ns (49.214%)  route 0.301ns (50.786%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.585     1.468    I_PWM/clk_IBUF_BUFG
    SLICE_X2Y22          FDCE                                         r  I_PWM/tick_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDCE (Prop_fdce_C_Q)         0.148     1.616 r  I_PWM/tick_cnt_reg[5]/Q
                         net (fo=2, routed)           0.134     1.750    I_PWM/tick_cnt_reg_n_0_[5]
    SLICE_X2Y22          LUT6 (Prop_lut6_I3_O)        0.099     1.849 f  I_PWM/tick_cnt[13]_i_2/O
                         net (fo=14, routed)          0.167     2.016    I_PWM/tick_1
    SLICE_X4Y23          LUT2 (Prop_lut2_I0_O)        0.045     2.061 r  I_PWM/tick_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     2.061    I_PWM/tick_cnt[6]
    SLICE_X4Y23          FDCE                                         r  I_PWM/tick_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.849     1.976    I_PWM/clk_IBUF_BUFG
    SLICE_X4Y23          FDCE                                         r  I_PWM/tick_cnt_reg[6]/C
                         clock pessimism             -0.478     1.498    
    SLICE_X4Y23          FDCE (Hold_fdce_C_D)         0.091     1.589    I_PWM/tick_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.472    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y22    I_BPStartStop/bp_prev_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y22    I_BPStartStop/state_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y23    I_PWM/pwmcnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y23    I_PWM/pwmcnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y23    I_PWM/pwmcnt_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y23    I_PWM/pwmcnt_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y23    I_PWM/pwmcnt_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y23    I_PWM/pwmcnt_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y23    I_PWM/pwmcnt_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    I_BPStartStop/bp_prev_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    I_BPStartStop/bp_prev_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    I_BPStartStop/state_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    I_BPStartStop/state_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y23    I_PWM/pwmcnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y23    I_PWM/pwmcnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y23    I_PWM/pwmcnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y23    I_PWM/pwmcnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y23    I_PWM/pwmcnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y23    I_PWM/pwmcnt_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    I_BPStartStop/bp_prev_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    I_BPStartStop/bp_prev_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    I_BPStartStop/state_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    I_BPStartStop/state_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y23    I_PWM/pwmcnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y23    I_PWM/pwmcnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y23    I_PWM/pwmcnt_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y23    I_PWM/pwmcnt_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y23    I_PWM/pwmcnt_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y23    I_PWM/pwmcnt_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sensorLeft
                            (input port)
  Destination:            motorLeft
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.898ns  (logic 5.075ns (39.349%)  route 7.823ns (60.651%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B16                                               0.000     0.000 f  sensorLeft (IN)
                         net (fo=0)                   0.000     0.000    sensorLeft
    B16                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  sensorLeft_IBUF_inst/O
                         net (fo=2, routed)           3.507     4.955    I_PWM/sensorLeft_IBUF
    SLICE_X0Y23          LUT6 (Prop_lut6_I1_O)        0.124     5.079 r  I_PWM/motorLeft_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.316     9.395    motorLeft_OBUF
    A15                  OBUF (Prop_obuf_I_O)         3.503    12.898 r  motorLeft_OBUF_inst/O
                         net (fo=0)                   0.000    12.898    motorLeft
    A15                                                               r  motorLeft (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensorLeft
                            (input port)
  Destination:            motorRight
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.006ns  (logic 5.193ns (47.183%)  route 5.813ns (52.817%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B16                                               0.000     0.000 f  sensorLeft (IN)
                         net (fo=0)                   0.000     0.000    sensorLeft
    B16                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  sensorLeft_IBUF_inst/O
                         net (fo=2, routed)           3.866     5.314    I_PWM/sensorLeft_IBUF
    SLICE_X0Y23          LUT6 (Prop_lut6_I3_O)        0.124     5.438 r  I_PWM/motorRight_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.280     5.718    I_PWM/motorRight_OBUF_inst_i_2_n_0
    SLICE_X0Y23          LUT6 (Prop_lut6_I0_O)        0.124     5.842 r  I_PWM/motorRight_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.668     7.509    motorRight_OBUF
    P17                  OBUF (Prop_obuf_I_O)         3.497    11.006 r  motorRight_OBUF_inst/O
                         net (fo=0)                   0.000    11.006    motorRight
    P17                                                               r  motorRight (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sensorRight
                            (input port)
  Destination:            motorRight
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.332ns  (logic 1.470ns (63.054%)  route 0.861ns (36.946%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  sensorRight (IN)
                         net (fo=0)                   0.000     0.000    sensorRight
    P18                  IBUF (Prop_ibuf_I_O)         0.227     0.227 f  sensorRight_IBUF_inst/O
                         net (fo=2, routed)           0.529     0.756    I_PWM/sensorRight_IBUF
    SLICE_X0Y23          LUT6 (Prop_lut6_I5_O)        0.045     0.801 r  I_PWM/motorRight_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.333     1.134    motorRight_OBUF
    P17                  OBUF (Prop_obuf_I_O)         1.198     2.332 r  motorRight_OBUF_inst/O
                         net (fo=0)                   0.000     2.332    motorRight
    P17                                                               r  motorRight (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensorRight
                            (input port)
  Destination:            motorLeft
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.515ns  (logic 1.521ns (43.285%)  route 1.993ns (56.715%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  sensorRight (IN)
                         net (fo=0)                   0.000     0.000    sensorRight
    P18                  IBUF (Prop_ibuf_I_O)         0.227     0.227 f  sensorRight_IBUF_inst/O
                         net (fo=2, routed)           0.461     0.688    I_PWM/sensorRight_IBUF
    SLICE_X0Y23          LUT6 (Prop_lut6_I3_O)        0.045     0.733 r  I_PWM/motorLeft_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.146     0.879    I_PWM/motorLeft_OBUF_inst_i_3_n_0
    SLICE_X0Y23          LUT6 (Prop_lut6_I2_O)        0.045     0.924 r  I_PWM/motorLeft_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.386     2.311    motorLeft_OBUF
    A15                  OBUF (Prop_obuf_I_O)         1.204     3.515 r  motorLeft_OBUF_inst/O
                         net (fo=0)                   0.000     3.515    motorLeft
    A15                                                               r  motorLeft (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 I_PWM/pwmcnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorLeft
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.742ns  (logic 4.575ns (42.589%)  route 6.167ns (57.411%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.620     5.141    I_PWM/clk_IBUF_BUFG
    SLICE_X1Y23          FDCE                                         r  I_PWM/pwmcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.419     5.560 f  I_PWM/pwmcnt_reg[1]/Q
                         net (fo=7, routed)           0.860     6.420    I_PWM/pwmcnt[1]
    SLICE_X2Y23          LUT5 (Prop_lut5_I4_O)        0.325     6.745 r  I_PWM/motorLeft_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.991     7.736    I_PWM/motorLeft_OBUF_inst_i_2_n_0
    SLICE_X0Y23          LUT6 (Prop_lut6_I0_O)        0.328     8.064 r  I_PWM/motorLeft_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.316    12.381    motorLeft_OBUF
    A15                  OBUF (Prop_obuf_I_O)         3.503    15.884 r  motorLeft_OBUF_inst/O
                         net (fo=0)                   0.000    15.884    motorLeft
    A15                                                               r  motorLeft (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I_PWM/pwmcnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorRight
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.905ns  (logic 4.569ns (57.794%)  route 3.336ns (42.206%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.620     5.141    I_PWM/clk_IBUF_BUFG
    SLICE_X1Y23          FDCE                                         r  I_PWM/pwmcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.419     5.560 f  I_PWM/pwmcnt_reg[1]/Q
                         net (fo=7, routed)           0.860     6.420    I_PWM/pwmcnt[1]
    SLICE_X2Y23          LUT5 (Prop_lut5_I4_O)        0.325     6.745 r  I_PWM/motorLeft_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.809     7.554    I_PWM/motorLeft_OBUF_inst_i_2_n_0
    SLICE_X0Y23          LUT6 (Prop_lut6_I2_O)        0.328     7.882 r  I_PWM/motorRight_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.668     9.550    motorRight_OBUF
    P17                  OBUF (Prop_obuf_I_O)         3.497    13.046 r  motorRight_OBUF_inst/O
                         net (fo=0)                   0.000    13.046    motorRight
    P17                                                               r  motorRight (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 I_PWM/pwmcnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorRight
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.786ns  (logic 1.384ns (77.501%)  route 0.402ns (22.499%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.583     1.466    I_PWM/clk_IBUF_BUFG
    SLICE_X1Y23          FDCE                                         r  I_PWM/pwmcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.141     1.607 f  I_PWM/pwmcnt_reg[5]/Q
                         net (fo=5, routed)           0.069     1.676    I_PWM/pwmcnt[5]
    SLICE_X0Y23          LUT6 (Prop_lut6_I1_O)        0.045     1.721 r  I_PWM/motorRight_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.333     2.054    motorRight_OBUF
    P17                  OBUF (Prop_obuf_I_O)         1.198     3.252 r  motorRight_OBUF_inst/O
                         net (fo=0)                   0.000     3.252    motorRight
    P17                                                               r  motorRight (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I_PWM/pwmcnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorLeft
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.857ns  (logic 1.390ns (48.660%)  route 1.467ns (51.340%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.583     1.466    I_PWM/clk_IBUF_BUFG
    SLICE_X1Y23          FDCE                                         r  I_PWM/pwmcnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.141     1.607 f  I_PWM/pwmcnt_reg[6]/Q
                         net (fo=5, routed)           0.080     1.688    I_PWM/pwmcnt[6]
    SLICE_X0Y23          LUT6 (Prop_lut6_I3_O)        0.045     1.733 r  I_PWM/motorLeft_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.386     3.119    motorLeft_OBUF
    A15                  OBUF (Prop_obuf_I_O)         1.204     4.323 r  motorLeft_OBUF_inst/O
                         net (fo=0)                   0.000     4.323    motorLeft
    A15                                                               r  motorLeft (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            I_PWM/tick_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.500ns  (logic 1.454ns (41.532%)  route 2.047ns (58.468%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  reset_IBUF_inst/O
                         net (fo=24, routed)          2.047     3.500    I_PWM/AR[0]
    SLICE_X4Y22          FDCE                                         f  I_PWM/tick_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.503     4.844    I_PWM/clk_IBUF_BUFG
    SLICE_X4Y22          FDCE                                         r  I_PWM/tick_cnt_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            I_PWM/tick_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.500ns  (logic 1.454ns (41.532%)  route 2.047ns (58.468%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  reset_IBUF_inst/O
                         net (fo=24, routed)          2.047     3.500    I_PWM/AR[0]
    SLICE_X4Y22          FDCE                                         f  I_PWM/tick_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.503     4.844    I_PWM/clk_IBUF_BUFG
    SLICE_X4Y22          FDCE                                         r  I_PWM/tick_cnt_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            I_PWM/tick_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.360ns  (logic 1.454ns (43.261%)  route 1.907ns (56.739%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  reset_IBUF_inst/O
                         net (fo=24, routed)          1.907     3.360    I_PWM/AR[0]
    SLICE_X4Y23          FDCE                                         f  I_PWM/tick_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.502     4.843    I_PWM/clk_IBUF_BUFG
    SLICE_X4Y23          FDCE                                         r  I_PWM/tick_cnt_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            I_PWM/tick_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.360ns  (logic 1.454ns (43.261%)  route 1.907ns (56.739%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  reset_IBUF_inst/O
                         net (fo=24, routed)          1.907     3.360    I_PWM/AR[0]
    SLICE_X4Y23          FDCE                                         f  I_PWM/tick_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.502     4.843    I_PWM/clk_IBUF_BUFG
    SLICE_X4Y23          FDCE                                         r  I_PWM/tick_cnt_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            I_PWM/tick_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.360ns  (logic 1.454ns (43.261%)  route 1.907ns (56.739%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  reset_IBUF_inst/O
                         net (fo=24, routed)          1.907     3.360    I_PWM/AR[0]
    SLICE_X4Y23          FDCE                                         f  I_PWM/tick_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.502     4.843    I_PWM/clk_IBUF_BUFG
    SLICE_X4Y23          FDCE                                         r  I_PWM/tick_cnt_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            I_PWM/tick_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.360ns  (logic 1.454ns (43.261%)  route 1.907ns (56.739%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  reset_IBUF_inst/O
                         net (fo=24, routed)          1.907     3.360    I_PWM/AR[0]
    SLICE_X4Y23          FDCE                                         f  I_PWM/tick_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.502     4.843    I_PWM/clk_IBUF_BUFG
    SLICE_X4Y23          FDCE                                         r  I_PWM/tick_cnt_reg[9]/C

Slack:                    inf
  Source:                 ButtonStart
                            (input port)
  Destination:            I_BPStartStop/state_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.179ns  (logic 1.565ns (49.243%)  route 1.613ns (50.757%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  ButtonStart (IN)
                         net (fo=0)                   0.000     0.000    ButtonStart
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  ButtonStart_IBUF_inst/O
                         net (fo=2, routed)           1.613     3.055    I_BPStartStop/ButtonStart_IBUF
    SLICE_X0Y22          LUT3 (Prop_lut3_I1_O)        0.124     3.179 r  I_BPStartStop/state_i_1/O
                         net (fo=1, routed)           0.000     3.179    I_BPStartStop/state_i_1_n_0
    SLICE_X0Y22          FDCE                                         r  I_BPStartStop/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.505     4.846    I_BPStartStop/clk_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  I_BPStartStop/state_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            I_PWM/tick_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.152ns  (logic 1.454ns (46.124%)  route 1.698ns (53.876%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  reset_IBUF_inst/O
                         net (fo=24, routed)          1.698     3.152    I_PWM/AR[0]
    SLICE_X2Y24          FDCE                                         f  I_PWM/tick_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.502     4.843    I_PWM/clk_IBUF_BUFG
    SLICE_X2Y24          FDCE                                         r  I_PWM/tick_cnt_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            I_PWM/tick_cnt_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.152ns  (logic 1.454ns (46.124%)  route 1.698ns (53.876%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  reset_IBUF_inst/O
                         net (fo=24, routed)          1.698     3.152    I_PWM/AR[0]
    SLICE_X2Y24          FDCE                                         f  I_PWM/tick_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.502     4.843    I_PWM/clk_IBUF_BUFG
    SLICE_X2Y24          FDCE                                         r  I_PWM/tick_cnt_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            I_PWM/tick_cnt_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.152ns  (logic 1.454ns (46.124%)  route 1.698ns (53.876%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  reset_IBUF_inst/O
                         net (fo=24, routed)          1.698     3.152    I_PWM/AR[0]
    SLICE_X2Y24          FDCE                                         f  I_PWM/tick_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.502     4.843    I_PWM/clk_IBUF_BUFG
    SLICE_X2Y24          FDCE                                         r  I_PWM/tick_cnt_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ButtonStart
                            (input port)
  Destination:            I_BPStartStop/bp_prev_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.679ns  (logic 0.210ns (30.866%)  route 0.469ns (69.134%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  ButtonStart (IN)
                         net (fo=0)                   0.000     0.000    ButtonStart
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  ButtonStart_IBUF_inst/O
                         net (fo=2, routed)           0.469     0.679    I_BPStartStop/ButtonStart_IBUF
    SLICE_X0Y22          FDCE                                         r  I_BPStartStop/bp_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.853     1.980    I_BPStartStop/clk_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  I_BPStartStop/bp_prev_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            I_PWM/tick_cnt_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.778ns  (logic 0.222ns (28.518%)  route 0.556ns (71.482%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  reset_IBUF_inst/O
                         net (fo=24, routed)          0.556     0.778    I_PWM/AR[0]
    SLICE_X2Y22          FDCE                                         f  I_PWM/tick_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.853     1.980    I_PWM/clk_IBUF_BUFG
    SLICE_X2Y22          FDCE                                         r  I_PWM/tick_cnt_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            I_PWM/tick_cnt_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.778ns  (logic 0.222ns (28.518%)  route 0.556ns (71.482%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  reset_IBUF_inst/O
                         net (fo=24, routed)          0.556     0.778    I_PWM/AR[0]
    SLICE_X2Y22          FDCE                                         f  I_PWM/tick_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.853     1.980    I_PWM/clk_IBUF_BUFG
    SLICE_X2Y22          FDCE                                         r  I_PWM/tick_cnt_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            I_PWM/tick_cnt_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.778ns  (logic 0.222ns (28.518%)  route 0.556ns (71.482%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  reset_IBUF_inst/O
                         net (fo=24, routed)          0.556     0.778    I_PWM/AR[0]
    SLICE_X2Y22          FDCE                                         f  I_PWM/tick_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.853     1.980    I_PWM/clk_IBUF_BUFG
    SLICE_X2Y22          FDCE                                         r  I_PWM/tick_cnt_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            I_PWM/tick_cnt_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.778ns  (logic 0.222ns (28.518%)  route 0.556ns (71.482%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  reset_IBUF_inst/O
                         net (fo=24, routed)          0.556     0.778    I_PWM/AR[0]
    SLICE_X2Y22          FDCE                                         f  I_PWM/tick_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.853     1.980    I_PWM/clk_IBUF_BUFG
    SLICE_X2Y22          FDCE                                         r  I_PWM/tick_cnt_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            I_BPStartStop/bp_prev_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.807ns  (logic 0.222ns (27.482%)  route 0.585ns (72.518%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  reset_IBUF_inst/O
                         net (fo=24, routed)          0.585     0.807    I_BPStartStop/reset_IBUF
    SLICE_X0Y22          FDCE                                         f  I_BPStartStop/bp_prev_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.853     1.980    I_BPStartStop/clk_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  I_BPStartStop/bp_prev_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            I_BPStartStop/state_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.807ns  (logic 0.222ns (27.482%)  route 0.585ns (72.518%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  reset_IBUF_inst/O
                         net (fo=24, routed)          0.585     0.807    I_BPStartStop/reset_IBUF
    SLICE_X0Y22          FDCE                                         f  I_BPStartStop/state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.853     1.980    I_BPStartStop/clk_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  I_BPStartStop/state_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            I_PWM/pwmcnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.858ns  (logic 0.222ns (25.867%)  route 0.636ns (74.133%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  reset_IBUF_inst/O
                         net (fo=24, routed)          0.636     0.858    I_PWM/AR[0]
    SLICE_X1Y23          FDCE                                         f  I_PWM/pwmcnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.851     1.978    I_PWM/clk_IBUF_BUFG
    SLICE_X1Y23          FDCE                                         r  I_PWM/pwmcnt_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            I_PWM/pwmcnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.858ns  (logic 0.222ns (25.867%)  route 0.636ns (74.133%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  reset_IBUF_inst/O
                         net (fo=24, routed)          0.636     0.858    I_PWM/AR[0]
    SLICE_X1Y23          FDCE                                         f  I_PWM/pwmcnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.851     1.978    I_PWM/clk_IBUF_BUFG
    SLICE_X1Y23          FDCE                                         r  I_PWM/pwmcnt_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            I_PWM/pwmcnt_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.858ns  (logic 0.222ns (25.867%)  route 0.636ns (74.133%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  reset_IBUF_inst/O
                         net (fo=24, routed)          0.636     0.858    I_PWM/AR[0]
    SLICE_X1Y23          FDCE                                         f  I_PWM/pwmcnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.851     1.978    I_PWM/clk_IBUF_BUFG
    SLICE_X1Y23          FDCE                                         r  I_PWM/pwmcnt_reg[2]/C





