--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

d:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml Top_OExp04_IP2CPU.twx Top_OExp04_IP2CPU.ncd -o
Top_OExp04_IP2CPU.twr Top_OExp04_IP2CPU.pcf -ucf SOC-Sword.ucf

Design file:              Top_OExp04_IP2CPU.ncd
Physical constraint file: Top_OExp04_IP2CPU.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5103 paths analyzed, 501 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.526ns.
--------------------------------------------------------------------------------

Paths for end point U6/P7SEG/sh_clk (SLICE_X43Y112.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U6/P7SEG/sh_clk (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.982ns (Levels of Logic = 0)
  Clock Path Skew:      -0.509ns (0.994 - 1.503)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U6/P7SEG/sh_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y34.AQ      Tcko                  0.223   rst
                                                       U9/rst
    SLICE_X43Y112.SR     net (fanout=234)      3.547   rst
    SLICE_X43Y112.CLK    Trck                  0.212   U6/P7SEG/sh_clk
                                                       U6/P7SEG/sh_clk
    -------------------------------------------------  ---------------------------
    Total                                      3.982ns (0.435ns logic, 3.547ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------

Paths for end point U6/P7SEG/S_0_1 (SLICE_X27Y69.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U6/P7SEG/S_0_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.595ns (Levels of Logic = 1)
  Clock Path Skew:      -0.338ns (0.993 - 1.331)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U6/P7SEG/S_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y34.AQ      Tcko                  0.223   rst
                                                       U9/rst
    SLICE_X27Y69.A5      net (fanout=234)      2.902   rst
    SLICE_X27Y69.A       Tilo                  0.043   U6/P7SEG/S_0_1
                                                       U6/P7SEG/rst_inv1_INV_0
    SLICE_X27Y69.CE      net (fanout=3)        0.226   U6/P7SEG/rst_inv
    SLICE_X27Y69.CLK     Tceck                 0.201   U6/P7SEG/S_0_1
                                                       U6/P7SEG/S_0_1
    -------------------------------------------------  ---------------------------
    Total                                      3.595ns (0.467ns logic, 3.128ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------

Paths for end point U6/P7SEG/S_0 (SLICE_X29Y69.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U6/P7SEG/S_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.585ns (Levels of Logic = 1)
  Clock Path Skew:      -0.339ns (0.992 - 1.331)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U6/P7SEG/S_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y34.AQ      Tcko                  0.223   rst
                                                       U9/rst
    SLICE_X27Y69.A5      net (fanout=234)      2.902   rst
    SLICE_X27Y69.A       Tilo                  0.043   U6/P7SEG/S_0_1
                                                       U6/P7SEG/rst_inv1_INV_0
    SLICE_X29Y69.CE      net (fanout=3)        0.216   U6/P7SEG/rst_inv
    SLICE_X29Y69.CLK     Tceck                 0.201   U6/P7SEG/S<1>
                                                       U6/P7SEG/S_0
    -------------------------------------------------  ---------------------------
    Total                                      3.585ns (0.467ns logic, 3.118ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U6/P7SEG/sh_clk_1 (SLICE_X31Y70.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.158ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/P7SEG/Go_0 (FF)
  Destination:          U6/P7SEG/sh_clk_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.169ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/P7SEG/Go_0 to U6/P7SEG/sh_clk_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y70.AQ      Tcko                  0.100   U6/P7SEG/Go<1>
                                                       U6/P7SEG/Go_0
    SLICE_X31Y70.A5      net (fanout=5)        0.101   U6/P7SEG/Go<0>
    SLICE_X31Y70.CLK     Tah         (-Th)     0.032   U6/P7SEG/sh_clk_1
                                                       U6/P7SEG/state[1]_GND_13_o_Select_19_o1
                                                       U6/P7SEG/sh_clk_1
    -------------------------------------------------  ---------------------------
    Total                                      0.169ns (0.068ns logic, 0.101ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Paths for end point U6/P7SEG/sh_clk_1 (SLICE_X31Y70.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.171ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/P7SEG/state_FSM_FFd1 (FF)
  Destination:          U6/P7SEG/sh_clk_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.183ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.068 - 0.056)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/P7SEG/state_FSM_FFd1 to U6/P7SEG/sh_clk_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y70.DQ      Tcko                  0.100   U6/P7SEG/state_FSM_FFd1
                                                       U6/P7SEG/state_FSM_FFd1
    SLICE_X31Y70.A6      net (fanout=5)        0.115   U6/P7SEG/state_FSM_FFd1
    SLICE_X31Y70.CLK     Tah         (-Th)     0.032   U6/P7SEG/sh_clk_1
                                                       U6/P7SEG/state[1]_GND_13_o_Select_19_o1
                                                       U6/P7SEG/sh_clk_1
    -------------------------------------------------  ---------------------------
    Total                                      0.183ns (0.068ns logic, 0.115ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Paths for end point U6/P7SEG/state_FSM_FFd1 (SLICE_X29Y70.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.173ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/P7SEG/Go_0 (FF)
  Destination:          U6/P7SEG/state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.185ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.068 - 0.056)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/P7SEG/Go_0 to U6/P7SEG/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y70.AQ      Tcko                  0.100   U6/P7SEG/Go<1>
                                                       U6/P7SEG/Go_0
    SLICE_X29Y70.D6      net (fanout=5)        0.118   U6/P7SEG/Go<0>
    SLICE_X29Y70.CLK     Tah         (-Th)     0.033   U6/P7SEG/state_FSM_FFd1
                                                       U6/P7SEG/state_FSM_FFd1-In1
                                                       U6/P7SEG/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.185ns (0.067ns logic, 0.118ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X2Y9.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X2Y9.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X2Y9.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    4.526|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5103 paths, 0 nets, and 649 connections

Design statistics:
   Minimum period:   4.526ns{1}   (Maximum frequency: 220.946MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Mar 27 11:05:17 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 791 MB



