Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: divider.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "divider.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "divider"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : divider
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3607 - Unit work/divider is now defined in a different file.  It was defined in "/home/ise/VirtualBox/Div4bLogic/Div4bLogic.vhd", and is now defined in "C:/Users/David/Documents/LabsFPGADigital/LabFPGA3/Div4bLogic/Div4bLogic.vhd".
WARNING:HDLParsers:3607 - Unit work/divider/Behavioral is now defined in a different file.  It was defined in "/home/ise/VirtualBox/Div4bLogic/Div4bLogic.vhd", and is now defined in "C:/Users/David/Documents/LabsFPGADigital/LabFPGA3/Div4bLogic/Div4bLogic.vhd".
Compiling vhdl file "C:/Users/David/Documents/LabsFPGADigital/LabFPGA3/Div4bLogic/Div4bLogic.vhd" in Library work.
Entity <divider> compiled.
Entity <divider> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <divider> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <divider> in library <work> (Architecture <behavioral>).
WARNING:Xst:1748 - "C:/Users/David/Documents/LabsFPGADigital/LabFPGA3/Div4bLogic/Div4bLogic.vhd" line 48: VHDL Assertion Statement with non constant condition is ignored.
Entity <divider> analyzed. Unit <divider> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <divider>.
    Related source file is "C:/Users/David/Documents/LabsFPGADigital/LabFPGA3/Div4bLogic/Div4bLogic.vhd".
WARNING:Xst:737 - Found 4-bit latch for signal <result_low>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 4-bit latch for signal <result_high>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 4-bit comparator greatequal for signal <quotient_3$cmp_ge0000> created at line 59.
    Found 4-bit comparator greatequal for signal <remainder_2$cmp_ge0000> created at line 59.
    Found 4-bit comparator greatequal for signal <remainder_2$cmp_ge0001> created at line 59.
    Found 4-bit comparator greatequal for signal <remainder_3$cmp_ge0000> created at line 59.
    Found 4-bit subtractor for signal <remainder_3$sub0000> created at line 60.
    Found 4-bit subtractor for signal <remainder_3$sub0001> created at line 60.
    Found 4-bit subtractor for signal <remainder_3$sub0002> created at line 60.
    Found 4-bit subtractor for signal <remainder_3$sub0003> created at line 60.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <divider> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 4-bit subtractor                                      : 4
# Latches                                              : 2
 4-bit latch                                           : 2
# Comparators                                          : 4
 4-bit comparator greatequal                           : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 3-bit subtractor                                      : 3
 4-bit subtractor                                      : 1
# Latches                                              : 2
 4-bit latch                                           : 2
# Comparators                                          : 4
 4-bit comparator greatequal                           : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <divider> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block divider, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : divider.ngr
Top Level Output File Name         : divider
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 17

Cell Usage :
# BELS                             : 26
#      GND                         : 1
#      LUT3                        : 8
#      LUT4                        : 14
#      MUXF5                       : 3
# FlipFlops/Latches                : 8
#      LD                          : 8
# IO Buffers                       : 17
#      IBUF                        : 8
#      OBUF                        : 9
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                       13  out of    960     1%  
 Number of 4 input LUTs:                 22  out of   1920     1%  
 Number of IOs:                          17
 Number of bonded IOBs:                  17  out of     83    20%  
    IOB Flip Flops:                       8

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------+------------------------+-------+
Clock Signal                             | Clock buffer(FF name)  | Load  |
-----------------------------------------+------------------------+-------+
result_low_not0001(result_low_not00011:O)| NONE(*)(result_high_0) | 8     |
-----------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: 15.748ns
   Maximum output required time after clock: 4.114ns
   Maximum combinational path delay: 6.149ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'result_low_not0001'
  Total number of paths / destination ports: 1311 / 8
-------------------------------------------------------------------------
Offset:              15.748ns (Levels of Logic = 14)
  Source:            operandb<1> (PAD)
  Destination:       result_low_0 (LATCH)
  Destination Clock: result_low_not0001 falling

  Data Path: operandb<1> to result_low_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.106   0.849  operandb_1_IBUF (operandb_1_IBUF)
     LUT4:I0->O            1   0.612   0.000  quotient_3_cmp_ge0000111 (quotient_3_cmp_ge000011)
     MUXF5:I0->O           2   0.278   0.532  quotient_3_cmp_ge000011_f5 (quotient_3_cmp_ge0000)
     LUT3:I0->O            3   0.612   0.603  remainder_0_mux00001 (remainder_0_mux0000)
     LUT4:I0->O            1   0.612   0.387  remainder_2_cmp_ge00002 (remainder_2_cmp_ge00001)
     LUT3:I2->O            2   0.612   0.532  remainder_2_cmp_ge00001 (remainder_2_cmp_ge0000)
     LUT3:I0->O            3   0.612   0.603  remainder_0_mux00011 (remainder_0_mux0001)
     LUT4:I0->O            2   0.612   0.449  remainder_2_cmp_ge00012 (Msub_remainder_3_sub0002_Madd_cy<1>)
     LUT4:I1->O            4   0.612   0.651  remainder_2_cmp_ge00011 (remainder_2_cmp_ge0001)
     LUT3:I0->O            3   0.612   0.603  remainder_0_mux00021 (remainder_0_mux0002)
     LUT4:I0->O            3   0.612   0.481  remainder_3_cmp_ge00002 (Msub_remainder_3_sub0003_cy<1>)
     LUT3:I2->O            2   0.612   0.410  remainder_3_cmp_ge00001_SW0 (N16)
     LUT3:I2->O            4   0.612   0.651  remainder_3_cmp_ge00001 (remainder_3_cmp_ge0000)
     LUT3:I0->O            1   0.612   0.000  remainder_0_mux00031 (remainder_0_mux0003)
     LD:D                      0.268          result_low_0
    ----------------------------------------
    Total                     15.748ns (8.996ns logic, 6.752ns route)
                                       (57.1% logic, 42.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'result_low_not0001'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.114ns (Levels of Logic = 1)
  Source:            result_low_3 (LATCH)
  Destination:       result_low<3> (PAD)
  Source Clock:      result_low_not0001 falling

  Data Path: result_low_3 to result_low<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.588   0.357  result_low_3 (result_low_3)
     OBUF:I->O                 3.169          result_low_3_OBUF (result_low<3>)
    ----------------------------------------
    Total                      4.114ns (3.757ns logic, 0.357ns route)
                                       (91.3% logic, 8.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Delay:               6.149ns (Levels of Logic = 3)
  Source:            operandb<0> (PAD)
  Destination:       errorsig (PAD)

  Data Path: operandb<0> to errorsig
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            13   1.106   0.905  operandb_0_IBUF (operandb_0_IBUF)
     LUT4:I1->O            1   0.612   0.357  errorsig_cmp_eq00001 (errorsig_OBUF)
     OBUF:I->O                 3.169          errorsig_OBUF (errorsig)
    ----------------------------------------
    Total                      6.149ns (4.887ns logic, 1.262ns route)
                                       (79.5% logic, 20.5% route)

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 3.68 secs
 
--> 

Total memory usage is 4515496 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    1 (   0 filtered)

