diff --git a/arch/arm/boot/dts/am335x-bone-common-univ.dtsi b/arch/arm/boot/dts/am335x-bone-common-univ.dtsi
index 72b9d85e1d6f..aec2cecbdb3a 100644
--- a/arch/arm/boot/dts/am335x-bone-common-univ.dtsi
+++ b/arch/arm/boot/dts/am335x-bone-common-univ.dtsi
@@ -602,7 +602,7 @@ BONE_PIN(P9_91, pruout, P9_91(PIN_OUTPUT_PULLDOWN | INPUT_EN | MUX_MODE5))
 	BONE_PIN(P9_91, pruin, P9_91(PIN_INPUT | MUX_MODE6))
 
 	/* P9_42 (ZCZ ball C18) eCAP0_in_PWM0_out (gpio0_7) */
-	BONE_PIN(P9_42, default, P9_42(PIN_OUTPUT_PULLDOWN | INPUT_EN | MUX_MODE7))
+	BONE_PIN(P9_42, default, P9_42(PIN_INPUT | MUX_MODE3))
 	BONE_PIN(P9_42, gpio, P9_42(PIN_OUTPUT | INPUT_EN | MUX_MODE7))
 	BONE_PIN(P9_42, gpio_pu, P9_42(PIN_OUTPUT_PULLUP | INPUT_EN | MUX_MODE7))
 	BONE_PIN(P9_42, gpio_pd, P9_42(PIN_OUTPUT_PULLDOWN | INPUT_EN | MUX_MODE7))
@@ -614,7 +614,7 @@ BONE_PIN(P9_42, spi_sclk, P9_42(PIN_INPUT_PULLUP | MUX_MODE4))
 
 	/* P9_42.1 */
 	/* P9_92 (ZCZ ball B12) mcasp0_aclkr (gpio3_18) */
-	BONE_PIN(P9_92, default, P9_92(PIN_OUTPUT_PULLDOWN | INPUT_EN | MUX_MODE7))
+	BONE_PIN(P9_92, default, P9_92(PIN_INPUT | MUX_MODE6))
 	BONE_PIN(P9_92, gpio, P9_92(PIN_OUTPUT | INPUT_EN | MUX_MODE7))
 	BONE_PIN(P9_92, gpio_pu, P9_92(PIN_OUTPUT_PULLUP | INPUT_EN | MUX_MODE7))
 	BONE_PIN(P9_92, gpio_pd, P9_92(PIN_OUTPUT_PULLDOWN | INPUT_EN | MUX_MODE7))
diff --git a/arch/arm/boot/dts/am33xx-clocks.dtsi b/arch/arm/boot/dts/am33xx-clocks.dtsi
index dced92a8970e..3d37b1051d52 100644
--- a/arch/arm/boot/dts/am33xx-clocks.dtsi
+++ b/arch/arm/boot/dts/am33xx-clocks.dtsi
@@ -99,6 +99,7 @@ ehrpwm0_tbclk: ehrpwm0_tbclk@44e10664 {
 		clocks = <&l4ls_gclk>;
 		ti,bit-shift = <0>;
 		reg = <0x0664>;
+		ti,set-bit-to-disable;
 	};
 
 	ehrpwm1_tbclk: ehrpwm1_tbclk@44e10664 {
@@ -107,6 +108,7 @@ ehrpwm1_tbclk: ehrpwm1_tbclk@44e10664 {
 		clocks = <&l4ls_gclk>;
 		ti,bit-shift = <1>;
 		reg = <0x0664>;
+		ti,set-bit-to-disable;
 	};
 
 	ehrpwm2_tbclk: ehrpwm2_tbclk@44e10664 {
@@ -115,6 +117,7 @@ ehrpwm2_tbclk: ehrpwm2_tbclk@44e10664 {
 		clocks = <&l4ls_gclk>;
 		ti,bit-shift = <2>;
 		reg = <0x0664>;
+		ti,set-bit-to-disable;
 	};
 };
 &prcm_clocks {
diff --git a/arch/arm/boot/dts/am33xx-l4.dtsi b/arch/arm/boot/dts/am33xx-l4.dtsi
index ee95d6b70556..2e5c883b64fa 100644
--- a/arch/arm/boot/dts/am33xx-l4.dtsi
+++ b/arch/arm/boot/dts/am33xx-l4.dtsi
@@ -848,6 +848,9 @@ pruss: pruss@0 {
 				#address-cells = <1>;
 				#size-cells = <1>;
 				ranges;
+				/* 0 and 1 are fixed for PRU-initiated DMAs, see TRM ... */
+				dmas = <&edma 0 2>, <&edma 1 2>;
+				dma-names = "prucpy0", "prucpy1";
 
 				pruss_mem: memories@0 {
 					reg = <0x0 0x2000>,
@@ -904,13 +907,13 @@ pruss_mii_rt: mii-rt@32000 {
 				pruss_intc: interrupt-controller@20000 {
 					compatible = "ti,pruss-intc";
 					reg = <0x20000 0x2000>;
-					interrupts = <20>, <21>, <22>, <23>, <24>, <25>, <26>, <27>;
+					interrupts = <20>, <21>, <22>, <23>, <24>, <25>;
 					interrupt-names = "host_intr0", "host_intr1",
 							  "host_intr2", "host_intr3",
-							  "host_intr4", "host_intr5",
-							  "host_intr6", "host_intr7";
+							  "host_intr4", "host_intr5";
 					interrupt-controller;
 					#interrupt-cells = <3>;
+					ti,irqs-reserved = /bits/ 8 <0xC0>; /* BIT(7,8) */
 				};
 
 				pru0: pru@34000 {
@@ -2067,6 +2070,7 @@ epwmss0: epwmss@0 {
 				#size-cells = <1>;
 				status = "disabled";
 				ranges = <0 0 0x1000>;
+				ti,no-idle;
 
 				ecap0: pwm@100 {
 					compatible = "ti,am3352-ecap";
@@ -2124,6 +2128,7 @@ epwmss1: epwmss@0 {
 				#size-cells = <1>;
 				status = "disabled";
 				ranges = <0 0 0x1000>;
+				ti,no-idle;
 
 				ecap1: pwm@100 {
 					compatible = "ti,am3352-ecap";
@@ -2181,6 +2186,7 @@ epwmss2: epwmss@0 {
 				#size-cells = <1>;
 				status = "disabled";
 				ranges = <0 0 0x1000>;
+				ti,no-idle;
 
 				ecap2: pwm@100 {
 					compatible = "ti,am3352-ecap";
diff --git a/arch/arm/boot/dts/am33xx.dtsi b/arch/arm/boot/dts/am33xx.dtsi
index 92fe2b900aa1..1aa182464aeb 100644
--- a/arch/arm/boot/dts/am33xx.dtsi
+++ b/arch/arm/boot/dts/am33xx.dtsi
@@ -239,6 +239,7 @@ edma: dma@0 {
 					   <&edma_tptc2 0>;
 
 				ti,edma-memcpy-channels = <20 21>;
+				ti,edma-reserved-slot-ranges = <0 2>, <14 2>, <38 2>, <62 2>;
 			};
 		};
 
