# -FIFO-Memory-Design-using-Verilog
Four deep FIFO Design with 8 bit data width is divided into different sub modules.A FIFO module is divided into memory array, read module, write module and signal status.Technologies used: Verilog(for Design module and Testbench), Synopsys VCS, EDA playground
