
---------- Begin Simulation Statistics ----------
final_tick                                26637362500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    373                       # Simulator instruction rate (inst/s)
host_mem_usage                                9963712                       # Number of bytes of host memory used
host_op_rate                                      381                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 42708.33                       # Real time elapsed on the host
host_tick_rate                                 455900                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    15920258                       # Number of instructions simulated
sim_ops                                      16284107                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.019471                       # Number of seconds simulated
sim_ticks                                 19470723125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.557128                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  760051                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               779083                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                961                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4730                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            770387                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               5626                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            6704                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1078                       # Number of indirect misses.
system.cpu.branchPred.lookups                  814546                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   13262                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1039                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4810233                       # Number of instructions committed
system.cpu.committedOps                       4876958                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.366018                       # CPI: cycles per instruction
system.cpu.discardedOps                         14074                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2440075                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            137961                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1504585                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         4826285                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.297087                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      961                       # number of quiesce instructions executed
system.cpu.numCycles                         16191333                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       961                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3190153     65.41%     65.41% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1995      0.04%     65.45% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::MemRead                 152135      3.12%     68.57% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1532675     31.43%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4876958                       # Class of committed instruction
system.cpu.quiesceCycles                     14961824                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        11365048                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          936                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1429441                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  26637362500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  26637362500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  26637362500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  26637362500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              457665                       # Transaction distribution
system.membus.trans_dist::ReadResp             458425                       # Transaction distribution
system.membus.trans_dist::WriteReq             265504                       # Transaction distribution
system.membus.trans_dist::WriteResp            265504                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          528                       # Transaction distribution
system.membus.trans_dist::WriteClean               10                       # Transaction distribution
system.membus.trans_dist::CleanEvict              385                       # Transaction distribution
system.membus.trans_dist::ReadExReq               307                       # Transaction distribution
system.membus.trans_dist::ReadExResp              308                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            186                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           574                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       713728                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        713728                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          403                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          403                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           37                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         3844                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1430074                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        15038                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1448993                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1427456                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1427456                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2876852                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        11904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        11904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         7688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        89792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        21142                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       119710                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     45678592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     45678592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                45810206                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2152077                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000007                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.002640                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2152062    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      15      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2152077                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3625079021                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            19039500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              363531                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3888250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  26637362500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           15453765                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2783266545                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             14.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy             931500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26637362500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  26637362500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  26637362500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  26637362500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       514048                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       514048                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       920927                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       920927                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         9758                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        15038                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2854912                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2854912                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      2869950                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15334                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        21142                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     45678592                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     45678592                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     45699734                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         4865926500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             25.0                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   3873674539                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2463071000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         12.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  26637362500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  26637362500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  26637362500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  26637362500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  26637362500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  26637362500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  26637362500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  26637362500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  26637362500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  26637362500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  26637362500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       456704                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       456704                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       257024                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       257024                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1427456                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1427456                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     45678592                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     45678592                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       878325                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       878325    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       878325                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2041543750                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2540544000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         13.0                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  26637362500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  26637362500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  26637362500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  26637362500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  26637362500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30408704                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16449536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     46858240                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17301504                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     29229056                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     46530560                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7602176                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       514048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8116224                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4325376                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       913408                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5238784                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1561765519                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    844834365                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2406599883                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    888590726                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1501179787                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2389770513                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2450356245                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2346014152                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4796370397                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  26637362500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  26637362500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  26637362500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  26637362500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26637362500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26637362500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  26637362500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  26637362500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  26637362500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  26637362500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  26637362500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26637362500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  26637362500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  26637362500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  26637362500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  26637362500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  26637362500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  26637362500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  26637362500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        11904                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1088                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        12992                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        11904                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        11904                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          186                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           17                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          203                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       611379                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        55879                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         667258                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       611379                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       611379                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       611379                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        55879                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        667258                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  26637362500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  26637362500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  26637362500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  26637362500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  26637362500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  26637362500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  26637362500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  26637362500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  26637362500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  26637362500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  26637362500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  26637362500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  26637362500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  26637362500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     29229056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          55360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29284416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        34432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16449536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16483968                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       456704                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             865                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              457569                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          538                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       257024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             257562                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1501179787                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2843243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1504023030                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1768399                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    844834365                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            846602763                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1768399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2346014152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2843243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2350625794                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       538.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    713688.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       864.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000358638000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          253                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          253                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              823874                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             274369                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      457568                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     257562                       # Number of write requests accepted
system.mem_ctrls.readBursts                    457568                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   257562                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     40                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             28584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             28604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             28593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             28585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             28598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             28597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             28613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             28591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             28600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             28588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            28602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            28592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            28595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            28588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            28601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            28597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16079                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16096                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.54                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.41                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  14782108805                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2287640000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             26792218805                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32308.64                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58558.64                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       380                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   426800                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  239850                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.12                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                457568                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               257562                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1305                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     668                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1333                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  405157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16071                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   15922                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   15945                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  44364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  42391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    765                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        48445                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    944.674084                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   873.726137                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   227.011510                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1037      2.14%      2.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          985      2.03%      4.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          993      2.05%      6.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          619      1.28%      7.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          754      1.56%      9.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          675      1.39%     10.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          871      1.80%     12.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          712      1.47%     13.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        41799     86.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        48445                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          253                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1808.466403                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1676.706618                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    523.447352                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             2      0.79%      0.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           62     24.51%     25.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.40%     25.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          184     72.73%     98.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            2      0.79%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            2      0.79%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           253                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          253                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean    1018.059289                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    992.841197                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     89.657419                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              2      0.79%      0.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           23      9.09%      9.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          228     90.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           253                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               29281792                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2560                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16484416                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29284352                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16483968                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1503.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       846.63                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1504.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    846.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.75                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   19470571250                       # Total gap between requests
system.mem_ctrls.avgGap                      27226.62                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     29226496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        55296                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        35904                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16448512                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1501048307.880963802338                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2839956.155968398321                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1843999.309604480863                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 844781772.839266419411                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       456704                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          864                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          538                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       257024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  26756256695                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     35962110                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  16305432630                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 344960460250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58585.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41622.81                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  30307495.59                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1342133.26                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10069502670                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1053150000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8348309830                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  26637362500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1922                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           961                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9731025.754422                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2456402.071732                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          961    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5683000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11966125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             961                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     17285846750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   9351515750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  26637362500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2589245                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2589245                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2589245                       # number of overall hits
system.cpu.icache.overall_hits::total         2589245                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          186                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            186                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          186                       # number of overall misses
system.cpu.icache.overall_misses::total           186                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      8072500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8072500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      8072500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8072500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2589431                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2589431                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2589431                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2589431                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000072                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000072                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000072                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000072                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43400.537634                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43400.537634                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43400.537634                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43400.537634                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          186                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          186                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          186                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          186                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      7778750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7778750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      7778750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7778750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41821.236559                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41821.236559                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41821.236559                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41821.236559                       # average overall mshr miss latency
system.cpu.icache.replacements                     31                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2589245                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2589245                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          186                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           186                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      8072500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8072500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2589431                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2589431                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43400.537634                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43400.537634                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          186                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          186                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      7778750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7778750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41821.236559                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41821.236559                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  26637362500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           370.367322                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1360373                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                31                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                 43883                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   370.367322                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.723374                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.723374                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          374                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          368                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.730469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5179048                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5179048                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26637362500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26637362500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  26637362500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       248869                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           248869                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       248869                       # number of overall hits
system.cpu.dcache.overall_hits::total          248869                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1168                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1168                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1168                       # number of overall misses
system.cpu.dcache.overall_misses::total          1168                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     85580500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     85580500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     85580500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     85580500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       250037                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       250037                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       250037                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       250037                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004671                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004671                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004671                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004671                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73270.976027                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73270.976027                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73270.976027                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73270.976027                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          528                       # number of writebacks
system.cpu.dcache.writebacks::total               528                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          287                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          287                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          287                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          287                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          881                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          881                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          881                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          881                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         9441                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         9441                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     65070875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     65070875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     65070875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     65070875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     20885125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     20885125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003523                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003523                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003523                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003523                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73860.244041                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73860.244041                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73860.244041                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73860.244041                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2212.172969                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2212.172969                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    882                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       153080                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          153080                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          624                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           624                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     47068125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     47068125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       153704                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       153704                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004060                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004060                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75429.687500                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75429.687500                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           50                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           50                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          574                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          574                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          961                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          961                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     44263125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     44263125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     20885125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     20885125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003734                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003734                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 77113.458188                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77113.458188                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21732.700312                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21732.700312                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        95789                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          95789                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          544                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          544                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     38512375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     38512375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        96333                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        96333                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005647                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005647                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70794.806985                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70794.806985                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          237                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          237                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          307                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          307                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         8480                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         8480                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     20807750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     20807750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003187                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003187                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 67777.687296                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67777.687296                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       713728                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       713728                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   7456234875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   7456234875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10446.885753                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10446.885753                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       115080                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       115080                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       598648                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       598648                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   7182634646                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   7182634646                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 11998.093447                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 11998.093447                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  26637362500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.880722                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               17124                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               892                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.197309                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.880722                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997814                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997814                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          502                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          341                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          133                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.980469                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6710854                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6710854                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  26637362500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26637362500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                26637513125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    373                       # Simulator instruction rate (inst/s)
host_mem_usage                                9963712                       # Number of bytes of host memory used
host_op_rate                                      381                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 42708.47                       # Real time elapsed on the host
host_tick_rate                                 455902                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    15920267                       # Number of instructions simulated
sim_ops                                      16284122                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.019471                       # Number of seconds simulated
sim_ticks                                 19470873750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.556380                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  760052                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               779090                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                962                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4732                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            770387                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               5626                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            6704                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1078                       # Number of indirect misses.
system.cpu.branchPred.lookups                  814555                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   13264                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1039                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4810242                       # Number of instructions committed
system.cpu.committedOps                       4876973                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.366062                       # CPI: cycles per instruction
system.cpu.discardedOps                         14081                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2440096                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            137961                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1504586                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         4826478                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.297083                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      961                       # number of quiesce instructions executed
system.cpu.numCycles                         16191574                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       961                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3190161     65.41%     65.41% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1995      0.04%     65.45% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.45% # Class of committed instruction
system.cpu.op_class_0::MemRead                 152141      3.12%     68.57% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1532675     31.43%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4876973                       # Class of committed instruction
system.cpu.quiesceCycles                     14961824                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        11365096                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          938                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1429445                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  26637513125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  26637513125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  26637513125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  26637513125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              457665                       # Transaction distribution
system.membus.trans_dist::ReadResp             458427                       # Transaction distribution
system.membus.trans_dist::WriteReq             265504                       # Transaction distribution
system.membus.trans_dist::WriteResp            265504                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          529                       # Transaction distribution
system.membus.trans_dist::WriteClean               10                       # Transaction distribution
system.membus.trans_dist::CleanEvict              386                       # Transaction distribution
system.membus.trans_dist::ReadExReq               307                       # Transaction distribution
system.membus.trans_dist::ReadExResp              308                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            186                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           576                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       713728                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        713728                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          403                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          403                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           37                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         3844                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1430080                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        15038                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1448999                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1427456                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1427456                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2876858                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        11904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        11904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         7688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        89984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        21142                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       119902                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     45678592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     45678592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                45810398                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2152079                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000007                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.002640                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2152064    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      15      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2152079                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3625088896                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            19039500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              363531                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3888250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  26637513125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           15465265                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2783266545                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             14.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy             931500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26637513125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  26637513125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  26637513125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  26637513125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       514048                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       514048                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       920927                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       920927                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         9758                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        15038                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2854912                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2854912                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      2869950                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15334                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        21142                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     45678592                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     45678592                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     45699734                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         4865926500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             25.0                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   3873674539                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2463071000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         12.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  26637513125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  26637513125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  26637513125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  26637513125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  26637513125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  26637513125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  26637513125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  26637513125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  26637513125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  26637513125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  26637513125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       456704                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       456704                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       257024                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       257024                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1427456                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1427456                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     45678592                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     45678592                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       878325                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       878325    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       878325                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2041543750                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2540544000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         13.0                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  26637513125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  26637513125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  26637513125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  26637513125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  26637513125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30408704                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16449536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     46858240                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17301504                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     29229056                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     46530560                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7602176                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       514048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8116224                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4325376                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       913408                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5238784                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1561753437                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    844827829                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2406581266                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    888583852                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1501168174                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2389752026                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2450337289                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2345996003                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4796333292                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  26637513125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  26637513125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  26637513125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  26637513125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26637513125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26637513125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  26637513125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  26637513125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  26637513125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  26637513125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  26637513125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26637513125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  26637513125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  26637513125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  26637513125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  26637513125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  26637513125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  26637513125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  26637513125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        11904                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1088                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        12992                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        11904                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        11904                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          186                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           17                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          203                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       611375                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        55878                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         667253                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       611375                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       611375                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       611375                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        55878                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        667253                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  26637513125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  26637513125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  26637513125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  26637513125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  26637513125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  26637513125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  26637513125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  26637513125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  26637513125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  26637513125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  26637513125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  26637513125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  26637513125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  26637513125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     29229056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          55488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29284544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        34496                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16449536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16484032                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       456704                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             867                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              457571                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          539                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       257024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             257563                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1501168174                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2849795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1504017969                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1771672                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    844827829                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            846599501                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1771672                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2345996003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2849795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2350617470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       539.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    713688.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       866.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000358638000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          253                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          253                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              823879                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             274369                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      457570                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     257563                       # Number of write requests accepted
system.mem_ctrls.readBursts                    457570                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   257563                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     40                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             28584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             28604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             28593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             28585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             28598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             28597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             28613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             28591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             28600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             28588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            28604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            28592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            28595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            28588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            28601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            28597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16079                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16096                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.54                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.41                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  14782108805                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2287650000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             26792271305                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32308.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58558.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       380                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   426802                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  239850                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.12                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                457570                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               257563                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     668                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1333                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  405157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16071                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   15922                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   15945                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  44364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  42391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    765                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        48445                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    944.674084                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   873.726137                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   227.011510                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1037      2.14%      2.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          985      2.03%      4.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          993      2.05%      6.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          619      1.28%      7.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          754      1.56%      9.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          675      1.39%     10.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          871      1.80%     12.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          712      1.47%     13.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        41799     86.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        48445                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          253                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1808.466403                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1676.706618                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    523.447352                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             2      0.79%      0.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           62     24.51%     25.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.40%     25.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          184     72.73%     98.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            2      0.79%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            2      0.79%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           253                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          253                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean    1018.059289                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    992.841197                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     89.657419                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              2      0.79%      0.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           23      9.09%      9.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          228     90.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           253                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               29281920                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2560                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16484416                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29284480                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16484032                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1503.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       846.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1504.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    846.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.75                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   19470846250                       # Total gap between requests
system.mem_ctrls.avgGap                      27226.89                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     29226496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        55424                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        35904                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16448512                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1501036695.900716781616                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2846508.108040092513                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1843985.044584863586                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 844775237.680332660675                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       456704                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          866                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          539                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       257024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  26756256695                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     36014610                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  16305432630                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 344960460250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58585.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41587.31                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  30251266.47                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1342133.26                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10069502670                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1053150000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8348460455                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  26637513125                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1922                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           961                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9731025.754422                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2456402.071732                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          961    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5683000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11966125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             961                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     17285997375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   9351515750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  26637513125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2589257                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2589257                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2589257                       # number of overall hits
system.cpu.icache.overall_hits::total         2589257                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          186                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            186                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          186                       # number of overall misses
system.cpu.icache.overall_misses::total           186                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      8072500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8072500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      8072500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8072500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2589443                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2589443                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2589443                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2589443                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000072                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000072                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000072                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000072                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43400.537634                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43400.537634                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43400.537634                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43400.537634                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          186                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          186                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          186                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          186                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      7778750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7778750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      7778750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7778750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41821.236559                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41821.236559                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41821.236559                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41821.236559                       # average overall mshr miss latency
system.cpu.icache.replacements                     31                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2589257                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2589257                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          186                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           186                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      8072500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8072500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2589443                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2589443                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43400.537634                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43400.537634                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          186                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          186                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      7778750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7778750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41821.236559                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41821.236559                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  26637513125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           370.367351                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5744751                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               405                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14184.570370                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   370.367351                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.723374                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.723374                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          374                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          368                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.730469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5179072                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5179072                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26637513125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26637513125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  26637513125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       248873                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           248873                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       248873                       # number of overall hits
system.cpu.dcache.overall_hits::total          248873                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1170                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1170                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1170                       # number of overall misses
system.cpu.dcache.overall_misses::total          1170                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     85701125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     85701125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     85701125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     85701125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       250043                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       250043                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       250043                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       250043                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004679                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004679                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004679                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004679                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73248.824786                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73248.824786                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73248.824786                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73248.824786                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          529                       # number of writebacks
system.cpu.dcache.writebacks::total               529                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          287                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          287                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          287                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          287                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          883                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          883                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          883                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          883                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         9441                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         9441                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     65188375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     65188375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     65188375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     65188375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     20885125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     20885125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003531                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003531                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003531                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003531                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73826.019253                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73826.019253                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73826.019253                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73826.019253                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2212.172969                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2212.172969                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    884                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       153084                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          153084                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          626                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           626                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     47188750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     47188750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       153710                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       153710                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004073                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004073                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75381.389776                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75381.389776                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           50                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           50                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          576                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          576                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          961                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          961                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     44380625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     44380625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     20885125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     20885125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003747                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003747                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 77049.696181                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77049.696181                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21732.700312                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21732.700312                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        95789                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          95789                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          544                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          544                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     38512375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     38512375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        96333                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        96333                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005647                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005647                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70794.806985                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70794.806985                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          237                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          237                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          307                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          307                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         8480                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         8480                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     20807750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     20807750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003187                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003187                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 67777.687296                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67777.687296                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       713728                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       713728                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   7456234875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   7456234875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10446.885753                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10446.885753                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       115080                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       115080                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       598648                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       598648                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   7182634646                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   7182634646                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 11998.093447                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 11998.093447                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  26637513125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.880653                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              253163                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1396                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            181.348854                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.880653                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997814                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997814                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          502                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          341                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          131                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.980469                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6710880                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6710880                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  26637513125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26637513125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
