0.7
2020.2
May 22 2024
19:03:11
C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW3/RTL/TF32_add.v,1744125524,verilog,,C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW3/RTL/TF32_div2.v,,TF32_add,,,,,,,,
C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW3/RTL/TF32_div2.v,1744119122,verilog,,C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW3/RTL/TF32_mul.v,,TF32_div2,,,,,,,,
C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW3/RTL/TF32_mul.v,1744124174,verilog,,C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW3/RTL/TF32_reverse_sign.v,,TF32_mul,,,,,,,,
C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW3/RTL/TF32_reverse_sign.v,1744119226,verilog,,C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW3/RTL/parabolic_interpolator.v,,TF32_reverse_sign,,,,,,,,
C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW3/RTL/parabolic_interpolator.v,1744122016,verilog,,C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW3/TESTBED/testbench.v,,parabolic_interpolator,,,,,,,,
C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW3/TESTBED/testbench.v,1744127220,verilog,,,,clk_gen;testbench,,,,,,,,
C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW3/VIVADO/DSP_in_VLSI_HW3_v1/DSP_in_VLSI_HW3_v1.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
