 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 14:10:51 2021
****************************************

Operating Conditions: ss0p7v125c   Library: saed32rvt_ss0p7v125c
Wire Load Model Mode: enclosed

  Startpoint: Delay_out1_reg[33]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Delay3_out1_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  HDL_Complex_Multiplier
                     8000                  saed32rvt_ss0p7v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  Delay_out1_reg[33]/CLK (DFFX1_HVT)       0.00       0.00 r
  Delay_out1_reg[33]/QN (DFFX1_HVT)        0.54       0.54 r
  U495/Y (XNOR2X1_HVT)                     0.70       1.23 r
  U1036/Y (NAND2X0_HVT)                    0.27       1.51 f
  U498/Y (OAI21X1_HVT)                     0.70       2.21 r
  U1038/Y (AOI21X1_HVT)                    0.38       2.59 f
  U577/Y (OR2X1_HVT)                       0.23       2.82 f
  U880/Y (NAND2X0_RVT)                     0.14       2.96 r
  U878/Y (NAND2X0_RVT)                     0.09       3.05 f
  U877/Y (NAND3X0_RVT)                     0.13       3.18 r
  U565/Y (INVX1_HVT)                       0.25       3.43 f
  U555/Y (OAI21X1_HVT)                     0.74       4.17 r
  U1128/Y (AO21X1_HVT)                     0.26       4.43 r
  U540/Y (XNOR2X1_RVT)                     0.31       4.75 r
  U1133/Y (NAND2X0_HVT)                    0.15       4.90 f
  U1140/Y (NAND2X0_HVT)                    0.17       5.06 r
  Delay3_out1_reg[0]/D (DFFX1_HVT)         0.00       5.06 r
  data arrival time                                   5.06

  clock clk (rise edge)                    5.50       5.50
  clock network delay (ideal)              0.00       5.50
  Delay3_out1_reg[0]/CLK (DFFX1_HVT)       0.00       5.50 r
  library setup time                      -0.40       5.10
  data required time                                  5.10
  -----------------------------------------------------------
  data required time                                  5.10
  data arrival time                                  -5.06
  -----------------------------------------------------------
  slack (MET)                                         0.04


1
