DECL|A0|member|__I uint32_t A0; /*!< Slope definition A0 */
DECL|A0|member|__IO uint32_t A0; /*!< Slope of 1st piece wise linear function */
DECL|A1|member|__I uint32_t A1; /*!< Slope definition A1 */
DECL|A1|member|__IO uint32_t A1; /*!< Slope of 2nd piece wise linear function */
DECL|A2|member|__I uint32_t A2; /*!< Slope definition A2 */
DECL|A2|member|__IO uint32_t A2; /*!< Slope of 3rd piece wise linear function */
DECL|A3|member|__I uint32_t A3; /*!< Slope definition A3 */
DECL|A3|member|__IO uint32_t A3; /*!< Slope of 4th piece wise linear function */
DECL|A4|member|__I uint32_t A4; /*!< Slope definition A4 */
DECL|A4|member|__IO uint32_t A4; /*!< Slope of 5th piece wise linear function */
DECL|A5|member|__I uint32_t A5; /*!< Slope definition A5 */
DECL|A5|member|__IO uint32_t A5; /*!< Slope of 6th piece wise linear function */
DECL|ACCDBLREAD|member|__I uint32_t ACCDBLREAD; /*!< Snapshot of the ACCDBL, updated by the READCLRACC or RDCLRDBL
DECL|ACCDBL|member|__I uint32_t ACCDBL; /*!< Register accumulating the number of detected double transitions */
DECL|ACCREAD|member|__I int32_t ACCREAD; /*!< Snapshot of the ACC register, updated by the READCLRACC or RDCLRACC
DECL|ACC|member|__I int32_t ACC; /*!< Register accumulating the valid transitions */
DECL|ACL_ACL_Type|typedef|} ACL_ACL_Type;
DECL|ACL|member|ACL_ACL_Type ACL[8]; /*!< Unspecified */
DECL|ADDRCONF|member|__IO uint32_t ADDRCONF; /*!< Extended address configuration. */
DECL|ADDRESS|member|__IO uint32_t ADDRESS; /*!< Address used in the TWI transfer */
DECL|ADDRESS|member|__IO uint32_t ADDRESS; /*!< Address used in the TWI transfer */
DECL|ADDRESS|member|__IO uint32_t ADDRESS[2]; /*!< Description collection[n]: TWI slave address n */
DECL|ADDRPTR|member|__IO uint32_t ADDRPTR; /*!< Pointer to the resolvable address */
DECL|ADDR|member|__IO uint32_t ADDR; /*!< Description cluster[n]: Configure the word-aligned start address
DECL|ALIGN|member|__IO uint32_t ALIGN; /*!< Alignment of sample within a frame. */
DECL|AMOUNT|member|__I uint32_t AMOUNT; /*!< Description cluster[n]: Number of bytes transferred in the last
DECL|AMOUNT|member|__I uint32_t AMOUNT; /*!< Description cluster[n]: Number of bytes transferred in the last
DECL|AMOUNT|member|__I uint32_t AMOUNT; /*!< Number of 16-bit samples written to output RAM buffer since
DECL|AMOUNT|member|__I uint32_t AMOUNT; /*!< Number of bytes received in last granted transaction */
DECL|AMOUNT|member|__I uint32_t AMOUNT; /*!< Number of bytes transferred in the last RXD transaction */
DECL|AMOUNT|member|__I uint32_t AMOUNT; /*!< Number of bytes transferred in the last TXD transaction */
DECL|AMOUNT|member|__I uint32_t AMOUNT; /*!< Number of bytes transferred in the last transaction */
DECL|AMOUNT|member|__I uint32_t AMOUNT; /*!< Number of bytes transferred in the last transaction */
DECL|AMOUNT|member|__I uint32_t AMOUNT; /*!< Number of bytes transferred in the last transaction */
DECL|AMOUNT|member|__I uint32_t AMOUNT; /*!< Number of bytes transferred in the last transaction */
DECL|AMOUNT|member|__I uint32_t AMOUNT; /*!< Number of bytes transferred in the last transaction */
DECL|AMOUNT|member|__I uint32_t AMOUNT; /*!< Number of bytes transferred in the last transaction */
DECL|AMOUNT|member|__I uint32_t AMOUNT; /*!< Number of bytes transferred in the last transaction */
DECL|AMOUNT|member|__I uint32_t AMOUNT; /*!< Number of bytes transferred in the last transaction */
DECL|AMOUNT|member|__I uint32_t AMOUNT; /*!< Number of bytes transmitted in last granted transaction */
DECL|AMOUNT|member|__I uint32_t AMOUNT; /*!< Size of last incoming frame */
DECL|AMOUNT|member|__IO uint32_t AMOUNT; /*!< Size of outgoing frame */
DECL|ANADETECT|member|__IO uint32_t ANADETECT; /*!< Analog detect configuration */
DECL|APCUTOFF|member|__I uint32_t APCUTOFF; /*!< Adaptive proportion cutoff */
DECL|APPROTECT|member|__IO uint32_t APPROTECT; /*!< Access port protection */
DECL|AUTOCOLRESCONFIG|member|__IO uint32_t AUTOCOLRESCONFIG; /*!< Controls the auto collision resolution function. This setting
DECL|A|member|__IO uint32_t A; /*!< Pin select for A signal */
DECL|B0|member|__I uint32_t B0; /*!< Y-intercept B0 */
DECL|B0|member|__IO uint32_t B0; /*!< y-intercept of 1st piece wise linear function */
DECL|B1|member|__I uint32_t B1; /*!< Y-intercept B1 */
DECL|B1|member|__IO uint32_t B1; /*!< y-intercept of 2nd piece wise linear function */
DECL|B2|member|__I uint32_t B2; /*!< Y-intercept B2 */
DECL|B2|member|__IO uint32_t B2; /*!< y-intercept of 3rd piece wise linear function */
DECL|B3|member|__I uint32_t B3; /*!< Y-intercept B3 */
DECL|B3|member|__IO uint32_t B3; /*!< y-intercept of 4th piece wise linear function */
DECL|B4|member|__I uint32_t B4; /*!< Y-intercept B4 */
DECL|B4|member|__IO uint32_t B4; /*!< y-intercept of 5th piece wise linear function */
DECL|B5|member|__I uint32_t B5; /*!< Y-intercept B5 */
DECL|B5|member|__IO uint32_t B5; /*!< y-intercept of 6th piece wise linear function */
DECL|BASE0|member|__IO uint32_t BASE0; /*!< Base address 0 */
DECL|BASE1|member|__IO uint32_t BASE1; /*!< Base address 1 */
DECL|BAUDRATE|member|__IO uint32_t BAUDRATE; /*!< Baud rate. Accuracy depends on the HFCLK source selected. */
DECL|BAUDRATE|member|__IO uint32_t BAUDRATE; /*!< Baud rate. Accuracy depends on the HFCLK source selected. */
DECL|BCC|member|__IO uint32_t BCC; /*!< Bit counter compare */
DECL|BITMODE|member|__IO uint32_t BITMODE; /*!< Configure the number of bits used by the TIMER */
DECL|BMREQUESTTYPE|member|__I uint32_t BMREQUESTTYPE; /*!< SETUP data, byte 0, bmRequestType */
DECL|BREQUEST|member|__I uint32_t BREQUEST; /*!< SETUP data, byte 1, bRequest */
DECL|BYTES|member|__I uint32_t BYTES; /*!< Amount of bytes for the required entropy bits */
DECL|BusFault_IRQn|enumerator|BusFault_IRQn = -11, /*!< 5 Bus Fault, Pre-Fetch-, Memory Access Fault, other address/memory
DECL|B|member|__IO uint32_t B; /*!< Pin select for B signal */
DECL|CCACTRL|member|__IO uint32_t CCACTRL; /*!< IEEE 802.15.4 clear channel assessment control */
DECL|CCM_AAR_IRQn|enumerator|CCM_AAR_IRQn = 15, /*!< 15 CCM_AAR */
DECL|CC|member|__IO uint32_t CC[4]; /*!< Description collection[n]: Compare register n */
DECL|CC|member|__IO uint32_t CC[6]; /*!< Description collection[n]: Capture/Compare register n */
DECL|CHANNELS|member|__IO uint32_t CHANNELS; /*!< Enable channels. */
DECL|CHENCLR|member|__IO uint32_t CHENCLR; /*!< Channel enable clear register */
DECL|CHENSET|member|__IO uint32_t CHENSET; /*!< Channel enable set register */
DECL|CHEN|member|__IO uint32_t CHEN; /*!< Channel enable register */
DECL|CHG|member|__IO uint32_t CHG[6]; /*!< Description collection[n]: Channel group n */
DECL|CH|member|PPI_CH_Type CH[20]; /*!< PPI Channel */
DECL|CH|member|SAADC_CH_Type CH[8]; /*!< Unspecified */
DECL|CINSTRCONF|member|__IO uint32_t CINSTRCONF; /*!< Custom instruction configuration register. */
DECL|CINSTRDAT0|member|__IO uint32_t CINSTRDAT0; /*!< Custom instruction data register 0. */
DECL|CINSTRDAT1|member|__IO uint32_t CINSTRDAT1; /*!< Custom instruction data register 1. */
DECL|CLK|member|__IO uint32_t CLK; /*!< Pin number configuration for PDM CLK signal */
DECL|CNFPTR|member|__IO uint32_t CNFPTR; /*!< Pointer to data structure holding AES key and NONCE vector */
DECL|CNT|member|__IO uint32_t CNT; /*!< Description cluster[n]: Number of values (duty cycles) in this
DECL|CNT|member|__IO uint32_t CNT; /*!< Read transfer length */
DECL|CNT|member|__IO uint32_t CNT; /*!< Write transfer length */
DECL|CODEPAGESIZE|member|__I uint32_t CODEPAGESIZE; /*!< Code memory page size */
DECL|CODESIZE|member|__I uint32_t CODESIZE; /*!< Code memory size */
DECL|COMP_LPCOMP_IRQn|enumerator|COMP_LPCOMP_IRQn = 19, /*!< 19 COMP_LPCOMP */
DECL|CONFIG|member|I2S_CONFIG_Type CONFIG; /*!< Unspecified */
DECL|CONFIG|member|__IO uint32_t CONFIG; /*!< Configuration of parity and hardware flow control */
DECL|CONFIG|member|__IO uint32_t CONFIG; /*!< Configuration of parity and hardware flow control */
DECL|CONFIG|member|__IO uint32_t CONFIG; /*!< Configuration register */
DECL|CONFIG|member|__IO uint32_t CONFIG; /*!< Configuration register */
DECL|CONFIG|member|__IO uint32_t CONFIG; /*!< Configuration register */
DECL|CONFIG|member|__IO uint32_t CONFIG; /*!< Configuration register */
DECL|CONFIG|member|__IO uint32_t CONFIG; /*!< Configuration register */
DECL|CONFIG|member|__IO uint32_t CONFIG; /*!< Configuration register */
DECL|CONFIG|member|__IO uint32_t CONFIG; /*!< Configuration register for the address match mechanism */
DECL|CONFIG|member|__IO uint32_t CONFIG; /*!< Description cluster[n]: Input configuration for CH[n] */
DECL|CONFIG|member|__IO uint32_t CONFIG[8]; /*!< Description collection[n]: Configuration for OUT[n], SET[n]
DECL|COUNTERTOP|member|__IO uint32_t COUNTERTOP; /*!< Value up to which the pulse generator counter counts */
DECL|COUNTER|member|__I uint32_t COUNTER; /*!< Current COUNTER value */
DECL|CRCCNF|member|__IO uint32_t CRCCNF; /*!< CRC configuration */
DECL|CRCINIT|member|__IO uint32_t CRCINIT; /*!< CRC initial value */
DECL|CRCPOLY|member|__IO uint32_t CRCPOLY; /*!< CRC polynomial */
DECL|CRCSTATUS|member|__I uint32_t CRCSTATUS; /*!< CRC status */
DECL|CRV|member|__IO uint32_t CRV; /*!< Counter reload value */
DECL|CRYPTOCELL_IRQn|enumerator|CRYPTOCELL_IRQn = 42, /*!< 42 CRYPTOCELL */
DECL|CSNDUR|member|__IO uint32_t CSNDUR; /*!< Minimum duration between edge of CSN and edge of SCK and minimum
DECL|CSNPOL|member|__IO uint32_t CSNPOL; /*!< Polarity of CSN output */
DECL|CSN|member|__IO uint32_t CSN; /*!< Pin select for CSN */
DECL|CSN|member|__IO uint32_t CSN; /*!< Pin select for CSN signal */
DECL|CSN|member|__IO uint32_t CSN; /*!< Pin select for chip select signal CSN. */
DECL|CTIV|member|__IO uint32_t CTIV; /*!< Calibration timer interval */
DECL|CTS|member|__IO uint32_t CTS; /*!< Pin select for CTS */
DECL|CTS|member|__IO uint32_t CTS; /*!< Pin select for CTS signal */
DECL|CUSTOMER|member|__IO uint32_t CUSTOMER[32]; /*!< Description collection[n]: Reserved for customer */
DECL|DAB|member|__IO uint32_t DAB[8]; /*!< Description collection[n]: Device address base segment n */
DECL|DACNF|member|__IO uint32_t DACNF; /*!< Device address match configuration */
DECL|DAI|member|__I uint32_t DAI; /*!< Device address match index */
DECL|DAP|member|__IO uint32_t DAP[8]; /*!< Description collection[n]: Device address prefix n */
DECL|DATAWHITEIV|member|__IO uint32_t DATAWHITEIV; /*!< Data whitening initial value */
DECL|DBFEN|member|__IO uint32_t DBFEN; /*!< Enable input debounce filters */
DECL|DCDCEN0|member|__IO uint32_t DCDCEN0; /*!< Enable DC/DC converter for REG0 stage. */
DECL|DCDCEN|member|__IO uint32_t DCDCEN; /*!< Enable DC/DC converter for REG1 stage. */
DECL|DCXCNT|member|__IO uint32_t DCXCNT; /*!< DCX configuration */
DECL|DEBUGCTRL|member|__IO uint32_t DEBUGCTRL; /*!< Processor debug control */
DECL|DECODER|member|__IO uint32_t DECODER; /*!< Configuration of the decoder */
DECL|DEF|member|__IO uint32_t DEF; /*!< Default character. Character clocked out in case of an ignored
DECL|DETECTMODE|member|__IO uint32_t DETECTMODE; /*!< Select between default DETECT signal behaviour and LDETECT mode */
DECL|DEVICEADDRTYPE|member|__I uint32_t DEVICEADDRTYPE; /*!< Device address type */
DECL|DEVICEADDR|member|__I uint32_t DEVICEADDR[2]; /*!< Description collection[n]: Device address n */
DECL|DEVICEID|member|__I uint32_t DEVICEID[2]; /*!< Description collection[n]: Device identifier */
DECL|DIN|member|__IO uint32_t DIN; /*!< Pin number configuration for PDM DIN signal */
DECL|DIRCLR|member|__IO uint32_t DIRCLR; /*!< DIR clear register */
DECL|DIRSET|member|__IO uint32_t DIRSET; /*!< DIR set register */
DECL|DIR|member|__IO uint32_t DIR; /*!< Direction of GPIO pins */
DECL|DIS|member|__O uint32_t DIS; /*!< Description cluster[n]: Disable channel group n */
DECL|DPDMVALUE|member|__IO uint32_t DPDMVALUE; /*!< State D+ and D- lines will be forced into by the DPDMDRIVE task.
DECL|DPMDUR|member|__IO uint32_t DPMDUR; /*!< Set the duration required to enter/exit deep power-down mode
DECL|DST|member|__IO uint32_t DST; /*!< Flash destination address */
DECL|DST|member|__IO uint32_t DST; /*!< RAM destination address */
DECL|DTOGGLE|member|__IO uint32_t DTOGGLE; /*!< Data toggle control and status */
DECL|DebugMonitor_IRQn|enumerator|DebugMonitor_IRQn = -4, /*!< 12 Debug Monitor */
DECL|ECBDATAPTR|member|__IO uint32_t ECBDATAPTR; /*!< ECB block encrypt memory pointers */
DECL|ECB_IRQn|enumerator|ECB_IRQn = 14, /*!< 14 ECB */
DECL|EDCNT|member|__IO uint32_t EDCNT; /*!< IEEE 802.15.4 energy detect loop count */
DECL|EDSAMPLE|member|__IO uint32_t EDSAMPLE; /*!< IEEE 802.15.4 energy detect level */
DECL|EEP|member|__IO uint32_t EEP; /*!< Description cluster[n]: Channel n event end-point */
DECL|ENABLE|member|__IO uint32_t ENABLE; /*!< COMP enable */
DECL|ENABLE|member|__IO uint32_t ENABLE; /*!< Enable */
DECL|ENABLE|member|__IO uint32_t ENABLE; /*!< Enable AAR */
DECL|ENABLE|member|__IO uint32_t ENABLE; /*!< Enable CRYPTOCELL subsystem */
DECL|ENABLE|member|__IO uint32_t ENABLE; /*!< Enable I2S module. */
DECL|ENABLE|member|__IO uint32_t ENABLE; /*!< Enable LPCOMP */
DECL|ENABLE|member|__IO uint32_t ENABLE; /*!< Enable QSPI peripheral and acquire the pins selected in PSELn
DECL|ENABLE|member|__IO uint32_t ENABLE; /*!< Enable SPI */
DECL|ENABLE|member|__IO uint32_t ENABLE; /*!< Enable SPI slave */
DECL|ENABLE|member|__IO uint32_t ENABLE; /*!< Enable SPIM */
DECL|ENABLE|member|__IO uint32_t ENABLE; /*!< Enable TWI */
DECL|ENABLE|member|__IO uint32_t ENABLE; /*!< Enable TWIM */
DECL|ENABLE|member|__IO uint32_t ENABLE; /*!< Enable TWIS */
DECL|ENABLE|member|__IO uint32_t ENABLE; /*!< Enable UART */
DECL|ENABLE|member|__IO uint32_t ENABLE; /*!< Enable UART */
DECL|ENABLE|member|__IO uint32_t ENABLE; /*!< Enable USB */
DECL|ENABLE|member|__IO uint32_t ENABLE; /*!< Enable or disable SAADC */
DECL|ENABLE|member|__IO uint32_t ENABLE; /*!< Enable the quadrature decoder */
DECL|ENABLE|member|__IO uint32_t ENABLE; /*!< PDM module enable register */
DECL|ENABLE|member|__IO uint32_t ENABLE; /*!< PWM module enable register */
DECL|ENDDELAY|member|__IO uint32_t ENDDELAY; /*!< Description cluster[n]: Time added after the sequence */
DECL|END|member|__I uint32_t END; /*!< Description cluster[n]: Reserved for future use */
DECL|END|member|__IO uint32_t END; /*!< Description cluster[n]: End address of region n */
DECL|EN|member|__O uint32_t EN; /*!< Description cluster[n]: Enable channel group n */
DECL|EPDATASTATUS|member|__IO uint32_t EPDATASTATUS; /*!< Provides information on which endpoint(s) an acknowledged data
DECL|EPINEN|member|__IO uint32_t EPINEN; /*!< Endpoint IN enable */
DECL|EPIN|member|USBD_EPIN_Type EPIN[8]; /*!< Unspecified */
DECL|EPIN|member|__I uint32_t EPIN[8]; /*!< Description collection[n]: IN endpoint halted status. Can be
DECL|EPOUTEN|member|__IO uint32_t EPOUTEN; /*!< Endpoint OUT enable */
DECL|EPOUT|member|USBD_EPOUT_Type EPOUT[8]; /*!< Unspecified */
DECL|EPOUT|member|__I uint32_t EPOUT[8]; /*!< Description collection[n]: OUT endpoint halted status. Can be
DECL|EPOUT|member|__IO uint32_t EPOUT[8]; /*!< Description collection[n]: Number of bytes received last in
DECL|EPSTALL|member|__O uint32_t EPSTALL; /*!< STALL endpoints */
DECL|EPSTATUS|member|__IO uint32_t EPSTATUS; /*!< Provides information on which endpoint's EasyDMA registers have
DECL|ERASEALL|member|__IO uint32_t ERASEALL; /*!< Register for erasing all non-volatile user memory */
DECL|ERASEPAGEPARTIALCFG|member|__IO uint32_t ERASEPAGEPARTIALCFG; /*!< Register for partial erase configuration */
DECL|ERASEPAGEPARTIAL|member|__IO uint32_t ERASEPAGEPARTIAL; /*!< Register for partial erase of a page in code area */
DECL|ERASEPAGE|member|__IO uint32_t ERASEPAGE; /*!< Register for erasing a page in code area */
DECL|ERASEPCR0|member|__IO uint32_t ERASEPCR0; /*!< Deprecated register - Register for erasing a page in code area.
DECL|ERASEPCR1|member|__IO uint32_t ERASEPCR1; /*!< Deprecated register - Register for erasing a page in code area.
DECL|ERASEUICR|member|__IO uint32_t ERASEUICR; /*!< Register for erasing user information configuration registers */
DECL|ERASE|member|QSPI_ERASE_Type ERASE; /*!< Unspecified */
DECL|ERRORSRC|member|__IO uint32_t ERRORSRC; /*!< Error source */
DECL|ERRORSRC|member|__IO uint32_t ERRORSRC; /*!< Error source */
DECL|ERRORSRC|member|__IO uint32_t ERRORSRC; /*!< Error source */
DECL|ERRORSRC|member|__IO uint32_t ERRORSRC; /*!< Error source */
DECL|ERRORSRC|member|__IO uint32_t ERRORSRC; /*!< Error source Note : this register is read / write one to clear. */
DECL|ERRORSTATUS|member|__IO uint32_t ERRORSTATUS; /*!< NFC Error Status register */
DECL|ER|member|__I uint32_t ER[4]; /*!< Description collection[n]: Encryption root, word n */
DECL|EVENTCAUSE|member|__IO uint32_t EVENTCAUSE; /*!< Details on what caused the USBEVENT event */
DECL|EVENTS_ACCOF|member|__IO uint32_t EVENTS_ACCOF; /*!< ACC or ACCDBL register overflow */
DECL|EVENTS_ACQUIRED|member|__IO uint32_t EVENTS_ACQUIRED; /*!< Semaphore acquired */
DECL|EVENTS_ADDRESS|member|__IO uint32_t EVENTS_ADDRESS; /*!< Address sent or received */
DECL|EVENTS_AUTOCOLRESSTARTED|member|__IO uint32_t EVENTS_AUTOCOLRESSTARTED; /*!< Auto collision resolution process has started */
DECL|EVENTS_BB|member|__IO uint32_t EVENTS_BB; /*!< TWI byte boundary, generated before each byte that is sent or
DECL|EVENTS_BCMATCH|member|__IO uint32_t EVENTS_BCMATCH; /*!< Bit counter reached bit count value */
DECL|EVENTS_CALIBRATEDONE|member|__IO uint32_t EVENTS_CALIBRATEDONE; /*!< Calibration is complete */
DECL|EVENTS_CCABUSY|member|__IO uint32_t EVENTS_CCABUSY; /*!< Wireless medium busy - do not send */
DECL|EVENTS_CCAIDLE|member|__IO uint32_t EVENTS_CCAIDLE; /*!< Wireless medium in idle - clear to send */
DECL|EVENTS_CCASTOPPED|member|__IO uint32_t EVENTS_CCASTOPPED; /*!< The CCA has stopped */
DECL|EVENTS_CH|member|SAADC_EVENTS_CH_Type EVENTS_CH[8]; /*!< Unspecified */
DECL|EVENTS_COLLISION|member|__IO uint32_t EVENTS_COLLISION; /*!< NFC auto collision resolution error reported. */
DECL|EVENTS_COMPARE|member|__IO uint32_t EVENTS_COMPARE[4]; /*!< Description collection[n]: Compare event on CC[n] match */
DECL|EVENTS_COMPARE|member|__IO uint32_t EVENTS_COMPARE[6]; /*!< Description collection[n]: Compare event on CC[n] match */
DECL|EVENTS_CRCERROR|member|__IO uint32_t EVENTS_CRCERROR; /*!< Packet received with CRC error */
DECL|EVENTS_CRCOK|member|__IO uint32_t EVENTS_CRCOK; /*!< Packet received with CRC ok */
DECL|EVENTS_CROSS|member|__IO uint32_t EVENTS_CROSS; /*!< Downward or upward crossing */
DECL|EVENTS_CROSS|member|__IO uint32_t EVENTS_CROSS; /*!< Downward or upward crossing */
DECL|EVENTS_CTSTARTED|member|__IO uint32_t EVENTS_CTSTARTED; /*!< Calibration timer has been started and is ready to process new
DECL|EVENTS_CTSTOPPED|member|__IO uint32_t EVENTS_CTSTOPPED; /*!< Calibration timer has been stopped and is ready to process new
DECL|EVENTS_CTS|member|__IO uint32_t EVENTS_CTS; /*!< CTS is activated (set low). Clear To Send. */
DECL|EVENTS_CTS|member|__IO uint32_t EVENTS_CTS; /*!< CTS is activated (set low). Clear To Send. */
DECL|EVENTS_CTTO|member|__IO uint32_t EVENTS_CTTO; /*!< Calibration timer timeout */
DECL|EVENTS_DATARDY|member|__IO uint32_t EVENTS_DATARDY; /*!< Temperature measurement complete, data ready */
DECL|EVENTS_DBLRDY|member|__IO uint32_t EVENTS_DBLRDY; /*!< Double displacement(s) detected */
DECL|EVENTS_DEVMATCH|member|__IO uint32_t EVENTS_DEVMATCH; /*!< A device address match occurred on the last received packet */
DECL|EVENTS_DEVMISS|member|__IO uint32_t EVENTS_DEVMISS; /*!< No device address match occurred on the last received packet */
DECL|EVENTS_DISABLED|member|__IO uint32_t EVENTS_DISABLED; /*!< RADIO has been disabled */
DECL|EVENTS_DONE|member|__IO uint32_t EVENTS_DONE; /*!< A conversion task has been completed. Depending on the configuration,
DECL|EVENTS_DONE|member|__IO uint32_t EVENTS_DONE; /*!< Calibration of LFRC completed */
DECL|EVENTS_DOWN|member|__IO uint32_t EVENTS_DOWN; /*!< Downward crossing */
DECL|EVENTS_DOWN|member|__IO uint32_t EVENTS_DOWN; /*!< Downward crossing */
DECL|EVENTS_EDEND|member|__IO uint32_t EVENTS_EDEND; /*!< Sampling of energy detection complete. A new ED sample is ready
DECL|EVENTS_EDSTOPPED|member|__IO uint32_t EVENTS_EDSTOPPED; /*!< The sampling of energy detection has stopped */
DECL|EVENTS_ENDCRYPT|member|__IO uint32_t EVENTS_ENDCRYPT; /*!< Encrypt/decrypt complete */
DECL|EVENTS_ENDECB|member|__IO uint32_t EVENTS_ENDECB; /*!< ECB block encrypt complete */
DECL|EVENTS_ENDEPIN|member|__IO uint32_t EVENTS_ENDEPIN[8]; /*!< Description collection[n]: The whole EPIN[n] buffer has been
DECL|EVENTS_ENDEPOUT|member|__IO uint32_t EVENTS_ENDEPOUT[8]; /*!< Description collection[n]: The whole EPOUT[n] buffer has been
DECL|EVENTS_ENDISOIN|member|__IO uint32_t EVENTS_ENDISOIN; /*!< The whole ISOIN buffer has been consumed. The RAM buffer can
DECL|EVENTS_ENDISOOUT|member|__IO uint32_t EVENTS_ENDISOOUT; /*!< The whole ISOOUT buffer has been consumed. The RAM buffer can
DECL|EVENTS_ENDKSGEN|member|__IO uint32_t EVENTS_ENDKSGEN; /*!< Key-stream generation complete */
DECL|EVENTS_ENDRX|member|__IO uint32_t EVENTS_ENDRX; /*!< End of RXD buffer reached */
DECL|EVENTS_ENDRX|member|__IO uint32_t EVENTS_ENDRX; /*!< End of RXD buffer reached */
DECL|EVENTS_ENDRX|member|__IO uint32_t EVENTS_ENDRX; /*!< RX buffer (as defined by PACKETPTR and MAXLEN) in Data RAM full. */
DECL|EVENTS_ENDRX|member|__IO uint32_t EVENTS_ENDRX; /*!< Receive buffer is filled up */
DECL|EVENTS_ENDTX|member|__IO uint32_t EVENTS_ENDTX; /*!< End of TXD buffer reached */
DECL|EVENTS_ENDTX|member|__IO uint32_t EVENTS_ENDTX; /*!< Last TX byte transmitted */
DECL|EVENTS_ENDTX|member|__IO uint32_t EVENTS_ENDTX; /*!< Transmission of data in RAM has ended, and EasyDMA has ended
DECL|EVENTS_END|member|__IO uint32_t EVENTS_END; /*!< Address resolution procedure complete */
DECL|EVENTS_END|member|__IO uint32_t EVENTS_END; /*!< End of RXD buffer and TXD buffer reached */
DECL|EVENTS_END|member|__IO uint32_t EVENTS_END; /*!< Granted transaction completed */
DECL|EVENTS_END|member|__IO uint32_t EVENTS_END; /*!< Packet sent or received */
DECL|EVENTS_END|member|__IO uint32_t EVENTS_END; /*!< The PDM has written the last sample specified by SAMPLE.MAXCNT
DECL|EVENTS_END|member|__IO uint32_t EVENTS_END; /*!< The SAADC has filled up the result buffer */
DECL|EVENTS_EP0DATADONE|member|__IO uint32_t EVENTS_EP0DATADONE; /*!< An acknowledged data transfer has taken place on the control
DECL|EVENTS_EP0SETUP|member|__IO uint32_t EVENTS_EP0SETUP; /*!< A valid SETUP token has been received (and acknowledged) on
DECL|EVENTS_EPDATA|member|__IO uint32_t EVENTS_EPDATA; /*!< A data transfer has occurred on a data endpoint, indicated by
DECL|EVENTS_ERRORECB|member|__IO uint32_t EVENTS_ERRORECB; /*!< ECB block encrypt aborted because of a STOPECB task or due to
DECL|EVENTS_ERROR|member|__IO uint32_t EVENTS_ERROR; /*!< Deprecated register - CCM error event */
DECL|EVENTS_ERROR|member|__IO uint32_t EVENTS_ERROR; /*!< Error detected */
DECL|EVENTS_ERROR|member|__IO uint32_t EVENTS_ERROR; /*!< Error detected */
DECL|EVENTS_ERROR|member|__IO uint32_t EVENTS_ERROR; /*!< NFC error reported. The ERRORSTATUS register contains details
DECL|EVENTS_ERROR|member|__IO uint32_t EVENTS_ERROR; /*!< TWI error */
DECL|EVENTS_ERROR|member|__IO uint32_t EVENTS_ERROR; /*!< TWI error */
DECL|EVENTS_ERROR|member|__IO uint32_t EVENTS_ERROR; /*!< TWI error */
DECL|EVENTS_FIELDDETECTED|member|__IO uint32_t EVENTS_FIELDDETECTED; /*!< Remote NFC field detected */
DECL|EVENTS_FIELDLOST|member|__IO uint32_t EVENTS_FIELDLOST; /*!< Remote NFC field lost */
DECL|EVENTS_FRAMESTART|member|__IO uint32_t EVENTS_FRAMESTART; /*!< IEEE 802.15.4 length field received */
DECL|EVENTS_HFCLKSTARTED|member|__IO uint32_t EVENTS_HFCLKSTARTED; /*!< HFXO crystal oscillator started */
DECL|EVENTS_IN|member|__IO uint32_t EVENTS_IN[8]; /*!< Description collection[n]: Event generated from pin specified
DECL|EVENTS_LASTRX|member|__IO uint32_t EVENTS_LASTRX; /*!< Byte boundary, starting to receive the last byte */
DECL|EVENTS_LASTTX|member|__IO uint32_t EVENTS_LASTTX; /*!< Byte boundary, starting to transmit the last byte */
DECL|EVENTS_LFCLKSTARTED|member|__IO uint32_t EVENTS_LFCLKSTARTED; /*!< LFCLK started */
DECL|EVENTS_LOOPSDONE|member|__IO uint32_t EVENTS_LOOPSDONE; /*!< Concatenated sequences have been played the amount of times
DECL|EVENTS_MHRMATCH|member|__IO uint32_t EVENTS_MHRMATCH; /*!< MAC header match found */
DECL|EVENTS_NCTS|member|__IO uint32_t EVENTS_NCTS; /*!< CTS is deactivated (set high). Not Clear To Send. */
DECL|EVENTS_NCTS|member|__IO uint32_t EVENTS_NCTS; /*!< CTS is deactivated (set high). Not Clear To Send. */
DECL|EVENTS_NOTRESOLVED|member|__IO uint32_t EVENTS_NOTRESOLVED; /*!< Address not resolved */
DECL|EVENTS_OVRFLW|member|__IO uint32_t EVENTS_OVRFLW; /*!< Event on COUNTER overflow */
DECL|EVENTS_PAYLOAD|member|__IO uint32_t EVENTS_PAYLOAD; /*!< Packet payload sent or received */
DECL|EVENTS_PHYEND|member|__IO uint32_t EVENTS_PHYEND; /*!< Generated in Ble_LR125Kbit, Ble_LR500Kbit and BleIeee802154_250Kbit
DECL|EVENTS_POFWARN|member|__IO uint32_t EVENTS_POFWARN; /*!< Power failure warning */
DECL|EVENTS_PORT|member|__IO uint32_t EVENTS_PORT; /*!< Event generated from multiple input GPIO pins with SENSE mechanism
DECL|EVENTS_PREGION|member|MWU_EVENTS_PREGION_Type EVENTS_PREGION[2]; /*!< Unspecified */
DECL|EVENTS_PWMPERIODEND|member|__IO uint32_t EVENTS_PWMPERIODEND; /*!< Emitted at the end of each PWM period */
DECL|EVENTS_RATEBOOST|member|__IO uint32_t EVENTS_RATEBOOST; /*!< Ble_LR CI field received, receive mode is changed from Ble_LR125Kbit
DECL|EVENTS_READY|member|__IO uint32_t EVENTS_READY; /*!< COMP is ready and output is valid */
DECL|EVENTS_READY|member|__IO uint32_t EVENTS_READY; /*!< LPCOMP is ready and output is valid */
DECL|EVENTS_READY|member|__IO uint32_t EVENTS_READY; /*!< QSPI peripheral is ready. This event will be generated as a
DECL|EVENTS_READY|member|__IO uint32_t EVENTS_READY; /*!< RADIO has ramped up and is ready to be started */
DECL|EVENTS_READY|member|__IO uint32_t EVENTS_READY; /*!< TXD byte sent and RXD byte received */
DECL|EVENTS_READY|member|__IO uint32_t EVENTS_READY; /*!< The NFCT peripheral is ready to receive and send frames */
DECL|EVENTS_READ|member|__IO uint32_t EVENTS_READ; /*!< Read command received */
DECL|EVENTS_REGION|member|MWU_EVENTS_REGION_Type EVENTS_REGION[4]; /*!< Unspecified */
DECL|EVENTS_REPORTRDY|member|__IO uint32_t EVENTS_REPORTRDY; /*!< Non-null report ready */
DECL|EVENTS_RESOLVED|member|__IO uint32_t EVENTS_RESOLVED; /*!< Address resolved */
DECL|EVENTS_RESULTDONE|member|__IO uint32_t EVENTS_RESULTDONE; /*!< Result ready for transfer to RAM */
DECL|EVENTS_RSSIEND|member|__IO uint32_t EVENTS_RSSIEND; /*!< Sampling of receive signal strength complete */
DECL|EVENTS_RXDRDY|member|__IO uint32_t EVENTS_RXDRDY; /*!< Data received in RXD (but potentially not yet transferred to
DECL|EVENTS_RXDRDY|member|__IO uint32_t EVENTS_RXDRDY; /*!< Data received in RXD */
DECL|EVENTS_RXDREADY|member|__IO uint32_t EVENTS_RXDREADY; /*!< TWI RXD byte received */
DECL|EVENTS_RXERROR|member|__IO uint32_t EVENTS_RXERROR; /*!< NFC RX frame error reported. The FRAMESTATUS.RX register contains
DECL|EVENTS_RXFRAMEEND|member|__IO uint32_t EVENTS_RXFRAMEEND; /*!< Received data has been checked (CRC, parity) and transferred
DECL|EVENTS_RXFRAMESTART|member|__IO uint32_t EVENTS_RXFRAMESTART; /*!< Marks the end of the first symbol of a received frame */
DECL|EVENTS_RXPTRUPD|member|__IO uint32_t EVENTS_RXPTRUPD; /*!< The RXD.PTR register has been copied to internal double-buffers.
DECL|EVENTS_RXREADY|member|__IO uint32_t EVENTS_RXREADY; /*!< RADIO has ramped up and is ready to be started RX path */
DECL|EVENTS_RXSTARTED|member|__IO uint32_t EVENTS_RXSTARTED; /*!< Receive sequence started */
DECL|EVENTS_RXSTARTED|member|__IO uint32_t EVENTS_RXSTARTED; /*!< Receive sequence started */
DECL|EVENTS_RXSTARTED|member|__IO uint32_t EVENTS_RXSTARTED; /*!< UART receiver has started */
DECL|EVENTS_RXTO|member|__IO uint32_t EVENTS_RXTO; /*!< Receiver timeout */
DECL|EVENTS_RXTO|member|__IO uint32_t EVENTS_RXTO; /*!< Receiver timeout */
DECL|EVENTS_SAMPLERDY|member|__IO uint32_t EVENTS_SAMPLERDY; /*!< Event being generated for every new sample value written to
DECL|EVENTS_SELECTED|member|__IO uint32_t EVENTS_SELECTED; /*!< NFC auto collision resolution successfully completed */
DECL|EVENTS_SEQEND|member|__IO uint32_t EVENTS_SEQEND[2]; /*!< Description collection[n]: Emitted at end of every sequence
DECL|EVENTS_SEQSTARTED|member|__IO uint32_t EVENTS_SEQSTARTED[2]; /*!< Description collection[n]: First PWM period started on sequence
DECL|EVENTS_SLEEPENTER|member|__IO uint32_t EVENTS_SLEEPENTER; /*!< CPU entered WFI/WFE sleep */
DECL|EVENTS_SLEEPEXIT|member|__IO uint32_t EVENTS_SLEEPEXIT; /*!< CPU exited WFI/WFE sleep */
DECL|EVENTS_SOF|member|__IO uint32_t EVENTS_SOF; /*!< Signals that a SOF (start of frame) condition has been detected
DECL|EVENTS_STARTED|member|__IO uint32_t EVENTS_STARTED; /*!< Confirms that the EPIN[n].PTR and EPIN[n].MAXCNT, or EPOUT[n].PTR
DECL|EVENTS_STARTED|member|__IO uint32_t EVENTS_STARTED; /*!< EasyDMA is ready to receive or send frames. */
DECL|EVENTS_STARTED|member|__IO uint32_t EVENTS_STARTED; /*!< PDM transfer has started */
DECL|EVENTS_STARTED|member|__IO uint32_t EVENTS_STARTED; /*!< The SAADC has started */
DECL|EVENTS_STARTED|member|__IO uint32_t EVENTS_STARTED; /*!< Transaction started */
DECL|EVENTS_STOPPED|member|__IO uint32_t EVENTS_STOPPED; /*!< I2S transfer stopped. */
DECL|EVENTS_STOPPED|member|__IO uint32_t EVENTS_STOPPED; /*!< PDM transfer has finished */
DECL|EVENTS_STOPPED|member|__IO uint32_t EVENTS_STOPPED; /*!< QDEC has been stopped */
DECL|EVENTS_STOPPED|member|__IO uint32_t EVENTS_STOPPED; /*!< Response to STOP task, emitted when PWM pulses are no longer
DECL|EVENTS_STOPPED|member|__IO uint32_t EVENTS_STOPPED; /*!< SPI transaction has stopped */
DECL|EVENTS_STOPPED|member|__IO uint32_t EVENTS_STOPPED; /*!< TWI stopped */
DECL|EVENTS_STOPPED|member|__IO uint32_t EVENTS_STOPPED; /*!< TWI stopped */
DECL|EVENTS_STOPPED|member|__IO uint32_t EVENTS_STOPPED; /*!< TWI stopped */
DECL|EVENTS_STOPPED|member|__IO uint32_t EVENTS_STOPPED; /*!< The SAADC has stopped */
DECL|EVENTS_SUSPENDED|member|__IO uint32_t EVENTS_SUSPENDED; /*!< Last byte has been sent out after the SUSPEND task has been
DECL|EVENTS_SUSPENDED|member|__IO uint32_t EVENTS_SUSPENDED; /*!< TWI entered the suspended state */
DECL|EVENTS_TICK|member|__IO uint32_t EVENTS_TICK; /*!< Event on COUNTER increment */
DECL|EVENTS_TIMEOUT|member|__IO uint32_t EVENTS_TIMEOUT; /*!< Watchdog timeout */
DECL|EVENTS_TRIGGERED|member|__IO uint32_t EVENTS_TRIGGERED[16]; /*!< Description collection[n]: Event number n generated by triggering
DECL|EVENTS_TXDRDY|member|__IO uint32_t EVENTS_TXDRDY; /*!< Data sent from TXD */
DECL|EVENTS_TXDRDY|member|__IO uint32_t EVENTS_TXDRDY; /*!< Data sent from TXD */
DECL|EVENTS_TXDSENT|member|__IO uint32_t EVENTS_TXDSENT; /*!< TWI TXD byte sent */
DECL|EVENTS_TXFRAMEEND|member|__IO uint32_t EVENTS_TXFRAMEEND; /*!< Marks the end of the last transmitted on-air symbol of a frame */
DECL|EVENTS_TXFRAMESTART|member|__IO uint32_t EVENTS_TXFRAMESTART; /*!< Marks the start of the first symbol of a transmitted frame */
DECL|EVENTS_TXPTRUPD|member|__IO uint32_t EVENTS_TXPTRUPD; /*!< The TDX.PTR register has been copied to internal double-buffers.
DECL|EVENTS_TXREADY|member|__IO uint32_t EVENTS_TXREADY; /*!< RADIO has ramped up and is ready to be started TX path */
DECL|EVENTS_TXSTARTED|member|__IO uint32_t EVENTS_TXSTARTED; /*!< Transmit sequence started */
DECL|EVENTS_TXSTARTED|member|__IO uint32_t EVENTS_TXSTARTED; /*!< Transmit sequence started */
DECL|EVENTS_TXSTARTED|member|__IO uint32_t EVENTS_TXSTARTED; /*!< UART transmitter has started */
DECL|EVENTS_TXSTOPPED|member|__IO uint32_t EVENTS_TXSTOPPED; /*!< Transmitter stopped */
DECL|EVENTS_UP|member|__IO uint32_t EVENTS_UP; /*!< Upward crossing */
DECL|EVENTS_UP|member|__IO uint32_t EVENTS_UP; /*!< Upward crossing */
DECL|EVENTS_USBDETECTED|member|__IO uint32_t EVENTS_USBDETECTED; /*!< Voltage supply detected on VBUS */
DECL|EVENTS_USBEVENT|member|__IO uint32_t EVENTS_USBEVENT; /*!< An event or an error not covered by specific events has occurred.
DECL|EVENTS_USBPWRRDY|member|__IO uint32_t EVENTS_USBPWRRDY; /*!< USB 3.3 V supply ready */
DECL|EVENTS_USBREMOVED|member|__IO uint32_t EVENTS_USBREMOVED; /*!< Voltage supply removed from VBUS */
DECL|EVENTS_USBRESET|member|__IO uint32_t EVENTS_USBRESET; /*!< Signals that a USB reset condition has been detected on USB
DECL|EVENTS_VALRDY|member|__IO uint32_t EVENTS_VALRDY; /*!< Event being generated for every new random number written to
DECL|EVENTS_WRITE|member|__IO uint32_t EVENTS_WRITE; /*!< Write command received */
DECL|EVTENCLR|member|__IO uint32_t EVTENCLR; /*!< Disable event routing */
DECL|EVTENSET|member|__IO uint32_t EVTENSET; /*!< Enable event routing */
DECL|EVTEN|member|__IO uint32_t EVTEN; /*!< Enable or disable event routing */
DECL|EXTREFSEL|member|__IO uint32_t EXTREFSEL; /*!< External reference select */
DECL|EXTREFSEL|member|__IO uint32_t EXTREFSEL; /*!< External reference select */
DECL|FICR_INFO_Type|typedef|} FICR_INFO_Type;
DECL|FICR_NFC_Type|typedef|} FICR_NFC_Type;
DECL|FICR_TEMP_Type|typedef|} FICR_TEMP_Type;
DECL|FICR_TRNG90B_Type|typedef|} FICR_TRNG90B_Type;
DECL|FIELDPRESENT|member|__I uint32_t FIELDPRESENT; /*!< Indicates the presence or not of a valid field */
DECL|FLASH|member|__I uint32_t FLASH; /*!< Flash variant */
DECL|FORK|member|PPI_FORK_Type FORK[32]; /*!< Fork */
DECL|FORMAT|member|__IO uint32_t FORMAT; /*!< Frame format. */
DECL|FPU_IRQn|enumerator|FPU_IRQn = 38, /*!< 38 FPU */
DECL|FRAMECNTR|member|__I uint32_t FRAMECNTR; /*!< Returns the current value of the start of frame counter */
DECL|FRAMECONFIG|member|__IO uint32_t FRAMECONFIG; /*!< Configuration of incoming frames */
DECL|FRAMECONFIG|member|__IO uint32_t FRAMECONFIG; /*!< Configuration of outgoing frames */
DECL|FRAMEDELAYMAX|member|__IO uint32_t FRAMEDELAYMAX; /*!< Maximum frame delay */
DECL|FRAMEDELAYMIN|member|__IO uint32_t FRAMEDELAYMIN; /*!< Minimum frame delay */
DECL|FRAMEDELAYMODE|member|__IO uint32_t FRAMEDELAYMODE; /*!< Configuration register for the Frame Delay Timer */
DECL|FRAMESTATUS|member|NFCT_FRAMESTATUS_Type FRAMESTATUS; /*!< Unspecified */
DECL|FREQUENCY|member|__IO uint32_t FREQUENCY; /*!< Frequency */
DECL|FREQUENCY|member|__IO uint32_t FREQUENCY; /*!< SPI frequency. Accuracy depends on the HFCLK source selected. */
DECL|FREQUENCY|member|__IO uint32_t FREQUENCY; /*!< SPI frequency. Accuracy depends on the HFCLK source selected. */
DECL|FREQUENCY|member|__IO uint32_t FREQUENCY; /*!< TWI frequency. Accuracy depends on the HFCLK source selected. */
DECL|FREQUENCY|member|__IO uint32_t FREQUENCY; /*!< TWI frequency. Accuracy depends on the HFCLK source selected. */
DECL|GAINL|member|__IO uint32_t GAINL; /*!< Left output gain adjustment */
DECL|GAINR|member|__IO uint32_t GAINR; /*!< Right output gain adjustment */
DECL|GPIOTE_IRQn|enumerator|GPIOTE_IRQn = 6, /*!< 6 GPIOTE */
DECL|GPREGRET2|member|__IO uint32_t GPREGRET2; /*!< General purpose retention register */
DECL|GPREGRET|member|__IO uint32_t GPREGRET; /*!< General purpose retention register */
DECL|HALTED|member|USBD_HALTED_Type HALTED; /*!< Unspecified */
DECL|HFCLKRUN|member|__I uint32_t HFCLKRUN; /*!< Status indicating that HFCLKSTART task has been triggered */
DECL|HFCLKSTAT|member|__I uint32_t HFCLKSTAT; /*!< HFCLK status */
DECL|HFXODEBOUNCE|member|__IO uint32_t HFXODEBOUNCE; /*!< HFXO debounce time. The HFXO is started by triggering the TASKS_HFCLKSTART
DECL|HOST_CRYPTOKEY_SEL|member|__IO uint32_t HOST_CRYPTOKEY_SEL; /*!< AES hardware key select */
DECL|HOST_IOT_KDR0|member|__IO uint32_t HOST_IOT_KDR0; /*!< This register holds bits 31:0 of K_DR. The value of this register
DECL|HOST_IOT_KDR1|member|__O uint32_t HOST_IOT_KDR1; /*!< This register holds bits 63:32 of K_DR. The value of this register
DECL|HOST_IOT_KDR2|member|__O uint32_t HOST_IOT_KDR2; /*!< This register holds bits 95:64 of K_DR. The value of this register
DECL|HOST_IOT_KDR3|member|__O uint32_t HOST_IOT_KDR3; /*!< This register holds bits 127:96 of K_DR. The value of this register
DECL|HOST_IOT_KPRTL_LOCK|member|__IO uint32_t HOST_IOT_KPRTL_LOCK; /*!< This write-once register is the K_PRTL lock register. When this
DECL|HOST_IOT_LCS|member|__IO uint32_t HOST_IOT_LCS; /*!< Controls lifecycle state (LCS) for CRYPTOCELL subsystem */
DECL|HYST|member|__IO uint32_t HYST; /*!< Comparator hysteresis enable */
DECL|HYST|member|__IO uint32_t HYST; /*!< Comparator hysteresis enable */
DECL|HardFault_IRQn|enumerator|HardFault_IRQn = -13, /*!< 3 Hard Fault, all classes of Fault */
DECL|I2S_CONFIG_Type|typedef|} I2S_CONFIG_Type;
DECL|I2S_IRQn|enumerator|I2S_IRQn = 37, /*!< 37 I2S */
DECL|I2S_PSEL_Type|typedef|} I2S_PSEL_Type;
DECL|I2S_RXD_Type|typedef|} I2S_RXD_Type;
DECL|I2S_RXTXD_Type|typedef|} I2S_RXTXD_Type;
DECL|I2S_TXD_Type|typedef|} I2S_TXD_Type;
DECL|ICACHECNF|member|__IO uint32_t ICACHECNF; /*!< I-code cache configuration register. */
DECL|IFCONFIG0|member|__IO uint32_t IFCONFIG0; /*!< Interface configuration. */
DECL|IFCONFIG1|member|__IO uint32_t IFCONFIG1; /*!< Interface configuration. */
DECL|IFTIMING|member|SPIM_IFTIMING_Type IFTIMING; /*!< Unspecified */
DECL|IFTIMING|member|__IO uint32_t IFTIMING; /*!< SPI interface timing. */
DECL|IHIT|member|__IO uint32_t IHIT; /*!< I-code cache hit counter. */
DECL|IMISS|member|__IO uint32_t IMISS; /*!< I-code cache miss counter. */
DECL|INFO|member|FICR_INFO_Type INFO; /*!< Device info */
DECL|INPTR|member|__IO uint32_t INPTR; /*!< Input pointer */
DECL|INTENCLR|member|__IO uint32_t INTENCLR; /*!< Disable interrupt */
DECL|INTENCLR|member|__IO uint32_t INTENCLR; /*!< Disable interrupt */
DECL|INTENCLR|member|__IO uint32_t INTENCLR; /*!< Disable interrupt */
DECL|INTENCLR|member|__IO uint32_t INTENCLR; /*!< Disable interrupt */
DECL|INTENCLR|member|__IO uint32_t INTENCLR; /*!< Disable interrupt */
DECL|INTENCLR|member|__IO uint32_t INTENCLR; /*!< Disable interrupt */
DECL|INTENCLR|member|__IO uint32_t INTENCLR; /*!< Disable interrupt */
DECL|INTENCLR|member|__IO uint32_t INTENCLR; /*!< Disable interrupt */
DECL|INTENCLR|member|__IO uint32_t INTENCLR; /*!< Disable interrupt */
DECL|INTENCLR|member|__IO uint32_t INTENCLR; /*!< Disable interrupt */
DECL|INTENCLR|member|__IO uint32_t INTENCLR; /*!< Disable interrupt */
DECL|INTENCLR|member|__IO uint32_t INTENCLR; /*!< Disable interrupt */
DECL|INTENCLR|member|__IO uint32_t INTENCLR; /*!< Disable interrupt */
DECL|INTENCLR|member|__IO uint32_t INTENCLR; /*!< Disable interrupt */
DECL|INTENCLR|member|__IO uint32_t INTENCLR; /*!< Disable interrupt */
DECL|INTENCLR|member|__IO uint32_t INTENCLR; /*!< Disable interrupt */
DECL|INTENCLR|member|__IO uint32_t INTENCLR; /*!< Disable interrupt */
DECL|INTENCLR|member|__IO uint32_t INTENCLR; /*!< Disable interrupt */
DECL|INTENCLR|member|__IO uint32_t INTENCLR; /*!< Disable interrupt */
DECL|INTENCLR|member|__IO uint32_t INTENCLR; /*!< Disable interrupt */
DECL|INTENCLR|member|__IO uint32_t INTENCLR; /*!< Disable interrupt */
DECL|INTENCLR|member|__IO uint32_t INTENCLR; /*!< Disable interrupt */
DECL|INTENCLR|member|__IO uint32_t INTENCLR; /*!< Disable interrupt */
DECL|INTENCLR|member|__IO uint32_t INTENCLR; /*!< Disable interrupt */
DECL|INTENCLR|member|__IO uint32_t INTENCLR; /*!< Disable interrupt */
DECL|INTENCLR|member|__IO uint32_t INTENCLR; /*!< Disable interrupt */
DECL|INTENCLR|member|__IO uint32_t INTENCLR; /*!< Disable interrupt */
DECL|INTENCLR|member|__IO uint32_t INTENCLR; /*!< Disable interrupt */
DECL|INTENCLR|member|__IO uint32_t INTENCLR; /*!< Disable interrupt */
DECL|INTENCLR|member|__IO uint32_t INTENCLR; /*!< Disable interrupt */
DECL|INTENCLR|member|__IO uint32_t INTENCLR; /*!< Disable interrupt */
DECL|INTENCLR|member|__IO uint32_t INTENCLR; /*!< Disable interrupt */
DECL|INTENSET|member|__IO uint32_t INTENSET; /*!< Enable interrupt */
DECL|INTENSET|member|__IO uint32_t INTENSET; /*!< Enable interrupt */
DECL|INTENSET|member|__IO uint32_t INTENSET; /*!< Enable interrupt */
DECL|INTENSET|member|__IO uint32_t INTENSET; /*!< Enable interrupt */
DECL|INTENSET|member|__IO uint32_t INTENSET; /*!< Enable interrupt */
DECL|INTENSET|member|__IO uint32_t INTENSET; /*!< Enable interrupt */
DECL|INTENSET|member|__IO uint32_t INTENSET; /*!< Enable interrupt */
DECL|INTENSET|member|__IO uint32_t INTENSET; /*!< Enable interrupt */
DECL|INTENSET|member|__IO uint32_t INTENSET; /*!< Enable interrupt */
DECL|INTENSET|member|__IO uint32_t INTENSET; /*!< Enable interrupt */
DECL|INTENSET|member|__IO uint32_t INTENSET; /*!< Enable interrupt */
DECL|INTENSET|member|__IO uint32_t INTENSET; /*!< Enable interrupt */
DECL|INTENSET|member|__IO uint32_t INTENSET; /*!< Enable interrupt */
DECL|INTENSET|member|__IO uint32_t INTENSET; /*!< Enable interrupt */
DECL|INTENSET|member|__IO uint32_t INTENSET; /*!< Enable interrupt */
DECL|INTENSET|member|__IO uint32_t INTENSET; /*!< Enable interrupt */
DECL|INTENSET|member|__IO uint32_t INTENSET; /*!< Enable interrupt */
DECL|INTENSET|member|__IO uint32_t INTENSET; /*!< Enable interrupt */
DECL|INTENSET|member|__IO uint32_t INTENSET; /*!< Enable interrupt */
DECL|INTENSET|member|__IO uint32_t INTENSET; /*!< Enable interrupt */
DECL|INTENSET|member|__IO uint32_t INTENSET; /*!< Enable interrupt */
DECL|INTENSET|member|__IO uint32_t INTENSET; /*!< Enable interrupt */
DECL|INTENSET|member|__IO uint32_t INTENSET; /*!< Enable interrupt */
DECL|INTENSET|member|__IO uint32_t INTENSET; /*!< Enable interrupt */
DECL|INTENSET|member|__IO uint32_t INTENSET; /*!< Enable interrupt */
DECL|INTENSET|member|__IO uint32_t INTENSET; /*!< Enable interrupt */
DECL|INTENSET|member|__IO uint32_t INTENSET; /*!< Enable interrupt */
DECL|INTENSET|member|__IO uint32_t INTENSET; /*!< Enable interrupt */
DECL|INTENSET|member|__IO uint32_t INTENSET; /*!< Enable interrupt */
DECL|INTENSET|member|__IO uint32_t INTENSET; /*!< Enable interrupt */
DECL|INTENSET|member|__IO uint32_t INTENSET; /*!< Enable interrupt */
DECL|INTENSET|member|__IO uint32_t INTENSET; /*!< Enable interrupt */
DECL|INTEN|member|__IO uint32_t INTEN; /*!< Enable or disable interrupt */
DECL|INTEN|member|__IO uint32_t INTEN; /*!< Enable or disable interrupt */
DECL|INTEN|member|__IO uint32_t INTEN; /*!< Enable or disable interrupt */
DECL|INTEN|member|__IO uint32_t INTEN; /*!< Enable or disable interrupt */
DECL|INTEN|member|__IO uint32_t INTEN; /*!< Enable or disable interrupt */
DECL|INTEN|member|__IO uint32_t INTEN; /*!< Enable or disable interrupt */
DECL|INTEN|member|__IO uint32_t INTEN; /*!< Enable or disable interrupt */
DECL|INTEN|member|__IO uint32_t INTEN; /*!< Enable or disable interrupt */
DECL|INTEN|member|__IO uint32_t INTEN; /*!< Enable or disable interrupt */
DECL|INTEN|member|__IO uint32_t INTEN; /*!< Enable or disable interrupt */
DECL|INTEN|member|__IO uint32_t INTEN; /*!< Enable or disable interrupt */
DECL|INTEN|member|__IO uint32_t INTEN; /*!< Enable or disable interrupt */
DECL|INTEN|member|__IO uint32_t INTEN; /*!< Enable or disable interrupt */
DECL|IN|member|__I uint32_t IN; /*!< Read GPIO port */
DECL|IO0|member|__IO uint32_t IO0; /*!< Pin select for serial data MOSI/IO0. */
DECL|IO1|member|__IO uint32_t IO1; /*!< Pin select for serial data MISO/IO1. */
DECL|IO2|member|__IO uint32_t IO2; /*!< Pin select for serial data IO2. */
DECL|IO3|member|__IO uint32_t IO3; /*!< Pin select for serial data IO3. */
DECL|IRKPTR|member|__IO uint32_t IRKPTR; /*!< Pointer to IRK data structure */
DECL|IRQn_Type|typedef|} IRQn_Type;
DECL|IR|member|__I uint32_t IR[4]; /*!< Description collection[n]: Identity Root, word n */
DECL|ISOINCONFIG|member|__IO uint32_t ISOINCONFIG; /*!< Controls the response of the ISO IN endpoint to an IN token
DECL|ISOIN|member|USBD_ISOIN_Type ISOIN; /*!< Unspecified */
DECL|ISOOUT|member|USBD_ISOOUT_Type ISOOUT; /*!< Unspecified */
DECL|ISOOUT|member|__I uint32_t ISOOUT; /*!< Number of bytes received last on this ISO OUT data endpoint */
DECL|ISOSPLIT|member|__IO uint32_t ISOSPLIT; /*!< Controls the split of ISO buffers */
DECL|LATCH|member|__IO uint32_t LATCH; /*!< Latch register indicating what GPIO pins that have met the criteria
DECL|LEDPOL|member|__IO uint32_t LEDPOL; /*!< LED output pin polarity */
DECL|LEDPRE|member|__IO uint32_t LEDPRE; /*!< Time period the LED is switched ON prior to sampling */
DECL|LED|member|__IO uint32_t LED; /*!< Pin select for LED signal */
DECL|LEN|member|__IO uint32_t LEN; /*!< Size of block to be erased. */
DECL|LFCLKRUN|member|__I uint32_t LFCLKRUN; /*!< Status indicating that LFCLKSTART task has been triggered */
DECL|LFCLKSRCCOPY|member|__I uint32_t LFCLKSRCCOPY; /*!< Copy of LFCLKSRC register, set when LFCLKSTART task was triggered */
DECL|LFCLKSRC|member|__IO uint32_t LFCLKSRC; /*!< Clock source for the LFCLK */
DECL|LFCLKSTAT|member|__I uint32_t LFCLKSTAT; /*!< LFCLK status */
DECL|LFRCMODE|member|__IO uint32_t LFRCMODE; /*!< LFRC mode configuration */
DECL|LIMITH|member|__IO uint32_t LIMITH; /*!< Description cluster[n]: Last result is equal or above CH[n].LIMIT.HIGH */
DECL|LIMITL|member|__IO uint32_t LIMITL; /*!< Description cluster[n]: Last result is equal or below CH[n].LIMIT.LOW */
DECL|LIMIT|member|__IO uint32_t LIMIT; /*!< Description cluster[n]: High/low limits for event monitoring
DECL|LIST|member|__IO uint32_t LIST; /*!< EasyDMA list type */
DECL|LIST|member|__IO uint32_t LIST; /*!< EasyDMA list type */
DECL|LIST|member|__IO uint32_t LIST; /*!< EasyDMA list type */
DECL|LIST|member|__IO uint32_t LIST; /*!< EasyDMA list type */
DECL|LOOP|member|__IO uint32_t LOOP; /*!< Number of playbacks of a loop */
DECL|LOWPOWER|member|__IO uint32_t LOWPOWER; /*!< Controls USBD peripheral low power mode during USB suspend */
DECL|LRCK|member|__IO uint32_t LRCK; /*!< Pin select for LRCK signal. */
DECL|MAINREGSTATUS|member|__I uint32_t MAINREGSTATUS; /*!< Main supply status */
DECL|MATCH|member|__I uint32_t MATCH; /*!< Status register indicating which address had a match */
DECL|MAXCNT|member|__IO uint32_t MAXCNT; /*!< Description cluster[n]: Maximum number of bytes to transfer */
DECL|MAXCNT|member|__IO uint32_t MAXCNT; /*!< Description cluster[n]: Maximum number of bytes to transfer */
DECL|MAXCNT|member|__IO uint32_t MAXCNT; /*!< Maximum number of 16-bit samples to be written to output RAM
DECL|MAXCNT|member|__IO uint32_t MAXCNT; /*!< Maximum number of bytes in RXD buffer */
DECL|MAXCNT|member|__IO uint32_t MAXCNT; /*!< Maximum number of bytes in TXD buffer */
DECL|MAXCNT|member|__IO uint32_t MAXCNT; /*!< Maximum number of bytes in receive buffer */
DECL|MAXCNT|member|__IO uint32_t MAXCNT; /*!< Maximum number of bytes in receive buffer */
DECL|MAXCNT|member|__IO uint32_t MAXCNT; /*!< Maximum number of bytes in receive buffer */
DECL|MAXCNT|member|__IO uint32_t MAXCNT; /*!< Maximum number of bytes in receive buffer */
DECL|MAXCNT|member|__IO uint32_t MAXCNT; /*!< Maximum number of bytes in transmit buffer */
DECL|MAXCNT|member|__IO uint32_t MAXCNT; /*!< Maximum number of bytes in transmit buffer */
DECL|MAXCNT|member|__IO uint32_t MAXCNT; /*!< Maximum number of bytes in transmit buffer */
DECL|MAXCNT|member|__IO uint32_t MAXCNT; /*!< Maximum number of bytes to transfer */
DECL|MAXCNT|member|__IO uint32_t MAXCNT; /*!< Maximum number of bytes to transfer */
DECL|MAXCNT|member|__IO uint32_t MAXCNT; /*!< Number of bytes in transmit buffer */
DECL|MAXCNT|member|__IO uint32_t MAXCNT; /*!< Number of samples to allocate memory for in EasyDMA mode */
DECL|MAXCNT|member|__IO uint32_t MAXCNT; /*!< Size of RXD and TXD buffers. */
DECL|MAXLEN|member|__IO uint32_t MAXLEN; /*!< Size of the RAM buffer allocated to TXD and RXD data storage
DECL|MAXPACKETSIZE|member|__IO uint32_t MAXPACKETSIZE; /*!< Length of key-stream generated when MODE.LENGTH = Extended. */
DECL|MCKEN|member|__IO uint32_t MCKEN; /*!< Master clock generator enable. */
DECL|MCKFREQ|member|__IO uint32_t MCKFREQ; /*!< Master clock generator frequency. */
DECL|MCK|member|__IO uint32_t MCK; /*!< Pin select for MCK signal. */
DECL|MHRMATCHCONF|member|__IO uint32_t MHRMATCHCONF; /*!< Search pattern configuration */
DECL|MHRMATCHMAS|member|__IO uint32_t MHRMATCHMAS; /*!< Pattern mask */
DECL|MICSTATUS|member|__I uint32_t MICSTATUS; /*!< MIC check result */
DECL|MISO|member|__IO uint32_t MISO; /*!< Pin select for MISO signal */
DECL|MISO|member|__IO uint32_t MISO; /*!< Pin select for MISO signal */
DECL|MISO|member|__IO uint32_t MISO; /*!< Pin select for MISO signal */
DECL|MODECNF0|member|__IO uint32_t MODECNF0; /*!< Radio mode configuration register 0 */
DECL|MODE|member|__IO uint32_t MODE; /*!< Data rate and modulation */
DECL|MODE|member|__IO uint32_t MODE; /*!< Defines the routing of the connected PDM microphones' signals */
DECL|MODE|member|__IO uint32_t MODE; /*!< I2S mode. */
DECL|MODE|member|__IO uint32_t MODE; /*!< Mode configuration */
DECL|MODE|member|__IO uint32_t MODE; /*!< Operation mode */
DECL|MODE|member|__IO uint32_t MODE; /*!< Selects operating mode of the wave counter */
DECL|MODE|member|__IO uint32_t MODE; /*!< Timer mode selection */
DECL|MOSI|member|__IO uint32_t MOSI; /*!< Pin select for MOSI signal */
DECL|MOSI|member|__IO uint32_t MOSI; /*!< Pin select for MOSI signal */
DECL|MOSI|member|__IO uint32_t MOSI; /*!< Pin select for MOSI signal */
DECL|MWU_EVENTS_PREGION_Type|typedef|} MWU_EVENTS_PREGION_Type;
DECL|MWU_EVENTS_REGION_Type|typedef|} MWU_EVENTS_REGION_Type;
DECL|MWU_IRQn|enumerator|MWU_IRQn = 32, /*!< 32 MWU */
DECL|MWU_PERREGION_Type|typedef|} MWU_PERREGION_Type;
DECL|MWU_PREGION_Type|typedef|} MWU_PREGION_Type;
DECL|MWU_REGION_Type|typedef|} MWU_REGION_Type;
DECL|MemoryManagement_IRQn|enumerator|MemoryManagement_IRQn = -12, /*!< 4 Memory Management, MPU mismatch, including Access Violation
DECL|NFCID1_2ND_LAST|member|__IO uint32_t NFCID1_2ND_LAST; /*!< Second last NFCID1 part (7 or 10 bytes ID) */
DECL|NFCID1_3RD_LAST|member|__IO uint32_t NFCID1_3RD_LAST; /*!< Third last NFCID1 part (10 bytes ID) */
DECL|NFCID1_LAST|member|__IO uint32_t NFCID1_LAST; /*!< Last NFCID1 part (4, 7 or 10 bytes ID) */
DECL|NFCPINS|member|__IO uint32_t NFCPINS; /*!< Setting of pins dedicated to NFC functionality: NFC antenna
DECL|NFCTAGSTATE|member|__I uint32_t NFCTAGSTATE; /*!< NfcTag state register */
DECL|NFCT_FRAMESTATUS_Type|typedef|} NFCT_FRAMESTATUS_Type;
DECL|NFCT_IRQn|enumerator|NFCT_IRQn = 5, /*!< 5 NFCT */
DECL|NFCT_RXD_Type|typedef|} NFCT_RXD_Type;
DECL|NFCT_TXD_Type|typedef|} NFCT_TXD_Type;
DECL|NFC|member|FICR_NFC_Type NFC; /*!< Unspecified */
DECL|NIRK|member|__IO uint32_t NIRK; /*!< Number of IRKs */
DECL|NMIENCLR|member|__IO uint32_t NMIENCLR; /*!< Disable non-maskable interrupt */
DECL|NMIENSET|member|__IO uint32_t NMIENSET; /*!< Enable non-maskable interrupt */
DECL|NMIEN|member|__IO uint32_t NMIEN; /*!< Enable or disable non-maskable interrupt */
DECL|NRF52840_H|macro|NRF52840_H
DECL|NRFFW|member|__IO uint32_t NRFFW[15]; /*!< Description collection[n]: Reserved for Nordic firmware design */
DECL|NRFHW|member|__IO uint32_t NRFHW[12]; /*!< Description collection[n]: Reserved for Nordic hardware design */
DECL|NRF_AAR_BASE|macro|NRF_AAR_BASE
DECL|NRF_AAR_Type|typedef|} NRF_AAR_Type;
DECL|NRF_AAR|macro|NRF_AAR
DECL|NRF_ACL_BASE|macro|NRF_ACL_BASE
DECL|NRF_ACL_Type|typedef|} NRF_ACL_Type;
DECL|NRF_ACL|macro|NRF_ACL
DECL|NRF_CCM_BASE|macro|NRF_CCM_BASE
DECL|NRF_CCM_Type|typedef|} NRF_CCM_Type;
DECL|NRF_CCM|macro|NRF_CCM
DECL|NRF_CC_HOST_RGF_BASE|macro|NRF_CC_HOST_RGF_BASE
DECL|NRF_CC_HOST_RGF_Type|typedef|} NRF_CC_HOST_RGF_Type;
DECL|NRF_CC_HOST_RGF|macro|NRF_CC_HOST_RGF
DECL|NRF_CLOCK_BASE|macro|NRF_CLOCK_BASE
DECL|NRF_CLOCK_Type|typedef|} NRF_CLOCK_Type;
DECL|NRF_CLOCK|macro|NRF_CLOCK
DECL|NRF_COMP_BASE|macro|NRF_COMP_BASE
DECL|NRF_COMP_Type|typedef|} NRF_COMP_Type;
DECL|NRF_COMP|macro|NRF_COMP
DECL|NRF_CRYPTOCELL_BASE|macro|NRF_CRYPTOCELL_BASE
DECL|NRF_CRYPTOCELL_Type|typedef|} NRF_CRYPTOCELL_Type;
DECL|NRF_CRYPTOCELL|macro|NRF_CRYPTOCELL
DECL|NRF_ECB_BASE|macro|NRF_ECB_BASE
DECL|NRF_ECB_Type|typedef|} NRF_ECB_Type;
DECL|NRF_ECB|macro|NRF_ECB
DECL|NRF_EGU0_BASE|macro|NRF_EGU0_BASE
DECL|NRF_EGU0|macro|NRF_EGU0
DECL|NRF_EGU1_BASE|macro|NRF_EGU1_BASE
DECL|NRF_EGU1|macro|NRF_EGU1
DECL|NRF_EGU2_BASE|macro|NRF_EGU2_BASE
DECL|NRF_EGU2|macro|NRF_EGU2
DECL|NRF_EGU3_BASE|macro|NRF_EGU3_BASE
DECL|NRF_EGU3|macro|NRF_EGU3
DECL|NRF_EGU4_BASE|macro|NRF_EGU4_BASE
DECL|NRF_EGU4|macro|NRF_EGU4
DECL|NRF_EGU5_BASE|macro|NRF_EGU5_BASE
DECL|NRF_EGU5|macro|NRF_EGU5
DECL|NRF_EGU_Type|typedef|} NRF_EGU_Type;
DECL|NRF_FICR_BASE|macro|NRF_FICR_BASE
DECL|NRF_FICR_Type|typedef|} NRF_FICR_Type;
DECL|NRF_FICR|macro|NRF_FICR
DECL|NRF_FPU_BASE|macro|NRF_FPU_BASE
DECL|NRF_FPU_Type|typedef|} NRF_FPU_Type;
DECL|NRF_FPU|macro|NRF_FPU
DECL|NRF_GPIOTE_BASE|macro|NRF_GPIOTE_BASE
DECL|NRF_GPIOTE_Type|typedef|} NRF_GPIOTE_Type;
DECL|NRF_GPIOTE|macro|NRF_GPIOTE
DECL|NRF_GPIO_Type|typedef|} NRF_GPIO_Type;
DECL|NRF_I2S_BASE|macro|NRF_I2S_BASE
DECL|NRF_I2S_Type|typedef|} NRF_I2S_Type;
DECL|NRF_I2S|macro|NRF_I2S
DECL|NRF_LPCOMP_BASE|macro|NRF_LPCOMP_BASE
DECL|NRF_LPCOMP_Type|typedef|} NRF_LPCOMP_Type;
DECL|NRF_LPCOMP|macro|NRF_LPCOMP
DECL|NRF_MWU_BASE|macro|NRF_MWU_BASE
DECL|NRF_MWU_Type|typedef|} NRF_MWU_Type;
DECL|NRF_MWU|macro|NRF_MWU
DECL|NRF_NFCT_BASE|macro|NRF_NFCT_BASE
DECL|NRF_NFCT_Type|typedef|} NRF_NFCT_Type;
DECL|NRF_NFCT|macro|NRF_NFCT
DECL|NRF_NVMC_BASE|macro|NRF_NVMC_BASE
DECL|NRF_NVMC_Type|typedef|} NRF_NVMC_Type;
DECL|NRF_NVMC|macro|NRF_NVMC
DECL|NRF_P0_BASE|macro|NRF_P0_BASE
DECL|NRF_P0|macro|NRF_P0
DECL|NRF_P1_BASE|macro|NRF_P1_BASE
DECL|NRF_P1|macro|NRF_P1
DECL|NRF_PDM_BASE|macro|NRF_PDM_BASE
DECL|NRF_PDM_Type|typedef|} NRF_PDM_Type;
DECL|NRF_PDM|macro|NRF_PDM
DECL|NRF_POWER_BASE|macro|NRF_POWER_BASE
DECL|NRF_POWER_Type|typedef|} NRF_POWER_Type;
DECL|NRF_POWER|macro|NRF_POWER
DECL|NRF_PPI_BASE|macro|NRF_PPI_BASE
DECL|NRF_PPI_Type|typedef|} NRF_PPI_Type;
DECL|NRF_PPI|macro|NRF_PPI
DECL|NRF_PWM0_BASE|macro|NRF_PWM0_BASE
DECL|NRF_PWM0|macro|NRF_PWM0
DECL|NRF_PWM1_BASE|macro|NRF_PWM1_BASE
DECL|NRF_PWM1|macro|NRF_PWM1
DECL|NRF_PWM2_BASE|macro|NRF_PWM2_BASE
DECL|NRF_PWM2|macro|NRF_PWM2
DECL|NRF_PWM3_BASE|macro|NRF_PWM3_BASE
DECL|NRF_PWM3|macro|NRF_PWM3
DECL|NRF_PWM_Type|typedef|} NRF_PWM_Type;
DECL|NRF_QDEC_BASE|macro|NRF_QDEC_BASE
DECL|NRF_QDEC_Type|typedef|} NRF_QDEC_Type;
DECL|NRF_QDEC|macro|NRF_QDEC
DECL|NRF_QSPI_BASE|macro|NRF_QSPI_BASE
DECL|NRF_QSPI_Type|typedef|} NRF_QSPI_Type;
DECL|NRF_QSPI|macro|NRF_QSPI
DECL|NRF_RADIO_BASE|macro|NRF_RADIO_BASE
DECL|NRF_RADIO_Type|typedef|} NRF_RADIO_Type;
DECL|NRF_RADIO|macro|NRF_RADIO
DECL|NRF_RNG_BASE|macro|NRF_RNG_BASE
DECL|NRF_RNG_Type|typedef|} NRF_RNG_Type;
DECL|NRF_RNG|macro|NRF_RNG
DECL|NRF_RTC0_BASE|macro|NRF_RTC0_BASE
DECL|NRF_RTC0|macro|NRF_RTC0
DECL|NRF_RTC1_BASE|macro|NRF_RTC1_BASE
DECL|NRF_RTC1|macro|NRF_RTC1
DECL|NRF_RTC2_BASE|macro|NRF_RTC2_BASE
DECL|NRF_RTC2|macro|NRF_RTC2
DECL|NRF_RTC_Type|typedef|} NRF_RTC_Type;
DECL|NRF_SAADC_BASE|macro|NRF_SAADC_BASE
DECL|NRF_SAADC_Type|typedef|} NRF_SAADC_Type;
DECL|NRF_SAADC|macro|NRF_SAADC
DECL|NRF_SPI0_BASE|macro|NRF_SPI0_BASE
DECL|NRF_SPI0|macro|NRF_SPI0
DECL|NRF_SPI1_BASE|macro|NRF_SPI1_BASE
DECL|NRF_SPI1|macro|NRF_SPI1
DECL|NRF_SPI2_BASE|macro|NRF_SPI2_BASE
DECL|NRF_SPI2|macro|NRF_SPI2
DECL|NRF_SPIM0_BASE|macro|NRF_SPIM0_BASE
DECL|NRF_SPIM0|macro|NRF_SPIM0
DECL|NRF_SPIM1_BASE|macro|NRF_SPIM1_BASE
DECL|NRF_SPIM1|macro|NRF_SPIM1
DECL|NRF_SPIM2_BASE|macro|NRF_SPIM2_BASE
DECL|NRF_SPIM2|macro|NRF_SPIM2
DECL|NRF_SPIM3_BASE|macro|NRF_SPIM3_BASE
DECL|NRF_SPIM3|macro|NRF_SPIM3
DECL|NRF_SPIM_Type|typedef|} NRF_SPIM_Type;
DECL|NRF_SPIS0_BASE|macro|NRF_SPIS0_BASE
DECL|NRF_SPIS0|macro|NRF_SPIS0
DECL|NRF_SPIS1_BASE|macro|NRF_SPIS1_BASE
DECL|NRF_SPIS1|macro|NRF_SPIS1
DECL|NRF_SPIS2_BASE|macro|NRF_SPIS2_BASE
DECL|NRF_SPIS2|macro|NRF_SPIS2
DECL|NRF_SPIS_Type|typedef|} NRF_SPIS_Type;
DECL|NRF_SPI_Type|typedef|} NRF_SPI_Type;
DECL|NRF_SWI0_BASE|macro|NRF_SWI0_BASE
DECL|NRF_SWI0|macro|NRF_SWI0
DECL|NRF_SWI1_BASE|macro|NRF_SWI1_BASE
DECL|NRF_SWI1|macro|NRF_SWI1
DECL|NRF_SWI2_BASE|macro|NRF_SWI2_BASE
DECL|NRF_SWI2|macro|NRF_SWI2
DECL|NRF_SWI3_BASE|macro|NRF_SWI3_BASE
DECL|NRF_SWI3|macro|NRF_SWI3
DECL|NRF_SWI4_BASE|macro|NRF_SWI4_BASE
DECL|NRF_SWI4|macro|NRF_SWI4
DECL|NRF_SWI5_BASE|macro|NRF_SWI5_BASE
DECL|NRF_SWI5|macro|NRF_SWI5
DECL|NRF_SWI_Type|typedef|} NRF_SWI_Type;
DECL|NRF_TEMP_BASE|macro|NRF_TEMP_BASE
DECL|NRF_TEMP_Type|typedef|} NRF_TEMP_Type;
DECL|NRF_TEMP|macro|NRF_TEMP
DECL|NRF_TIMER0_BASE|macro|NRF_TIMER0_BASE
DECL|NRF_TIMER0|macro|NRF_TIMER0
DECL|NRF_TIMER1_BASE|macro|NRF_TIMER1_BASE
DECL|NRF_TIMER1|macro|NRF_TIMER1
DECL|NRF_TIMER2_BASE|macro|NRF_TIMER2_BASE
DECL|NRF_TIMER2|macro|NRF_TIMER2
DECL|NRF_TIMER3_BASE|macro|NRF_TIMER3_BASE
DECL|NRF_TIMER3|macro|NRF_TIMER3
DECL|NRF_TIMER4_BASE|macro|NRF_TIMER4_BASE
DECL|NRF_TIMER4|macro|NRF_TIMER4
DECL|NRF_TIMER_Type|typedef|} NRF_TIMER_Type;
DECL|NRF_TWI0_BASE|macro|NRF_TWI0_BASE
DECL|NRF_TWI0|macro|NRF_TWI0
DECL|NRF_TWI1_BASE|macro|NRF_TWI1_BASE
DECL|NRF_TWI1|macro|NRF_TWI1
DECL|NRF_TWIM0_BASE|macro|NRF_TWIM0_BASE
DECL|NRF_TWIM0|macro|NRF_TWIM0
DECL|NRF_TWIM1_BASE|macro|NRF_TWIM1_BASE
DECL|NRF_TWIM1|macro|NRF_TWIM1
DECL|NRF_TWIM_Type|typedef|} NRF_TWIM_Type;
DECL|NRF_TWIS0_BASE|macro|NRF_TWIS0_BASE
DECL|NRF_TWIS0|macro|NRF_TWIS0
DECL|NRF_TWIS1_BASE|macro|NRF_TWIS1_BASE
DECL|NRF_TWIS1|macro|NRF_TWIS1
DECL|NRF_TWIS_Type|typedef|} NRF_TWIS_Type;
DECL|NRF_TWI_Type|typedef|} NRF_TWI_Type;
DECL|NRF_UART0_BASE|macro|NRF_UART0_BASE
DECL|NRF_UART0|macro|NRF_UART0
DECL|NRF_UARTE0_BASE|macro|NRF_UARTE0_BASE
DECL|NRF_UARTE0|macro|NRF_UARTE0
DECL|NRF_UARTE1_BASE|macro|NRF_UARTE1_BASE
DECL|NRF_UARTE1|macro|NRF_UARTE1
DECL|NRF_UARTE_Type|typedef|} NRF_UARTE_Type;
DECL|NRF_UART_Type|typedef|} NRF_UART_Type;
DECL|NRF_UICR_BASE|macro|NRF_UICR_BASE
DECL|NRF_UICR_Type|typedef|} NRF_UICR_Type;
DECL|NRF_UICR|macro|NRF_UICR
DECL|NRF_USBD_BASE|macro|NRF_USBD_BASE
DECL|NRF_USBD_Type|typedef|} NRF_USBD_Type;
DECL|NRF_USBD|macro|NRF_USBD
DECL|NRF_WDT_BASE|macro|NRF_WDT_BASE
DECL|NRF_WDT_Type|typedef|} NRF_WDT_Type;
DECL|NRF_WDT|macro|NRF_WDT
DECL|NonMaskableInt_IRQn|enumerator|NonMaskableInt_IRQn = -14, /*!< 2 Non maskable Interrupt, cannot be stopped or preempted */
DECL|ORC|member|__IO uint32_t ORC; /*!< Byte transmitted after TXD.MAXCNT bytes have been transmitted
DECL|ORC|member|__IO uint32_t ORC; /*!< Over-read character */
DECL|ORC|member|__IO uint32_t ORC; /*!< Over-read character. Character sent out in case of an over-read
DECL|OUTCLR|member|__IO uint32_t OUTCLR; /*!< Clear individual bits in GPIO port */
DECL|OUTPTR|member|__IO uint32_t OUTPTR; /*!< Output pointer */
DECL|OUTSET|member|__IO uint32_t OUTSET; /*!< Set individual bits in GPIO port */
DECL|OUT|member|__IO uint32_t OUT; /*!< Write GPIO port */
DECL|OUT|member|__IO uint32_t OUT[4]; /*!< Description collection[n]: Output pin select for PWM channel
DECL|OVERSAMPLE|member|__IO uint32_t OVERSAMPLE; /*!< Oversampling configuration. The RESOLUTION is applied before
DECL|PACKAGE|member|__I uint32_t PACKAGE; /*!< Package option */
DECL|PACKETPTR|member|__IO uint32_t PACKETPTR; /*!< Packet pointer */
DECL|PACKETPTR|member|__IO uint32_t PACKETPTR; /*!< Packet pointer for TXD and RXD data storage in Data RAM */
DECL|PART|member|__I uint32_t PART; /*!< Part code */
DECL|PCNF0|member|__IO uint32_t PCNF0; /*!< Packet configuration register 0 */
DECL|PCNF1|member|__IO uint32_t PCNF1; /*!< Packet configuration register 1 */
DECL|PDMCLKCTRL|member|__IO uint32_t PDMCLKCTRL; /*!< PDM clock generator control */
DECL|PDM_IRQn|enumerator|PDM_IRQn = 29, /*!< 29 PDM */
DECL|PDM_PSEL_Type|typedef|} PDM_PSEL_Type;
DECL|PDM_SAMPLE_Type|typedef|} PDM_SAMPLE_Type;
DECL|PDUSTAT|member|__I uint32_t PDUSTAT; /*!< Payload status */
DECL|PERM|member|__IO uint32_t PERM; /*!< Description cluster[n]: Access permissions for region n as defined
DECL|PERREGION|member|MWU_PERREGION_Type PERREGION[2]; /*!< Unspecified */
DECL|PIN_CNF|member|__IO uint32_t PIN_CNF[32]; /*!< Description collection[n]: Configuration of GPIO pins */
DECL|POFCON|member|__IO uint32_t POFCON; /*!< Power-fail comparator configuration */
DECL|POWERCLR|member|__O uint32_t POWERCLR; /*!< Description cluster[n]: RAMn power control clear register */
DECL|POWERSET|member|__O uint32_t POWERSET; /*!< Description cluster[n]: RAMn power control set register */
DECL|POWER_CLOCK_IRQn|enumerator|POWER_CLOCK_IRQn = 0, /*!< 0 POWER_CLOCK */
DECL|POWER_RAM_Type|typedef|} POWER_RAM_Type;
DECL|POWER|member|__IO uint32_t POWER; /*!< Description cluster[n]: RAMn power control register */
DECL|POWER|member|__IO uint32_t POWER; /*!< Peripheral power control */
DECL|PPI_CH_Type|typedef|} PPI_CH_Type;
DECL|PPI_FORK_Type|typedef|} PPI_FORK_Type;
DECL|PPI_TASKS_CHG_Type|typedef|} PPI_TASKS_CHG_Type;
DECL|PREFIX0|member|__IO uint32_t PREFIX0; /*!< Prefixes bytes for logical addresses 0-3 */
DECL|PREFIX1|member|__IO uint32_t PREFIX1; /*!< Prefixes bytes for logical addresses 4-7 */
DECL|PREGION|member|MWU_PREGION_Type PREGION[2]; /*!< Unspecified */
DECL|PRESCALER|member|__IO uint32_t PRESCALER; /*!< 12 bit prescaler for COUNTER frequency (32768/(PRESCALER+1)).Must
DECL|PRESCALER|member|__IO uint32_t PRESCALER; /*!< Configuration for PWM_CLK */
DECL|PRESCALER|member|__IO uint32_t PRESCALER; /*!< Timer prescaler register */
DECL|PRODTEST|member|__I uint32_t PRODTEST[3]; /*!< Description collection[n]: Production test signature n */
DECL|PSELDCX|member|__IO uint32_t PSELDCX; /*!< Pin select for DCX signal */
DECL|PSELN|member|__IO uint32_t PSELN; /*!< Description cluster[n]: Input negative pin selection for CH[n] */
DECL|PSELP|member|__IO uint32_t PSELP; /*!< Description cluster[n]: Input positive pin selection for CH[n] */
DECL|PSELRESET|member|__IO uint32_t PSELRESET[2]; /*!< Description collection[n]: Mapping of the nRESET function */
DECL|PSEL|member|I2S_PSEL_Type PSEL; /*!< Unspecified */
DECL|PSEL|member|PDM_PSEL_Type PSEL; /*!< Unspecified */
DECL|PSEL|member|PWM_PSEL_Type PSEL; /*!< Unspecified */
DECL|PSEL|member|QDEC_PSEL_Type PSEL; /*!< Unspecified */
DECL|PSEL|member|QSPI_PSEL_Type PSEL; /*!< Unspecified */
DECL|PSEL|member|SPIM_PSEL_Type PSEL; /*!< Unspecified */
DECL|PSEL|member|SPIS_PSEL_Type PSEL; /*!< Unspecified */
DECL|PSEL|member|SPI_PSEL_Type PSEL; /*!< Unspecified */
DECL|PSEL|member|TWIM_PSEL_Type PSEL; /*!< Unspecified */
DECL|PSEL|member|TWIS_PSEL_Type PSEL; /*!< Unspecified */
DECL|PSEL|member|TWI_PSEL_Type PSEL; /*!< Unspecified */
DECL|PSEL|member|UARTE_PSEL_Type PSEL; /*!< Unspecified */
DECL|PSEL|member|UART_PSEL_Type PSEL; /*!< Unspecified */
DECL|PSEL|member|__IO uint32_t PSEL; /*!< Input pin select */
DECL|PSEL|member|__IO uint32_t PSEL; /*!< Pin select */
DECL|PTR|member|__IO uint32_t PTR; /*!< Data pointer */
DECL|PTR|member|__IO uint32_t PTR; /*!< Data pointer */
DECL|PTR|member|__IO uint32_t PTR; /*!< Data pointer */
DECL|PTR|member|__IO uint32_t PTR; /*!< Data pointer */
DECL|PTR|member|__IO uint32_t PTR; /*!< Data pointer */
DECL|PTR|member|__IO uint32_t PTR; /*!< Data pointer */
DECL|PTR|member|__IO uint32_t PTR; /*!< Data pointer */
DECL|PTR|member|__IO uint32_t PTR; /*!< Data pointer */
DECL|PTR|member|__IO uint32_t PTR; /*!< Data pointer */
DECL|PTR|member|__IO uint32_t PTR; /*!< Description cluster[n]: Beginning address in RAM of this sequence */
DECL|PTR|member|__IO uint32_t PTR; /*!< Description cluster[n]: Data pointer */
DECL|PTR|member|__IO uint32_t PTR; /*!< Description cluster[n]: Data pointer */
DECL|PTR|member|__IO uint32_t PTR; /*!< RAM address pointer to write samples to with EasyDMA */
DECL|PTR|member|__IO uint32_t PTR; /*!< RXD Data pointer */
DECL|PTR|member|__IO uint32_t PTR; /*!< RXD data pointer */
DECL|PTR|member|__IO uint32_t PTR; /*!< Receive buffer RAM start address. */
DECL|PTR|member|__IO uint32_t PTR; /*!< Start address of flash block to be erased */
DECL|PTR|member|__IO uint32_t PTR; /*!< TXD Data pointer */
DECL|PTR|member|__IO uint32_t PTR; /*!< TXD data pointer */
DECL|PTR|member|__IO uint32_t PTR; /*!< Transmit buffer RAM start address. */
DECL|PWM0_IRQn|enumerator|PWM0_IRQn = 28, /*!< 28 PWM0 */
DECL|PWM1_IRQn|enumerator|PWM1_IRQn = 33, /*!< 33 PWM1 */
DECL|PWM2_IRQn|enumerator|PWM2_IRQn = 34, /*!< 34 PWM2 */
DECL|PWM3_IRQn|enumerator|PWM3_IRQn = 45, /*!< 45 PWM3 */
DECL|PWM_PSEL_Type|typedef|} PWM_PSEL_Type;
DECL|PWM_SEQ_Type|typedef|} PWM_SEQ_Type;
DECL|PendSV_IRQn|enumerator|PendSV_IRQn = -2, /*!< 14 Pendable request for system service */
DECL|QDEC_IRQn|enumerator|QDEC_IRQn = 18, /*!< 18 QDEC */
DECL|QDEC_PSEL_Type|typedef|} QDEC_PSEL_Type;
DECL|QSPI_ERASE_Type|typedef|} QSPI_ERASE_Type;
DECL|QSPI_IRQn|enumerator|QSPI_IRQn = 41, /*!< 41 QSPI */
DECL|QSPI_PSEL_Type|typedef|} QSPI_PSEL_Type;
DECL|QSPI_READ_Type|typedef|} QSPI_READ_Type;
DECL|QSPI_WRITE_Type|typedef|} QSPI_WRITE_Type;
DECL|RADIO_IRQn|enumerator|RADIO_IRQn = 1, /*!< 1 RADIO */
DECL|RAMSTATUS|member|__I uint32_t RAMSTATUS; /*!< Deprecated register - RAM status register */
DECL|RAM|member|POWER_RAM_Type RAM[9]; /*!< Unspecified */
DECL|RAM|member|__I uint32_t RAM; /*!< RAM variant */
DECL|RATEOVERRIDE|member|__IO uint32_t RATEOVERRIDE; /*!< Data rate override setting. */
DECL|RATIO|member|__IO uint32_t RATIO; /*!< MCK / LRCK ratio. */
DECL|RATIO|member|__IO uint32_t RATIO; /*!< Selects the ratio between PDM_CLK and output sample rate. Change
DECL|RA|member|__IO uint32_t RA; /*!< Description cluster[n]: Read access to peripheral region n detected */
DECL|RA|member|__IO uint32_t RA; /*!< Description cluster[n]: Read access to region n detected */
DECL|RCCUTOFF|member|__I uint32_t RCCUTOFF; /*!< Repetition counter cutoff */
DECL|READYNEXT|member|__I uint32_t READYNEXT; /*!< Ready flag */
DECL|READY|member|__I uint32_t READY; /*!< Ready flag */
DECL|READ|member|QSPI_READ_Type READ; /*!< Unspecified */
DECL|REFRESH|member|__IO uint32_t REFRESH; /*!< Description cluster[n]: Number of additional PWM periods between
DECL|REFSEL|member|__IO uint32_t REFSEL; /*!< Reference select */
DECL|REFSEL|member|__IO uint32_t REFSEL; /*!< Reference source select for single-ended mode */
DECL|REGIONENCLR|member|__IO uint32_t REGIONENCLR; /*!< Disable regions watch */
DECL|REGIONENSET|member|__IO uint32_t REGIONENSET; /*!< Enable regions watch */
DECL|REGIONEN|member|__IO uint32_t REGIONEN; /*!< Enable/disable regions watch */
DECL|REGION|member|MWU_REGION_Type REGION[4]; /*!< Unspecified */
DECL|REGOUT0|member|__IO uint32_t REGOUT0; /*!< GPIO reference voltage / external output supply voltage in high
DECL|REPORTPER|member|__IO uint32_t REPORTPER; /*!< Number of samples to be taken before REPORTRDY and DBLRDY events
DECL|REQSTATUS|member|__I uint32_t REQSTATUS; /*!< Request status */
DECL|RESERVED0|member|__I uint32_t RESERVED0;
DECL|RESERVED0|member|__I uint32_t RESERVED0;
DECL|RESERVED0|member|__I uint32_t RESERVED0;
DECL|RESERVED0|member|__I uint32_t RESERVED0;
DECL|RESERVED0|member|__I uint32_t RESERVED0;
DECL|RESERVED0|member|__I uint32_t RESERVED0;
DECL|RESERVED0|member|__I uint32_t RESERVED0;
DECL|RESERVED0|member|__I uint32_t RESERVED0[11];
DECL|RESERVED0|member|__I uint32_t RESERVED0[1678];
DECL|RESERVED0|member|__I uint32_t RESERVED0[256];
DECL|RESERVED0|member|__I uint32_t RESERVED0[308];
DECL|RESERVED0|member|__I uint32_t RESERVED0[30];
DECL|RESERVED0|member|__I uint32_t RESERVED0[320];
DECL|RESERVED0|member|__I uint32_t RESERVED0[321];
DECL|RESERVED0|member|__I uint32_t RESERVED0[3];
DECL|RESERVED0|member|__I uint32_t RESERVED0[3];
DECL|RESERVED0|member|__I uint32_t RESERVED0[48];
DECL|RESERVED0|member|__I uint32_t RESERVED0[4];
DECL|RESERVED0|member|__I uint32_t RESERVED0[4];
DECL|RESERVED0|member|__I uint32_t RESERVED0[4];
DECL|RESERVED0|member|__I uint32_t RESERVED0[512];
DECL|RESERVED0|member|__I uint32_t RESERVED0[51];
DECL|RESERVED0|member|__I uint32_t RESERVED0[57];
DECL|RESERVED0|member|__I uint32_t RESERVED0[59];
DECL|RESERVED0|member|__I uint32_t RESERVED0[59];
DECL|RESERVED0|member|__I uint32_t RESERVED0[5];
DECL|RESERVED0|member|__I uint32_t RESERVED0[60];
DECL|RESERVED0|member|__I uint32_t RESERVED0[60];
DECL|RESERVED0|member|__I uint32_t RESERVED0[60];
DECL|RESERVED0|member|__I uint32_t RESERVED0[61];
DECL|RESERVED0|member|__I uint32_t RESERVED0[61];
DECL|RESERVED0|member|__I uint32_t RESERVED0[62];
DECL|RESERVED0|member|__I uint32_t RESERVED0[62];
DECL|RESERVED0|member|__I uint32_t RESERVED0[62];
DECL|RESERVED0|member|__I uint32_t RESERVED0[62];
DECL|RESERVED0|member|__I uint32_t RESERVED0[63];
DECL|RESERVED0|member|__I uint32_t RESERVED0[63];
DECL|RESERVED0|member|__I uint32_t RESERVED0[64];
DECL|RESERVED0|member|__I uint32_t RESERVED0[66];
DECL|RESERVED0|member|__I uint32_t RESERVED0[7];
DECL|RESERVED0|member|__I uint32_t RESERVED0[9];
DECL|RESERVED10|member|__I uint32_t RESERVED10;
DECL|RESERVED10|member|__I uint32_t RESERVED10;
DECL|RESERVED10|member|__I uint32_t RESERVED10[10];
DECL|RESERVED10|member|__I uint32_t RESERVED10[110];
DECL|RESERVED10|member|__I uint32_t RESERVED10[14];
DECL|RESERVED10|member|__I uint32_t RESERVED10[21];
DECL|RESERVED10|member|__I uint32_t RESERVED10[21];
DECL|RESERVED10|member|__I uint32_t RESERVED10[31];
DECL|RESERVED10|member|__I uint32_t RESERVED10[3];
DECL|RESERVED10|member|__I uint32_t RESERVED10[51];
DECL|RESERVED10|member|__I uint32_t RESERVED10[63];
DECL|RESERVED10|member|__I uint32_t RESERVED10[7];
DECL|RESERVED11|member|__I uint32_t RESERVED11;
DECL|RESERVED11|member|__I uint32_t RESERVED11;
DECL|RESERVED11|member|__I uint32_t RESERVED11;
DECL|RESERVED11|member|__I uint32_t RESERVED11;
DECL|RESERVED11|member|__I uint32_t RESERVED11;
DECL|RESERVED11|member|__I uint32_t RESERVED11;
DECL|RESERVED11|member|__I uint32_t RESERVED11[14];
DECL|RESERVED11|member|__I uint32_t RESERVED11[17];
DECL|RESERVED11|member|__I uint32_t RESERVED11[21];
DECL|RESERVED11|member|__I uint32_t RESERVED11[2];
DECL|RESERVED11|member|__I uint32_t RESERVED11[6];
DECL|RESERVED12|member|__I uint32_t RESERVED12;
DECL|RESERVED12|member|__I uint32_t RESERVED12;
DECL|RESERVED12|member|__I uint32_t RESERVED12[39];
DECL|RESERVED12|member|__I uint32_t RESERVED12[3];
DECL|RESERVED12|member|__I uint32_t RESERVED12[3];
DECL|RESERVED12|member|__I uint32_t RESERVED12[47];
DECL|RESERVED12|member|__I uint32_t RESERVED12[49];
DECL|RESERVED12|member|__I uint32_t RESERVED12[5];
DECL|RESERVED12|member|__I uint32_t RESERVED12[9];
DECL|RESERVED13|member|__I uint32_t RESERVED13;
DECL|RESERVED13|member|__I uint32_t RESERVED13;
DECL|RESERVED13|member|__I uint32_t RESERVED13;
DECL|RESERVED13|member|__I uint32_t RESERVED13[175];
DECL|RESERVED13|member|__I uint32_t RESERVED13[26];
DECL|RESERVED13|member|__I uint32_t RESERVED13[2];
DECL|RESERVED13|member|__I uint32_t RESERVED13[3];
DECL|RESERVED13|member|__I uint32_t RESERVED13[3];
DECL|RESERVED13|member|__I uint32_t RESERVED13[3];
DECL|RESERVED14|member|__I uint32_t RESERVED14;
DECL|RESERVED14|member|__I uint32_t RESERVED14;
DECL|RESERVED14|member|__I uint32_t RESERVED14[13];
DECL|RESERVED14|member|__I uint32_t RESERVED14[14];
DECL|RESERVED14|member|__I uint32_t RESERVED14[24];
DECL|RESERVED14|member|__I uint32_t RESERVED14[2];
DECL|RESERVED14|member|__I uint32_t RESERVED14[3];
DECL|RESERVED15|member|__I uint32_t RESERVED15;
DECL|RESERVED15|member|__I uint32_t RESERVED15[19];
DECL|RESERVED15|member|__I uint32_t RESERVED15[24];
DECL|RESERVED15|member|__I uint32_t RESERVED15[611];
DECL|RESERVED15|member|__I uint32_t RESERVED15[7];
DECL|RESERVED16|member|__I uint32_t RESERVED16[10];
DECL|RESERVED1|member|__I uint32_t RESERVED1;
DECL|RESERVED1|member|__I uint32_t RESERVED1;
DECL|RESERVED1|member|__I uint32_t RESERVED1;
DECL|RESERVED1|member|__I uint32_t RESERVED1;
DECL|RESERVED1|member|__I uint32_t RESERVED1;
DECL|RESERVED1|member|__I uint32_t RESERVED1;
DECL|RESERVED1|member|__I uint32_t RESERVED1[106];
DECL|RESERVED1|member|__I uint32_t RESERVED1[112];
DECL|RESERVED1|member|__I uint32_t RESERVED1[118];
DECL|RESERVED1|member|__I uint32_t RESERVED1[125];
DECL|RESERVED1|member|__I uint32_t RESERVED1[126];
DECL|RESERVED1|member|__I uint32_t RESERVED1[127];
DECL|RESERVED1|member|__I uint32_t RESERVED1[127];
DECL|RESERVED1|member|__I uint32_t RESERVED1[128];
DECL|RESERVED1|member|__I uint32_t RESERVED1[128];
DECL|RESERVED1|member|__I uint32_t RESERVED1[14];
DECL|RESERVED1|member|__I uint32_t RESERVED1[16];
DECL|RESERVED1|member|__I uint32_t RESERVED1[18];
DECL|RESERVED1|member|__I uint32_t RESERVED1[2];
DECL|RESERVED1|member|__I uint32_t RESERVED1[2];
DECL|RESERVED1|member|__I uint32_t RESERVED1[2];
DECL|RESERVED1|member|__I uint32_t RESERVED1[2];
DECL|RESERVED1|member|__I uint32_t RESERVED1[34];
DECL|RESERVED1|member|__I uint32_t RESERVED1[40];
DECL|RESERVED1|member|__I uint32_t RESERVED1[4];
DECL|RESERVED1|member|__I uint32_t RESERVED1[4];
DECL|RESERVED1|member|__I uint32_t RESERVED1[4];
DECL|RESERVED1|member|__I uint32_t RESERVED1[52];
DECL|RESERVED1|member|__I uint32_t RESERVED1[54];
DECL|RESERVED1|member|__I uint32_t RESERVED1[56];
DECL|RESERVED1|member|__I uint32_t RESERVED1[58];
DECL|RESERVED1|member|__I uint32_t RESERVED1[59];
DECL|RESERVED1|member|__I uint32_t RESERVED1[60];
DECL|RESERVED1|member|__I uint32_t RESERVED1[60];
DECL|RESERVED1|member|__I uint32_t RESERVED1[60];
DECL|RESERVED1|member|__I uint32_t RESERVED1[61];
DECL|RESERVED1|member|__I uint32_t RESERVED1[61];
DECL|RESERVED1|member|__I uint32_t RESERVED1[63];
DECL|RESERVED1|member|__I uint32_t RESERVED1[64];
DECL|RESERVED2|member|__I uint32_t RESERVED2;
DECL|RESERVED2|member|__I uint32_t RESERVED2;
DECL|RESERVED2|member|__I uint32_t RESERVED2;
DECL|RESERVED2|member|__I uint32_t RESERVED2;
DECL|RESERVED2|member|__I uint32_t RESERVED2[100];
DECL|RESERVED2|member|__I uint32_t RESERVED2[109];
DECL|RESERVED2|member|__I uint32_t RESERVED2[122];
DECL|RESERVED2|member|__I uint32_t RESERVED2[125];
DECL|RESERVED2|member|__I uint32_t RESERVED2[125];
DECL|RESERVED2|member|__I uint32_t RESERVED2[125];
DECL|RESERVED2|member|__I uint32_t RESERVED2[126];
DECL|RESERVED2|member|__I uint32_t RESERVED2[126];
DECL|RESERVED2|member|__I uint32_t RESERVED2[127];
DECL|RESERVED2|member|__I uint32_t RESERVED2[148];
DECL|RESERVED2|member|__I uint32_t RESERVED2[2];
DECL|RESERVED2|member|__I uint32_t RESERVED2[2];
DECL|RESERVED2|member|__I uint32_t RESERVED2[2];
DECL|RESERVED2|member|__I uint32_t RESERVED2[32];
DECL|RESERVED2|member|__I uint32_t RESERVED2[39];
DECL|RESERVED2|member|__I uint32_t RESERVED2[3];
DECL|RESERVED2|member|__I uint32_t RESERVED2[42];
DECL|RESERVED2|member|__I uint32_t RESERVED2[4];
DECL|RESERVED2|member|__I uint32_t RESERVED2[53];
DECL|RESERVED2|member|__I uint32_t RESERVED2[56];
DECL|RESERVED2|member|__I uint32_t RESERVED2[56];
DECL|RESERVED2|member|__I uint32_t RESERVED2[5];
DECL|RESERVED2|member|__I uint32_t RESERVED2[60];
DECL|RESERVED2|member|__I uint32_t RESERVED2[61];
DECL|RESERVED2|member|__I uint32_t RESERVED2[61];
DECL|RESERVED2|member|__I uint32_t RESERVED2[62];
DECL|RESERVED2|member|__I uint32_t RESERVED2[63];
DECL|RESERVED2|member|__I uint32_t RESERVED2[64];
DECL|RESERVED2|member|__I uint32_t RESERVED2[64];
DECL|RESERVED2|member|__I uint32_t RESERVED2[64];
DECL|RESERVED2|member|__I uint32_t RESERVED2[64];
DECL|RESERVED2|member|__I uint32_t RESERVED2[6];
DECL|RESERVED3|member|__I uint32_t RESERVED3;
DECL|RESERVED3|member|__I uint32_t RESERVED3;
DECL|RESERVED3|member|__I uint32_t RESERVED3;
DECL|RESERVED3|member|__I uint32_t RESERVED3[117];
DECL|RESERVED3|member|__I uint32_t RESERVED3[119];
DECL|RESERVED3|member|__I uint32_t RESERVED3[125];
DECL|RESERVED3|member|__I uint32_t RESERVED3[125];
DECL|RESERVED3|member|__I uint32_t RESERVED3[126];
DECL|RESERVED3|member|__I uint32_t RESERVED3[13];
DECL|RESERVED3|member|__I uint32_t RESERVED3[21];
DECL|RESERVED3|member|__I uint32_t RESERVED3[23];
DECL|RESERVED3|member|__I uint32_t RESERVED3[2];
DECL|RESERVED3|member|__I uint32_t RESERVED3[2];
DECL|RESERVED3|member|__I uint32_t RESERVED3[2];
DECL|RESERVED3|member|__I uint32_t RESERVED3[3];
DECL|RESERVED3|member|__I uint32_t RESERVED3[3];
DECL|RESERVED3|member|__I uint32_t RESERVED3[46];
DECL|RESERVED3|member|__I uint32_t RESERVED3[51];
DECL|RESERVED3|member|__I uint32_t RESERVED3[56];
DECL|RESERVED3|member|__I uint32_t RESERVED3[56];
DECL|RESERVED3|member|__I uint32_t RESERVED3[5];
DECL|RESERVED3|member|__I uint32_t RESERVED3[5];
DECL|RESERVED3|member|__I uint32_t RESERVED3[5];
DECL|RESERVED3|member|__I uint32_t RESERVED3[61];
DECL|RESERVED3|member|__I uint32_t RESERVED3[61];
DECL|RESERVED3|member|__I uint32_t RESERVED3[61];
DECL|RESERVED3|member|__I uint32_t RESERVED3[61];
DECL|RESERVED3|member|__I uint32_t RESERVED3[62];
DECL|RESERVED3|member|__I uint32_t RESERVED3[63];
DECL|RESERVED3|member|__I uint32_t RESERVED3[63];
DECL|RESERVED3|member|__I uint32_t RESERVED3[63];
DECL|RESERVED3|member|__I uint32_t RESERVED3[63];
DECL|RESERVED3|member|__I uint32_t RESERVED3[64];
DECL|RESERVED3|member|__I uint32_t RESERVED3[8];
DECL|RESERVED4|member|__I uint32_t RESERVED4;
DECL|RESERVED4|member|__I uint32_t RESERVED4;
DECL|RESERVED4|member|__I uint32_t RESERVED4;
DECL|RESERVED4|member|__I uint32_t RESERVED4;
DECL|RESERVED4|member|__I uint32_t RESERVED4;
DECL|RESERVED4|member|__I uint32_t RESERVED4[110];
DECL|RESERVED4|member|__I uint32_t RESERVED4[125];
DECL|RESERVED4|member|__I uint32_t RESERVED4[126];
DECL|RESERVED4|member|__I uint32_t RESERVED4[140];
DECL|RESERVED4|member|__I uint32_t RESERVED4[2];
DECL|RESERVED4|member|__I uint32_t RESERVED4[36];
DECL|RESERVED4|member|__I uint32_t RESERVED4[3];
DECL|RESERVED4|member|__I uint32_t RESERVED4[3];
DECL|RESERVED4|member|__I uint32_t RESERVED4[3];
DECL|RESERVED4|member|__I uint32_t RESERVED4[4];
DECL|RESERVED4|member|__I uint32_t RESERVED4[53];
DECL|RESERVED4|member|__I uint32_t RESERVED4[53];
DECL|RESERVED4|member|__I uint32_t RESERVED4[5];
DECL|RESERVED4|member|__I uint32_t RESERVED4[60];
DECL|RESERVED4|member|__I uint32_t RESERVED4[61];
DECL|RESERVED4|member|__I uint32_t RESERVED4[61];
DECL|RESERVED4|member|__I uint32_t RESERVED4[63];
DECL|RESERVED4|member|__I uint32_t RESERVED4[63];
DECL|RESERVED4|member|__I uint32_t RESERVED4[63];
DECL|RESERVED4|member|__I uint32_t RESERVED4[63];
DECL|RESERVED4|member|__I uint32_t RESERVED4[63];
DECL|RESERVED4|member|__I uint32_t RESERVED4[7];
DECL|RESERVED4|member|__I uint32_t RESERVED4[7];
DECL|RESERVED4|member|__I uint32_t RESERVED4[7];
DECL|RESERVED4|member|__I uint32_t RESERVED4[7];
DECL|RESERVED4|member|__I uint32_t RESERVED4[7];
DECL|RESERVED4|member|__I uint32_t RESERVED4[97];
DECL|RESERVED5|member|__I uint32_t RESERVED5;
DECL|RESERVED5|member|__I uint32_t RESERVED5;
DECL|RESERVED5|member|__I uint32_t RESERVED5;
DECL|RESERVED5|member|__I uint32_t RESERVED5;
DECL|RESERVED5|member|__I uint32_t RESERVED5;
DECL|RESERVED5|member|__I uint32_t RESERVED5;
DECL|RESERVED5|member|__I uint32_t RESERVED5;
DECL|RESERVED5|member|__I uint32_t RESERVED5;
DECL|RESERVED5|member|__I uint32_t RESERVED5[129];
DECL|RESERVED5|member|__I uint32_t RESERVED5[13];
DECL|RESERVED5|member|__I uint32_t RESERVED5[24];
DECL|RESERVED5|member|__I uint32_t RESERVED5[2];
DECL|RESERVED5|member|__I uint32_t RESERVED5[2];
DECL|RESERVED5|member|__I uint32_t RESERVED5[2];
DECL|RESERVED5|member|__I uint32_t RESERVED5[3];
DECL|RESERVED5|member|__I uint32_t RESERVED5[3];
DECL|RESERVED5|member|__I uint32_t RESERVED5[42];
DECL|RESERVED5|member|__I uint32_t RESERVED5[46];
DECL|RESERVED5|member|__I uint32_t RESERVED5[4];
DECL|RESERVED5|member|__I uint32_t RESERVED5[64];
DECL|RESERVED5|member|__I uint32_t RESERVED5[64];
DECL|RESERVED5|member|__I uint32_t RESERVED5[64];
DECL|RESERVED5|member|__I uint32_t RESERVED5[6];
DECL|RESERVED5|member|__I uint32_t RESERVED5[7];
DECL|RESERVED5|member|__I uint32_t RESERVED5[8];
DECL|RESERVED5|member|__I uint32_t RESERVED5[8];
DECL|RESERVED5|member|__I uint32_t RESERVED5[9];
DECL|RESERVED5|member|__I uint32_t RESERVED5[9];
DECL|RESERVED6|member|__I uint32_t RESERVED6;
DECL|RESERVED6|member|__I uint32_t RESERVED6;
DECL|RESERVED6|member|__I uint32_t RESERVED6[10];
DECL|RESERVED6|member|__I uint32_t RESERVED6[11];
DECL|RESERVED6|member|__I uint32_t RESERVED6[11];
DECL|RESERVED6|member|__I uint32_t RESERVED6[12];
DECL|RESERVED6|member|__I uint32_t RESERVED6[2];
DECL|RESERVED6|member|__I uint32_t RESERVED6[2];
DECL|RESERVED6|member|__I uint32_t RESERVED6[2];
DECL|RESERVED6|member|__I uint32_t RESERVED6[3];
DECL|RESERVED6|member|__I uint32_t RESERVED6[3];
DECL|RESERVED6|member|__I uint32_t RESERVED6[3];
DECL|RESERVED6|member|__I uint32_t RESERVED6[43];
DECL|RESERVED6|member|__I uint32_t RESERVED6[4];
DECL|RESERVED6|member|__I uint32_t RESERVED6[4];
DECL|RESERVED6|member|__I uint32_t RESERVED6[57];
DECL|RESERVED6|member|__I uint32_t RESERVED6[5];
DECL|RESERVED6|member|__I uint32_t RESERVED6[61];
DECL|RESERVED6|member|__I uint32_t RESERVED6[61];
DECL|RESERVED6|member|__I uint32_t RESERVED6[62];
DECL|RESERVED6|member|__I uint32_t RESERVED6[64];
DECL|RESERVED7|member|__I uint32_t RESERVED7;
DECL|RESERVED7|member|__I uint32_t RESERVED7;
DECL|RESERVED7|member|__I uint32_t RESERVED7[15];
DECL|RESERVED7|member|__I uint32_t RESERVED7[32];
DECL|RESERVED7|member|__I uint32_t RESERVED7[37];
DECL|RESERVED7|member|__I uint32_t RESERVED7[39];
DECL|RESERVED7|member|__I uint32_t RESERVED7[3];
DECL|RESERVED7|member|__I uint32_t RESERVED7[3];
DECL|RESERVED7|member|__I uint32_t RESERVED7[3];
DECL|RESERVED7|member|__I uint32_t RESERVED7[3];
DECL|RESERVED7|member|__I uint32_t RESERVED7[41];
DECL|RESERVED7|member|__I uint32_t RESERVED7[44];
DECL|RESERVED7|member|__I uint32_t RESERVED7[488];
DECL|RESERVED7|member|__I uint32_t RESERVED7[49];
DECL|RESERVED7|member|__I uint32_t RESERVED7[63];
DECL|RESERVED7|member|__I uint32_t RESERVED7[93];
DECL|RESERVED8|member|__I uint32_t RESERVED8[15];
DECL|RESERVED8|member|__I uint32_t RESERVED8[31];
DECL|RESERVED8|member|__I uint32_t RESERVED8[3];
DECL|RESERVED8|member|__I uint32_t RESERVED8[3];
DECL|RESERVED8|member|__I uint32_t RESERVED8[45];
DECL|RESERVED8|member|__I uint32_t RESERVED8[47];
DECL|RESERVED8|member|__I uint32_t RESERVED8[59];
DECL|RESERVED8|member|__I uint32_t RESERVED8[62];
DECL|RESERVED8|member|__I uint32_t RESERVED8[63];
DECL|RESERVED8|member|__I uint32_t RESERVED8[63];
DECL|RESERVED8|member|__I uint32_t RESERVED8[63];
DECL|RESERVED8|member|__I uint32_t RESERVED8[64];
DECL|RESERVED9|member|__I uint32_t RESERVED9;
DECL|RESERVED9|member|__I uint32_t RESERVED9;
DECL|RESERVED9|member|__I uint32_t RESERVED9;
DECL|RESERVED9|member|__I uint32_t RESERVED9;
DECL|RESERVED9|member|__I uint32_t RESERVED9[110];
DECL|RESERVED9|member|__I uint32_t RESERVED9[113];
DECL|RESERVED9|member|__I uint32_t RESERVED9[2];
DECL|RESERVED9|member|__I uint32_t RESERVED9[2];
DECL|RESERVED9|member|__I uint32_t RESERVED9[61];
DECL|RESERVED9|member|__I uint32_t RESERVED9[64];
DECL|RESERVED9|member|__I uint32_t RESERVED9[8];
DECL|RESERVED9|member|__I uint32_t RESERVED9[93];
DECL|RESETREAS|member|__IO uint32_t RESETREAS; /*!< Reset reason */
DECL|RESOLUTION|member|__IO uint32_t RESOLUTION; /*!< Resolution configuration */
DECL|RESULT|member|SAADC_RESULT_Type RESULT; /*!< RESULT EasyDMA channel */
DECL|RESULT|member|__I uint32_t RESULT; /*!< Compare result */
DECL|RESULT|member|__I uint32_t RESULT; /*!< Compare result */
DECL|RNG_IRQn|enumerator|RNG_IRQn = 13, /*!< 13 RNG */
DECL|ROSC1|member|__I uint32_t ROSC1; /*!< Sample count for ring oscillator 1 */
DECL|ROSC2|member|__I uint32_t ROSC2; /*!< Sample count for ring oscillator 2 */
DECL|ROSC3|member|__I uint32_t ROSC3; /*!< Sample count for ring oscillator 3 */
DECL|ROSC4|member|__I uint32_t ROSC4; /*!< Sample count for ring oscillator 4 */
DECL|RREN|member|__IO uint32_t RREN; /*!< Enable register for reload request registers */
DECL|RR|member|__O uint32_t RR[8]; /*!< Description collection[n]: Reload request n */
DECL|RSSISAMPLE|member|__I uint32_t RSSISAMPLE; /*!< RSSI sample */
DECL|RTC0_IRQn|enumerator|RTC0_IRQn = 11, /*!< 11 RTC0 */
DECL|RTC1_IRQn|enumerator|RTC1_IRQn = 17, /*!< 17 RTC1 */
DECL|RTC2_IRQn|enumerator|RTC2_IRQn = 36, /*!< 36 RTC2 */
DECL|RTS|member|__IO uint32_t RTS; /*!< Pin select for RTS */
DECL|RTS|member|__IO uint32_t RTS; /*!< Pin select for RTS signal */
DECL|RUNSTATUS|member|__I uint32_t RUNSTATUS; /*!< Run status */
DECL|RXADDRESSES|member|__IO uint32_t RXADDRESSES; /*!< Receive address select */
DECL|RXCRC|member|__I uint32_t RXCRC; /*!< CRC field of previously received packet */
DECL|RXDELAY|member|__IO uint32_t RXDELAY; /*!< Sample delay for input serial data on MISO */
DECL|RXD|member|I2S_RXD_Type RXD; /*!< Unspecified */
DECL|RXD|member|NFCT_RXD_Type RXD; /*!< Unspecified */
DECL|RXD|member|SPIM_RXD_Type RXD; /*!< RXD EasyDMA channel */
DECL|RXD|member|SPIS_RXD_Type RXD; /*!< Unspecified */
DECL|RXD|member|TWIM_RXD_Type RXD; /*!< RXD EasyDMA channel */
DECL|RXD|member|TWIS_RXD_Type RXD; /*!< RXD EasyDMA channel */
DECL|RXD|member|UARTE_RXD_Type RXD; /*!< RXD EasyDMA channel */
DECL|RXD|member|__I uint32_t RXD; /*!< RXD register */
DECL|RXD|member|__I uint32_t RXD; /*!< RXD register */
DECL|RXD|member|__I uint32_t RXD; /*!< RXD register */
DECL|RXD|member|__IO uint32_t RXD; /*!< Pin select for RXD */
DECL|RXD|member|__IO uint32_t RXD; /*!< Pin select for RXD signal */
DECL|RXEN|member|__IO uint32_t RXEN; /*!< Reception (RX) enable. */
DECL|RXMATCH|member|__I uint32_t RXMATCH; /*!< Received address */
DECL|RXTXD|member|I2S_RXTXD_Type RXTXD; /*!< Unspecified */
DECL|RX|member|__IO uint32_t RX; /*!< Result of last incoming frame */
DECL|Reset_IRQn|enumerator|Reset_IRQn = -15, /*!< 1 Reset Vector, invoked on Power up and warm reset */
DECL|SAADC_CH_Type|typedef|} SAADC_CH_Type;
DECL|SAADC_EVENTS_CH_Type|typedef|} SAADC_EVENTS_CH_Type;
DECL|SAADC_IRQn|enumerator|SAADC_IRQn = 7, /*!< 7 SAADC */
DECL|SAADC_RESULT_Type|typedef|} SAADC_RESULT_Type;
DECL|SAMPLEPER|member|__IO uint32_t SAMPLEPER; /*!< Sample period */
DECL|SAMPLERATE|member|__IO uint32_t SAMPLERATE; /*!< Controls normal or continuous sample rate */
DECL|SAMPLE|member|PDM_SAMPLE_Type SAMPLE; /*!< Unspecified */
DECL|SAMPLE|member|__I int32_t SAMPLE; /*!< Motion sample value */
DECL|SCK|member|__IO uint32_t SCK; /*!< Pin select for SCK */
DECL|SCK|member|__IO uint32_t SCK; /*!< Pin select for SCK */
DECL|SCK|member|__IO uint32_t SCK; /*!< Pin select for SCK */
DECL|SCK|member|__IO uint32_t SCK; /*!< Pin select for SCK signal. */
DECL|SCK|member|__IO uint32_t SCK; /*!< Pin select for serial clock SCK */
DECL|SCL|member|__IO uint32_t SCL; /*!< Pin select for SCL */
DECL|SCL|member|__IO uint32_t SCL; /*!< Pin select for SCL signal */
DECL|SCL|member|__IO uint32_t SCL; /*!< Pin select for SCL signal */
DECL|SCRATCHPTR|member|__IO uint32_t SCRATCHPTR; /*!< Pointer to data area used for temporary storage */
DECL|SCRATCHPTR|member|__IO uint32_t SCRATCHPTR; /*!< Pointer to data area used for temporary storage */
DECL|SDA|member|__IO uint32_t SDA; /*!< Pin select for SDA */
DECL|SDA|member|__IO uint32_t SDA; /*!< Pin select for SDA signal */
DECL|SDA|member|__IO uint32_t SDA; /*!< Pin select for SDA signal */
DECL|SDIN|member|__IO uint32_t SDIN; /*!< Pin select for SDIN signal. */
DECL|SDOUT|member|__IO uint32_t SDOUT; /*!< Pin select for SDOUT signal. */
DECL|SELRES|member|__IO uint32_t SELRES; /*!< NFC-A SEL_RES auto-response settings */
DECL|SEMSTAT|member|__I uint32_t SEMSTAT; /*!< Semaphore status register */
DECL|SENSRES|member|__IO uint32_t SENSRES; /*!< NFC-A SENS_RES auto-response settings */
DECL|SEQ|member|PWM_SEQ_Type SEQ[2]; /*!< Unspecified */
DECL|SFD|member|__IO uint32_t SFD; /*!< IEEE 802.15.4 start of frame delimiter */
DECL|SHORTS|member|__IO uint32_t SHORTS; /*!< Shortcut register */
DECL|SHORTS|member|__IO uint32_t SHORTS; /*!< Shortcut register */
DECL|SHORTS|member|__IO uint32_t SHORTS; /*!< Shortcut register */
DECL|SHORTS|member|__IO uint32_t SHORTS; /*!< Shortcut register */
DECL|SHORTS|member|__IO uint32_t SHORTS; /*!< Shortcut register */
DECL|SHORTS|member|__IO uint32_t SHORTS; /*!< Shortcut register */
DECL|SHORTS|member|__IO uint32_t SHORTS; /*!< Shortcut register */
DECL|SHORTS|member|__IO uint32_t SHORTS; /*!< Shortcut register */
DECL|SHORTS|member|__IO uint32_t SHORTS; /*!< Shortcut register */
DECL|SHORTS|member|__IO uint32_t SHORTS; /*!< Shortcut register */
DECL|SHORTS|member|__IO uint32_t SHORTS; /*!< Shortcut register */
DECL|SHORTS|member|__IO uint32_t SHORTS; /*!< Shortcut register */
DECL|SHORTS|member|__IO uint32_t SHORTS; /*!< Shortcut register */
DECL|SHORTS|member|__IO uint32_t SHORTS; /*!< Shortcut register */
DECL|SHORTS|member|__IO uint32_t SHORTS; /*!< Shortcut register */
DECL|SHORTS|member|__IO uint32_t SHORTS; /*!< Shortcut register */
DECL|SHORTS|member|__IO uint32_t SHORTS; /*!< Shortcut register */
DECL|SIZE|member|USBD_SIZE_Type SIZE; /*!< Unspecified */
DECL|SIZE|member|__IO uint32_t SIZE; /*!< Description cluster[n]: Size of region to protect counting from
DECL|SLEEPSTATE|member|__I uint32_t SLEEPSTATE; /*!< Sleep state during automatic collision resolution */
DECL|SPIM0_SPIS0_TWIM0_TWIS0_SPI0_TWI0_IRQn|enumerator|SPIM0_SPIS0_TWIM0_TWIS0_SPI0_TWI0_IRQn= 3, /*!< 3 SPIM0_SPIS0_TWIM0_TWIS0_SPI0_TWI0 */
DECL|SPIM1_SPIS1_TWIM1_TWIS1_SPI1_TWI1_IRQn|enumerator|SPIM1_SPIS1_TWIM1_TWIS1_SPI1_TWI1_IRQn= 4, /*!< 4 SPIM1_SPIS1_TWIM1_TWIS1_SPI1_TWI1 */
DECL|SPIM2_SPIS2_SPI2_IRQn|enumerator|SPIM2_SPIS2_SPI2_IRQn = 35, /*!< 35 SPIM2_SPIS2_SPI2 */
DECL|SPIM3_IRQn|enumerator|SPIM3_IRQn = 47 /*!< 47 SPIM3 */
DECL|SPIM_IFTIMING_Type|typedef|} SPIM_IFTIMING_Type;
DECL|SPIM_PSEL_Type|typedef|} SPIM_PSEL_Type;
DECL|SPIM_RXD_Type|typedef|} SPIM_RXD_Type;
DECL|SPIM_TXD_Type|typedef|} SPIM_TXD_Type;
DECL|SPIS_PSEL_Type|typedef|} SPIS_PSEL_Type;
DECL|SPIS_RXD_Type|typedef|} SPIS_RXD_Type;
DECL|SPIS_TXD_Type|typedef|} SPIS_TXD_Type;
DECL|SPI_PSEL_Type|typedef|} SPI_PSEL_Type;
DECL|SRC|member|__IO uint32_t SRC; /*!< Flash memory source address */
DECL|SRC|member|__IO uint32_t SRC; /*!< RAM source address */
DECL|STALLSTAT|member|__IO uint32_t STALLSTAT; /*!< Stall status for EasyDMA RAM accesses. The fields in this register
DECL|STARTUP|member|__I uint32_t STARTUP; /*!< Amount of bytes for the startup tests */
DECL|START|member|__I uint32_t START; /*!< Description cluster[n]: Reserved for future use */
DECL|START|member|__IO uint32_t START; /*!< Description cluster[n]: Start address for region n */
DECL|STATE|member|__I uint32_t STATE; /*!< Current radio state */
DECL|STATUS|member|__I uint32_t STATUS; /*!< Resolution status */
DECL|STATUS|member|__I uint32_t STATUS; /*!< Status */
DECL|STATUS|member|__I uint32_t STATUS; /*!< Status register. */
DECL|STATUS|member|__IO uint32_t STATUS; /*!< Status from last transaction */
DECL|SUBSTATRA|member|__IO uint32_t SUBSTATRA; /*!< Description cluster[n]: Source of event/interrupt in region
DECL|SUBSTATWA|member|__IO uint32_t SUBSTATWA; /*!< Description cluster[n]: Source of event/interrupt in region
DECL|SUBS|member|__IO uint32_t SUBS; /*!< Description cluster[n]: Subregions of region n */
DECL|SVCall_IRQn|enumerator|SVCall_IRQn = -5, /*!< 11 System Service Call via SVC instruction */
DECL|SWI0_EGU0_IRQn|enumerator|SWI0_EGU0_IRQn = 20, /*!< 20 SWI0_EGU0 */
DECL|SWI1_EGU1_IRQn|enumerator|SWI1_EGU1_IRQn = 21, /*!< 21 SWI1_EGU1 */
DECL|SWI2_EGU2_IRQn|enumerator|SWI2_EGU2_IRQn = 22, /*!< 22 SWI2_EGU2 */
DECL|SWI3_EGU3_IRQn|enumerator|SWI3_EGU3_IRQn = 23, /*!< 23 SWI3_EGU3 */
DECL|SWI4_EGU4_IRQn|enumerator|SWI4_EGU4_IRQn = 24, /*!< 24 SWI4_EGU4 */
DECL|SWI5_EGU5_IRQn|enumerator|SWI5_EGU5_IRQn = 25, /*!< 25 SWI5_EGU5 */
DECL|SWIDTH|member|__IO uint32_t SWIDTH; /*!< Sample width. */
DECL|SYSTEMOFF|member|__O uint32_t SYSTEMOFF; /*!< System OFF register */
DECL|SysTick_IRQn|enumerator|SysTick_IRQn = -1, /*!< 15 System Tick Timer */
DECL|T0|member|__I uint32_t T0; /*!< Segment end T0 */
DECL|T0|member|__IO uint32_t T0; /*!< End point of 1st piece wise linear function */
DECL|T1|member|__I uint32_t T1; /*!< Segment end T1 */
DECL|T1|member|__IO uint32_t T1; /*!< End point of 2nd piece wise linear function */
DECL|T2|member|__I uint32_t T2; /*!< Segment end T2 */
DECL|T2|member|__IO uint32_t T2; /*!< End point of 3rd piece wise linear function */
DECL|T3|member|__I uint32_t T3; /*!< Segment end T3 */
DECL|T3|member|__IO uint32_t T3; /*!< End point of 4th piece wise linear function */
DECL|T4|member|__I uint32_t T4; /*!< Segment end T4 */
DECL|T4|member|__IO uint32_t T4; /*!< End point of 5th piece wise linear function */
DECL|TAGHEADER0|member|__I uint32_t TAGHEADER0; /*!< Default header for NFC tag. Software can read these values to
DECL|TAGHEADER1|member|__I uint32_t TAGHEADER1; /*!< Default header for NFC tag. Software can read these values to
DECL|TAGHEADER2|member|__I uint32_t TAGHEADER2; /*!< Default header for NFC tag. Software can read these values to
DECL|TAGHEADER3|member|__I uint32_t TAGHEADER3; /*!< Default header for NFC tag. Software can read these values to
DECL|TASKS_ACQUIRE|member|__O uint32_t TASKS_ACQUIRE; /*!< Acquire SPI semaphore */
DECL|TASKS_ACTIVATE|member|__O uint32_t TASKS_ACTIVATE; /*!< Activate NFCT peripheral for incoming and outgoing frames, change
DECL|TASKS_ACTIVATE|member|__O uint32_t TASKS_ACTIVATE; /*!< Activate QSPI interface */
DECL|TASKS_BCSTART|member|__O uint32_t TASKS_BCSTART; /*!< Start the bit counter */
DECL|TASKS_BCSTOP|member|__O uint32_t TASKS_BCSTOP; /*!< Stop the bit counter */
DECL|TASKS_CALIBRATEOFFSET|member|__O uint32_t TASKS_CALIBRATEOFFSET; /*!< Starts offset auto-calibration */
DECL|TASKS_CAL|member|__O uint32_t TASKS_CAL; /*!< Start calibration of LFRC */
DECL|TASKS_CAPTURE|member|__O uint32_t TASKS_CAPTURE[6]; /*!< Description collection[n]: Capture Timer value to CC[n] register */
DECL|TASKS_CCASTART|member|__O uint32_t TASKS_CCASTART; /*!< Start the clear channel assessment used in IEEE 802.15.4 mode */
DECL|TASKS_CCASTOP|member|__O uint32_t TASKS_CCASTOP; /*!< Stop the clear channel assessment */
DECL|TASKS_CHG|member|PPI_TASKS_CHG_Type TASKS_CHG[6]; /*!< Channel group tasks */
DECL|TASKS_CLEAR|member|__O uint32_t TASKS_CLEAR; /*!< Clear RTC COUNTER */
DECL|TASKS_CLEAR|member|__O uint32_t TASKS_CLEAR; /*!< Clear time */
DECL|TASKS_CLR|member|__O uint32_t TASKS_CLR[8]; /*!< Description collection[n]: Task for writing to pin specified
DECL|TASKS_CONSTLAT|member|__O uint32_t TASKS_CONSTLAT; /*!< Enable constant latency mode */
DECL|TASKS_COUNT|member|__O uint32_t TASKS_COUNT; /*!< Increment Timer (Counter mode only) */
DECL|TASKS_CRYPT|member|__O uint32_t TASKS_CRYPT; /*!< Start encryption/decryption. This operation will stop by itself
DECL|TASKS_CTSTART|member|__O uint32_t TASKS_CTSTART; /*!< Start calibration timer */
DECL|TASKS_CTSTOP|member|__O uint32_t TASKS_CTSTOP; /*!< Stop calibration timer */
DECL|TASKS_DEACTIVATE|member|__O uint32_t TASKS_DEACTIVATE; /*!< Deactivate QSPI interface */
DECL|TASKS_DISABLE|member|__O uint32_t TASKS_DISABLE; /*!< Disable NFCT peripheral */
DECL|TASKS_DISABLE|member|__O uint32_t TASKS_DISABLE; /*!< Disable RADIO */
DECL|TASKS_DPDMDRIVE|member|__O uint32_t TASKS_DPDMDRIVE; /*!< Forces D+ and D- lines into the state defined in the DPDMVALUE
DECL|TASKS_DPDMNODRIVE|member|__O uint32_t TASKS_DPDMNODRIVE; /*!< Stops forcing D+ and D- lines into any state (USB engine takes
DECL|TASKS_EDSTART|member|__O uint32_t TASKS_EDSTART; /*!< Start the energy detect measurement used in IEEE 802.15.4 mode */
DECL|TASKS_EDSTOP|member|__O uint32_t TASKS_EDSTOP; /*!< Stop the energy detect measurement */
DECL|TASKS_ENABLERXDATA|member|__O uint32_t TASKS_ENABLERXDATA; /*!< Initializes the EasyDMA for receive. */
DECL|TASKS_EP0RCVOUT|member|__O uint32_t TASKS_EP0RCVOUT; /*!< Allows OUT data stage on control endpoint 0 */
DECL|TASKS_EP0STALL|member|__O uint32_t TASKS_EP0STALL; /*!< Stalls data and status stage on control endpoint 0 */
DECL|TASKS_EP0STATUS|member|__O uint32_t TASKS_EP0STATUS; /*!< Allows status stage on control endpoint 0 */
DECL|TASKS_ERASESTART|member|__O uint32_t TASKS_ERASESTART; /*!< Start external flash memory erase operation */
DECL|TASKS_FLUSHRX|member|__O uint32_t TASKS_FLUSHRX; /*!< Flush RX FIFO into RX buffer */
DECL|TASKS_GOIDLE|member|__O uint32_t TASKS_GOIDLE; /*!< Force state machine to IDLE state */
DECL|TASKS_GOSLEEP|member|__O uint32_t TASKS_GOSLEEP; /*!< Force state machine to SLEEP_A state */
DECL|TASKS_HFCLKSTART|member|__O uint32_t TASKS_HFCLKSTART; /*!< Start HFXO crystal oscillator */
DECL|TASKS_HFCLKSTOP|member|__O uint32_t TASKS_HFCLKSTOP; /*!< Stop HFXO crystal oscillator */
DECL|TASKS_KSGEN|member|__O uint32_t TASKS_KSGEN; /*!< Start generation of key-stream. This operation will stop by
DECL|TASKS_LFCLKSTART|member|__O uint32_t TASKS_LFCLKSTART; /*!< Start LFCLK */
DECL|TASKS_LFCLKSTOP|member|__O uint32_t TASKS_LFCLKSTOP; /*!< Stop LFCLK */
DECL|TASKS_LOWPWR|member|__O uint32_t TASKS_LOWPWR; /*!< Enable low power mode (variable latency) */
DECL|TASKS_NEXTSTEP|member|__O uint32_t TASKS_NEXTSTEP; /*!< Steps by one value in the current sequence on all enabled channels
DECL|TASKS_OUT|member|__O uint32_t TASKS_OUT[8]; /*!< Description collection[n]: Task for writing to pin specified
DECL|TASKS_PREPARERX|member|__O uint32_t TASKS_PREPARERX; /*!< Prepare the TWI slave to respond to a write command */
DECL|TASKS_PREPARETX|member|__O uint32_t TASKS_PREPARETX; /*!< Prepare the TWI slave to respond to a read command */
DECL|TASKS_RATEOVERRIDE|member|__O uint32_t TASKS_RATEOVERRIDE; /*!< Override DATARATE setting in MODE register with the contents
DECL|TASKS_RDCLRACC|member|__O uint32_t TASKS_RDCLRACC; /*!< Read and clear ACC */
DECL|TASKS_RDCLRDBL|member|__O uint32_t TASKS_RDCLRDBL; /*!< Read and clear ACCDBL */
DECL|TASKS_READCLRACC|member|__O uint32_t TASKS_READCLRACC; /*!< Read and clear ACC and ACCDBL */
DECL|TASKS_READSTART|member|__O uint32_t TASKS_READSTART; /*!< Start transfer from external flash memory to internal RAM */
DECL|TASKS_RELEASE|member|__O uint32_t TASKS_RELEASE; /*!< Release SPI semaphore, enabling the SPI slave to acquire it */
DECL|TASKS_RESUME|member|__O uint32_t TASKS_RESUME; /*!< Resume SPI transaction */
DECL|TASKS_RESUME|member|__O uint32_t TASKS_RESUME; /*!< Resume TWI transaction */
DECL|TASKS_RESUME|member|__O uint32_t TASKS_RESUME; /*!< Resume TWI transaction */
DECL|TASKS_RESUME|member|__O uint32_t TASKS_RESUME; /*!< Resume TWI transaction */
DECL|TASKS_RSSISTART|member|__O uint32_t TASKS_RSSISTART; /*!< Start the RSSI and take one single sample of the receive signal
DECL|TASKS_RSSISTOP|member|__O uint32_t TASKS_RSSISTOP; /*!< Stop the RSSI measurement */
DECL|TASKS_RXEN|member|__O uint32_t TASKS_RXEN; /*!< Enable RADIO in RX mode */
DECL|TASKS_SAMPLE|member|__O uint32_t TASKS_SAMPLE; /*!< Sample comparator value */
DECL|TASKS_SAMPLE|member|__O uint32_t TASKS_SAMPLE; /*!< Sample comparator value */
DECL|TASKS_SAMPLE|member|__O uint32_t TASKS_SAMPLE; /*!< Takes one SAADC sample */
DECL|TASKS_SENSE|member|__O uint32_t TASKS_SENSE; /*!< Enable NFC sense field mode, change state to sense mode */
DECL|TASKS_SEQSTART|member|__O uint32_t TASKS_SEQSTART[2]; /*!< Description collection[n]: Loads the first PWM value on all
DECL|TASKS_SET|member|__O uint32_t TASKS_SET[8]; /*!< Description collection[n]: Task for writing to pin specified
DECL|TASKS_SHUTDOWN|member|__O uint32_t TASKS_SHUTDOWN; /*!< Deprecated register - Shut down timer */
DECL|TASKS_STARTECB|member|__O uint32_t TASKS_STARTECB; /*!< Start ECB block encrypt */
DECL|TASKS_STARTEPIN|member|__O uint32_t TASKS_STARTEPIN[8]; /*!< Description collection[n]: Captures the EPIN[n].PTR and EPIN[n].MAXCNT
DECL|TASKS_STARTEPOUT|member|__O uint32_t TASKS_STARTEPOUT[8]; /*!< Description collection[n]: Captures the EPOUT[n].PTR and EPOUT[n].MAXCNT
DECL|TASKS_STARTISOIN|member|__O uint32_t TASKS_STARTISOIN; /*!< Captures the ISOIN.PTR and ISOIN.MAXCNT registers values, and
DECL|TASKS_STARTISOOUT|member|__O uint32_t TASKS_STARTISOOUT; /*!< Captures the ISOOUT.PTR and ISOOUT.MAXCNT registers values,
DECL|TASKS_STARTRX|member|__O uint32_t TASKS_STARTRX; /*!< Start TWI receive sequence */
DECL|TASKS_STARTRX|member|__O uint32_t TASKS_STARTRX; /*!< Start TWI receive sequence */
DECL|TASKS_STARTRX|member|__O uint32_t TASKS_STARTRX; /*!< Start UART receiver */
DECL|TASKS_STARTRX|member|__O uint32_t TASKS_STARTRX; /*!< Start UART receiver */
DECL|TASKS_STARTTX|member|__O uint32_t TASKS_STARTTX; /*!< Start TWI transmit sequence */
DECL|TASKS_STARTTX|member|__O uint32_t TASKS_STARTTX; /*!< Start TWI transmit sequence */
DECL|TASKS_STARTTX|member|__O uint32_t TASKS_STARTTX; /*!< Start UART transmitter */
DECL|TASKS_STARTTX|member|__O uint32_t TASKS_STARTTX; /*!< Start UART transmitter */
DECL|TASKS_STARTTX|member|__O uint32_t TASKS_STARTTX; /*!< Start transmission of an outgoing frame, change state to transmit */
DECL|TASKS_START|member|__O uint32_t TASKS_START; /*!< Start RADIO */
DECL|TASKS_START|member|__O uint32_t TASKS_START; /*!< Start RTC COUNTER */
DECL|TASKS_START|member|__O uint32_t TASKS_START; /*!< Start SPI transaction */
DECL|TASKS_START|member|__O uint32_t TASKS_START; /*!< Start Timer */
DECL|TASKS_START|member|__O uint32_t TASKS_START; /*!< Start comparator */
DECL|TASKS_START|member|__O uint32_t TASKS_START; /*!< Start comparator */
DECL|TASKS_START|member|__O uint32_t TASKS_START; /*!< Start resolving addresses based on IRKs specified in the IRK
DECL|TASKS_START|member|__O uint32_t TASKS_START; /*!< Start temperature measurement */
DECL|TASKS_START|member|__O uint32_t TASKS_START; /*!< Start the watchdog */
DECL|TASKS_START|member|__O uint32_t TASKS_START; /*!< Starts continuous I2S transfer. Also starts MCK generator when
DECL|TASKS_START|member|__O uint32_t TASKS_START; /*!< Starts continuous PDM transfer */
DECL|TASKS_START|member|__O uint32_t TASKS_START; /*!< Starts the SAADC and prepares the result buffer in RAM */
DECL|TASKS_START|member|__O uint32_t TASKS_START; /*!< Task starting the quadrature decoder */
DECL|TASKS_START|member|__O uint32_t TASKS_START; /*!< Task starting the random number generator */
DECL|TASKS_STOPECB|member|__O uint32_t TASKS_STOPECB; /*!< Abort a possible executing ECB operation */
DECL|TASKS_STOPRX|member|__O uint32_t TASKS_STOPRX; /*!< Stop UART receiver */
DECL|TASKS_STOPRX|member|__O uint32_t TASKS_STOPRX; /*!< Stop UART receiver */
DECL|TASKS_STOPTX|member|__O uint32_t TASKS_STOPTX; /*!< Stop UART transmitter */
DECL|TASKS_STOPTX|member|__O uint32_t TASKS_STOPTX; /*!< Stop UART transmitter */
DECL|TASKS_STOP|member|__O uint32_t TASKS_STOP; /*!< Stop RADIO */
DECL|TASKS_STOP|member|__O uint32_t TASKS_STOP; /*!< Stop RTC COUNTER */
DECL|TASKS_STOP|member|__O uint32_t TASKS_STOP; /*!< Stop SPI transaction */
DECL|TASKS_STOP|member|__O uint32_t TASKS_STOP; /*!< Stop TWI transaction */
DECL|TASKS_STOP|member|__O uint32_t TASKS_STOP; /*!< Stop TWI transaction */
DECL|TASKS_STOP|member|__O uint32_t TASKS_STOP; /*!< Stop TWI transaction. Must be issued while the TWI master is
DECL|TASKS_STOP|member|__O uint32_t TASKS_STOP; /*!< Stop Timer */
DECL|TASKS_STOP|member|__O uint32_t TASKS_STOP; /*!< Stop comparator */
DECL|TASKS_STOP|member|__O uint32_t TASKS_STOP; /*!< Stop comparator */
DECL|TASKS_STOP|member|__O uint32_t TASKS_STOP; /*!< Stop encryption/decryption */
DECL|TASKS_STOP|member|__O uint32_t TASKS_STOP; /*!< Stop resolving addresses */
DECL|TASKS_STOP|member|__O uint32_t TASKS_STOP; /*!< Stop temperature measurement */
DECL|TASKS_STOP|member|__O uint32_t TASKS_STOP; /*!< Stops I2S transfer. Also stops MCK generator. Triggering this
DECL|TASKS_STOP|member|__O uint32_t TASKS_STOP; /*!< Stops PDM transfer */
DECL|TASKS_STOP|member|__O uint32_t TASKS_STOP; /*!< Stops PWM pulse generation on all channels at the end of current
DECL|TASKS_STOP|member|__O uint32_t TASKS_STOP; /*!< Stops the SAADC and terminates all on-going conversions */
DECL|TASKS_STOP|member|__O uint32_t TASKS_STOP; /*!< Task stopping the quadrature decoder */
DECL|TASKS_STOP|member|__O uint32_t TASKS_STOP; /*!< Task stopping the random number generator */
DECL|TASKS_SUSPEND|member|__O uint32_t TASKS_SUSPEND; /*!< Suspend SPI transaction */
DECL|TASKS_SUSPEND|member|__O uint32_t TASKS_SUSPEND; /*!< Suspend TWI transaction */
DECL|TASKS_SUSPEND|member|__O uint32_t TASKS_SUSPEND; /*!< Suspend TWI transaction */
DECL|TASKS_SUSPEND|member|__O uint32_t TASKS_SUSPEND; /*!< Suspend TWI transaction */
DECL|TASKS_SUSPEND|member|__O uint32_t TASKS_SUSPEND; /*!< Suspend UART */
DECL|TASKS_TRIGGER|member|__O uint32_t TASKS_TRIGGER[16]; /*!< Description collection[n]: Trigger n for triggering the corresponding
DECL|TASKS_TRIGOVRFLW|member|__O uint32_t TASKS_TRIGOVRFLW; /*!< Set COUNTER to 0xFFFFF0 */
DECL|TASKS_TXEN|member|__O uint32_t TASKS_TXEN; /*!< Enable RADIO in TX mode */
DECL|TASKS_WRITESTART|member|__O uint32_t TASKS_WRITESTART; /*!< Start transfer from internal RAM to external flash memory */
DECL|TEMP_IRQn|enumerator|TEMP_IRQn = 12, /*!< 12 TEMP */
DECL|TEMP|member|FICR_TEMP_Type TEMP; /*!< Registers storing factory TEMP module linearization coefficients */
DECL|TEMP|member|__I int32_t TEMP; /*!< Temperature in degC (0.25deg steps) */
DECL|TEP|member|__IO uint32_t TEP; /*!< Description cluster[n]: Channel n task end-point */
DECL|TEP|member|__IO uint32_t TEP; /*!< Description cluster[n]: Channel n task end-point */
DECL|TH|member|__IO uint32_t TH; /*!< Threshold configuration for hysteresis unit */
DECL|TIFS|member|__IO uint32_t TIFS; /*!< Interframe spacing in us */
DECL|TIMER0_IRQn|enumerator|TIMER0_IRQn = 8, /*!< 8 TIMER0 */
DECL|TIMER1_IRQn|enumerator|TIMER1_IRQn = 9, /*!< 9 TIMER1 */
DECL|TIMER2_IRQn|enumerator|TIMER2_IRQn = 10, /*!< 10 TIMER2 */
DECL|TIMER3_IRQn|enumerator|TIMER3_IRQn = 26, /*!< 26 TIMER3 */
DECL|TIMER4_IRQn|enumerator|TIMER4_IRQn = 27, /*!< 27 TIMER4 */
DECL|TRACECONFIG|member|__IO uint32_t TRACECONFIG; /*!< Clocking options for the trace port debug interface */
DECL|TRNG90B|member|FICR_TRNG90B_Type TRNG90B; /*!< NIST800-90B RNG calibration data */
DECL|TWIM_PSEL_Type|typedef|} TWIM_PSEL_Type;
DECL|TWIM_RXD_Type|typedef|} TWIM_RXD_Type;
DECL|TWIM_TXD_Type|typedef|} TWIM_TXD_Type;
DECL|TWIS_PSEL_Type|typedef|} TWIS_PSEL_Type;
DECL|TWIS_RXD_Type|typedef|} TWIS_RXD_Type;
DECL|TWIS_TXD_Type|typedef|} TWIS_TXD_Type;
DECL|TWI_PSEL_Type|typedef|} TWI_PSEL_Type;
DECL|TXADDRESS|member|__IO uint32_t TXADDRESS; /*!< Transmit address select */
DECL|TXD|member|I2S_TXD_Type TXD; /*!< Unspecified */
DECL|TXD|member|NFCT_TXD_Type TXD; /*!< Unspecified */
DECL|TXD|member|SPIM_TXD_Type TXD; /*!< TXD EasyDMA channel */
DECL|TXD|member|SPIS_TXD_Type TXD; /*!< Unspecified */
DECL|TXD|member|TWIM_TXD_Type TXD; /*!< TXD EasyDMA channel */
DECL|TXD|member|TWIS_TXD_Type TXD; /*!< TXD EasyDMA channel */
DECL|TXD|member|UARTE_TXD_Type TXD; /*!< TXD EasyDMA channel */
DECL|TXD|member|__IO uint32_t TXD; /*!< Pin select for TXD */
DECL|TXD|member|__IO uint32_t TXD; /*!< Pin select for TXD signal */
DECL|TXD|member|__IO uint32_t TXD; /*!< TXD register */
DECL|TXD|member|__IO uint32_t TXD; /*!< TXD register */
DECL|TXD|member|__O uint32_t TXD; /*!< TXD register */
DECL|TXEN|member|__IO uint32_t TXEN; /*!< Transmission (TX) enable. */
DECL|TXPOWER|member|__IO uint32_t TXPOWER; /*!< Output power */
DECL|UARTE0_UART0_IRQn|enumerator|UARTE0_UART0_IRQn = 2, /*!< 2 UARTE0_UART0 */
DECL|UARTE1_IRQn|enumerator|UARTE1_IRQn = 40, /*!< 40 UARTE1 */
DECL|UARTE_PSEL_Type|typedef|} UARTE_PSEL_Type;
DECL|UARTE_RXD_Type|typedef|} UARTE_RXD_Type;
DECL|UARTE_TXD_Type|typedef|} UARTE_TXD_Type;
DECL|UART_PSEL_Type|typedef|} UART_PSEL_Type;
DECL|UNUSED0|member|__IO uint32_t UNUSED0; /*!< Unspecified */
DECL|UNUSED0|member|__IO uint32_t UNUSED0; /*!< Unspecified */
DECL|UNUSED1|member|__IO uint32_t UNUSED1; /*!< Unspecified */
DECL|UNUSED2|member|__IO uint32_t UNUSED2; /*!< Unspecified */
DECL|UNUSED3|member|__IO uint32_t UNUSED3; /*!< Unspecified */
DECL|UNUSED8|member|__IO uint32_t UNUSED8[3]; /*!< Unspecified */
DECL|UNUSED|member|__I uint32_t UNUSED; /*!< Unused. */
DECL|UNUSED|member|__I uint32_t UNUSED; /*!< Unused. */
DECL|USBADDR|member|__I uint32_t USBADDR; /*!< Device USB address */
DECL|USBD_EPIN_Type|typedef|} USBD_EPIN_Type;
DECL|USBD_EPOUT_Type|typedef|} USBD_EPOUT_Type;
DECL|USBD_HALTED_Type|typedef|} USBD_HALTED_Type;
DECL|USBD_IRQn|enumerator|USBD_IRQn = 39, /*!< 39 USBD */
DECL|USBD_ISOIN_Type|typedef|} USBD_ISOIN_Type;
DECL|USBD_ISOOUT_Type|typedef|} USBD_ISOOUT_Type;
DECL|USBD_SIZE_Type|typedef|} USBD_SIZE_Type;
DECL|USBPULLUP|member|__IO uint32_t USBPULLUP; /*!< Control of the USB pull-up */
DECL|USBREGSTATUS|member|__I uint32_t USBREGSTATUS; /*!< USB supply status */
DECL|UsageFault_IRQn|enumerator|UsageFault_IRQn = -10, /*!< 6 Usage Fault, i.e. Undef Instruction, Illegal State Transition */
DECL|VALUE|member|__I uint32_t VALUE; /*!< Output random number */
DECL|VARIANT|member|__I uint32_t VARIANT; /*!< Build code (hardware version and production configuration) */
DECL|WA|member|__IO uint32_t WA; /*!< Description cluster[n]: Write access to peripheral region n
DECL|WA|member|__IO uint32_t WA; /*!< Description cluster[n]: Write access to region n detected */
DECL|WDT_IRQn|enumerator|WDT_IRQn = 16, /*!< 16 WDT */
DECL|WINDEXH|member|__I uint32_t WINDEXH; /*!< SETUP data, byte 5, MSB of wIndex */
DECL|WINDEXL|member|__I uint32_t WINDEXL; /*!< SETUP data, byte 4, LSB of wIndex */
DECL|WLENGTHH|member|__I uint32_t WLENGTHH; /*!< SETUP data, byte 7, MSB of wLength */
DECL|WLENGTHL|member|__I uint32_t WLENGTHL; /*!< SETUP data, byte 6, LSB of wLength */
DECL|WRITE|member|QSPI_WRITE_Type WRITE; /*!< Unspecified */
DECL|WVALUEH|member|__I uint32_t WVALUEH; /*!< SETUP data, byte 3, MSB of wValue */
DECL|WVALUEL|member|__I uint32_t WVALUEL; /*!< SETUP data, byte 2, LSB of wValue */
DECL|XIPOFFSET|member|__IO uint32_t XIPOFFSET; /*!< Address offset into the external memory for Execute in Place
DECL|__CM4_REV|macro|__CM4_REV
DECL|__FPU_PRESENT|macro|__FPU_PRESENT
DECL|__MPU_PRESENT|macro|__MPU_PRESENT
DECL|__NVIC_PRIO_BITS|macro|__NVIC_PRIO_BITS
DECL|__Vendor_SysTickConfig|macro|__Vendor_SysTickConfig
