============================================================
  Generated by:           Genus(TM) Synthesis Solution 25.11-s095_1
  Generated on:           Dec 21 2025  04:15:45 pm
  Module:                 average
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Setup Check with Pin u_sum_current_total_reg[28]/CK->D
          Group: in2reg
     Startpoint: (F) data_last
          Clock: (R) clk
       Endpoint: (R) u_sum_current_total_reg[28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      94                  
       Uncertainty:-     125                  
     Required Time:=    1781                  
      Launch Clock:-       0                  
       Input Delay:-     660                  
         Data Path:-    1121                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay             660             average.sdc_line_26_3_1   

#------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge       Cell        Fanout Trans Delay Arrival 
#                                                                             (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  data_last                      -       -     F     (arrival)             6   200     0     660 
  g3641/Y                        -       A->Y  R     INV_X13B_A9TL         2    57    58     718 
  g3632_0__6783/Y                -       A->Y  R     AND2_X4M_A9TL         9   114   138     855 
  g3679__9315/Y                  -       A->Y  R     AND2_X2M_A9TL         2    84   142     997 
  u_sum_ADD_UNS_OP_g1818__4319/Y -       A->Y  F     NAND2_X1P4M_A9TL      3   133   106    1103 
  u_sum_ADD_UNS_OP_g1697__6783/Y -       A0->Y R     OAI21_X3M_A9TL        3   170   152    1256 
  u_sum_ADD_UNS_OP_g1646__9945/Y -       A0->Y F     AOI21_X4M_A9TL        1    89    98    1353 
  u_sum_ADD_UNS_OP_g1626__6783/Y -       B0->Y F     OA21_X8M_A9TL         7    64   136    1489 
  u_sum_ADD_UNS_OP_g1620/Y       -       A->Y  R     INV_X5M_A9TL          3    56    58    1547 
  u_sum_ADD_UNS_OP_g1603__5115/Y -       A0->Y F     AOI2XB1_X3M_A9TL      1    69    62    1609 
  u_sum_ADD_UNS_OP_g1574__9945/Y -       B0->Y R     OAI2XB1_X3M_A9TL      1   123    82    1691 
  u_sum_ADD_UNS_OP_g1538__7098/Y -       A->Y  R     XOR2_X3M_A9TL         1   156    90    1781 
  u_sum_current_total_reg[28]/D  -       -     R     SDFFRPQ_X4M_A9TL      1     -     0    1781 
#------------------------------------------------------------------------------------------------

