#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Nov 11 11:00:51 2018
# Process ID: 18008
# Current directory: C:/github/Senior-Project-Vivado/INTERRUPT_DRIVER
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3292 C:\github\Senior-Project-Vivado\INTERRUPT_DRIVER\INTERRUPT_DRIVER.xpr
# Log file: C:/github/Senior-Project-Vivado/INTERRUPT_DRIVER/vivado.log
# Journal file: C:/github/Senior-Project-Vivado/INTERRUPT_DRIVER\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/github/Senior-Project-Vivado/INTERRUPT_DRIVER/INTERRUPT_DRIVER.xpr
update_compile_order -fileset sources_1
launch_simulation
open_wave_config C:/github/Senior-Project-Vivado/INTERRUPT_DRIVER/interrupt_sim_behav.wcfg
source interrupt_sim.tcl
close_sim
launch_simulation
open_wave_config C:/github/Senior-Project-Vivado/INTERRUPT_DRIVER/interrupt_sim_behav.wcfg
source interrupt_sim.tcl
run all
relaunch_sim
run all
relaunch_sim
save_wave_config {C:/github/Senior-Project-Vivado/INTERRUPT_DRIVER/interrupt_sim_behav.wcfg}
ipx::open_ipxact_file C:/github/Senior-Project-Vivado/INTERRUPT_DRIVER/component.xml
ipx::add_file C:/github/Senior-Project-Vivado/INTERRUPT_DRIVER/INTERRUPT_DRIVER.srcs/sources_1/new/interrupt.v [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files C:/github/Senior-Project-Vivado/INTERRUPT_DRIVER/INTERRUPT_DRIVER.srcs/sources_1/new/interrupt.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files C:/github/Senior-Project-Vivado/INTERRUPT_DRIVER/INTERRUPT_DRIVER.srcs/sources_1/new/interrupt.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
ipx::remove_file ../../../../../../../Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/INTERRUPT_DRIVER/INTERRUPT_DRIVER.srcs/sources_1/new/interrupt.v [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
ipx::add_file C:/github/Senior-Project-Vivado/INTERRUPT_DRIVER/INTERRUPT_DRIVER.srcs/sources_1/new/interrupt.v [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files C:/github/Senior-Project-Vivado/INTERRUPT_DRIVER/INTERRUPT_DRIVER.srcs/sources_1/new/interrupt.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files C:/github/Senior-Project-Vivado/INTERRUPT_DRIVER/INTERRUPT_DRIVER.srcs/sources_1/new/interrupt.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
ipx::remove_file ../../../../../../../Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/INTERRUPT_DRIVER/INTERRUPT_DRIVER.srcs/sources_1/new/interrupt.v [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
ipx::add_file C:/github/Senior-Project-Vivado/INTERRUPT_DRIVER/interrupt_sim_behav.wcfg [ipx::get_file_groups xilinx_testbench -of_objects [ipx::current_core]]
set_property type unknown [ipx::get_files C:/github/Senior-Project-Vivado/INTERRUPT_DRIVER/interrupt_sim_behav.wcfg -of_objects [ipx::get_file_groups xilinx_testbench -of_objects [ipx::current_core]]]
ipx::add_file C:/github/Senior-Project-Vivado/INTERRUPT_DRIVER/INTERRUPT_DRIVER.srcs/sim_1/new/interrupt_sim.v [ipx::get_file_groups xilinx_testbench -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files C:/github/Senior-Project-Vivado/INTERRUPT_DRIVER/INTERRUPT_DRIVER.srcs/sim_1/new/interrupt_sim.v -of_objects [ipx::get_file_groups xilinx_testbench -of_objects [ipx::current_core]]]
ipx::remove_file ../../../../../../../Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/INTERRUPT_DRIVER/INTERRUPT_DRIVER.srcs/sim_1/new/interrupt_sim.v [ipx::get_file_groups xilinx_testbench -of_objects [ipx::current_core]]
ipx::remove_file ../../../../../../../Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/INTERRUPT_DRIVER/interrupt_sim_behav.wcfg [ipx::get_file_groups xilinx_testbench -of_objects [ipx::current_core]]
close_sim
ipx::merge_project_changes ports [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/github/Senior-Project-Vivado/INTERRUPT_DRIVER
close_project
open_project C:/github/Senior-Project-Vivado/mean_machine/mean_machine.xpr
update_compile_order -fileset sources_1
ipx::open_ipxact_file C:/github/Senior-Project-Vivado/mean_machine/mean_machine.srcs/sources_1/new/component.xml
ipx::merge_project_changes ports [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/github/Senior-Project-Vivado/mean_machine/mean_machine.srcs/sources_1/new
close_project
open_project C:/github/Senior-Project-Vivado/Sout_Module/Sout_Module.xpr
update_compile_order -fileset sources_1
ipx::open_ipxact_file C:/github/Senior-Project-Vivado/Sout_Module/Sout_Module.srcs/sources_1/new/component.xml
close_project
open_project C:/github/Senior-Project-Vivado/driver_module/driver_module.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/driver_block_design.bd}
report_ip_status -name ip_status 
upgrade_ip [get_ips  {driver_block_design_mean_machine_module_0_0 driver_block_design_interrupt_0_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {driver_block_design_mean_machine_module_0_0 driver_block_design_interrupt_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/driver_block_design.bd]
catch { config_ip_cache -export [get_ips -all driver_block_design_mean_machine_module_0_0] }
catch { config_ip_cache -export [get_ips -all driver_block_design_interrupt_0_0] }
export_ip_user_files -of_objects [get_files C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/driver_block_design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/driver_block_design.bd]
launch_runs -jobs 8 {driver_block_design_mean_machine_module_0_0_synth_1 driver_block_design_interrupt_0_0_synth_1}
export_simulation -of_objects [get_files C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/driver_block_design.bd] -directory C:/github/Senior-Project-Vivado/driver_module/driver_module.ip_user_files/sim_scripts -ip_user_files_dir C:/github/Senior-Project-Vivado/driver_module/driver_module.ip_user_files -ipstatic_source_dir C:/github/Senior-Project-Vivado/driver_module/driver_module.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/github/Senior-Project-Vivado/driver_module/driver_module.cache/compile_simlib/modelsim} {questa=C:/github/Senior-Project-Vivado/driver_module/driver_module.cache/compile_simlib/questa} {riviera=C:/github/Senior-Project-Vivado/driver_module/driver_module.cache/compile_simlib/riviera} {activehdl=C:/github/Senior-Project-Vivado/driver_module/driver_module.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
connect_bd_net [get_bd_ports reset_0] [get_bd_pins interrupt_0/reset]
ipx::package_project -root_dir C:/github/Senior-Project-Vivado/ip_repo/DRIVER -vendor xilinx.com -library user -taxonomy /UserIP -module driver_block_design -import_files -force
set_property core_revision 2 [ipx::find_open_core xilinx.com:user:driver_block_design:1.0]
ipx::create_xgui_files [ipx::find_open_core xilinx.com:user:driver_block_design:1.0]
ipx::update_checksums [ipx::find_open_core xilinx.com:user:driver_block_design:1.0]
ipx::save_core [ipx::find_open_core xilinx.com:user:driver_block_design:1.0]
update_ip_catalog -rebuild -repo_path c:/github/Senior-Project-Vivado/ip_repo
close_project
open_project C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/VISION.bd}
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:driver_block_design:1.0 [get_ips  VISION_driver_block_design_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips VISION_driver_block_design_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/VISION.bd]
catch { config_ip_cache -export [get_ips -all VISION_driver_block_design_0_0] }
catch { config_ip_cache -export [get_ips -all VISION_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/VISION.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/VISION.bd]
launch_runs -jobs 8 VISION_driver_block_design_0_0_synth_1
export_simulation -of_objects [get_files C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/VISION.bd] -directory C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.ip_user_files/sim_scripts -ip_user_files_dir C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.ip_user_files -ipstatic_source_dir C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.cache/compile_simlib/modelsim} {questa=C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.cache/compile_simlib/questa} {riviera=C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.cache/compile_simlib/riviera} {activehdl=C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_intf_nets { driver_block_design_0_data_in_0 } ]
disconnect_bd_intf_net [get_bd_intf_net driver_block_design_0_data_in_0] [get_bd_intf_pins system_ila_0/SLOT_0_BRAM]
apply_bd_automation -rule xilinx.com:bd_rule:resize [get_bd_cells system_ila_0]
endgroup
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_intf_nets { driver_block_design_0_data_in_1 } ]
disconnect_bd_intf_net [get_bd_intf_net driver_block_design_0_data_in_1] [get_bd_intf_pins system_ila_0/SLOT_1_BRAM]
apply_bd_automation -rule xilinx.com:bd_rule:resize [get_bd_cells system_ila_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {200}] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_nets { processing_system7_0_FCLK_CLK0 } ]
disconnect_bd_net [get_bd_net processing_system7_0_FCLK_CLK0] [get_bd_pins system_ila_0/probe6]
apply_bd_automation -rule xilinx.com:bd_rule:resize [get_bd_cells system_ila_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_EN_CLK1_PORT {0}] [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK1]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins system_ila_0/clk]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_nets {rst_ps7_0_100M_peripheral_aresetn }]
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_nets rst_ps7_0_100M_peripheral_aresetn] {PROBE_TYPE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" } \
                                                         ]
save_bd_design
reset_run synth_1
reset_run VISION_processing_system7_0_0_synth_1
reset_run VISION_system_ila_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/impl_1/VISION_wrapper.sysdef C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf

launch_sdk -workspace C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk -hwspec C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf
open_project C:/Users/Derek/Desktop/Vivado/BRAM_TEST/BRAM_TEST.xpr
update_compile_order -fileset sources_1
launch_sdk -workspace C:/Users/Derek/Desktop/Vivado/BRAM_TEST/BRAM_TEST.sdk -hwspec C:/Users/Derek/Desktop/Vivado/BRAM_TEST/BRAM_TEST.sdk/design_1_wrapper.hdf
close_project
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/impl_1/VISION_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/impl_1/VISION_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/impl_1/VISION_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
open_run synth_1 -name synth_1
close_design
open_run synth_1 -name synth_1
write_debug_probes VISION_wrapper.ltx
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]
save_wave_config {C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/impl_1/VISION_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/impl_1/VISION_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/impl_1/VISION_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]]
open_bd_design {C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/VISION.bd}
save_wave_config {C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
open_project C:/github/Senior-Project-Vivado/driver_module/driver_module.xpr
current_project Vision_Project
close_project
update_compile_order -fileset sources_1
open_bd_design {C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/driver_block_design.bd}
set_property CONFIG.POLARITY ACTIVE_HIGH [get_bd_ports reset_0]
save_bd_design
ipx::package_project -root_dir C:/github/Senior-Project-Vivado/ip_repo/DRIVER -vendor xilinx.com -library user -taxonomy /UserIP -module driver_block_design -import_files -force
set_property core_revision 2 [ipx::find_open_core xilinx.com:user:driver_block_design:1.0]
ipx::create_xgui_files [ipx::find_open_core xilinx.com:user:driver_block_design:1.0]
ipx::update_checksums [ipx::find_open_core xilinx.com:user:driver_block_design:1.0]
ipx::save_core [ipx::find_open_core xilinx.com:user:driver_block_design:1.0]
update_ip_catalog -rebuild -repo_path c:/github/Senior-Project-Vivado/ip_repo
close_project
open_project C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/VISION.bd}
disconnect_bd_net /rst_ps7_0_100M_peripheral_aresetn [get_bd_pins driver_block_design_0/reset_0]
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:driver_block_design:1.0 [get_ips  VISION_driver_block_design_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips VISION_driver_block_design_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/VISION.bd]
catch { config_ip_cache -export [get_ips -all VISION_driver_block_design_0_0] }
catch { config_ip_cache -export [get_ips -all VISION_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/VISION.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/VISION.bd]
launch_runs -jobs 8 VISION_driver_block_design_0_0_synth_1
export_simulation -of_objects [get_files C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/VISION.bd] -directory C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.ip_user_files/sim_scripts -ip_user_files_dir C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.ip_user_files -ipstatic_source_dir C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.cache/compile_simlib/modelsim} {questa=C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.cache/compile_simlib/questa} {riviera=C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.cache/compile_simlib/riviera} {activehdl=C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
connect_bd_net [get_bd_pins rst_ps7_0_100M/peripheral_reset] [get_bd_pins driver_block_design_0/reset_0]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_nets {rst_ps7_0_100M_peripheral_reset }]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_nets rst_ps7_0_100M_peripheral_reset] {PROBE_TYPE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" } \
                                                         ]
endgroup
save_bd_design
reset_run synth_1
reset_run VISION_system_ila_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
report_ip_status -name ip_status 
file copy -force C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/impl_1/VISION_wrapper.sysdef C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf

open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/impl_1/VISION_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/impl_1/VISION_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/impl_1/VISION_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]]
open_bd_design {C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/VISION.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_clock_converter:2.1 axi_clock_converter_0
endgroup
delete_bd_objs [get_bd_cells axi_clock_converter_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
endgroup
delete_bd_objs [get_bd_cells clk_wiz_0]
startgroup
set_property -dict [list CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {50} CONFIG.PCW_EN_CLK1_PORT {1}] [get_bd_cells processing_system7_0]
endgroup
disconnect_bd_net /processing_system7_0_FCLK_CLK0 [get_bd_pins driver_block_design_0/clk_0]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK1] [get_bd_pins driver_block_design_0/clk_0]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK1]
open_project C:/github/Senior-Project-Vivado/driver_module/driver_module.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/driver_block_design.bd}
set_property CONFIG.FREQ_HZ 50000000 [get_bd_ports clk_0]
save_bd_design
close_project
open_project C:/github/Senior-Project-Vivado/INTERRUPT_DRIVER/INTERRUPT_DRIVER.xpr
update_compile_order -fileset sources_1
ipx::open_ipxact_file C:/github/Senior-Project-Vivado/INTERRUPT_DRIVER/component.xml
ipx::infer_bus_interface clk xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
close_project
open_project C:/github/Senior-Project-Vivado/driver_module/driver_module.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/driver_block_design.bd}
reset_target all [get_files  C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/driver_block_design.bd]
export_ip_user_files -of_objects  [get_files  C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/driver_block_design.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/driver_block_design.bd]
generate_target all [get_files  C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/driver_block_design.bd]
catch { config_ip_cache -export [get_ips -all driver_block_design_mean_machine_module_0_0] }
catch { config_ip_cache -export [get_ips -all driver_block_design_sout_module_0_0] }
catch { config_ip_cache -export [get_ips -all driver_block_design_sout_module_1_0] }
catch { config_ip_cache -export [get_ips -all driver_block_design_xlconstant_0_0] }
catch { config_ip_cache -export [get_ips -all driver_block_design_interrupt_0_0] }
export_ip_user_files -of_objects [get_files C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/driver_block_design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/driver_block_design.bd]
launch_runs -jobs 8 {driver_block_design_mean_machine_module_0_0_synth_1 driver_block_design_sout_module_0_0_synth_1 driver_block_design_sout_module_1_0_synth_1 driver_block_design_interrupt_0_0_synth_1}
export_simulation -of_objects [get_files C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/driver_block_design.bd] -directory C:/github/Senior-Project-Vivado/driver_module/driver_module.ip_user_files/sim_scripts -ip_user_files_dir C:/github/Senior-Project-Vivado/driver_module/driver_module.ip_user_files -ipstatic_source_dir C:/github/Senior-Project-Vivado/driver_module/driver_module.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/github/Senior-Project-Vivado/driver_module/driver_module.cache/compile_simlib/modelsim} {questa=C:/github/Senior-Project-Vivado/driver_module/driver_module.cache/compile_simlib/questa} {riviera=C:/github/Senior-Project-Vivado/driver_module/driver_module.cache/compile_simlib/riviera} {activehdl=C:/github/Senior-Project-Vivado/driver_module/driver_module.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_project
open_project C:/github/Senior-Project-Vivado/driver_module/driver_module.xpr
update_compile_order -fileset sources_1
ipx::package_project -root_dir C:/github/Senior-Project-Vivado/ip_repo/DRIVER -vendor xilinx.com -library user -taxonomy /UserIP -module driver_block_design -import_files -force
set_property core_revision 2 [ipx::find_open_core xilinx.com:user:driver_block_design:1.0]
ipx::create_xgui_files [ipx::find_open_core xilinx.com:user:driver_block_design:1.0]
ipx::update_checksums [ipx::find_open_core xilinx.com:user:driver_block_design:1.0]
ipx::save_core [ipx::find_open_core xilinx.com:user:driver_block_design:1.0]
update_ip_catalog -rebuild -repo_path c:/github/Senior-Project-Vivado/ip_repo
close_project
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:driver_block_design:1.0 [get_ips  VISION_driver_block_design_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips VISION_driver_block_design_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/VISION.bd]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK1 (50 MHz)" }  [get_bd_pins driver_block_design_0/clk_0]
endgroup
report_ip_status -name ip_status 
save_bd_design
reset_run synth_1
reset_run VISION_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/impl_1/VISION_wrapper.sysdef C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf

run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]]
report_ip_status -name ip_status 
save_wave_config {C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/impl_1/VISION_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/impl_1/VISION_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/impl_1/VISION_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]]
close_hw
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/impl_1/VISION_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/impl_1/VISION_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/impl_1/VISION_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]]
open_bd_design {C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/VISION.bd}
startgroup
set_property -dict [list CONFIG.C_TRIGIN_EN {true}] [get_bd_cells system_ila_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
set_property -dict [list CONFIG.DIN_TO {2} CONFIG.DIN_FROM {2} CONFIG.DIN_WIDTH {3} CONFIG.DIN_FROM {2} CONFIG.DOUT_WIDTH {1}] [get_bd_cells xlslice_0]
connect_bd_net [get_bd_pins xlslice_0/Din] [get_bd_pins axi_gpio_0/gpio_io_o]
connect_bd_net [get_bd_pins xlslice_0/Dout] [get_bd_pins system_ila_0/TRIG_IN_trig]
save_bd_design
reset_run synth_1
reset_run VISION_system_ila_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
reset_run VISION_system_ila_0_0_synth_1
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {driver_block_design_0_data_in_0 }]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {driver_block_design_0_data_in_1 }]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_intf_nets driver_block_design_0_data_in_0] {NON_AXI_SIGNALS "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK1" SYSTEM_ILA "Auto" } \
                                                          [get_bd_intf_nets driver_block_design_0_data_in_1] {NON_AXI_SIGNALS "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK1" SYSTEM_ILA "Auto" } \
                                                         ]
endgroup
delete_bd_objs [get_bd_cells system_ila_1]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_intf_nets driver_block_design_0_data_in_0] {NON_AXI_SIGNALS "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK1" SYSTEM_ILA "Auto" } \
                                                          [get_bd_intf_nets driver_block_design_0_data_in_1] {NON_AXI_SIGNALS "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK1" SYSTEM_ILA "Auto" } \
                                                         ]
endgroup
startgroup
set_property -dict [list CONFIG.C_TRIGIN_EN {true}] [get_bd_cells system_ila_1]
endgroup
connect_bd_net [get_bd_pins system_ila_1/TRIG_IN_trig] [get_bd_pins system_ila_1/TRIG_IN_ack]
delete_bd_objs [get_bd_nets system_ila_1_TRIG_IN_ack]
connect_bd_net [get_bd_pins system_ila_1/TRIG_IN_trig] [get_bd_pins xlslice_0/Dout]
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
close_hw
file copy -force C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/impl_1/VISION_wrapper.sysdef C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf

open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/impl_1/VISION_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/impl_1/VISION_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/impl_1/VISION_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_1/inst/ila_lib"}]]
set_property CONTROL.TRIGGER_MODE TRIG_IN_ONLY [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]
set_property CONTROL.TRIGGER_MODE TRIG_IN_ONLY [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_1/inst/ila_lib"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_1/inst/ila_lib"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]\
  [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_1/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_1/inst/ila_lib"}]]
open_project C:/github/Senior-Project-Vivado/Sout_Module/Sout_Module.xpr
update_compile_order -fileset sources_1
launch_simulation
open_wave_config C:/github/Senior-Project-Vivado/Sout_Module/sout_test_behav.wcfg
source sout_test.tcl
current_project Vision_Project
current_project Sout_Module
close_sim
ipx::open_ipxact_file C:/github/Senior-Project-Vivado/Sout_Module/Sout_Module.srcs/sources_1/new/component.xml
set_property core_revision 4 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/github/Senior-Project-Vivado/Sout_Module/Sout_Module.srcs/sources_1/new
close_project
open_project C:/github/Senior-Project-Vivado/driver_module/driver_module.xpr
update_compile_order -fileset sources_1
launch_simulation
open_wave_config C:/github/Senior-Project-Vivado/driver_module/driver_block_design_test_behav.wcfg
source driver_block_design_test.tcl
open_bd_design {C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/driver_block_design.bd}
report_ip_status -name ip_status 
upgrade_ip [get_ips  {driver_block_design_sout_module_0_0 driver_block_design_sout_module_1_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {driver_block_design_sout_module_0_0 driver_block_design_sout_module_1_0}] -no_script -sync -force -quiet
generate_target all [get_files  C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/driver_block_design.bd]
catch { config_ip_cache -export [get_ips -all driver_block_design_sout_module_0_0] }
catch { config_ip_cache -export [get_ips -all driver_block_design_sout_module_1_0] }
export_ip_user_files -of_objects [get_files C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/driver_block_design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/driver_block_design.bd]
launch_runs -jobs 8 {driver_block_design_sout_module_0_0_synth_1 driver_block_design_sout_module_1_0_synth_1}
export_simulation -of_objects [get_files C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/driver_block_design.bd] -directory C:/github/Senior-Project-Vivado/driver_module/driver_module.ip_user_files/sim_scripts -ip_user_files_dir C:/github/Senior-Project-Vivado/driver_module/driver_module.ip_user_files -ipstatic_source_dir C:/github/Senior-Project-Vivado/driver_module/driver_module.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/github/Senior-Project-Vivado/driver_module/driver_module.cache/compile_simlib/modelsim} {questa=C:/github/Senior-Project-Vivado/driver_module/driver_module.cache/compile_simlib/questa} {riviera=C:/github/Senior-Project-Vivado/driver_module/driver_module.cache/compile_simlib/riviera} {activehdl=C:/github/Senior-Project-Vivado/driver_module/driver_module.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
open_wave_config C:/github/Senior-Project-Vivado/driver_module/driver_block_design_test_behav.wcfg
source driver_block_design_test.tcl
run all
close_sim
close_project
save_wave_config {C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
close_hw
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:driver_block_design:1.0 [get_ips  VISION_driver_block_design_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips VISION_driver_block_design_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/VISION.bd]
catch { config_ip_cache -export [get_ips -all VISION_driver_block_design_0_0] }
catch { config_ip_cache -export [get_ips -all VISION_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/VISION.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/VISION.bd]
launch_runs -jobs 8 VISION_driver_block_design_0_0_synth_1
export_simulation -of_objects [get_files C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/VISION.bd] -directory C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.ip_user_files/sim_scripts -ip_user_files_dir C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.ip_user_files -ipstatic_source_dir C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.cache/compile_simlib/modelsim} {questa=C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.cache/compile_simlib/questa} {riviera=C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.cache/compile_simlib/riviera} {activehdl=C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
disconnect_bd_net /processing_system7_0_FCLK_CLK0 [get_bd_pins system_ila_0/clk]
delete_bd_objs [get_bd_cells system_ila_1]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK1 (50 MHz)" }  [get_bd_pins system_ila_0/clk]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_intf_nets driver_block_design_0_data_in_0] {NON_AXI_SIGNALS "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK1" SYSTEM_ILA "Auto" } \
                                                          [get_bd_intf_nets driver_block_design_0_data_in_1] {NON_AXI_SIGNALS "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK1" SYSTEM_ILA "Auto" } \
                                                         ]
endgroup
startgroup
set_property -dict [list CONFIG.C_BRAM_CNT {84} CONFIG.C_DATA_DEPTH {65536}] [get_bd_cells system_ila_0]
endgroup
report_ip_status -name ip_status 
save_bd_design
reset_run synth_1
reset_run VISION_system_ila_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
startgroup
set_property -dict [list CONFIG.C_BRAM_CNT {42} CONFIG.C_DATA_DEPTH {32768}] [get_bd_cells system_ila_0]
endgroup
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/impl_1/VISION_wrapper.sysdef C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf

open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/impl_1/VISION_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/impl_1/VISION_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/impl_1/VISION_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]]
open_bd_design {C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/VISION.bd}
save_wave_config {C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/impl_1/VISION_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/impl_1/VISION_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/impl_1/VISION_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {VISION_i/system_ila_0/inst/SLOT_0_BRAM_addr_1} {VISION_i/system_ila_0/inst/SLOT_0_BRAM_dout_1} {VISION_i/system_ila_0/inst/SLOT_0_BRAM_en_1} {VISION_i/system_ila_0/inst/SLOT_0_BRAM_rst_1} {VISION_i/system_ila_0/inst/SLOT_1_BRAM_addr_1} {VISION_i/system_ila_0/inst/SLOT_1_BRAM_dout_1} {VISION_i/system_ila_0/inst/SLOT_1_BRAM_en_1} {VISION_i/system_ila_0/inst/SLOT_1_BRAM_rst_1} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]]
save_wave_config {C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw
