<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - gaussianF_ip_src_nfp_recip_single.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../gaussianF_ip_src_nfp_recip_single.vhd" target="rtwreport_document_frame" id="linkToText_plain">gaussianF_ip_src_nfp_recip_single.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" name="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" name="3">    3   </a><span class="CT">-- File Name: hdl_prj3\hdlsrc\gaussianFilter\gaussianF_ip_src_nfp_recip_single.vhd</span>
</span><span><a class="LN" name="4">    4   </a><span class="CT">-- Created: 2024-06-04 12:27:50</span>
</span><span><a class="LN" name="5">    5   </a><span class="CT">-- </span>
</span><span><a class="LN" name="6">    6   </a><span class="CT">-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1</span>
</span><span><a class="LN" name="7">    7   </a><span class="CT">-- </span>
</span><span><a class="LN" name="8">    8   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="9">    9   </a>
</span><span><a class="LN" name="10">   10   </a>
</span><span><a class="LN" name="11">   11   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="12">   12   </a><span class="CT">-- </span>
</span><span><a class="LN" name="13">   13   </a><span class="CT">-- Module: gaussianF_ip_src_nfp_recip_single</span>
</span><span><a class="LN" name="14">   14   </a><span class="CT">-- Source Path: gaussianFilter/gaussianFilter/singleToUint32/nfp_recip_single</span>
</span><span><a class="LN" name="15">   15   </a><span class="CT">-- Hierarchy Level: 2</span>
</span><span><a class="LN" name="16">   16   </a><span class="CT">-- Model version: 8.37</span>
</span><span><a class="LN" name="17">   17   </a><span class="CT">-- </span>
</span><span><a class="LN" name="18">   18   </a><span class="CT">-- {Latency Strategy = "Min", Denormal Handling = "off"}</span>
</span><span><a class="LN" name="19">   19   </a><span class="CT">-- {Radix = "2"}</span>
</span><span><a class="LN" name="20">   20   </a><span class="CT">-- </span>
</span><span><a class="LN" name="21">   21   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="22">   22   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" name="23">   23   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" name="24">   24   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" name="25">   25   </a><span class="KW">USE</span> work.gaussianF_ip_src_gaussianFilter_pkg.<span class="KW">ALL</span>;
</span><span><a class="LN" name="26">   26   </a>
</span><span><a class="LN" name="27">   27   </a><span class="KW">ENTITY</span> gaussianF_ip_src_nfp_recip_single <span class="KW">IS</span>
</span><span><a class="LN" name="28">   28   </a>  <span class="KW">PORT</span>( clk                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="29">   29   </a>        reset                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="30">   30   </a>        enb                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="31">   31   </a>        nfp_in                            :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" name="32">   32   </a>        nfp_out                           :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- ufix32</span>
</span><span><a class="LN" name="33">   33   </a>        );
</span><span><a class="LN" name="34">   34   </a><span class="KW">END</span> gaussianF_ip_src_nfp_recip_single;
</span><span><a class="LN" name="35">   35   </a>
</span><span><a class="LN" name="36">   36   </a>
</span><span><a class="LN" name="37">   37   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> gaussianF_ip_src_nfp_recip_single <span class="KW">IS</span>
</span><span><a class="LN" name="38">   38   </a>
</span><span><a class="LN" name="39">   39   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" name="40">   40   </a>  <span class="KW">SIGNAL</span> Constant8_out1                   : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="41">   41   </a>  <span class="KW">SIGNAL</span> Constant7_out1                   : unsigned(5 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix6</span>
</span><span><a class="LN" name="42">   42   </a>  <span class="KW">SIGNAL</span> Relational_Operator_out1         : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="43">   43   </a>  <span class="KW">SIGNAL</span> Delay4_out1                      : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="44">   44   </a>  <span class="KW">SIGNAL</span> Logical_Operator_out1            : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="45">   45   </a>  <span class="KW">SIGNAL</span> Add_out1                         : unsigned(5 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix6</span>
</span><span><a class="LN" name="46">   46   </a>  <span class="KW">SIGNAL</span> Delay3_out1                      : unsigned(5 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix6</span>
</span><span><a class="LN" name="47">   47   </a>  <span class="KW">SIGNAL</span> Add_add_cast                     : unsigned(5 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix6</span>
</span><span><a class="LN" name="48">   48   </a>  <span class="KW">SIGNAL</span> Delay1_out1                      : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="49">   49   </a>  <span class="KW">SIGNAL</span> nfp_in_unsigned                  : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" name="50">   50   </a>  <span class="KW">SIGNAL</span> aSign                            : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="51">   51   </a>  <span class="KW">SIGNAL</span> aExponent                        : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="52">   52   </a>  <span class="KW">SIGNAL</span> aMantissa                        : unsigned(22 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix23</span>
</span><span><a class="LN" name="53">   53   </a>  <span class="KW">SIGNAL</span> Delay_P1_out1                    : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="54">   54   </a>  <span class="KW">SIGNAL</span> Delay19_P5_28_reg                : std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix1 [14]</span>
</span><span><a class="LN" name="55">   55   </a>  <span class="KW">SIGNAL</span> Delay19_P5_28_out1               : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="56">   56   </a>  <span class="KW">SIGNAL</span> Constant1_out1                   : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="57">   57   </a>  <span class="KW">SIGNAL</span> Switch1_out1                     : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="58">   58   </a>  <span class="KW">SIGNAL</span> Delay3_out1_1                    : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="59">   59   </a>  <span class="KW">SIGNAL</span> Delay1_P1_out1                   : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="60">   60   </a>  <span class="KW">SIGNAL</span> aExponent_cfType_Exponent_I_out1 : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="61">   61   </a>  <span class="KW">SIGNAL</span> aExponent_0_out1                 : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="62">   62   </a>  <span class="KW">SIGNAL</span> Delay2_P1_out1                   : unsigned(22 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix23</span>
</span><span><a class="LN" name="63">   63   </a>  <span class="KW">SIGNAL</span> Constant_out1                    : unsigned(22 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix23</span>
</span><span><a class="LN" name="64">   64   </a>  <span class="KW">SIGNAL</span> Switch_out1                      : unsigned(22 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix23</span>
</span><span><a class="LN" name="65">   65   </a>  <span class="KW">SIGNAL</span> aMantissa_0_out1                 : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="66">   66   </a>  <span class="KW">SIGNAL</span> alphaaExponent_0_aMantissa_out1  : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="67">   67   </a>  <span class="KW">SIGNAL</span> alphaaExponent_cfType_Exponent_out1 : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="68">   68   </a>  <span class="KW">SIGNAL</span> Delay12_P5_28_reg                : std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix1 [14]</span>
</span><span><a class="LN" name="69">   69   </a>  <span class="KW">SIGNAL</span> Delay12_P5_28_out1               : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="70">   70   </a>  <span class="KW">SIGNAL</span> alpha0_out1                      : unsigned(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix2</span>
</span><span><a class="LN" name="71">   71   </a>  <span class="KW">SIGNAL</span> alphaExponent_0_cfType_Exp_out1  : std_logic;
</span><span><a class="LN" name="72">   72   </a>  <span class="KW">SIGNAL</span> alpha1_out1                      : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="73">   73   </a>  <span class="KW">SIGNAL</span> alpha0_out1_1                    : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="74">   74   </a>  <span class="KW">SIGNAL</span> if_Exponent_0_cfType_Exp_out1    : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="75">   75   </a>  <span class="KW">SIGNAL</span> Bit_Concat1_out1                 : unsigned(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix24</span>
</span><span><a class="LN" name="76">   76   </a>  <span class="KW">SIGNAL</span> Bit_Concat_out1                  : unsigned(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix26</span>
</span><span><a class="LN" name="77">   77   </a>  <span class="KW">SIGNAL</span> reinterpretcast_bitconcat_fi_0_out1 : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="78">   78   </a>  <span class="KW">SIGNAL</span> Delay4_P3_out1                   : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="79">   79   </a>  <span class="KW">SIGNAL</span> BitSlice_out1                    : unsigned(22 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix23</span>
</span><span><a class="LN" name="80">   80   </a>  <span class="KW">SIGNAL</span> bitsliceget_mant_a_cfType_Man_out1 : std_logic;
</span><span><a class="LN" name="81">   81   </a>  <span class="KW">SIGNAL</span> Delay2_P4_out1                   : std_logic;
</span><span><a class="LN" name="82">   82   </a>  <span class="KW">SIGNAL</span> c2_out1                          : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="83">   83   </a>  <span class="KW">SIGNAL</span> Delay1_P1_out1_dtc               : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" name="84">   84   </a>  <span class="KW">SIGNAL</span> C_out1                           : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" name="85">   85   </a>  <span class="KW">SIGNAL</span> if_Exponent_0_out1               : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" name="86">   86   </a>  <span class="KW">SIGNAL</span> DTC_out1                         : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="87">   87   </a>  <span class="KW">SIGNAL</span> Delay3_P3_out1                   : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="88">   88   </a>  <span class="KW">SIGNAL</span> Delay3_P4_out1                   : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="89">   89   </a>  <span class="KW">SIGNAL</span> sub1_out1                        : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="90">   90   </a>  <span class="KW">SIGNAL</span> c1_out1                          : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="91">   91   </a>  <span class="KW">SIGNAL</span> sub2_out1                        : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="92">   92   </a>  <span class="KW">SIGNAL</span> s0_out1                          : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="93">   93   </a>  <span class="KW">SIGNAL</span> relop2_out1                      : std_logic;
</span><span><a class="LN" name="94">   94   </a>  <span class="KW">SIGNAL</span> relop3_out1                      : std_logic;
</span><span><a class="LN" name="95">   95   </a>  <span class="KW">SIGNAL</span> C3_out1                          : unsigned(4 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix5</span>
</span><span><a class="LN" name="96">   96   </a>  <span class="KW">SIGNAL</span> relop1_out1                      : std_logic;
</span><span><a class="LN" name="97">   97   </a>  <span class="KW">SIGNAL</span> C1_out1_1                        : unsigned(4 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix5</span>
</span><span><a class="LN" name="98">   98   </a>  <span class="KW">SIGNAL</span> C_out1_1                         : unsigned(4 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix5</span>
</span><span><a class="LN" name="99">   99   </a>  <span class="KW">SIGNAL</span> s1_out1                          : unsigned(4 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix5</span>
</span><span><a class="LN" name="100">  100   </a>  <span class="KW">SIGNAL</span> s3_out1                          : unsigned(4 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix5</span>
</span><span><a class="LN" name="101">  101   </a>  <span class="KW">SIGNAL</span> C5_out1                          : unsigned(4 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix5</span>
</span><span><a class="LN" name="102">  102   </a>  <span class="KW">SIGNAL</span> s4_out1                          : unsigned(4 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix5</span>
</span><span><a class="LN" name="103">  103   </a>  <span class="KW">SIGNAL</span> Delay11_P5_28_reg                : vector_of_unsigned5(0 <span class="KW">TO</span> 11);  <span class="CT">-- ufix5 [12]</span>
</span><span><a class="LN" name="104">  104   </a>  <span class="KW">SIGNAL</span> Delay11_P5_28_out1               : unsigned(4 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix5</span>
</span><span><a class="LN" name="105">  105   </a>  <span class="KW">SIGNAL</span> shift_length_1_out1              : std_logic;
</span><span><a class="LN" name="106">  106   </a>  <span class="KW">SIGNAL</span> shift_length_1_out1_1            : std_logic;
</span><span><a class="LN" name="107">  107   </a>  <span class="KW">SIGNAL</span> C_out1_2                         : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="108">  108   </a>  <span class="KW">SIGNAL</span> C1_out1_2                        : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="109">  109   </a>  <span class="KW">SIGNAL</span> C_out1_3                         : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="110">  110   </a>  <span class="KW">SIGNAL</span> if_bitsliceget_mant_a_cfType_Ma_out1 : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="111">  111   </a>  <span class="KW">SIGNAL</span> Delay1_P4_out1                   : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="112">  112   </a>  <span class="KW">SIGNAL</span> Unary_Minus_in0                  : signed(26 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix27</span>
</span><span><a class="LN" name="113">  113   </a>  <span class="KW">SIGNAL</span> Unary_Minus_out1                 : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="114">  114   </a>  <span class="KW">SIGNAL</span> Delay_P4_out1                    : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="115">  115   </a>  <span class="KW">SIGNAL</span> R_mant_b_norm_out1               : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="116">  116   </a>  <span class="KW">SIGNAL</span> bitsll_R_1_out1                  : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="117">  117   </a>  <span class="KW">SIGNAL</span> R_mant_b_norm_out1_1             : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="118">  118   </a>  <span class="KW">SIGNAL</span> Bit_Slice_out1                   : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="119">  119   </a>  <span class="KW">SIGNAL</span> Logical_Operator_out1_1          : std_logic;
</span><span><a class="LN" name="120">  120   </a>  <span class="KW">SIGNAL</span> Bit_Concat_out1_1                : unsigned(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix2</span>
</span><span><a class="LN" name="121">  121   </a>  <span class="KW">SIGNAL</span> Delay3_P6_out1                   : unsigned(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix2</span>
</span><span><a class="LN" name="122">  122   </a>  <span class="KW">SIGNAL</span> if_tmp_0_1_out1                  : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="123">  123   </a>  <span class="KW">SIGNAL</span> bitsll_R_1_out1_1                : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="124">  124   </a>  <span class="KW">SIGNAL</span> Delay4_P6_out1                   : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="125">  125   </a>  <span class="KW">SIGNAL</span> Delay5_P6_out1                   : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="126">  126   </a>  <span class="KW">SIGNAL</span> R_mant_b_norm_out1_2             : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="127">  127   </a>  <span class="KW">SIGNAL</span> Bit_Slice_out1_1                 : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="128">  128   </a>  <span class="KW">SIGNAL</span> Logical_Operator_out1_2          : std_logic;
</span><span><a class="LN" name="129">  129   </a>  <span class="KW">SIGNAL</span> Bit_Concat_out1_2                : unsigned(2 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix3</span>
</span><span><a class="LN" name="130">  130   </a>  <span class="KW">SIGNAL</span> if_tmp_0_1_out1_1                : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="131">  131   </a>  <span class="KW">SIGNAL</span> bitsll_R_1_out1_2                : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="132">  132   </a>  <span class="KW">SIGNAL</span> R_mant_b_norm_out1_3             : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="133">  133   </a>  <span class="KW">SIGNAL</span> Bit_Slice_out1_2                 : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="134">  134   </a>  <span class="KW">SIGNAL</span> Logical_Operator_out1_3          : std_logic;
</span><span><a class="LN" name="135">  135   </a>  <span class="KW">SIGNAL</span> Bit_Concat_out1_3                : unsigned(3 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix4</span>
</span><span><a class="LN" name="136">  136   </a>  <span class="KW">SIGNAL</span> Delay9_P8_out1                   : unsigned(3 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix4</span>
</span><span><a class="LN" name="137">  137   </a>  <span class="KW">SIGNAL</span> if_tmp_0_1_out1_2                : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="138">  138   </a>  <span class="KW">SIGNAL</span> bitsll_R_1_out1_3                : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="139">  139   </a>  <span class="KW">SIGNAL</span> Delay10_P8_out1                  : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="140">  140   </a>  <span class="KW">SIGNAL</span> Delay11_P8_out1                  : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="141">  141   </a>  <span class="KW">SIGNAL</span> R_mant_b_norm_out1_4             : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="142">  142   </a>  <span class="KW">SIGNAL</span> Bit_Slice_out1_3                 : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="143">  143   </a>  <span class="KW">SIGNAL</span> Logical_Operator_out1_4          : std_logic;
</span><span><a class="LN" name="144">  144   </a>  <span class="KW">SIGNAL</span> Bit_Concat_out1_4                : unsigned(4 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix5</span>
</span><span><a class="LN" name="145">  145   </a>  <span class="KW">SIGNAL</span> if_tmp_0_1_out1_3                : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="146">  146   </a>  <span class="KW">SIGNAL</span> bitsll_R_1_out1_4                : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="147">  147   </a>  <span class="KW">SIGNAL</span> R_mant_b_norm_out1_5             : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="148">  148   </a>  <span class="KW">SIGNAL</span> Bit_Slice_out1_4                 : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="149">  149   </a>  <span class="KW">SIGNAL</span> Logical_Operator_out1_5          : std_logic;
</span><span><a class="LN" name="150">  150   </a>  <span class="KW">SIGNAL</span> Bit_Concat_out1_5                : unsigned(5 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix6</span>
</span><span><a class="LN" name="151">  151   </a>  <span class="KW">SIGNAL</span> Delay_P10_out1                   : unsigned(5 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix6</span>
</span><span><a class="LN" name="152">  152   </a>  <span class="KW">SIGNAL</span> if_tmp_0_1_out1_4                : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="153">  153   </a>  <span class="KW">SIGNAL</span> bitsll_R_1_out1_5                : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="154">  154   </a>  <span class="KW">SIGNAL</span> Delay1_P10_out1                  : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="155">  155   </a>  <span class="KW">SIGNAL</span> Delay2_P10_out1                  : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="156">  156   </a>  <span class="KW">SIGNAL</span> R_mant_b_norm_out1_6             : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="157">  157   </a>  <span class="KW">SIGNAL</span> Bit_Slice_out1_5                 : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="158">  158   </a>  <span class="KW">SIGNAL</span> Logical_Operator_out1_6          : std_logic;
</span><span><a class="LN" name="159">  159   </a>  <span class="KW">SIGNAL</span> Bit_Concat_out1_6                : unsigned(6 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix7</span>
</span><span><a class="LN" name="160">  160   </a>  <span class="KW">SIGNAL</span> if_tmp_0_1_out1_5                : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="161">  161   </a>  <span class="KW">SIGNAL</span> bitsll_R_1_out1_6                : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="162">  162   </a>  <span class="KW">SIGNAL</span> R_mant_b_norm_out1_7             : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="163">  163   </a>  <span class="KW">SIGNAL</span> Bit_Slice_out1_6                 : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="164">  164   </a>  <span class="KW">SIGNAL</span> Logical_Operator_out1_7          : std_logic;
</span><span><a class="LN" name="165">  165   </a>  <span class="KW">SIGNAL</span> Bit_Concat_out1_7                : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" name="166">  166   </a>  <span class="KW">SIGNAL</span> Delay6_P12_out1                  : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" name="167">  167   </a>  <span class="KW">SIGNAL</span> if_tmp_0_1_out1_6                : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="168">  168   </a>  <span class="KW">SIGNAL</span> bitsll_R_1_out1_7                : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="169">  169   </a>  <span class="KW">SIGNAL</span> Delay7_P12_out1                  : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="170">  170   </a>  <span class="KW">SIGNAL</span> Delay8_P12_out1                  : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="171">  171   </a>  <span class="KW">SIGNAL</span> R_mant_b_norm_out1_8             : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="172">  172   </a>  <span class="KW">SIGNAL</span> Bit_Slice_out1_7                 : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="173">  173   </a>  <span class="KW">SIGNAL</span> Logical_Operator_out1_8          : std_logic;
</span><span><a class="LN" name="174">  174   </a>  <span class="KW">SIGNAL</span> Bit_Concat_out1_8                : unsigned(8 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix9</span>
</span><span><a class="LN" name="175">  175   </a>  <span class="KW">SIGNAL</span> if_tmp_0_1_out1_7                : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="176">  176   </a>  <span class="KW">SIGNAL</span> bitsll_R_1_out1_8                : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="177">  177   </a>  <span class="KW">SIGNAL</span> R_mant_b_norm_out1_9             : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="178">  178   </a>  <span class="KW">SIGNAL</span> Bit_Slice_out1_8                 : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="179">  179   </a>  <span class="KW">SIGNAL</span> Logical_Operator_out1_9          : std_logic;
</span><span><a class="LN" name="180">  180   </a>  <span class="KW">SIGNAL</span> Bit_Concat_out1_9                : unsigned(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix10</span>
</span><span><a class="LN" name="181">  181   </a>  <span class="KW">SIGNAL</span> Delay3_P14_out1                  : unsigned(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix10</span>
</span><span><a class="LN" name="182">  182   </a>  <span class="KW">SIGNAL</span> if_tmp_0_1_out1_8                : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="183">  183   </a>  <span class="KW">SIGNAL</span> bitsll_R_1_out1_9                : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="184">  184   </a>  <span class="KW">SIGNAL</span> Delay4_P14_out1                  : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="185">  185   </a>  <span class="KW">SIGNAL</span> Delay5_P14_out1                  : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="186">  186   </a>  <span class="KW">SIGNAL</span> R_mant_b_norm_out1_10            : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="187">  187   </a>  <span class="KW">SIGNAL</span> Bit_Slice_out1_9                 : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="188">  188   </a>  <span class="KW">SIGNAL</span> Logical_Operator_out1_10         : std_logic;
</span><span><a class="LN" name="189">  189   </a>  <span class="KW">SIGNAL</span> Bit_Concat_out1_10               : unsigned(10 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix11</span>
</span><span><a class="LN" name="190">  190   </a>  <span class="KW">SIGNAL</span> if_tmp_0_1_out1_9                : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="191">  191   </a>  <span class="KW">SIGNAL</span> bitsll_R_1_out1_10               : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="192">  192   </a>  <span class="KW">SIGNAL</span> R_mant_b_norm_out1_11            : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="193">  193   </a>  <span class="KW">SIGNAL</span> Bit_Slice_out1_10                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="194">  194   </a>  <span class="KW">SIGNAL</span> Logical_Operator_out1_11         : std_logic;
</span><span><a class="LN" name="195">  195   </a>  <span class="KW">SIGNAL</span> Bit_Concat_out1_11               : unsigned(11 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix12</span>
</span><span><a class="LN" name="196">  196   </a>  <span class="KW">SIGNAL</span> Delay3_P16_out1                  : unsigned(11 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix12</span>
</span><span><a class="LN" name="197">  197   </a>  <span class="KW">SIGNAL</span> if_tmp_0_1_out1_10               : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="198">  198   </a>  <span class="KW">SIGNAL</span> bitsll_R_1_out1_11               : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="199">  199   </a>  <span class="KW">SIGNAL</span> Delay4_P16_out1                  : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="200">  200   </a>  <span class="KW">SIGNAL</span> Delay5_P16_out1                  : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="201">  201   </a>  <span class="KW">SIGNAL</span> R_mant_b_norm_out1_12            : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="202">  202   </a>  <span class="KW">SIGNAL</span> Bit_Slice_out1_11                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="203">  203   </a>  <span class="KW">SIGNAL</span> Logical_Operator_out1_12         : std_logic;
</span><span><a class="LN" name="204">  204   </a>  <span class="KW">SIGNAL</span> Bit_Concat_out1_12               : unsigned(12 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix13</span>
</span><span><a class="LN" name="205">  205   </a>  <span class="KW">SIGNAL</span> if_tmp_0_1_out1_11               : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="206">  206   </a>  <span class="KW">SIGNAL</span> bitsll_R_1_out1_12               : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="207">  207   </a>  <span class="KW">SIGNAL</span> R_mant_b_norm_out1_13            : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="208">  208   </a>  <span class="KW">SIGNAL</span> Bit_Slice_out1_12                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="209">  209   </a>  <span class="KW">SIGNAL</span> Logical_Operator_out1_13         : std_logic;
</span><span><a class="LN" name="210">  210   </a>  <span class="KW">SIGNAL</span> Bit_Concat_out1_13               : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" name="211">  211   </a>  <span class="KW">SIGNAL</span> Delay9_P18_out1                  : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" name="212">  212   </a>  <span class="KW">SIGNAL</span> if_tmp_0_1_out1_12               : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="213">  213   </a>  <span class="KW">SIGNAL</span> bitsll_R_1_out1_13               : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="214">  214   </a>  <span class="KW">SIGNAL</span> Delay10_P18_out1                 : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="215">  215   </a>  <span class="KW">SIGNAL</span> Delay11_P18_out1                 : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="216">  216   </a>  <span class="KW">SIGNAL</span> R_mant_b_norm_out1_14            : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="217">  217   </a>  <span class="KW">SIGNAL</span> Bit_Slice_out1_13                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="218">  218   </a>  <span class="KW">SIGNAL</span> Logical_Operator_out1_14         : std_logic;
</span><span><a class="LN" name="219">  219   </a>  <span class="KW">SIGNAL</span> Bit_Concat_out1_14               : unsigned(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix15</span>
</span><span><a class="LN" name="220">  220   </a>  <span class="KW">SIGNAL</span> if_tmp_0_1_out1_13               : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="221">  221   </a>  <span class="KW">SIGNAL</span> bitsll_R_1_out1_14               : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="222">  222   </a>  <span class="KW">SIGNAL</span> R_mant_b_norm_out1_15            : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="223">  223   </a>  <span class="KW">SIGNAL</span> Bit_Slice_out1_14                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="224">  224   </a>  <span class="KW">SIGNAL</span> Logical_Operator_out1_15         : std_logic;
</span><span><a class="LN" name="225">  225   </a>  <span class="KW">SIGNAL</span> Bit_Concat_out1_15               : unsigned(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint16</span>
</span><span><a class="LN" name="226">  226   </a>  <span class="KW">SIGNAL</span> Delay_P20_out1                   : unsigned(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint16</span>
</span><span><a class="LN" name="227">  227   </a>  <span class="KW">SIGNAL</span> if_tmp_0_1_out1_14               : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="228">  228   </a>  <span class="KW">SIGNAL</span> bitsll_R_1_out1_15               : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="229">  229   </a>  <span class="KW">SIGNAL</span> Delay1_P20_out1                  : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="230">  230   </a>  <span class="KW">SIGNAL</span> Delay2_P20_out1                  : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="231">  231   </a>  <span class="KW">SIGNAL</span> R_mant_b_norm_out1_16            : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="232">  232   </a>  <span class="KW">SIGNAL</span> Bit_Slice_out1_15                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="233">  233   </a>  <span class="KW">SIGNAL</span> Logical_Operator_out1_16         : std_logic;
</span><span><a class="LN" name="234">  234   </a>  <span class="KW">SIGNAL</span> Bit_Concat_out1_16               : unsigned(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix17</span>
</span><span><a class="LN" name="235">  235   </a>  <span class="KW">SIGNAL</span> if_tmp_0_1_out1_15               : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="236">  236   </a>  <span class="KW">SIGNAL</span> bitsll_R_1_out1_16               : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="237">  237   </a>  <span class="KW">SIGNAL</span> R_mant_b_norm_out1_17            : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="238">  238   </a>  <span class="KW">SIGNAL</span> Bit_Slice_out1_16                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="239">  239   </a>  <span class="KW">SIGNAL</span> Logical_Operator_out1_17         : std_logic;
</span><span><a class="LN" name="240">  240   </a>  <span class="KW">SIGNAL</span> Bit_Concat_out1_17               : unsigned(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix18</span>
</span><span><a class="LN" name="241">  241   </a>  <span class="KW">SIGNAL</span> Delay6_P22_out1                  : unsigned(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix18</span>
</span><span><a class="LN" name="242">  242   </a>  <span class="KW">SIGNAL</span> if_tmp_0_1_out1_16               : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="243">  243   </a>  <span class="KW">SIGNAL</span> bitsll_R_1_out1_17               : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="244">  244   </a>  <span class="KW">SIGNAL</span> Delay7_P22_out1                  : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="245">  245   </a>  <span class="KW">SIGNAL</span> Delay8_P22_out1                  : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="246">  246   </a>  <span class="KW">SIGNAL</span> R_mant_b_norm_out1_18            : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="247">  247   </a>  <span class="KW">SIGNAL</span> Bit_Slice_out1_17                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="248">  248   </a>  <span class="KW">SIGNAL</span> Logical_Operator_out1_18         : std_logic;
</span><span><a class="LN" name="249">  249   </a>  <span class="KW">SIGNAL</span> Bit_Concat_out1_18               : unsigned(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix19</span>
</span><span><a class="LN" name="250">  250   </a>  <span class="KW">SIGNAL</span> if_tmp_0_1_out1_17               : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="251">  251   </a>  <span class="KW">SIGNAL</span> bitsll_R_1_out1_18               : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="252">  252   </a>  <span class="KW">SIGNAL</span> R_mant_b_norm_out1_19            : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="253">  253   </a>  <span class="KW">SIGNAL</span> Bit_Slice_out1_18                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="254">  254   </a>  <span class="KW">SIGNAL</span> Logical_Operator_out1_19         : std_logic;
</span><span><a class="LN" name="255">  255   </a>  <span class="KW">SIGNAL</span> Bit_Concat_out1_19               : unsigned(19 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix20</span>
</span><span><a class="LN" name="256">  256   </a>  <span class="KW">SIGNAL</span> Delay9_P24_out1                  : unsigned(19 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix20</span>
</span><span><a class="LN" name="257">  257   </a>  <span class="KW">SIGNAL</span> if_tmp_0_1_out1_18               : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="258">  258   </a>  <span class="KW">SIGNAL</span> bitsll_R_1_out1_19               : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="259">  259   </a>  <span class="KW">SIGNAL</span> Delay10_P24_out1                 : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="260">  260   </a>  <span class="KW">SIGNAL</span> Delay11_P24_out1                 : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="261">  261   </a>  <span class="KW">SIGNAL</span> R_mant_b_norm_out1_20            : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="262">  262   </a>  <span class="KW">SIGNAL</span> Bit_Slice_out1_19                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="263">  263   </a>  <span class="KW">SIGNAL</span> Logical_Operator_out1_20         : std_logic;
</span><span><a class="LN" name="264">  264   </a>  <span class="KW">SIGNAL</span> Bit_Concat_out1_20               : unsigned(20 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix21</span>
</span><span><a class="LN" name="265">  265   </a>  <span class="KW">SIGNAL</span> if_tmp_0_1_out1_19               : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="266">  266   </a>  <span class="KW">SIGNAL</span> bitsll_R_1_out1_20               : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="267">  267   </a>  <span class="KW">SIGNAL</span> R_mant_b_norm_out1_21            : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="268">  268   </a>  <span class="KW">SIGNAL</span> Bit_Slice_out1_20                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="269">  269   </a>  <span class="KW">SIGNAL</span> Logical_Operator_out1_21         : std_logic;
</span><span><a class="LN" name="270">  270   </a>  <span class="KW">SIGNAL</span> Bit_Concat_out1_21               : unsigned(21 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix22</span>
</span><span><a class="LN" name="271">  271   </a>  <span class="KW">SIGNAL</span> Delay3_P26_out1                  : unsigned(21 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix22</span>
</span><span><a class="LN" name="272">  272   </a>  <span class="KW">SIGNAL</span> if_tmp_0_1_out1_20               : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="273">  273   </a>  <span class="KW">SIGNAL</span> bitsll_R_1_out1_21               : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="274">  274   </a>  <span class="KW">SIGNAL</span> Delay4_P26_out1                  : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="275">  275   </a>  <span class="KW">SIGNAL</span> Delay5_P26_out1                  : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="276">  276   </a>  <span class="KW">SIGNAL</span> R_mant_b_norm_out1_22            : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="277">  277   </a>  <span class="KW">SIGNAL</span> Bit_Slice_out1_21                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="278">  278   </a>  <span class="KW">SIGNAL</span> Logical_Operator_out1_22         : std_logic;
</span><span><a class="LN" name="279">  279   </a>  <span class="KW">SIGNAL</span> Bit_Concat_out1_22               : unsigned(22 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix23</span>
</span><span><a class="LN" name="280">  280   </a>  <span class="KW">SIGNAL</span> if_tmp_0_1_out1_21               : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="281">  281   </a>  <span class="KW">SIGNAL</span> bitsll_R_1_out1_22               : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="282">  282   </a>  <span class="KW">SIGNAL</span> R_mant_b_norm_out1_23            : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="283">  283   </a>  <span class="KW">SIGNAL</span> Bit_Slice_out1_22                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="284">  284   </a>  <span class="KW">SIGNAL</span> Logical_Operator_out1_23         : std_logic;
</span><span><a class="LN" name="285">  285   </a>  <span class="KW">SIGNAL</span> Bit_Concat_out1_23               : unsigned(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix24</span>
</span><span><a class="LN" name="286">  286   </a>  <span class="KW">SIGNAL</span> Delay9_P28_out1                  : unsigned(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix24</span>
</span><span><a class="LN" name="287">  287   </a>  <span class="KW">SIGNAL</span> if_tmp_0_1_out1_22               : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="288">  288   </a>  <span class="KW">SIGNAL</span> bitsll_R_1_out1_23               : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="289">  289   </a>  <span class="KW">SIGNAL</span> Delay10_P28_out1                 : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="290">  290   </a>  <span class="KW">SIGNAL</span> Delay11_P28_out1                 : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="291">  291   </a>  <span class="KW">SIGNAL</span> R_mant_b_norm_out1_24            : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="292">  292   </a>  <span class="KW">SIGNAL</span> Bit_Slice_out1_23                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="293">  293   </a>  <span class="KW">SIGNAL</span> Logical_Operator_out1_24         : std_logic;
</span><span><a class="LN" name="294">  294   </a>  <span class="KW">SIGNAL</span> Bit_Concat_out1_24               : unsigned(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix25</span>
</span><span><a class="LN" name="295">  295   </a>  <span class="KW">SIGNAL</span> C_out1_4                         : unsigned(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix25</span>
</span><span><a class="LN" name="296">  296   </a>  <span class="KW">SIGNAL</span> if_shift_length_1_out1           : unsigned(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix25</span>
</span><span><a class="LN" name="297">  297   </a>  <span class="KW">SIGNAL</span> bitsrl_Q_1_out1                  : unsigned(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix25</span>
</span><span><a class="LN" name="298">  298   </a>  <span class="KW">SIGNAL</span> if_shift_length_1_out1_1         : unsigned(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix25</span>
</span><span><a class="LN" name="299">  299   </a>  <span class="KW">SIGNAL</span> BitSlice_out1_1                  : unsigned(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix24</span>
</span><span><a class="LN" name="300">  300   </a>  <span class="KW">SIGNAL</span> Bit_Slice10_out1                 : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="301">  301   </a>  <span class="KW">SIGNAL</span> Bit_Slice9_out1                  : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="302">  302   </a>  <span class="KW">SIGNAL</span> Bit_Slice7_out1                  : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="303">  303   </a>  <span class="KW">SIGNAL</span> Bit_Slice8_out1                  : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="304">  304   </a>  <span class="KW">SIGNAL</span> Bit_Slice11_out1                 : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="305">  305   </a>  <span class="KW">SIGNAL</span> Bit_Slice_out1_24                : unsigned(2 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix3</span>
</span><span><a class="LN" name="306">  306   </a>  <span class="KW">SIGNAL</span> Constant_out1_1                  : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="307">  307   </a>  <span class="KW">SIGNAL</span> Bit_Concat_out1_25               : unsigned(3 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix4</span>
</span><span><a class="LN" name="308">  308   </a>  <span class="KW">SIGNAL</span> Bit_Slice_out1_25                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="309">  309   </a>  <span class="KW">SIGNAL</span> Bit_Slice1_out1                  : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="310">  310   </a>  <span class="KW">SIGNAL</span> Logical_Operator_out1_25         : std_logic;
</span><span><a class="LN" name="311">  311   </a>  <span class="KW">SIGNAL</span> Switch6_out1                     : std_logic;
</span><span><a class="LN" name="312">  312   </a>  <span class="KW">SIGNAL</span> Bit_Slice2_out1                  : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="313">  313   </a>  <span class="KW">SIGNAL</span> Logical_Operator1_out1           : std_logic;
</span><span><a class="LN" name="314">  314   </a>  <span class="KW">SIGNAL</span> Bit_Slice3_out1                  : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="315">  315   </a>  <span class="KW">SIGNAL</span> Logical_Operator2_out1           : std_logic;
</span><span><a class="LN" name="316">  316   </a>  <span class="KW">SIGNAL</span> Switch7_out1                     : std_logic;
</span><span><a class="LN" name="317">  317   </a>  <span class="KW">SIGNAL</span> Switch3_out1                     : std_logic;
</span><span><a class="LN" name="318">  318   </a>  <span class="KW">SIGNAL</span> Bit_Slice1_out1_1                : unsigned(3 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix4</span>
</span><span><a class="LN" name="319">  319   </a>  <span class="KW">SIGNAL</span> Bit_Slice_out1_26                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="320">  320   </a>  <span class="KW">SIGNAL</span> Logical_Operator3_out1           : std_logic;
</span><span><a class="LN" name="321">  321   </a>  <span class="KW">SIGNAL</span> Bit_Slice1_out1_2                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="322">  322   </a>  <span class="KW">SIGNAL</span> Logical_Operator_out1_26         : std_logic;
</span><span><a class="LN" name="323">  323   </a>  <span class="KW">SIGNAL</span> Switch6_out1_1                   : std_logic;
</span><span><a class="LN" name="324">  324   </a>  <span class="KW">SIGNAL</span> Bit_Slice2_out1_1                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="325">  325   </a>  <span class="KW">SIGNAL</span> Logical_Operator1_out1_1         : std_logic;
</span><span><a class="LN" name="326">  326   </a>  <span class="KW">SIGNAL</span> Bit_Slice3_out1_1                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="327">  327   </a>  <span class="KW">SIGNAL</span> Logical_Operator2_out1_1         : std_logic;
</span><span><a class="LN" name="328">  328   </a>  <span class="KW">SIGNAL</span> Switch7_out1_1                   : std_logic;
</span><span><a class="LN" name="329">  329   </a>  <span class="KW">SIGNAL</span> Switch3_out1_1                   : std_logic;
</span><span><a class="LN" name="330">  330   </a>  <span class="KW">SIGNAL</span> Switch6_out1_2                   : std_logic;
</span><span><a class="LN" name="331">  331   </a>  <span class="KW">SIGNAL</span> Bit_Slice2_out1_2                : unsigned(3 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix4</span>
</span><span><a class="LN" name="332">  332   </a>  <span class="KW">SIGNAL</span> Bit_Slice_out1_27                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="333">  333   </a>  <span class="KW">SIGNAL</span> Logical_Operator3_out1_1         : std_logic;
</span><span><a class="LN" name="334">  334   </a>  <span class="KW">SIGNAL</span> Bit_Slice1_out1_3                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="335">  335   </a>  <span class="KW">SIGNAL</span> Logical_Operator_out1_27         : std_logic;
</span><span><a class="LN" name="336">  336   </a>  <span class="KW">SIGNAL</span> Switch6_out1_3                   : std_logic;
</span><span><a class="LN" name="337">  337   </a>  <span class="KW">SIGNAL</span> Bit_Slice2_out1_3                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="338">  338   </a>  <span class="KW">SIGNAL</span> Logical_Operator1_out1_2         : std_logic;
</span><span><a class="LN" name="339">  339   </a>  <span class="KW">SIGNAL</span> Bit_Slice3_out1_2                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="340">  340   </a>  <span class="KW">SIGNAL</span> Logical_Operator2_out1_2         : std_logic;
</span><span><a class="LN" name="341">  341   </a>  <span class="KW">SIGNAL</span> Switch7_out1_2                   : std_logic;
</span><span><a class="LN" name="342">  342   </a>  <span class="KW">SIGNAL</span> Switch3_out1_2                   : std_logic;
</span><span><a class="LN" name="343">  343   </a>  <span class="KW">SIGNAL</span> Bit_Slice3_out1_3                : unsigned(3 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix4</span>
</span><span><a class="LN" name="344">  344   </a>  <span class="KW">SIGNAL</span> Bit_Slice_out1_28                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="345">  345   </a>  <span class="KW">SIGNAL</span> Logical_Operator3_out1_2         : std_logic;
</span><span><a class="LN" name="346">  346   </a>  <span class="KW">SIGNAL</span> Bit_Slice1_out1_4                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="347">  347   </a>  <span class="KW">SIGNAL</span> Logical_Operator_out1_28         : std_logic;
</span><span><a class="LN" name="348">  348   </a>  <span class="KW">SIGNAL</span> Switch6_out1_4                   : std_logic;
</span><span><a class="LN" name="349">  349   </a>  <span class="KW">SIGNAL</span> Bit_Slice2_out1_4                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="350">  350   </a>  <span class="KW">SIGNAL</span> Logical_Operator1_out1_3         : std_logic;
</span><span><a class="LN" name="351">  351   </a>  <span class="KW">SIGNAL</span> Bit_Slice3_out1_4                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="352">  352   </a>  <span class="KW">SIGNAL</span> Logical_Operator2_out1_3         : std_logic;
</span><span><a class="LN" name="353">  353   </a>  <span class="KW">SIGNAL</span> Switch7_out1_3                   : std_logic;
</span><span><a class="LN" name="354">  354   </a>  <span class="KW">SIGNAL</span> Switch3_out1_3                   : std_logic;
</span><span><a class="LN" name="355">  355   </a>  <span class="KW">SIGNAL</span> Switch7_out1_4                   : std_logic;
</span><span><a class="LN" name="356">  356   </a>  <span class="KW">SIGNAL</span> Switch3_out1_4                   : std_logic;
</span><span><a class="LN" name="357">  357   </a>  <span class="KW">SIGNAL</span> Bit_Slice4_out1                  : unsigned(3 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix4</span>
</span><span><a class="LN" name="358">  358   </a>  <span class="KW">SIGNAL</span> Bit_Slice_out1_29                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="359">  359   </a>  <span class="KW">SIGNAL</span> Logical_Operator3_out1_3         : std_logic;
</span><span><a class="LN" name="360">  360   </a>  <span class="KW">SIGNAL</span> Bit_Slice1_out1_5                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="361">  361   </a>  <span class="KW">SIGNAL</span> Logical_Operator_out1_29         : std_logic;
</span><span><a class="LN" name="362">  362   </a>  <span class="KW">SIGNAL</span> Switch6_out1_5                   : std_logic;
</span><span><a class="LN" name="363">  363   </a>  <span class="KW">SIGNAL</span> Bit_Slice2_out1_5                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="364">  364   </a>  <span class="KW">SIGNAL</span> Logical_Operator1_out1_4         : std_logic;
</span><span><a class="LN" name="365">  365   </a>  <span class="KW">SIGNAL</span> Bit_Slice3_out1_5                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="366">  366   </a>  <span class="KW">SIGNAL</span> Logical_Operator2_out1_4         : std_logic;
</span><span><a class="LN" name="367">  367   </a>  <span class="KW">SIGNAL</span> Switch7_out1_5                   : std_logic;
</span><span><a class="LN" name="368">  368   </a>  <span class="KW">SIGNAL</span> Switch3_out1_5                   : std_logic;
</span><span><a class="LN" name="369">  369   </a>  <span class="KW">SIGNAL</span> Bit_Slice5_out1                  : unsigned(3 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix4</span>
</span><span><a class="LN" name="370">  370   </a>  <span class="KW">SIGNAL</span> Bit_Slice_out1_30                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="371">  371   </a>  <span class="KW">SIGNAL</span> Logical_Operator3_out1_4         : std_logic;
</span><span><a class="LN" name="372">  372   </a>  <span class="KW">SIGNAL</span> Bit_Slice1_out1_6                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="373">  373   </a>  <span class="KW">SIGNAL</span> Logical_Operator_out1_30         : std_logic;
</span><span><a class="LN" name="374">  374   </a>  <span class="KW">SIGNAL</span> Switch6_out1_6                   : std_logic;
</span><span><a class="LN" name="375">  375   </a>  <span class="KW">SIGNAL</span> Bit_Slice2_out1_6                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="376">  376   </a>  <span class="KW">SIGNAL</span> Logical_Operator1_out1_5         : std_logic;
</span><span><a class="LN" name="377">  377   </a>  <span class="KW">SIGNAL</span> Bit_Slice3_out1_6                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="378">  378   </a>  <span class="KW">SIGNAL</span> Logical_Operator2_out1_5         : std_logic;
</span><span><a class="LN" name="379">  379   </a>  <span class="KW">SIGNAL</span> Switch7_out1_6                   : std_logic;
</span><span><a class="LN" name="380">  380   </a>  <span class="KW">SIGNAL</span> Switch3_out1_6                   : std_logic;
</span><span><a class="LN" name="381">  381   </a>  <span class="KW">SIGNAL</span> Switch4_out1                     : std_logic;
</span><span><a class="LN" name="382">  382   </a>  <span class="KW">SIGNAL</span> Logical_Operator_out1_31         : std_logic;
</span><span><a class="LN" name="383">  383   </a>  <span class="KW">SIGNAL</span> Bit_Slice6_out1                  : unsigned(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix2</span>
</span><span><a class="LN" name="384">  384   </a>  <span class="KW">SIGNAL</span> Bit_Slice_out1_31                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="385">  385   </a>  <span class="KW">SIGNAL</span> Logical_Operator3_out1_5         : std_logic;
</span><span><a class="LN" name="386">  386   </a>  <span class="KW">SIGNAL</span> Bit_Slice1_out1_7                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="387">  387   </a>  <span class="KW">SIGNAL</span> Logical_Operator_out1_32         : std_logic;
</span><span><a class="LN" name="388">  388   </a>  <span class="KW">SIGNAL</span> Switch7_out1_7                   : std_logic;
</span><span><a class="LN" name="389">  389   </a>  <span class="KW">SIGNAL</span> BitSlice_out1_2                  : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="390">  390   </a>  <span class="KW">SIGNAL</span> BitSlice1_out1                   : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="391">  391   </a>  <span class="KW">SIGNAL</span> if_tmp_0_1_out1_23               : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26</span>
</span><span><a class="LN" name="392">  392   </a>  <span class="KW">SIGNAL</span> R_0_out1                         : std_logic;
</span><span><a class="LN" name="393">  393   </a>  <span class="KW">SIGNAL</span> Switch1_out1_1                   : std_logic;
</span><span><a class="LN" name="394">  394   </a>  <span class="KW">SIGNAL</span> Switch2_out1                     : std_logic;
</span><span><a class="LN" name="395">  395   </a>  <span class="KW">SIGNAL</span> sticky_bitsll_Q_Q_WordLen_out1   : std_logic;
</span><span><a class="LN" name="396">  396   </a>  <span class="KW">SIGNAL</span> alphabitget_Mant_tmp_2_0_out1    : std_logic;
</span><span><a class="LN" name="397">  397   </a>  <span class="KW">SIGNAL</span> alphabitget_Mant_tmp_1_0_out1    : std_logic;
</span><span><a class="LN" name="398">  398   </a>  <span class="KW">SIGNAL</span> alpha0_out1_2                    : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="399">  399   </a>  <span class="KW">SIGNAL</span> Bit_Concat_out1_26               : unsigned(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix25</span>
</span><span><a class="LN" name="400">  400   </a>  <span class="KW">SIGNAL</span> alpha2_out1                      : unsigned(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix25</span>
</span><span><a class="LN" name="401">  401   </a>  <span class="KW">SIGNAL</span> Mant_tmp_2_out1                  : unsigned(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix25</span>
</span><span><a class="LN" name="402">  402   </a>  <span class="KW">SIGNAL</span> if_bitget_Mant_tmp_1_0_out1      : unsigned(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix25</span>
</span><span><a class="LN" name="403">  403   </a>  <span class="KW">SIGNAL</span> BitSlice2_out1                   : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="404">  404   </a>  <span class="KW">SIGNAL</span> DTC2_out1                        : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" name="405">  405   </a>  <span class="KW">SIGNAL</span> C2_out1_1                        : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" name="406">  406   </a>  <span class="KW">SIGNAL</span> s2_out1                          : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" name="407">  407   </a>  <span class="KW">SIGNAL</span> C4_out1                          : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" name="408">  408   </a>  <span class="KW">SIGNAL</span> s5_out1                          : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" name="409">  409   </a>  <span class="KW">SIGNAL</span> Delay12_P5_28_reg_1              : vector_of_unsigned8(0 <span class="KW">TO</span> 11);  <span class="CT">-- ufix8 [12]</span>
</span><span><a class="LN" name="410">  410   </a>  <span class="KW">SIGNAL</span> Delay12_P5_28_out1_1             : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" name="411">  411   </a>  <span class="KW">SIGNAL</span> alpha1_out1_1                    : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" name="412">  412   </a>  <span class="KW">SIGNAL</span> Exp_1_out1                       : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" name="413">  413   </a>  <span class="KW">SIGNAL</span> if_bitget_Mant_tmp_Mant_tmp_Wor_out1 : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" name="414">  414   </a>  <span class="KW">SIGNAL</span> C2_out1_2                        : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="415">  415   </a>  <span class="KW">SIGNAL</span> C_out1_5                         : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="416">  416   </a>  <span class="KW">SIGNAL</span> if_mant_a_0_out1                 : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="417">  417   </a>  <span class="KW">SIGNAL</span> if_exp_a_cfType_Exponent_Inf_out1 : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="418">  418   </a>  <span class="KW">SIGNAL</span> Delay16_P5_28_reg                : vector_of_unsigned8(0 <span class="KW">TO</span> 13);  <span class="CT">-- ufix8 [14]</span>
</span><span><a class="LN" name="419">  419   </a>  <span class="KW">SIGNAL</span> Delay16_P5_28_out1               : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="420">  420   </a>  <span class="KW">SIGNAL</span> if_aExponent_cfType_Exponent_out1 : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="421">  421   </a>  <span class="KW">SIGNAL</span> Constant3_out1                   : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="422">  422   </a>  <span class="KW">SIGNAL</span> Switch6_out1_7                   : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="423">  423   </a>  <span class="KW">SIGNAL</span> Delay4_out1_1                    : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="424">  424   </a>  <span class="KW">SIGNAL</span> Compare_To_Zero_out1             : std_logic;
</span><span><a class="LN" name="425">  425   </a>  <span class="KW">SIGNAL</span> Logical_Operator_out1_33         : std_logic;
</span><span><a class="LN" name="426">  426   </a>  <span class="KW">SIGNAL</span> BitSlice3_out1                   : unsigned(22 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix23</span>
</span><span><a class="LN" name="427">  427   </a>  <span class="KW">SIGNAL</span> C_out1_6                         : unsigned(22 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix23</span>
</span><span><a class="LN" name="428">  428   </a>  <span class="KW">SIGNAL</span> if_bitget_Mant_tmp_Mant_tmp_Wor_1_out1 : unsigned(22 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix23</span>
</span><span><a class="LN" name="429">  429   </a>  <span class="KW">SIGNAL</span> C3_out1_1                        : unsigned(22 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix23</span>
</span><span><a class="LN" name="430">  430   </a>  <span class="KW">SIGNAL</span> if_exp_a_cfType_Exponent_Inf_1_out1 : unsigned(22 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix23</span>
</span><span><a class="LN" name="431">  431   </a>  <span class="KW">SIGNAL</span> Delay13_P5_28_reg                : vector_of_unsigned23(0 <span class="KW">TO</span> 13);  <span class="CT">-- ufix23 [14]</span>
</span><span><a class="LN" name="432">  432   </a>  <span class="KW">SIGNAL</span> Delay13_P5_28_out1               : unsigned(22 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix23</span>
</span><span><a class="LN" name="433">  433   </a>  <span class="KW">SIGNAL</span> if_aExponent_cfType_Exponent_1_out1 : unsigned(22 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix23</span>
</span><span><a class="LN" name="434">  434   </a>  <span class="KW">SIGNAL</span> Constant2_out1                   : unsigned(22 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix23</span>
</span><span><a class="LN" name="435">  435   </a>  <span class="KW">SIGNAL</span> Switch5_out1                     : unsigned(22 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix23</span>
</span><span><a class="LN" name="436">  436   </a>  <span class="KW">SIGNAL</span> Delay5_out1                      : unsigned(22 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix23</span>
</span><span><a class="LN" name="437">  437   </a>  <span class="KW">SIGNAL</span> nfp_out_pack                     : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" name="438">  438   </a>
</span><span><a class="LN" name="439">  439   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" name="440">  440   </a>  Constant8_out1 &lt;= '1';
</span><span><a class="LN" name="441">  441   </a>
</span><span><a class="LN" name="442">  442   </a>  Constant7_out1 &lt;= to_unsigned(16#0E#, 6);
</span><span><a class="LN" name="443">  443   </a>
</span><span><a class="LN" name="444">  444   </a>  Delay4_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="445">  445   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="446">  446   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="447">  447   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="448">  448   </a>        Delay4_out1 &lt;= '1';
</span><span><a class="LN" name="449">  449   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="450">  450   </a>        Delay4_out1 &lt;= Relational_Operator_out1;
</span><span><a class="LN" name="451">  451   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="452">  452   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="453">  453   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay4_process;
</span><span><a class="LN" name="454">  454   </a>
</span><span><a class="LN" name="455">  455   </a>
</span><span><a class="LN" name="456">  456   </a>  Logical_Operator_out1 &lt;= Constant8_out1 <span class="KW">AND</span> Delay4_out1;
</span><span><a class="LN" name="457">  457   </a>
</span><span><a class="LN" name="458">  458   </a>  Delay3_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="459">  459   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="460">  460   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="461">  461   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="462">  462   </a>        Delay3_out1 &lt;= to_unsigned(16#00#, 6);
</span><span><a class="LN" name="463">  463   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="464">  464   </a>        Delay3_out1 &lt;= Add_out1;
</span><span><a class="LN" name="465">  465   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="466">  466   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="467">  467   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay3_process;
</span><span><a class="LN" name="468">  468   </a>
</span><span><a class="LN" name="469">  469   </a>
</span><span><a class="LN" name="470">  470   </a>  Add_add_cast &lt;= '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; Logical_Operator_out1;
</span><span><a class="LN" name="471">  471   </a>  Add_out1 &lt;= Delay3_out1 + Add_add_cast;
</span><span><a class="LN" name="472">  472   </a>
</span><span><a class="LN" name="473">  473   </a>  
</span><span><a class="LN" name="474">  474   </a>  Relational_Operator_out1 &lt;= '1' <span class="KW">WHEN</span> Add_out1 &lt;= Constant7_out1 <span class="KW">ELSE</span>
</span><span><a class="LN" name="475">  475   </a>      '0';
</span><span><a class="LN" name="476">  476   </a>
</span><span><a class="LN" name="477">  477   </a>  Delay1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="478">  478   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="479">  479   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="480">  480   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="481">  481   </a>        Delay1_out1 &lt;= '1';
</span><span><a class="LN" name="482">  482   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="483">  483   </a>        Delay1_out1 &lt;= Relational_Operator_out1;
</span><span><a class="LN" name="484">  484   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="485">  485   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="486">  486   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay1_process;
</span><span><a class="LN" name="487">  487   </a>
</span><span><a class="LN" name="488">  488   </a>
</span><span><a class="LN" name="489">  489   </a>  nfp_in_unsigned &lt;= unsigned(nfp_in);
</span><span><a class="LN" name="490">  490   </a>
</span><span><a class="LN" name="491">  491   </a>  <span class="CT">-- Split 32 bit word into FP sign, exponent, mantissa</span>
</span><span><a class="LN" name="492">  492   </a>  aSign &lt;= nfp_in_unsigned(31);
</span><span><a class="LN" name="493">  493   </a>  aExponent &lt;= nfp_in_unsigned(30 <span class="KW">DOWNTO</span> 23);
</span><span><a class="LN" name="494">  494   </a>  aMantissa &lt;= nfp_in_unsigned(22 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="495">  495   </a>
</span><span><a class="LN" name="496">  496   </a>  Delay_P1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="497">  497   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="498">  498   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="499">  499   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="500">  500   </a>        Delay_P1_out1 &lt;= '0';
</span><span><a class="LN" name="501">  501   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="502">  502   </a>        Delay_P1_out1 &lt;= aSign;
</span><span><a class="LN" name="503">  503   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="504">  504   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="505">  505   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay_P1_process;
</span><span><a class="LN" name="506">  506   </a>
</span><span><a class="LN" name="507">  507   </a>
</span><span><a class="LN" name="508">  508   </a>  Delay19_P5_28_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="509">  509   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="510">  510   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="511">  511   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="512">  512   </a>        Delay19_P5_28_reg &lt;= (<span class="KW">OTHERS</span> =&gt; '0');
</span><span><a class="LN" name="513">  513   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="514">  514   </a>        Delay19_P5_28_reg(0) &lt;= Delay_P1_out1;
</span><span><a class="LN" name="515">  515   </a>        Delay19_P5_28_reg(13 <span class="KW">DOWNTO</span> 1) &lt;= Delay19_P5_28_reg(12 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="516">  516   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="517">  517   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="518">  518   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay19_P5_28_process;
</span><span><a class="LN" name="519">  519   </a>
</span><span><a class="LN" name="520">  520   </a>  Delay19_P5_28_out1 &lt;= Delay19_P5_28_reg(13);
</span><span><a class="LN" name="521">  521   </a>
</span><span><a class="LN" name="522">  522   </a>  Constant1_out1 &lt;= '0';
</span><span><a class="LN" name="523">  523   </a>
</span><span><a class="LN" name="524">  524   </a>  
</span><span><a class="LN" name="525">  525   </a>  Switch1_out1 &lt;= Delay19_P5_28_out1 <span class="KW">WHEN</span> Delay1_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="526">  526   </a>      Constant1_out1;
</span><span><a class="LN" name="527">  527   </a>
</span><span><a class="LN" name="528">  528   </a>  Delay3_1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="529">  529   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="530">  530   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="531">  531   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="532">  532   </a>        Delay3_out1_1 &lt;= '0';
</span><span><a class="LN" name="533">  533   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="534">  534   </a>        Delay3_out1_1 &lt;= Switch1_out1;
</span><span><a class="LN" name="535">  535   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="536">  536   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="537">  537   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay3_1_process;
</span><span><a class="LN" name="538">  538   </a>
</span><span><a class="LN" name="539">  539   </a>
</span><span><a class="LN" name="540">  540   </a>  Delay1_P1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="541">  541   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="542">  542   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="543">  543   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="544">  544   </a>        Delay1_P1_out1 &lt;= to_unsigned(16#00#, 8);
</span><span><a class="LN" name="545">  545   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="546">  546   </a>        Delay1_P1_out1 &lt;= aExponent;
</span><span><a class="LN" name="547">  547   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="548">  548   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="549">  549   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay1_P1_process;
</span><span><a class="LN" name="550">  550   </a>
</span><span><a class="LN" name="551">  551   </a>
</span><span><a class="LN" name="552">  552   </a>  
</span><span><a class="LN" name="553">  553   </a>  aExponent_cfType_Exponent_I_out1 &lt;= '1' <span class="KW">WHEN</span> Delay1_P1_out1 = to_unsigned(16#FF#, 8) <span class="KW">ELSE</span>
</span><span><a class="LN" name="554">  554   </a>      '0';
</span><span><a class="LN" name="555">  555   </a>
</span><span><a class="LN" name="556">  556   </a>  
</span><span><a class="LN" name="557">  557   </a>  aExponent_0_out1 &lt;= '1' <span class="KW">WHEN</span> Delay1_P1_out1 = to_unsigned(16#00#, 8) <span class="KW">ELSE</span>
</span><span><a class="LN" name="558">  558   </a>      '0';
</span><span><a class="LN" name="559">  559   </a>
</span><span><a class="LN" name="560">  560   </a>  Delay2_P1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="561">  561   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="562">  562   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="563">  563   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="564">  564   </a>        Delay2_P1_out1 &lt;= to_unsigned(16#000000#, 23);
</span><span><a class="LN" name="565">  565   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="566">  566   </a>        Delay2_P1_out1 &lt;= aMantissa;
</span><span><a class="LN" name="567">  567   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="568">  568   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="569">  569   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay2_P1_process;
</span><span><a class="LN" name="570">  570   </a>
</span><span><a class="LN" name="571">  571   </a>
</span><span><a class="LN" name="572">  572   </a>  Constant_out1 &lt;= to_unsigned(16#000000#, 23);
</span><span><a class="LN" name="573">  573   </a>
</span><span><a class="LN" name="574">  574   </a>  
</span><span><a class="LN" name="575">  575   </a>  Switch_out1 &lt;= Delay2_P1_out1 <span class="KW">WHEN</span> aExponent_0_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="576">  576   </a>      Constant_out1;
</span><span><a class="LN" name="577">  577   </a>
</span><span><a class="LN" name="578">  578   </a>  
</span><span><a class="LN" name="579">  579   </a>  aMantissa_0_out1 &lt;= '1' <span class="KW">WHEN</span> Switch_out1 = to_unsigned(16#000000#, 23) <span class="KW">ELSE</span>
</span><span><a class="LN" name="580">  580   </a>      '0';
</span><span><a class="LN" name="581">  581   </a>
</span><span><a class="LN" name="582">  582   </a>  alphaaExponent_0_aMantissa_out1 &lt;= aExponent_0_out1 <span class="KW">AND</span> aMantissa_0_out1;
</span><span><a class="LN" name="583">  583   </a>
</span><span><a class="LN" name="584">  584   </a>  alphaaExponent_cfType_Exponent_out1 &lt;= aExponent_cfType_Exponent_I_out1 <span class="KW">OR</span> alphaaExponent_0_aMantissa_out1;
</span><span><a class="LN" name="585">  585   </a>
</span><span><a class="LN" name="586">  586   </a>  Delay12_P5_28_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="587">  587   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="588">  588   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="589">  589   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="590">  590   </a>        Delay12_P5_28_reg &lt;= (<span class="KW">OTHERS</span> =&gt; '0');
</span><span><a class="LN" name="591">  591   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="592">  592   </a>        Delay12_P5_28_reg(0) &lt;= alphaaExponent_cfType_Exponent_out1;
</span><span><a class="LN" name="593">  593   </a>        Delay12_P5_28_reg(13 <span class="KW">DOWNTO</span> 1) &lt;= Delay12_P5_28_reg(12 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="594">  594   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="595">  595   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="596">  596   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay12_P5_28_process;
</span><span><a class="LN" name="597">  597   </a>
</span><span><a class="LN" name="598">  598   </a>  Delay12_P5_28_out1 &lt;= Delay12_P5_28_reg(13);
</span><span><a class="LN" name="599">  599   </a>
</span><span><a class="LN" name="600">  600   </a>  alpha0_out1 &lt;= to_unsigned(16#0#, 2);
</span><span><a class="LN" name="601">  601   </a>
</span><span><a class="LN" name="602">  602   </a>  alphaExponent_0_cfType_Exp_out1 &lt;= aExponent_0_out1 <span class="KW">OR</span> aExponent_cfType_Exponent_I_out1;
</span><span><a class="LN" name="603">  603   </a>
</span><span><a class="LN" name="604">  604   </a>  alpha1_out1 &lt;= '1';
</span><span><a class="LN" name="605">  605   </a>
</span><span><a class="LN" name="606">  606   </a>  alpha0_out1_1 &lt;= '0';
</span><span><a class="LN" name="607">  607   </a>
</span><span><a class="LN" name="608">  608   </a>  
</span><span><a class="LN" name="609">  609   </a>  if_Exponent_0_cfType_Exp_out1 &lt;= alpha1_out1 <span class="KW">WHEN</span> alphaExponent_0_cfType_Exp_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="610">  610   </a>      alpha0_out1_1;
</span><span><a class="LN" name="611">  611   </a>
</span><span><a class="LN" name="612">  612   </a>  Bit_Concat1_out1 &lt;= if_Exponent_0_cfType_Exp_out1 &amp; Switch_out1;
</span><span><a class="LN" name="613">  613   </a>
</span><span><a class="LN" name="614">  614   </a>  Bit_Concat_out1 &lt;= alpha0_out1 &amp; Bit_Concat1_out1;
</span><span><a class="LN" name="615">  615   </a>
</span><span><a class="LN" name="616">  616   </a>  reinterpretcast_bitconcat_fi_0_out1 &lt;= signed(Bit_Concat_out1);
</span><span><a class="LN" name="617">  617   </a>
</span><span><a class="LN" name="618">  618   </a>  Delay4_P3_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="619">  619   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="620">  620   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="621">  621   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="622">  622   </a>        Delay4_P3_out1 &lt;= to_signed(16#0000000#, 26);
</span><span><a class="LN" name="623">  623   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="624">  624   </a>        Delay4_P3_out1 &lt;= reinterpretcast_bitconcat_fi_0_out1;
</span><span><a class="LN" name="625">  625   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="626">  626   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="627">  627   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay4_P3_process;
</span><span><a class="LN" name="628">  628   </a>
</span><span><a class="LN" name="629">  629   </a>
</span><span><a class="LN" name="630">  630   </a>  BitSlice_out1 &lt;= unsigned(Delay4_P3_out1(22 <span class="KW">DOWNTO</span> 0));
</span><span><a class="LN" name="631">  631   </a>
</span><span><a class="LN" name="632">  632   </a>  
</span><span><a class="LN" name="633">  633   </a>  bitsliceget_mant_a_cfType_Man_out1 &lt;= '1' <span class="KW">WHEN</span> BitSlice_out1 /= to_unsigned(16#000000#, 23) <span class="KW">ELSE</span>
</span><span><a class="LN" name="634">  634   </a>      '0';
</span><span><a class="LN" name="635">  635   </a>
</span><span><a class="LN" name="636">  636   </a>  Delay2_P4_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="637">  637   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="638">  638   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="639">  639   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="640">  640   </a>        Delay2_P4_out1 &lt;= '0';
</span><span><a class="LN" name="641">  641   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="642">  642   </a>        Delay2_P4_out1 &lt;= bitsliceget_mant_a_cfType_Man_out1;
</span><span><a class="LN" name="643">  643   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="644">  644   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="645">  645   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay2_P4_process;
</span><span><a class="LN" name="646">  646   </a>
</span><span><a class="LN" name="647">  647   </a>
</span><span><a class="LN" name="648">  648   </a>  c2_out1 &lt;= to_signed(16#0FE#, 10);
</span><span><a class="LN" name="649">  649   </a>
</span><span><a class="LN" name="650">  650   </a>  Delay1_P1_out1_dtc &lt;= Delay1_P1_out1;
</span><span><a class="LN" name="651">  651   </a>
</span><span><a class="LN" name="652">  652   </a>  C_out1 &lt;= to_unsigned(16#01#, 8);
</span><span><a class="LN" name="653">  653   </a>
</span><span><a class="LN" name="654">  654   </a>  
</span><span><a class="LN" name="655">  655   </a>  if_Exponent_0_out1 &lt;= Delay1_P1_out1_dtc <span class="KW">WHEN</span> aExponent_0_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="656">  656   </a>      C_out1;
</span><span><a class="LN" name="657">  657   </a>
</span><span><a class="LN" name="658">  658   </a>  DTC_out1 &lt;= signed(resize(if_Exponent_0_out1, 10));
</span><span><a class="LN" name="659">  659   </a>
</span><span><a class="LN" name="660">  660   </a>  Delay3_P3_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="661">  661   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="662">  662   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="663">  663   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="664">  664   </a>        Delay3_P3_out1 &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="665">  665   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="666">  666   </a>        Delay3_P3_out1 &lt;= DTC_out1;
</span><span><a class="LN" name="667">  667   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="668">  668   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="669">  669   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay3_P3_process;
</span><span><a class="LN" name="670">  670   </a>
</span><span><a class="LN" name="671">  671   </a>
</span><span><a class="LN" name="672">  672   </a>  Delay3_P4_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="673">  673   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="674">  674   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="675">  675   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="676">  676   </a>        Delay3_P4_out1 &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="677">  677   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="678">  678   </a>        Delay3_P4_out1 &lt;= Delay3_P3_out1;
</span><span><a class="LN" name="679">  679   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="680">  680   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="681">  681   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay3_P4_process;
</span><span><a class="LN" name="682">  682   </a>
</span><span><a class="LN" name="683">  683   </a>
</span><span><a class="LN" name="684">  684   </a>  sub1_out1 &lt;= c2_out1 - Delay3_P4_out1;
</span><span><a class="LN" name="685">  685   </a>
</span><span><a class="LN" name="686">  686   </a>  c1_out1 &lt;= to_signed(16#0FD#, 10);
</span><span><a class="LN" name="687">  687   </a>
</span><span><a class="LN" name="688">  688   </a>  sub2_out1 &lt;= c1_out1 - Delay3_P4_out1;
</span><span><a class="LN" name="689">  689   </a>
</span><span><a class="LN" name="690">  690   </a>  
</span><span><a class="LN" name="691">  691   </a>  s0_out1 &lt;= sub1_out1 <span class="KW">WHEN</span> Delay2_P4_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="692">  692   </a>      sub2_out1;
</span><span><a class="LN" name="693">  693   </a>
</span><span><a class="LN" name="694">  694   </a>  
</span><span><a class="LN" name="695">  695   </a>  relop2_out1 &lt;= '1' <span class="KW">WHEN</span> s0_out1 &gt;= to_signed(16#0FF#, 10) <span class="KW">ELSE</span>
</span><span><a class="LN" name="696">  696   </a>      '0';
</span><span><a class="LN" name="697">  697   </a>
</span><span><a class="LN" name="698">  698   </a>  
</span><span><a class="LN" name="699">  699   </a>  relop3_out1 &lt;= '1' <span class="KW">WHEN</span> s0_out1 &lt; to_signed(16#001#, 10) <span class="KW">ELSE</span>
</span><span><a class="LN" name="700">  700   </a>      '0';
</span><span><a class="LN" name="701">  701   </a>
</span><span><a class="LN" name="702">  702   </a>  C3_out1 &lt;= to_unsigned(16#00#, 5);
</span><span><a class="LN" name="703">  703   </a>
</span><span><a class="LN" name="704">  704   </a>  
</span><span><a class="LN" name="705">  705   </a>  relop1_out1 &lt;= '1' <span class="KW">WHEN</span> s0_out1 = to_signed(16#000#, 10) <span class="KW">ELSE</span>
</span><span><a class="LN" name="706">  706   </a>      '0';
</span><span><a class="LN" name="707">  707   </a>
</span><span><a class="LN" name="708">  708   </a>  C1_out1_1 &lt;= to_unsigned(16#19#, 5);
</span><span><a class="LN" name="709">  709   </a>
</span><span><a class="LN" name="710">  710   </a>  C_out1_1 &lt;= to_unsigned(16#01#, 5);
</span><span><a class="LN" name="711">  711   </a>
</span><span><a class="LN" name="712">  712   </a>  
</span><span><a class="LN" name="713">  713   </a>  s1_out1 &lt;= C1_out1_1 <span class="KW">WHEN</span> relop1_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="714">  714   </a>      C_out1_1;
</span><span><a class="LN" name="715">  715   </a>
</span><span><a class="LN" name="716">  716   </a>  
</span><span><a class="LN" name="717">  717   </a>  s3_out1 &lt;= C3_out1 <span class="KW">WHEN</span> relop3_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="718">  718   </a>      s1_out1;
</span><span><a class="LN" name="719">  719   </a>
</span><span><a class="LN" name="720">  720   </a>  C5_out1 &lt;= to_unsigned(16#19#, 5);
</span><span><a class="LN" name="721">  721   </a>
</span><span><a class="LN" name="722">  722   </a>  
</span><span><a class="LN" name="723">  723   </a>  s4_out1 &lt;= s3_out1 <span class="KW">WHEN</span> relop2_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="724">  724   </a>      C5_out1;
</span><span><a class="LN" name="725">  725   </a>
</span><span><a class="LN" name="726">  726   </a>  Delay11_P5_28_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="727">  727   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="728">  728   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="729">  729   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="730">  730   </a>        Delay11_P5_28_reg &lt;= (<span class="KW">OTHERS</span> =&gt; to_unsigned(16#00#, 5));
</span><span><a class="LN" name="731">  731   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="732">  732   </a>        Delay11_P5_28_reg(0) &lt;= s4_out1;
</span><span><a class="LN" name="733">  733   </a>        Delay11_P5_28_reg(1 <span class="KW">TO</span> 11) &lt;= Delay11_P5_28_reg(0 <span class="KW">TO</span> 10);
</span><span><a class="LN" name="734">  734   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="735">  735   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="736">  736   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay11_P5_28_process;
</span><span><a class="LN" name="737">  737   </a>
</span><span><a class="LN" name="738">  738   </a>  Delay11_P5_28_out1 &lt;= Delay11_P5_28_reg(11);
</span><span><a class="LN" name="739">  739   </a>
</span><span><a class="LN" name="740">  740   </a>  
</span><span><a class="LN" name="741">  741   </a>  shift_length_1_out1 &lt;= '1' <span class="KW">WHEN</span> Delay11_P5_28_out1 = to_unsigned(16#01#, 5) <span class="KW">ELSE</span>
</span><span><a class="LN" name="742">  742   </a>      '0';
</span><span><a class="LN" name="743">  743   </a>
</span><span><a class="LN" name="744">  744   </a>  
</span><span><a class="LN" name="745">  745   </a>  shift_length_1_out1_1 &lt;= '1' <span class="KW">WHEN</span> Delay11_P5_28_out1 &gt; to_unsigned(16#01#, 5) <span class="KW">ELSE</span>
</span><span><a class="LN" name="746">  746   </a>      '0';
</span><span><a class="LN" name="747">  747   </a>
</span><span><a class="LN" name="748">  748   </a>  C_out1_2 &lt;= '1';
</span><span><a class="LN" name="749">  749   </a>
</span><span><a class="LN" name="750">  750   </a>  C1_out1_2 &lt;= to_signed(16#0800000#, 26);
</span><span><a class="LN" name="751">  751   </a>
</span><span><a class="LN" name="752">  752   </a>  C_out1_3 &lt;= to_signed(16#1000000#, 26);
</span><span><a class="LN" name="753">  753   </a>
</span><span><a class="LN" name="754">  754   </a>  
</span><span><a class="LN" name="755">  755   </a>  if_bitsliceget_mant_a_cfType_Ma_out1 &lt;= C1_out1_2 <span class="KW">WHEN</span> bitsliceget_mant_a_cfType_Man_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="756">  756   </a>      C_out1_3;
</span><span><a class="LN" name="757">  757   </a>
</span><span><a class="LN" name="758">  758   </a>  Delay1_P4_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="759">  759   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="760">  760   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="761">  761   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="762">  762   </a>        Delay1_P4_out1 &lt;= to_signed(16#0000000#, 26);
</span><span><a class="LN" name="763">  763   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="764">  764   </a>        Delay1_P4_out1 &lt;= if_bitsliceget_mant_a_cfType_Ma_out1;
</span><span><a class="LN" name="765">  765   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="766">  766   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="767">  767   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay1_P4_process;
</span><span><a class="LN" name="768">  768   </a>
</span><span><a class="LN" name="769">  769   </a>
</span><span><a class="LN" name="770">  770   </a>  Unary_Minus_in0 &lt;=  - (resize(Delay4_P3_out1, 27));
</span><span><a class="LN" name="771">  771   </a>  Unary_Minus_out1 &lt;= Unary_Minus_in0(25 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="772">  772   </a>
</span><span><a class="LN" name="773">  773   </a>  Delay_P4_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="774">  774   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="775">  775   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="776">  776   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="777">  777   </a>        Delay_P4_out1 &lt;= to_signed(16#0000000#, 26);
</span><span><a class="LN" name="778">  778   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="779">  779   </a>        Delay_P4_out1 &lt;= Unary_Minus_out1;
</span><span><a class="LN" name="780">  780   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="781">  781   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="782">  782   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay_P4_process;
</span><span><a class="LN" name="783">  783   </a>
</span><span><a class="LN" name="784">  784   </a>
</span><span><a class="LN" name="785">  785   </a>  R_mant_b_norm_out1 &lt;= Delay1_P4_out1 + Delay_P4_out1;
</span><span><a class="LN" name="786">  786   </a>
</span><span><a class="LN" name="787">  787   </a>  bitsll_R_1_out1 &lt;= R_mant_b_norm_out1 <span class="KW">sll</span> 1;
</span><span><a class="LN" name="788">  788   </a>
</span><span><a class="LN" name="789">  789   </a>  R_mant_b_norm_out1_1 &lt;= bitsll_R_1_out1 + Delay_P4_out1;
</span><span><a class="LN" name="790">  790   </a>
</span><span><a class="LN" name="791">  791   </a>  Bit_Slice_out1 &lt;= R_mant_b_norm_out1_1(25);
</span><span><a class="LN" name="792">  792   </a>
</span><span><a class="LN" name="793">  793   </a>  Logical_Operator_out1_1 &lt;=  <span class="KW">NOT</span> Bit_Slice_out1;
</span><span><a class="LN" name="794">  794   </a>
</span><span><a class="LN" name="795">  795   </a>  Bit_Concat_out1_1 &lt;= unsigned'(C_out1_2 &amp; Logical_Operator_out1_1);
</span><span><a class="LN" name="796">  796   </a>
</span><span><a class="LN" name="797">  797   </a>  Delay3_P6_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="798">  798   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="799">  799   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="800">  800   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="801">  801   </a>        Delay3_P6_out1 &lt;= to_unsigned(16#0#, 2);
</span><span><a class="LN" name="802">  802   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="803">  803   </a>        Delay3_P6_out1 &lt;= Bit_Concat_out1_1;
</span><span><a class="LN" name="804">  804   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="805">  805   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="806">  806   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay3_P6_process;
</span><span><a class="LN" name="807">  807   </a>
</span><span><a class="LN" name="808">  808   </a>
</span><span><a class="LN" name="809">  809   </a>  
</span><span><a class="LN" name="810">  810   </a>  if_tmp_0_1_out1 &lt;= R_mant_b_norm_out1_1 <span class="KW">WHEN</span> Bit_Slice_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="811">  811   </a>      bitsll_R_1_out1;
</span><span><a class="LN" name="812">  812   </a>
</span><span><a class="LN" name="813">  813   </a>  bitsll_R_1_out1_1 &lt;= if_tmp_0_1_out1 <span class="KW">sll</span> 1;
</span><span><a class="LN" name="814">  814   </a>
</span><span><a class="LN" name="815">  815   </a>  Delay4_P6_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="816">  816   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="817">  817   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="818">  818   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="819">  819   </a>        Delay4_P6_out1 &lt;= to_signed(16#0000000#, 26);
</span><span><a class="LN" name="820">  820   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="821">  821   </a>        Delay4_P6_out1 &lt;= bitsll_R_1_out1_1;
</span><span><a class="LN" name="822">  822   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="823">  823   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="824">  824   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay4_P6_process;
</span><span><a class="LN" name="825">  825   </a>
</span><span><a class="LN" name="826">  826   </a>
</span><span><a class="LN" name="827">  827   </a>  Delay5_P6_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="828">  828   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="829">  829   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="830">  830   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="831">  831   </a>        Delay5_P6_out1 &lt;= to_signed(16#0000000#, 26);
</span><span><a class="LN" name="832">  832   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="833">  833   </a>        Delay5_P6_out1 &lt;= Delay_P4_out1;
</span><span><a class="LN" name="834">  834   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="835">  835   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="836">  836   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay5_P6_process;
</span><span><a class="LN" name="837">  837   </a>
</span><span><a class="LN" name="838">  838   </a>
</span><span><a class="LN" name="839">  839   </a>  R_mant_b_norm_out1_2 &lt;= Delay4_P6_out1 + Delay5_P6_out1;
</span><span><a class="LN" name="840">  840   </a>
</span><span><a class="LN" name="841">  841   </a>  Bit_Slice_out1_1 &lt;= R_mant_b_norm_out1_2(25);
</span><span><a class="LN" name="842">  842   </a>
</span><span><a class="LN" name="843">  843   </a>  Logical_Operator_out1_2 &lt;=  <span class="KW">NOT</span> Bit_Slice_out1_1;
</span><span><a class="LN" name="844">  844   </a>
</span><span><a class="LN" name="845">  845   </a>  Bit_Concat_out1_2 &lt;= Delay3_P6_out1 &amp; Logical_Operator_out1_2;
</span><span><a class="LN" name="846">  846   </a>
</span><span><a class="LN" name="847">  847   </a>  
</span><span><a class="LN" name="848">  848   </a>  if_tmp_0_1_out1_1 &lt;= R_mant_b_norm_out1_2 <span class="KW">WHEN</span> Bit_Slice_out1_1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="849">  849   </a>      Delay4_P6_out1;
</span><span><a class="LN" name="850">  850   </a>
</span><span><a class="LN" name="851">  851   </a>  bitsll_R_1_out1_2 &lt;= if_tmp_0_1_out1_1 <span class="KW">sll</span> 1;
</span><span><a class="LN" name="852">  852   </a>
</span><span><a class="LN" name="853">  853   </a>  R_mant_b_norm_out1_3 &lt;= bitsll_R_1_out1_2 + Delay5_P6_out1;
</span><span><a class="LN" name="854">  854   </a>
</span><span><a class="LN" name="855">  855   </a>  Bit_Slice_out1_2 &lt;= R_mant_b_norm_out1_3(25);
</span><span><a class="LN" name="856">  856   </a>
</span><span><a class="LN" name="857">  857   </a>  Logical_Operator_out1_3 &lt;=  <span class="KW">NOT</span> Bit_Slice_out1_2;
</span><span><a class="LN" name="858">  858   </a>
</span><span><a class="LN" name="859">  859   </a>  Bit_Concat_out1_3 &lt;= Bit_Concat_out1_2 &amp; Logical_Operator_out1_3;
</span><span><a class="LN" name="860">  860   </a>
</span><span><a class="LN" name="861">  861   </a>  Delay9_P8_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="862">  862   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="863">  863   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="864">  864   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="865">  865   </a>        Delay9_P8_out1 &lt;= to_unsigned(16#0#, 4);
</span><span><a class="LN" name="866">  866   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="867">  867   </a>        Delay9_P8_out1 &lt;= Bit_Concat_out1_3;
</span><span><a class="LN" name="868">  868   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="869">  869   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="870">  870   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay9_P8_process;
</span><span><a class="LN" name="871">  871   </a>
</span><span><a class="LN" name="872">  872   </a>
</span><span><a class="LN" name="873">  873   </a>  
</span><span><a class="LN" name="874">  874   </a>  if_tmp_0_1_out1_2 &lt;= R_mant_b_norm_out1_3 <span class="KW">WHEN</span> Bit_Slice_out1_2 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="875">  875   </a>      bitsll_R_1_out1_2;
</span><span><a class="LN" name="876">  876   </a>
</span><span><a class="LN" name="877">  877   </a>  bitsll_R_1_out1_3 &lt;= if_tmp_0_1_out1_2 <span class="KW">sll</span> 1;
</span><span><a class="LN" name="878">  878   </a>
</span><span><a class="LN" name="879">  879   </a>  Delay10_P8_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="880">  880   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="881">  881   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="882">  882   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="883">  883   </a>        Delay10_P8_out1 &lt;= to_signed(16#0000000#, 26);
</span><span><a class="LN" name="884">  884   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="885">  885   </a>        Delay10_P8_out1 &lt;= bitsll_R_1_out1_3;
</span><span><a class="LN" name="886">  886   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="887">  887   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="888">  888   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay10_P8_process;
</span><span><a class="LN" name="889">  889   </a>
</span><span><a class="LN" name="890">  890   </a>
</span><span><a class="LN" name="891">  891   </a>  Delay11_P8_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="892">  892   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="893">  893   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="894">  894   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="895">  895   </a>        Delay11_P8_out1 &lt;= to_signed(16#0000000#, 26);
</span><span><a class="LN" name="896">  896   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="897">  897   </a>        Delay11_P8_out1 &lt;= Delay5_P6_out1;
</span><span><a class="LN" name="898">  898   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="899">  899   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="900">  900   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay11_P8_process;
</span><span><a class="LN" name="901">  901   </a>
</span><span><a class="LN" name="902">  902   </a>
</span><span><a class="LN" name="903">  903   </a>  R_mant_b_norm_out1_4 &lt;= Delay10_P8_out1 + Delay11_P8_out1;
</span><span><a class="LN" name="904">  904   </a>
</span><span><a class="LN" name="905">  905   </a>  Bit_Slice_out1_3 &lt;= R_mant_b_norm_out1_4(25);
</span><span><a class="LN" name="906">  906   </a>
</span><span><a class="LN" name="907">  907   </a>  Logical_Operator_out1_4 &lt;=  <span class="KW">NOT</span> Bit_Slice_out1_3;
</span><span><a class="LN" name="908">  908   </a>
</span><span><a class="LN" name="909">  909   </a>  Bit_Concat_out1_4 &lt;= Delay9_P8_out1 &amp; Logical_Operator_out1_4;
</span><span><a class="LN" name="910">  910   </a>
</span><span><a class="LN" name="911">  911   </a>  
</span><span><a class="LN" name="912">  912   </a>  if_tmp_0_1_out1_3 &lt;= R_mant_b_norm_out1_4 <span class="KW">WHEN</span> Bit_Slice_out1_3 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="913">  913   </a>      Delay10_P8_out1;
</span><span><a class="LN" name="914">  914   </a>
</span><span><a class="LN" name="915">  915   </a>  bitsll_R_1_out1_4 &lt;= if_tmp_0_1_out1_3 <span class="KW">sll</span> 1;
</span><span><a class="LN" name="916">  916   </a>
</span><span><a class="LN" name="917">  917   </a>  R_mant_b_norm_out1_5 &lt;= bitsll_R_1_out1_4 + Delay11_P8_out1;
</span><span><a class="LN" name="918">  918   </a>
</span><span><a class="LN" name="919">  919   </a>  Bit_Slice_out1_4 &lt;= R_mant_b_norm_out1_5(25);
</span><span><a class="LN" name="920">  920   </a>
</span><span><a class="LN" name="921">  921   </a>  Logical_Operator_out1_5 &lt;=  <span class="KW">NOT</span> Bit_Slice_out1_4;
</span><span><a class="LN" name="922">  922   </a>
</span><span><a class="LN" name="923">  923   </a>  Bit_Concat_out1_5 &lt;= Bit_Concat_out1_4 &amp; Logical_Operator_out1_5;
</span><span><a class="LN" name="924">  924   </a>
</span><span><a class="LN" name="925">  925   </a>  Delay_P10_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="926">  926   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="927">  927   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="928">  928   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="929">  929   </a>        Delay_P10_out1 &lt;= to_unsigned(16#00#, 6);
</span><span><a class="LN" name="930">  930   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="931">  931   </a>        Delay_P10_out1 &lt;= Bit_Concat_out1_5;
</span><span><a class="LN" name="932">  932   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="933">  933   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="934">  934   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay_P10_process;
</span><span><a class="LN" name="935">  935   </a>
</span><span><a class="LN" name="936">  936   </a>
</span><span><a class="LN" name="937">  937   </a>  
</span><span><a class="LN" name="938">  938   </a>  if_tmp_0_1_out1_4 &lt;= R_mant_b_norm_out1_5 <span class="KW">WHEN</span> Bit_Slice_out1_4 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="939">  939   </a>      bitsll_R_1_out1_4;
</span><span><a class="LN" name="940">  940   </a>
</span><span><a class="LN" name="941">  941   </a>  bitsll_R_1_out1_5 &lt;= if_tmp_0_1_out1_4 <span class="KW">sll</span> 1;
</span><span><a class="LN" name="942">  942   </a>
</span><span><a class="LN" name="943">  943   </a>  Delay1_P10_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="944">  944   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="945">  945   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="946">  946   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="947">  947   </a>        Delay1_P10_out1 &lt;= to_signed(16#0000000#, 26);
</span><span><a class="LN" name="948">  948   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="949">  949   </a>        Delay1_P10_out1 &lt;= bitsll_R_1_out1_5;
</span><span><a class="LN" name="950">  950   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="951">  951   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="952">  952   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay1_P10_process;
</span><span><a class="LN" name="953">  953   </a>
</span><span><a class="LN" name="954">  954   </a>
</span><span><a class="LN" name="955">  955   </a>  Delay2_P10_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="956">  956   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="957">  957   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="958">  958   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="959">  959   </a>        Delay2_P10_out1 &lt;= to_signed(16#0000000#, 26);
</span><span><a class="LN" name="960">  960   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="961">  961   </a>        Delay2_P10_out1 &lt;= Delay11_P8_out1;
</span><span><a class="LN" name="962">  962   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="963">  963   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="964">  964   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay2_P10_process;
</span><span><a class="LN" name="965">  965   </a>
</span><span><a class="LN" name="966">  966   </a>
</span><span><a class="LN" name="967">  967   </a>  R_mant_b_norm_out1_6 &lt;= Delay1_P10_out1 + Delay2_P10_out1;
</span><span><a class="LN" name="968">  968   </a>
</span><span><a class="LN" name="969">  969   </a>  Bit_Slice_out1_5 &lt;= R_mant_b_norm_out1_6(25);
</span><span><a class="LN" name="970">  970   </a>
</span><span><a class="LN" name="971">  971   </a>  Logical_Operator_out1_6 &lt;=  <span class="KW">NOT</span> Bit_Slice_out1_5;
</span><span><a class="LN" name="972">  972   </a>
</span><span><a class="LN" name="973">  973   </a>  Bit_Concat_out1_6 &lt;= Delay_P10_out1 &amp; Logical_Operator_out1_6;
</span><span><a class="LN" name="974">  974   </a>
</span><span><a class="LN" name="975">  975   </a>  
</span><span><a class="LN" name="976">  976   </a>  if_tmp_0_1_out1_5 &lt;= R_mant_b_norm_out1_6 <span class="KW">WHEN</span> Bit_Slice_out1_5 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="977">  977   </a>      Delay1_P10_out1;
</span><span><a class="LN" name="978">  978   </a>
</span><span><a class="LN" name="979">  979   </a>  bitsll_R_1_out1_6 &lt;= if_tmp_0_1_out1_5 <span class="KW">sll</span> 1;
</span><span><a class="LN" name="980">  980   </a>
</span><span><a class="LN" name="981">  981   </a>  R_mant_b_norm_out1_7 &lt;= bitsll_R_1_out1_6 + Delay2_P10_out1;
</span><span><a class="LN" name="982">  982   </a>
</span><span><a class="LN" name="983">  983   </a>  Bit_Slice_out1_6 &lt;= R_mant_b_norm_out1_7(25);
</span><span><a class="LN" name="984">  984   </a>
</span><span><a class="LN" name="985">  985   </a>  Logical_Operator_out1_7 &lt;=  <span class="KW">NOT</span> Bit_Slice_out1_6;
</span><span><a class="LN" name="986">  986   </a>
</span><span><a class="LN" name="987">  987   </a>  Bit_Concat_out1_7 &lt;= Bit_Concat_out1_6 &amp; Logical_Operator_out1_7;
</span><span><a class="LN" name="988">  988   </a>
</span><span><a class="LN" name="989">  989   </a>  Delay6_P12_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="990">  990   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="991">  991   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="992">  992   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="993">  993   </a>        Delay6_P12_out1 &lt;= to_unsigned(16#00#, 8);
</span><span><a class="LN" name="994">  994   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="995">  995   </a>        Delay6_P12_out1 &lt;= Bit_Concat_out1_7;
</span><span><a class="LN" name="996">  996   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="997">  997   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="998">  998   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay6_P12_process;
</span><span><a class="LN" name="999">  999   </a>
</span><span><a class="LN" name="1000"> 1000   </a>
</span><span><a class="LN" name="1001"> 1001   </a>  
</span><span><a class="LN" name="1002"> 1002   </a>  if_tmp_0_1_out1_6 &lt;= R_mant_b_norm_out1_7 <span class="KW">WHEN</span> Bit_Slice_out1_6 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1003"> 1003   </a>      bitsll_R_1_out1_6;
</span><span><a class="LN" name="1004"> 1004   </a>
</span><span><a class="LN" name="1005"> 1005   </a>  bitsll_R_1_out1_7 &lt;= if_tmp_0_1_out1_6 <span class="KW">sll</span> 1;
</span><span><a class="LN" name="1006"> 1006   </a>
</span><span><a class="LN" name="1007"> 1007   </a>  Delay7_P12_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="1008"> 1008   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="1009"> 1009   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1010"> 1010   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1011"> 1011   </a>        Delay7_P12_out1 &lt;= to_signed(16#0000000#, 26);
</span><span><a class="LN" name="1012"> 1012   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1013"> 1013   </a>        Delay7_P12_out1 &lt;= bitsll_R_1_out1_7;
</span><span><a class="LN" name="1014"> 1014   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1015"> 1015   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1016"> 1016   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay7_P12_process;
</span><span><a class="LN" name="1017"> 1017   </a>
</span><span><a class="LN" name="1018"> 1018   </a>
</span><span><a class="LN" name="1019"> 1019   </a>  Delay8_P12_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="1020"> 1020   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="1021"> 1021   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1022"> 1022   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1023"> 1023   </a>        Delay8_P12_out1 &lt;= to_signed(16#0000000#, 26);
</span><span><a class="LN" name="1024"> 1024   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1025"> 1025   </a>        Delay8_P12_out1 &lt;= Delay2_P10_out1;
</span><span><a class="LN" name="1026"> 1026   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1027"> 1027   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1028"> 1028   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay8_P12_process;
</span><span><a class="LN" name="1029"> 1029   </a>
</span><span><a class="LN" name="1030"> 1030   </a>
</span><span><a class="LN" name="1031"> 1031   </a>  R_mant_b_norm_out1_8 &lt;= Delay7_P12_out1 + Delay8_P12_out1;
</span><span><a class="LN" name="1032"> 1032   </a>
</span><span><a class="LN" name="1033"> 1033   </a>  Bit_Slice_out1_7 &lt;= R_mant_b_norm_out1_8(25);
</span><span><a class="LN" name="1034"> 1034   </a>
</span><span><a class="LN" name="1035"> 1035   </a>  Logical_Operator_out1_8 &lt;=  <span class="KW">NOT</span> Bit_Slice_out1_7;
</span><span><a class="LN" name="1036"> 1036   </a>
</span><span><a class="LN" name="1037"> 1037   </a>  Bit_Concat_out1_8 &lt;= Delay6_P12_out1 &amp; Logical_Operator_out1_8;
</span><span><a class="LN" name="1038"> 1038   </a>
</span><span><a class="LN" name="1039"> 1039   </a>  
</span><span><a class="LN" name="1040"> 1040   </a>  if_tmp_0_1_out1_7 &lt;= R_mant_b_norm_out1_8 <span class="KW">WHEN</span> Bit_Slice_out1_7 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1041"> 1041   </a>      Delay7_P12_out1;
</span><span><a class="LN" name="1042"> 1042   </a>
</span><span><a class="LN" name="1043"> 1043   </a>  bitsll_R_1_out1_8 &lt;= if_tmp_0_1_out1_7 <span class="KW">sll</span> 1;
</span><span><a class="LN" name="1044"> 1044   </a>
</span><span><a class="LN" name="1045"> 1045   </a>  R_mant_b_norm_out1_9 &lt;= bitsll_R_1_out1_8 + Delay8_P12_out1;
</span><span><a class="LN" name="1046"> 1046   </a>
</span><span><a class="LN" name="1047"> 1047   </a>  Bit_Slice_out1_8 &lt;= R_mant_b_norm_out1_9(25);
</span><span><a class="LN" name="1048"> 1048   </a>
</span><span><a class="LN" name="1049"> 1049   </a>  Logical_Operator_out1_9 &lt;=  <span class="KW">NOT</span> Bit_Slice_out1_8;
</span><span><a class="LN" name="1050"> 1050   </a>
</span><span><a class="LN" name="1051"> 1051   </a>  Bit_Concat_out1_9 &lt;= Bit_Concat_out1_8 &amp; Logical_Operator_out1_9;
</span><span><a class="LN" name="1052"> 1052   </a>
</span><span><a class="LN" name="1053"> 1053   </a>  Delay3_P14_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="1054"> 1054   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="1055"> 1055   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1056"> 1056   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1057"> 1057   </a>        Delay3_P14_out1 &lt;= to_unsigned(16#000#, 10);
</span><span><a class="LN" name="1058"> 1058   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1059"> 1059   </a>        Delay3_P14_out1 &lt;= Bit_Concat_out1_9;
</span><span><a class="LN" name="1060"> 1060   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1061"> 1061   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1062"> 1062   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay3_P14_process;
</span><span><a class="LN" name="1063"> 1063   </a>
</span><span><a class="LN" name="1064"> 1064   </a>
</span><span><a class="LN" name="1065"> 1065   </a>  
</span><span><a class="LN" name="1066"> 1066   </a>  if_tmp_0_1_out1_8 &lt;= R_mant_b_norm_out1_9 <span class="KW">WHEN</span> Bit_Slice_out1_8 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1067"> 1067   </a>      bitsll_R_1_out1_8;
</span><span><a class="LN" name="1068"> 1068   </a>
</span><span><a class="LN" name="1069"> 1069   </a>  bitsll_R_1_out1_9 &lt;= if_tmp_0_1_out1_8 <span class="KW">sll</span> 1;
</span><span><a class="LN" name="1070"> 1070   </a>
</span><span><a class="LN" name="1071"> 1071   </a>  Delay4_P14_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="1072"> 1072   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="1073"> 1073   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1074"> 1074   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1075"> 1075   </a>        Delay4_P14_out1 &lt;= to_signed(16#0000000#, 26);
</span><span><a class="LN" name="1076"> 1076   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1077"> 1077   </a>        Delay4_P14_out1 &lt;= bitsll_R_1_out1_9;
</span><span><a class="LN" name="1078"> 1078   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1079"> 1079   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1080"> 1080   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay4_P14_process;
</span><span><a class="LN" name="1081"> 1081   </a>
</span><span><a class="LN" name="1082"> 1082   </a>
</span><span><a class="LN" name="1083"> 1083   </a>  Delay5_P14_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="1084"> 1084   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="1085"> 1085   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1086"> 1086   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1087"> 1087   </a>        Delay5_P14_out1 &lt;= to_signed(16#0000000#, 26);
</span><span><a class="LN" name="1088"> 1088   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1089"> 1089   </a>        Delay5_P14_out1 &lt;= Delay8_P12_out1;
</span><span><a class="LN" name="1090"> 1090   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1091"> 1091   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1092"> 1092   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay5_P14_process;
</span><span><a class="LN" name="1093"> 1093   </a>
</span><span><a class="LN" name="1094"> 1094   </a>
</span><span><a class="LN" name="1095"> 1095   </a>  R_mant_b_norm_out1_10 &lt;= Delay4_P14_out1 + Delay5_P14_out1;
</span><span><a class="LN" name="1096"> 1096   </a>
</span><span><a class="LN" name="1097"> 1097   </a>  Bit_Slice_out1_9 &lt;= R_mant_b_norm_out1_10(25);
</span><span><a class="LN" name="1098"> 1098   </a>
</span><span><a class="LN" name="1099"> 1099   </a>  Logical_Operator_out1_10 &lt;=  <span class="KW">NOT</span> Bit_Slice_out1_9;
</span><span><a class="LN" name="1100"> 1100   </a>
</span><span><a class="LN" name="1101"> 1101   </a>  Bit_Concat_out1_10 &lt;= Delay3_P14_out1 &amp; Logical_Operator_out1_10;
</span><span><a class="LN" name="1102"> 1102   </a>
</span><span><a class="LN" name="1103"> 1103   </a>  
</span><span><a class="LN" name="1104"> 1104   </a>  if_tmp_0_1_out1_9 &lt;= R_mant_b_norm_out1_10 <span class="KW">WHEN</span> Bit_Slice_out1_9 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1105"> 1105   </a>      Delay4_P14_out1;
</span><span><a class="LN" name="1106"> 1106   </a>
</span><span><a class="LN" name="1107"> 1107   </a>  bitsll_R_1_out1_10 &lt;= if_tmp_0_1_out1_9 <span class="KW">sll</span> 1;
</span><span><a class="LN" name="1108"> 1108   </a>
</span><span><a class="LN" name="1109"> 1109   </a>  R_mant_b_norm_out1_11 &lt;= bitsll_R_1_out1_10 + Delay5_P14_out1;
</span><span><a class="LN" name="1110"> 1110   </a>
</span><span><a class="LN" name="1111"> 1111   </a>  Bit_Slice_out1_10 &lt;= R_mant_b_norm_out1_11(25);
</span><span><a class="LN" name="1112"> 1112   </a>
</span><span><a class="LN" name="1113"> 1113   </a>  Logical_Operator_out1_11 &lt;=  <span class="KW">NOT</span> Bit_Slice_out1_10;
</span><span><a class="LN" name="1114"> 1114   </a>
</span><span><a class="LN" name="1115"> 1115   </a>  Bit_Concat_out1_11 &lt;= Bit_Concat_out1_10 &amp; Logical_Operator_out1_11;
</span><span><a class="LN" name="1116"> 1116   </a>
</span><span><a class="LN" name="1117"> 1117   </a>  Delay3_P16_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="1118"> 1118   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="1119"> 1119   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1120"> 1120   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1121"> 1121   </a>        Delay3_P16_out1 &lt;= to_unsigned(16#000#, 12);
</span><span><a class="LN" name="1122"> 1122   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1123"> 1123   </a>        Delay3_P16_out1 &lt;= Bit_Concat_out1_11;
</span><span><a class="LN" name="1124"> 1124   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1125"> 1125   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1126"> 1126   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay3_P16_process;
</span><span><a class="LN" name="1127"> 1127   </a>
</span><span><a class="LN" name="1128"> 1128   </a>
</span><span><a class="LN" name="1129"> 1129   </a>  
</span><span><a class="LN" name="1130"> 1130   </a>  if_tmp_0_1_out1_10 &lt;= R_mant_b_norm_out1_11 <span class="KW">WHEN</span> Bit_Slice_out1_10 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1131"> 1131   </a>      bitsll_R_1_out1_10;
</span><span><a class="LN" name="1132"> 1132   </a>
</span><span><a class="LN" name="1133"> 1133   </a>  bitsll_R_1_out1_11 &lt;= if_tmp_0_1_out1_10 <span class="KW">sll</span> 1;
</span><span><a class="LN" name="1134"> 1134   </a>
</span><span><a class="LN" name="1135"> 1135   </a>  Delay4_P16_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="1136"> 1136   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="1137"> 1137   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1138"> 1138   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1139"> 1139   </a>        Delay4_P16_out1 &lt;= to_signed(16#0000000#, 26);
</span><span><a class="LN" name="1140"> 1140   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1141"> 1141   </a>        Delay4_P16_out1 &lt;= bitsll_R_1_out1_11;
</span><span><a class="LN" name="1142"> 1142   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1143"> 1143   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1144"> 1144   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay4_P16_process;
</span><span><a class="LN" name="1145"> 1145   </a>
</span><span><a class="LN" name="1146"> 1146   </a>
</span><span><a class="LN" name="1147"> 1147   </a>  Delay5_P16_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="1148"> 1148   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="1149"> 1149   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1150"> 1150   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1151"> 1151   </a>        Delay5_P16_out1 &lt;= to_signed(16#0000000#, 26);
</span><span><a class="LN" name="1152"> 1152   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1153"> 1153   </a>        Delay5_P16_out1 &lt;= Delay5_P14_out1;
</span><span><a class="LN" name="1154"> 1154   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1155"> 1155   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1156"> 1156   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay5_P16_process;
</span><span><a class="LN" name="1157"> 1157   </a>
</span><span><a class="LN" name="1158"> 1158   </a>
</span><span><a class="LN" name="1159"> 1159   </a>  R_mant_b_norm_out1_12 &lt;= Delay4_P16_out1 + Delay5_P16_out1;
</span><span><a class="LN" name="1160"> 1160   </a>
</span><span><a class="LN" name="1161"> 1161   </a>  Bit_Slice_out1_11 &lt;= R_mant_b_norm_out1_12(25);
</span><span><a class="LN" name="1162"> 1162   </a>
</span><span><a class="LN" name="1163"> 1163   </a>  Logical_Operator_out1_12 &lt;=  <span class="KW">NOT</span> Bit_Slice_out1_11;
</span><span><a class="LN" name="1164"> 1164   </a>
</span><span><a class="LN" name="1165"> 1165   </a>  Bit_Concat_out1_12 &lt;= Delay3_P16_out1 &amp; Logical_Operator_out1_12;
</span><span><a class="LN" name="1166"> 1166   </a>
</span><span><a class="LN" name="1167"> 1167   </a>  
</span><span><a class="LN" name="1168"> 1168   </a>  if_tmp_0_1_out1_11 &lt;= R_mant_b_norm_out1_12 <span class="KW">WHEN</span> Bit_Slice_out1_11 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1169"> 1169   </a>      Delay4_P16_out1;
</span><span><a class="LN" name="1170"> 1170   </a>
</span><span><a class="LN" name="1171"> 1171   </a>  bitsll_R_1_out1_12 &lt;= if_tmp_0_1_out1_11 <span class="KW">sll</span> 1;
</span><span><a class="LN" name="1172"> 1172   </a>
</span><span><a class="LN" name="1173"> 1173   </a>  R_mant_b_norm_out1_13 &lt;= bitsll_R_1_out1_12 + Delay5_P16_out1;
</span><span><a class="LN" name="1174"> 1174   </a>
</span><span><a class="LN" name="1175"> 1175   </a>  Bit_Slice_out1_12 &lt;= R_mant_b_norm_out1_13(25);
</span><span><a class="LN" name="1176"> 1176   </a>
</span><span><a class="LN" name="1177"> 1177   </a>  Logical_Operator_out1_13 &lt;=  <span class="KW">NOT</span> Bit_Slice_out1_12;
</span><span><a class="LN" name="1178"> 1178   </a>
</span><span><a class="LN" name="1179"> 1179   </a>  Bit_Concat_out1_13 &lt;= Bit_Concat_out1_12 &amp; Logical_Operator_out1_13;
</span><span><a class="LN" name="1180"> 1180   </a>
</span><span><a class="LN" name="1181"> 1181   </a>  Delay9_P18_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="1182"> 1182   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="1183"> 1183   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1184"> 1184   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1185"> 1185   </a>        Delay9_P18_out1 &lt;= to_unsigned(16#0000#, 14);
</span><span><a class="LN" name="1186"> 1186   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1187"> 1187   </a>        Delay9_P18_out1 &lt;= Bit_Concat_out1_13;
</span><span><a class="LN" name="1188"> 1188   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1189"> 1189   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1190"> 1190   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay9_P18_process;
</span><span><a class="LN" name="1191"> 1191   </a>
</span><span><a class="LN" name="1192"> 1192   </a>
</span><span><a class="LN" name="1193"> 1193   </a>  
</span><span><a class="LN" name="1194"> 1194   </a>  if_tmp_0_1_out1_12 &lt;= R_mant_b_norm_out1_13 <span class="KW">WHEN</span> Bit_Slice_out1_12 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1195"> 1195   </a>      bitsll_R_1_out1_12;
</span><span><a class="LN" name="1196"> 1196   </a>
</span><span><a class="LN" name="1197"> 1197   </a>  bitsll_R_1_out1_13 &lt;= if_tmp_0_1_out1_12 <span class="KW">sll</span> 1;
</span><span><a class="LN" name="1198"> 1198   </a>
</span><span><a class="LN" name="1199"> 1199   </a>  Delay10_P18_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="1200"> 1200   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="1201"> 1201   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1202"> 1202   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1203"> 1203   </a>        Delay10_P18_out1 &lt;= to_signed(16#0000000#, 26);
</span><span><a class="LN" name="1204"> 1204   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1205"> 1205   </a>        Delay10_P18_out1 &lt;= bitsll_R_1_out1_13;
</span><span><a class="LN" name="1206"> 1206   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1207"> 1207   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1208"> 1208   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay10_P18_process;
</span><span><a class="LN" name="1209"> 1209   </a>
</span><span><a class="LN" name="1210"> 1210   </a>
</span><span><a class="LN" name="1211"> 1211   </a>  Delay11_P18_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="1212"> 1212   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="1213"> 1213   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1214"> 1214   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1215"> 1215   </a>        Delay11_P18_out1 &lt;= to_signed(16#0000000#, 26);
</span><span><a class="LN" name="1216"> 1216   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1217"> 1217   </a>        Delay11_P18_out1 &lt;= Delay5_P16_out1;
</span><span><a class="LN" name="1218"> 1218   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1219"> 1219   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1220"> 1220   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay11_P18_process;
</span><span><a class="LN" name="1221"> 1221   </a>
</span><span><a class="LN" name="1222"> 1222   </a>
</span><span><a class="LN" name="1223"> 1223   </a>  R_mant_b_norm_out1_14 &lt;= Delay10_P18_out1 + Delay11_P18_out1;
</span><span><a class="LN" name="1224"> 1224   </a>
</span><span><a class="LN" name="1225"> 1225   </a>  Bit_Slice_out1_13 &lt;= R_mant_b_norm_out1_14(25);
</span><span><a class="LN" name="1226"> 1226   </a>
</span><span><a class="LN" name="1227"> 1227   </a>  Logical_Operator_out1_14 &lt;=  <span class="KW">NOT</span> Bit_Slice_out1_13;
</span><span><a class="LN" name="1228"> 1228   </a>
</span><span><a class="LN" name="1229"> 1229   </a>  Bit_Concat_out1_14 &lt;= Delay9_P18_out1 &amp; Logical_Operator_out1_14;
</span><span><a class="LN" name="1230"> 1230   </a>
</span><span><a class="LN" name="1231"> 1231   </a>  
</span><span><a class="LN" name="1232"> 1232   </a>  if_tmp_0_1_out1_13 &lt;= R_mant_b_norm_out1_14 <span class="KW">WHEN</span> Bit_Slice_out1_13 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1233"> 1233   </a>      Delay10_P18_out1;
</span><span><a class="LN" name="1234"> 1234   </a>
</span><span><a class="LN" name="1235"> 1235   </a>  bitsll_R_1_out1_14 &lt;= if_tmp_0_1_out1_13 <span class="KW">sll</span> 1;
</span><span><a class="LN" name="1236"> 1236   </a>
</span><span><a class="LN" name="1237"> 1237   </a>  R_mant_b_norm_out1_15 &lt;= bitsll_R_1_out1_14 + Delay11_P18_out1;
</span><span><a class="LN" name="1238"> 1238   </a>
</span><span><a class="LN" name="1239"> 1239   </a>  Bit_Slice_out1_14 &lt;= R_mant_b_norm_out1_15(25);
</span><span><a class="LN" name="1240"> 1240   </a>
</span><span><a class="LN" name="1241"> 1241   </a>  Logical_Operator_out1_15 &lt;=  <span class="KW">NOT</span> Bit_Slice_out1_14;
</span><span><a class="LN" name="1242"> 1242   </a>
</span><span><a class="LN" name="1243"> 1243   </a>  Bit_Concat_out1_15 &lt;= Bit_Concat_out1_14 &amp; Logical_Operator_out1_15;
</span><span><a class="LN" name="1244"> 1244   </a>
</span><span><a class="LN" name="1245"> 1245   </a>  Delay_P20_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="1246"> 1246   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="1247"> 1247   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1248"> 1248   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1249"> 1249   </a>        Delay_P20_out1 &lt;= to_unsigned(16#0000#, 16);
</span><span><a class="LN" name="1250"> 1250   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1251"> 1251   </a>        Delay_P20_out1 &lt;= Bit_Concat_out1_15;
</span><span><a class="LN" name="1252"> 1252   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1253"> 1253   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1254"> 1254   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay_P20_process;
</span><span><a class="LN" name="1255"> 1255   </a>
</span><span><a class="LN" name="1256"> 1256   </a>
</span><span><a class="LN" name="1257"> 1257   </a>  
</span><span><a class="LN" name="1258"> 1258   </a>  if_tmp_0_1_out1_14 &lt;= R_mant_b_norm_out1_15 <span class="KW">WHEN</span> Bit_Slice_out1_14 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1259"> 1259   </a>      bitsll_R_1_out1_14;
</span><span><a class="LN" name="1260"> 1260   </a>
</span><span><a class="LN" name="1261"> 1261   </a>  bitsll_R_1_out1_15 &lt;= if_tmp_0_1_out1_14 <span class="KW">sll</span> 1;
</span><span><a class="LN" name="1262"> 1262   </a>
</span><span><a class="LN" name="1263"> 1263   </a>  Delay1_P20_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="1264"> 1264   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="1265"> 1265   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1266"> 1266   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1267"> 1267   </a>        Delay1_P20_out1 &lt;= to_signed(16#0000000#, 26);
</span><span><a class="LN" name="1268"> 1268   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1269"> 1269   </a>        Delay1_P20_out1 &lt;= bitsll_R_1_out1_15;
</span><span><a class="LN" name="1270"> 1270   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1271"> 1271   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1272"> 1272   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay1_P20_process;
</span><span><a class="LN" name="1273"> 1273   </a>
</span><span><a class="LN" name="1274"> 1274   </a>
</span><span><a class="LN" name="1275"> 1275   </a>  Delay2_P20_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="1276"> 1276   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="1277"> 1277   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1278"> 1278   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1279"> 1279   </a>        Delay2_P20_out1 &lt;= to_signed(16#0000000#, 26);
</span><span><a class="LN" name="1280"> 1280   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1281"> 1281   </a>        Delay2_P20_out1 &lt;= Delay11_P18_out1;
</span><span><a class="LN" name="1282"> 1282   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1283"> 1283   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1284"> 1284   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay2_P20_process;
</span><span><a class="LN" name="1285"> 1285   </a>
</span><span><a class="LN" name="1286"> 1286   </a>
</span><span><a class="LN" name="1287"> 1287   </a>  R_mant_b_norm_out1_16 &lt;= Delay1_P20_out1 + Delay2_P20_out1;
</span><span><a class="LN" name="1288"> 1288   </a>
</span><span><a class="LN" name="1289"> 1289   </a>  Bit_Slice_out1_15 &lt;= R_mant_b_norm_out1_16(25);
</span><span><a class="LN" name="1290"> 1290   </a>
</span><span><a class="LN" name="1291"> 1291   </a>  Logical_Operator_out1_16 &lt;=  <span class="KW">NOT</span> Bit_Slice_out1_15;
</span><span><a class="LN" name="1292"> 1292   </a>
</span><span><a class="LN" name="1293"> 1293   </a>  Bit_Concat_out1_16 &lt;= Delay_P20_out1 &amp; Logical_Operator_out1_16;
</span><span><a class="LN" name="1294"> 1294   </a>
</span><span><a class="LN" name="1295"> 1295   </a>  
</span><span><a class="LN" name="1296"> 1296   </a>  if_tmp_0_1_out1_15 &lt;= R_mant_b_norm_out1_16 <span class="KW">WHEN</span> Bit_Slice_out1_15 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1297"> 1297   </a>      Delay1_P20_out1;
</span><span><a class="LN" name="1298"> 1298   </a>
</span><span><a class="LN" name="1299"> 1299   </a>  bitsll_R_1_out1_16 &lt;= if_tmp_0_1_out1_15 <span class="KW">sll</span> 1;
</span><span><a class="LN" name="1300"> 1300   </a>
</span><span><a class="LN" name="1301"> 1301   </a>  R_mant_b_norm_out1_17 &lt;= bitsll_R_1_out1_16 + Delay2_P20_out1;
</span><span><a class="LN" name="1302"> 1302   </a>
</span><span><a class="LN" name="1303"> 1303   </a>  Bit_Slice_out1_16 &lt;= R_mant_b_norm_out1_17(25);
</span><span><a class="LN" name="1304"> 1304   </a>
</span><span><a class="LN" name="1305"> 1305   </a>  Logical_Operator_out1_17 &lt;=  <span class="KW">NOT</span> Bit_Slice_out1_16;
</span><span><a class="LN" name="1306"> 1306   </a>
</span><span><a class="LN" name="1307"> 1307   </a>  Bit_Concat_out1_17 &lt;= Bit_Concat_out1_16 &amp; Logical_Operator_out1_17;
</span><span><a class="LN" name="1308"> 1308   </a>
</span><span><a class="LN" name="1309"> 1309   </a>  Delay6_P22_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="1310"> 1310   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="1311"> 1311   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1312"> 1312   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1313"> 1313   </a>        Delay6_P22_out1 &lt;= to_unsigned(16#00000#, 18);
</span><span><a class="LN" name="1314"> 1314   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1315"> 1315   </a>        Delay6_P22_out1 &lt;= Bit_Concat_out1_17;
</span><span><a class="LN" name="1316"> 1316   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1317"> 1317   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1318"> 1318   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay6_P22_process;
</span><span><a class="LN" name="1319"> 1319   </a>
</span><span><a class="LN" name="1320"> 1320   </a>
</span><span><a class="LN" name="1321"> 1321   </a>  
</span><span><a class="LN" name="1322"> 1322   </a>  if_tmp_0_1_out1_16 &lt;= R_mant_b_norm_out1_17 <span class="KW">WHEN</span> Bit_Slice_out1_16 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1323"> 1323   </a>      bitsll_R_1_out1_16;
</span><span><a class="LN" name="1324"> 1324   </a>
</span><span><a class="LN" name="1325"> 1325   </a>  bitsll_R_1_out1_17 &lt;= if_tmp_0_1_out1_16 <span class="KW">sll</span> 1;
</span><span><a class="LN" name="1326"> 1326   </a>
</span><span><a class="LN" name="1327"> 1327   </a>  Delay7_P22_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="1328"> 1328   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="1329"> 1329   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1330"> 1330   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1331"> 1331   </a>        Delay7_P22_out1 &lt;= to_signed(16#0000000#, 26);
</span><span><a class="LN" name="1332"> 1332   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1333"> 1333   </a>        Delay7_P22_out1 &lt;= bitsll_R_1_out1_17;
</span><span><a class="LN" name="1334"> 1334   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1335"> 1335   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1336"> 1336   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay7_P22_process;
</span><span><a class="LN" name="1337"> 1337   </a>
</span><span><a class="LN" name="1338"> 1338   </a>
</span><span><a class="LN" name="1339"> 1339   </a>  Delay8_P22_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="1340"> 1340   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="1341"> 1341   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1342"> 1342   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1343"> 1343   </a>        Delay8_P22_out1 &lt;= to_signed(16#0000000#, 26);
</span><span><a class="LN" name="1344"> 1344   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1345"> 1345   </a>        Delay8_P22_out1 &lt;= Delay2_P20_out1;
</span><span><a class="LN" name="1346"> 1346   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1347"> 1347   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1348"> 1348   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay8_P22_process;
</span><span><a class="LN" name="1349"> 1349   </a>
</span><span><a class="LN" name="1350"> 1350   </a>
</span><span><a class="LN" name="1351"> 1351   </a>  R_mant_b_norm_out1_18 &lt;= Delay7_P22_out1 + Delay8_P22_out1;
</span><span><a class="LN" name="1352"> 1352   </a>
</span><span><a class="LN" name="1353"> 1353   </a>  Bit_Slice_out1_17 &lt;= R_mant_b_norm_out1_18(25);
</span><span><a class="LN" name="1354"> 1354   </a>
</span><span><a class="LN" name="1355"> 1355   </a>  Logical_Operator_out1_18 &lt;=  <span class="KW">NOT</span> Bit_Slice_out1_17;
</span><span><a class="LN" name="1356"> 1356   </a>
</span><span><a class="LN" name="1357"> 1357   </a>  Bit_Concat_out1_18 &lt;= Delay6_P22_out1 &amp; Logical_Operator_out1_18;
</span><span><a class="LN" name="1358"> 1358   </a>
</span><span><a class="LN" name="1359"> 1359   </a>  
</span><span><a class="LN" name="1360"> 1360   </a>  if_tmp_0_1_out1_17 &lt;= R_mant_b_norm_out1_18 <span class="KW">WHEN</span> Bit_Slice_out1_17 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1361"> 1361   </a>      Delay7_P22_out1;
</span><span><a class="LN" name="1362"> 1362   </a>
</span><span><a class="LN" name="1363"> 1363   </a>  bitsll_R_1_out1_18 &lt;= if_tmp_0_1_out1_17 <span class="KW">sll</span> 1;
</span><span><a class="LN" name="1364"> 1364   </a>
</span><span><a class="LN" name="1365"> 1365   </a>  R_mant_b_norm_out1_19 &lt;= bitsll_R_1_out1_18 + Delay8_P22_out1;
</span><span><a class="LN" name="1366"> 1366   </a>
</span><span><a class="LN" name="1367"> 1367   </a>  Bit_Slice_out1_18 &lt;= R_mant_b_norm_out1_19(25);
</span><span><a class="LN" name="1368"> 1368   </a>
</span><span><a class="LN" name="1369"> 1369   </a>  Logical_Operator_out1_19 &lt;=  <span class="KW">NOT</span> Bit_Slice_out1_18;
</span><span><a class="LN" name="1370"> 1370   </a>
</span><span><a class="LN" name="1371"> 1371   </a>  Bit_Concat_out1_19 &lt;= Bit_Concat_out1_18 &amp; Logical_Operator_out1_19;
</span><span><a class="LN" name="1372"> 1372   </a>
</span><span><a class="LN" name="1373"> 1373   </a>  Delay9_P24_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="1374"> 1374   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="1375"> 1375   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1376"> 1376   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1377"> 1377   </a>        Delay9_P24_out1 &lt;= to_unsigned(16#00000#, 20);
</span><span><a class="LN" name="1378"> 1378   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1379"> 1379   </a>        Delay9_P24_out1 &lt;= Bit_Concat_out1_19;
</span><span><a class="LN" name="1380"> 1380   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1381"> 1381   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1382"> 1382   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay9_P24_process;
</span><span><a class="LN" name="1383"> 1383   </a>
</span><span><a class="LN" name="1384"> 1384   </a>
</span><span><a class="LN" name="1385"> 1385   </a>  
</span><span><a class="LN" name="1386"> 1386   </a>  if_tmp_0_1_out1_18 &lt;= R_mant_b_norm_out1_19 <span class="KW">WHEN</span> Bit_Slice_out1_18 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1387"> 1387   </a>      bitsll_R_1_out1_18;
</span><span><a class="LN" name="1388"> 1388   </a>
</span><span><a class="LN" name="1389"> 1389   </a>  bitsll_R_1_out1_19 &lt;= if_tmp_0_1_out1_18 <span class="KW">sll</span> 1;
</span><span><a class="LN" name="1390"> 1390   </a>
</span><span><a class="LN" name="1391"> 1391   </a>  Delay10_P24_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="1392"> 1392   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="1393"> 1393   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1394"> 1394   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1395"> 1395   </a>        Delay10_P24_out1 &lt;= to_signed(16#0000000#, 26);
</span><span><a class="LN" name="1396"> 1396   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1397"> 1397   </a>        Delay10_P24_out1 &lt;= bitsll_R_1_out1_19;
</span><span><a class="LN" name="1398"> 1398   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1399"> 1399   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1400"> 1400   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay10_P24_process;
</span><span><a class="LN" name="1401"> 1401   </a>
</span><span><a class="LN" name="1402"> 1402   </a>
</span><span><a class="LN" name="1403"> 1403   </a>  Delay11_P24_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="1404"> 1404   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="1405"> 1405   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1406"> 1406   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1407"> 1407   </a>        Delay11_P24_out1 &lt;= to_signed(16#0000000#, 26);
</span><span><a class="LN" name="1408"> 1408   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1409"> 1409   </a>        Delay11_P24_out1 &lt;= Delay8_P22_out1;
</span><span><a class="LN" name="1410"> 1410   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1411"> 1411   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1412"> 1412   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay11_P24_process;
</span><span><a class="LN" name="1413"> 1413   </a>
</span><span><a class="LN" name="1414"> 1414   </a>
</span><span><a class="LN" name="1415"> 1415   </a>  R_mant_b_norm_out1_20 &lt;= Delay10_P24_out1 + Delay11_P24_out1;
</span><span><a class="LN" name="1416"> 1416   </a>
</span><span><a class="LN" name="1417"> 1417   </a>  Bit_Slice_out1_19 &lt;= R_mant_b_norm_out1_20(25);
</span><span><a class="LN" name="1418"> 1418   </a>
</span><span><a class="LN" name="1419"> 1419   </a>  Logical_Operator_out1_20 &lt;=  <span class="KW">NOT</span> Bit_Slice_out1_19;
</span><span><a class="LN" name="1420"> 1420   </a>
</span><span><a class="LN" name="1421"> 1421   </a>  Bit_Concat_out1_20 &lt;= Delay9_P24_out1 &amp; Logical_Operator_out1_20;
</span><span><a class="LN" name="1422"> 1422   </a>
</span><span><a class="LN" name="1423"> 1423   </a>  
</span><span><a class="LN" name="1424"> 1424   </a>  if_tmp_0_1_out1_19 &lt;= R_mant_b_norm_out1_20 <span class="KW">WHEN</span> Bit_Slice_out1_19 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1425"> 1425   </a>      Delay10_P24_out1;
</span><span><a class="LN" name="1426"> 1426   </a>
</span><span><a class="LN" name="1427"> 1427   </a>  bitsll_R_1_out1_20 &lt;= if_tmp_0_1_out1_19 <span class="KW">sll</span> 1;
</span><span><a class="LN" name="1428"> 1428   </a>
</span><span><a class="LN" name="1429"> 1429   </a>  R_mant_b_norm_out1_21 &lt;= bitsll_R_1_out1_20 + Delay11_P24_out1;
</span><span><a class="LN" name="1430"> 1430   </a>
</span><span><a class="LN" name="1431"> 1431   </a>  Bit_Slice_out1_20 &lt;= R_mant_b_norm_out1_21(25);
</span><span><a class="LN" name="1432"> 1432   </a>
</span><span><a class="LN" name="1433"> 1433   </a>  Logical_Operator_out1_21 &lt;=  <span class="KW">NOT</span> Bit_Slice_out1_20;
</span><span><a class="LN" name="1434"> 1434   </a>
</span><span><a class="LN" name="1435"> 1435   </a>  Bit_Concat_out1_21 &lt;= Bit_Concat_out1_20 &amp; Logical_Operator_out1_21;
</span><span><a class="LN" name="1436"> 1436   </a>
</span><span><a class="LN" name="1437"> 1437   </a>  Delay3_P26_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="1438"> 1438   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="1439"> 1439   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1440"> 1440   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1441"> 1441   </a>        Delay3_P26_out1 &lt;= to_unsigned(16#000000#, 22);
</span><span><a class="LN" name="1442"> 1442   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1443"> 1443   </a>        Delay3_P26_out1 &lt;= Bit_Concat_out1_21;
</span><span><a class="LN" name="1444"> 1444   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1445"> 1445   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1446"> 1446   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay3_P26_process;
</span><span><a class="LN" name="1447"> 1447   </a>
</span><span><a class="LN" name="1448"> 1448   </a>
</span><span><a class="LN" name="1449"> 1449   </a>  
</span><span><a class="LN" name="1450"> 1450   </a>  if_tmp_0_1_out1_20 &lt;= R_mant_b_norm_out1_21 <span class="KW">WHEN</span> Bit_Slice_out1_20 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1451"> 1451   </a>      bitsll_R_1_out1_20;
</span><span><a class="LN" name="1452"> 1452   </a>
</span><span><a class="LN" name="1453"> 1453   </a>  bitsll_R_1_out1_21 &lt;= if_tmp_0_1_out1_20 <span class="KW">sll</span> 1;
</span><span><a class="LN" name="1454"> 1454   </a>
</span><span><a class="LN" name="1455"> 1455   </a>  Delay4_P26_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="1456"> 1456   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="1457"> 1457   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1458"> 1458   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1459"> 1459   </a>        Delay4_P26_out1 &lt;= to_signed(16#0000000#, 26);
</span><span><a class="LN" name="1460"> 1460   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1461"> 1461   </a>        Delay4_P26_out1 &lt;= bitsll_R_1_out1_21;
</span><span><a class="LN" name="1462"> 1462   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1463"> 1463   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1464"> 1464   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay4_P26_process;
</span><span><a class="LN" name="1465"> 1465   </a>
</span><span><a class="LN" name="1466"> 1466   </a>
</span><span><a class="LN" name="1467"> 1467   </a>  Delay5_P26_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="1468"> 1468   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="1469"> 1469   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1470"> 1470   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1471"> 1471   </a>        Delay5_P26_out1 &lt;= to_signed(16#0000000#, 26);
</span><span><a class="LN" name="1472"> 1472   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1473"> 1473   </a>        Delay5_P26_out1 &lt;= Delay11_P24_out1;
</span><span><a class="LN" name="1474"> 1474   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1475"> 1475   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1476"> 1476   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay5_P26_process;
</span><span><a class="LN" name="1477"> 1477   </a>
</span><span><a class="LN" name="1478"> 1478   </a>
</span><span><a class="LN" name="1479"> 1479   </a>  R_mant_b_norm_out1_22 &lt;= Delay4_P26_out1 + Delay5_P26_out1;
</span><span><a class="LN" name="1480"> 1480   </a>
</span><span><a class="LN" name="1481"> 1481   </a>  Bit_Slice_out1_21 &lt;= R_mant_b_norm_out1_22(25);
</span><span><a class="LN" name="1482"> 1482   </a>
</span><span><a class="LN" name="1483"> 1483   </a>  Logical_Operator_out1_22 &lt;=  <span class="KW">NOT</span> Bit_Slice_out1_21;
</span><span><a class="LN" name="1484"> 1484   </a>
</span><span><a class="LN" name="1485"> 1485   </a>  Bit_Concat_out1_22 &lt;= Delay3_P26_out1 &amp; Logical_Operator_out1_22;
</span><span><a class="LN" name="1486"> 1486   </a>
</span><span><a class="LN" name="1487"> 1487   </a>  
</span><span><a class="LN" name="1488"> 1488   </a>  if_tmp_0_1_out1_21 &lt;= R_mant_b_norm_out1_22 <span class="KW">WHEN</span> Bit_Slice_out1_21 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1489"> 1489   </a>      Delay4_P26_out1;
</span><span><a class="LN" name="1490"> 1490   </a>
</span><span><a class="LN" name="1491"> 1491   </a>  bitsll_R_1_out1_22 &lt;= if_tmp_0_1_out1_21 <span class="KW">sll</span> 1;
</span><span><a class="LN" name="1492"> 1492   </a>
</span><span><a class="LN" name="1493"> 1493   </a>  R_mant_b_norm_out1_23 &lt;= bitsll_R_1_out1_22 + Delay5_P26_out1;
</span><span><a class="LN" name="1494"> 1494   </a>
</span><span><a class="LN" name="1495"> 1495   </a>  Bit_Slice_out1_22 &lt;= R_mant_b_norm_out1_23(25);
</span><span><a class="LN" name="1496"> 1496   </a>
</span><span><a class="LN" name="1497"> 1497   </a>  Logical_Operator_out1_23 &lt;=  <span class="KW">NOT</span> Bit_Slice_out1_22;
</span><span><a class="LN" name="1498"> 1498   </a>
</span><span><a class="LN" name="1499"> 1499   </a>  Bit_Concat_out1_23 &lt;= Bit_Concat_out1_22 &amp; Logical_Operator_out1_23;
</span><span><a class="LN" name="1500"> 1500   </a>
</span><span><a class="LN" name="1501"> 1501   </a>  Delay9_P28_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="1502"> 1502   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="1503"> 1503   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1504"> 1504   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1505"> 1505   </a>        Delay9_P28_out1 &lt;= to_unsigned(16#000000#, 24);
</span><span><a class="LN" name="1506"> 1506   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1507"> 1507   </a>        Delay9_P28_out1 &lt;= Bit_Concat_out1_23;
</span><span><a class="LN" name="1508"> 1508   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1509"> 1509   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1510"> 1510   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay9_P28_process;
</span><span><a class="LN" name="1511"> 1511   </a>
</span><span><a class="LN" name="1512"> 1512   </a>
</span><span><a class="LN" name="1513"> 1513   </a>  
</span><span><a class="LN" name="1514"> 1514   </a>  if_tmp_0_1_out1_22 &lt;= R_mant_b_norm_out1_23 <span class="KW">WHEN</span> Bit_Slice_out1_22 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1515"> 1515   </a>      bitsll_R_1_out1_22;
</span><span><a class="LN" name="1516"> 1516   </a>
</span><span><a class="LN" name="1517"> 1517   </a>  bitsll_R_1_out1_23 &lt;= if_tmp_0_1_out1_22 <span class="KW">sll</span> 1;
</span><span><a class="LN" name="1518"> 1518   </a>
</span><span><a class="LN" name="1519"> 1519   </a>  Delay10_P28_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="1520"> 1520   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="1521"> 1521   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1522"> 1522   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1523"> 1523   </a>        Delay10_P28_out1 &lt;= to_signed(16#0000000#, 26);
</span><span><a class="LN" name="1524"> 1524   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1525"> 1525   </a>        Delay10_P28_out1 &lt;= bitsll_R_1_out1_23;
</span><span><a class="LN" name="1526"> 1526   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1527"> 1527   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1528"> 1528   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay10_P28_process;
</span><span><a class="LN" name="1529"> 1529   </a>
</span><span><a class="LN" name="1530"> 1530   </a>
</span><span><a class="LN" name="1531"> 1531   </a>  Delay11_P28_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="1532"> 1532   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="1533"> 1533   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1534"> 1534   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1535"> 1535   </a>        Delay11_P28_out1 &lt;= to_signed(16#0000000#, 26);
</span><span><a class="LN" name="1536"> 1536   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1537"> 1537   </a>        Delay11_P28_out1 &lt;= Delay5_P26_out1;
</span><span><a class="LN" name="1538"> 1538   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1539"> 1539   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1540"> 1540   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay11_P28_process;
</span><span><a class="LN" name="1541"> 1541   </a>
</span><span><a class="LN" name="1542"> 1542   </a>
</span><span><a class="LN" name="1543"> 1543   </a>  R_mant_b_norm_out1_24 &lt;= Delay10_P28_out1 + Delay11_P28_out1;
</span><span><a class="LN" name="1544"> 1544   </a>
</span><span><a class="LN" name="1545"> 1545   </a>  Bit_Slice_out1_23 &lt;= R_mant_b_norm_out1_24(25);
</span><span><a class="LN" name="1546"> 1546   </a>
</span><span><a class="LN" name="1547"> 1547   </a>  Logical_Operator_out1_24 &lt;=  <span class="KW">NOT</span> Bit_Slice_out1_23;
</span><span><a class="LN" name="1548"> 1548   </a>
</span><span><a class="LN" name="1549"> 1549   </a>  Bit_Concat_out1_24 &lt;= Delay9_P28_out1 &amp; Logical_Operator_out1_24;
</span><span><a class="LN" name="1550"> 1550   </a>
</span><span><a class="LN" name="1551"> 1551   </a>  C_out1_4 &lt;= to_unsigned(16#0000000#, 25);
</span><span><a class="LN" name="1552"> 1552   </a>
</span><span><a class="LN" name="1553"> 1553   </a>  
</span><span><a class="LN" name="1554"> 1554   </a>  if_shift_length_1_out1 &lt;= Bit_Concat_out1_24 <span class="KW">WHEN</span> shift_length_1_out1_1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1555"> 1555   </a>      C_out1_4;
</span><span><a class="LN" name="1556"> 1556   </a>
</span><span><a class="LN" name="1557"> 1557   </a>  bitsrl_Q_1_out1 &lt;= Bit_Concat_out1_24 <span class="KW">srl</span> 1;
</span><span><a class="LN" name="1558"> 1558   </a>
</span><span><a class="LN" name="1559"> 1559   </a>  
</span><span><a class="LN" name="1560"> 1560   </a>  if_shift_length_1_out1_1 &lt;= if_shift_length_1_out1 <span class="KW">WHEN</span> shift_length_1_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1561"> 1561   </a>      bitsrl_Q_1_out1;
</span><span><a class="LN" name="1562"> 1562   </a>
</span><span><a class="LN" name="1563"> 1563   </a>  BitSlice_out1_1 &lt;= if_shift_length_1_out1_1(23 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="1564"> 1564   </a>
</span><span><a class="LN" name="1565"> 1565   </a>  Bit_Slice10_out1 &lt;= Delay11_P5_28_out1(4);
</span><span><a class="LN" name="1566"> 1566   </a>
</span><span><a class="LN" name="1567"> 1567   </a>  Bit_Slice9_out1 &lt;= Delay11_P5_28_out1(3);
</span><span><a class="LN" name="1568"> 1568   </a>
</span><span><a class="LN" name="1569"> 1569   </a>  Bit_Slice7_out1 &lt;= Delay11_P5_28_out1(2);
</span><span><a class="LN" name="1570"> 1570   </a>
</span><span><a class="LN" name="1571"> 1571   </a>  Bit_Slice8_out1 &lt;= Delay11_P5_28_out1(1);
</span><span><a class="LN" name="1572"> 1572   </a>
</span><span><a class="LN" name="1573"> 1573   </a>  Bit_Slice11_out1 &lt;= Delay11_P5_28_out1(0);
</span><span><a class="LN" name="1574"> 1574   </a>
</span><span><a class="LN" name="1575"> 1575   </a>  Bit_Slice_out1_24 &lt;= Bit_Concat_out1_24(2 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="1576"> 1576   </a>
</span><span><a class="LN" name="1577"> 1577   </a>  Constant_out1_1 &lt;= '0';
</span><span><a class="LN" name="1578"> 1578   </a>
</span><span><a class="LN" name="1579"> 1579   </a>  Bit_Concat_out1_25 &lt;= Bit_Slice_out1_24 &amp; Constant_out1_1;
</span><span><a class="LN" name="1580"> 1580   </a>
</span><span><a class="LN" name="1581"> 1581   </a>  Bit_Slice_out1_25 &lt;= Bit_Concat_out1_25(0);
</span><span><a class="LN" name="1582"> 1582   </a>
</span><span><a class="LN" name="1583"> 1583   </a>  Bit_Slice1_out1 &lt;= Bit_Concat_out1_25(1);
</span><span><a class="LN" name="1584"> 1584   </a>
</span><span><a class="LN" name="1585"> 1585   </a>  Logical_Operator_out1_25 &lt;= Bit_Slice1_out1 <span class="KW">OR</span> Bit_Slice_out1_25;
</span><span><a class="LN" name="1586"> 1586   </a>
</span><span><a class="LN" name="1587"> 1587   </a>  
</span><span><a class="LN" name="1588"> 1588   </a>  Switch6_out1 &lt;= Bit_Slice_out1_25 <span class="KW">WHEN</span> Bit_Slice11_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1589"> 1589   </a>      Logical_Operator_out1_25;
</span><span><a class="LN" name="1590"> 1590   </a>
</span><span><a class="LN" name="1591"> 1591   </a>  Bit_Slice2_out1 &lt;= Bit_Concat_out1_25(2);
</span><span><a class="LN" name="1592"> 1592   </a>
</span><span><a class="LN" name="1593"> 1593   </a>  Logical_Operator1_out1 &lt;= Bit_Slice2_out1 <span class="KW">OR</span> Logical_Operator_out1_25;
</span><span><a class="LN" name="1594"> 1594   </a>
</span><span><a class="LN" name="1595"> 1595   </a>  Bit_Slice3_out1 &lt;= Bit_Concat_out1_25(3);
</span><span><a class="LN" name="1596"> 1596   </a>
</span><span><a class="LN" name="1597"> 1597   </a>  Logical_Operator2_out1 &lt;= Bit_Slice3_out1 <span class="KW">OR</span> Logical_Operator1_out1;
</span><span><a class="LN" name="1598"> 1598   </a>
</span><span><a class="LN" name="1599"> 1599   </a>  
</span><span><a class="LN" name="1600"> 1600   </a>  Switch7_out1 &lt;= Logical_Operator1_out1 <span class="KW">WHEN</span> Bit_Slice11_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1601"> 1601   </a>      Logical_Operator2_out1;
</span><span><a class="LN" name="1602"> 1602   </a>
</span><span><a class="LN" name="1603"> 1603   </a>  
</span><span><a class="LN" name="1604"> 1604   </a>  Switch3_out1 &lt;= Switch6_out1 <span class="KW">WHEN</span> Bit_Slice8_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1605"> 1605   </a>      Switch7_out1;
</span><span><a class="LN" name="1606"> 1606   </a>
</span><span><a class="LN" name="1607"> 1607   </a>  Bit_Slice1_out1_1 &lt;= Bit_Concat_out1_24(6 <span class="KW">DOWNTO</span> 3);
</span><span><a class="LN" name="1608"> 1608   </a>
</span><span><a class="LN" name="1609"> 1609   </a>  Bit_Slice_out1_26 &lt;= Bit_Slice1_out1_1(0);
</span><span><a class="LN" name="1610"> 1610   </a>
</span><span><a class="LN" name="1611"> 1611   </a>  Logical_Operator3_out1 &lt;= Bit_Slice_out1_26 <span class="KW">OR</span> Logical_Operator2_out1;
</span><span><a class="LN" name="1612"> 1612   </a>
</span><span><a class="LN" name="1613"> 1613   </a>  Bit_Slice1_out1_2 &lt;= Bit_Slice1_out1_1(1);
</span><span><a class="LN" name="1614"> 1614   </a>
</span><span><a class="LN" name="1615"> 1615   </a>  Logical_Operator_out1_26 &lt;= Bit_Slice1_out1_2 <span class="KW">OR</span> Logical_Operator3_out1;
</span><span><a class="LN" name="1616"> 1616   </a>
</span><span><a class="LN" name="1617"> 1617   </a>  
</span><span><a class="LN" name="1618"> 1618   </a>  Switch6_out1_1 &lt;= Logical_Operator3_out1 <span class="KW">WHEN</span> Bit_Slice11_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1619"> 1619   </a>      Logical_Operator_out1_26;
</span><span><a class="LN" name="1620"> 1620   </a>
</span><span><a class="LN" name="1621"> 1621   </a>  Bit_Slice2_out1_1 &lt;= Bit_Slice1_out1_1(2);
</span><span><a class="LN" name="1622"> 1622   </a>
</span><span><a class="LN" name="1623"> 1623   </a>  Logical_Operator1_out1_1 &lt;= Bit_Slice2_out1_1 <span class="KW">OR</span> Logical_Operator_out1_26;
</span><span><a class="LN" name="1624"> 1624   </a>
</span><span><a class="LN" name="1625"> 1625   </a>  Bit_Slice3_out1_1 &lt;= Bit_Slice1_out1_1(3);
</span><span><a class="LN" name="1626"> 1626   </a>
</span><span><a class="LN" name="1627"> 1627   </a>  Logical_Operator2_out1_1 &lt;= Bit_Slice3_out1_1 <span class="KW">OR</span> Logical_Operator1_out1_1;
</span><span><a class="LN" name="1628"> 1628   </a>
</span><span><a class="LN" name="1629"> 1629   </a>  
</span><span><a class="LN" name="1630"> 1630   </a>  Switch7_out1_1 &lt;= Logical_Operator1_out1_1 <span class="KW">WHEN</span> Bit_Slice11_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1631"> 1631   </a>      Logical_Operator2_out1_1;
</span><span><a class="LN" name="1632"> 1632   </a>
</span><span><a class="LN" name="1633"> 1633   </a>  
</span><span><a class="LN" name="1634"> 1634   </a>  Switch3_out1_1 &lt;= Switch6_out1_1 <span class="KW">WHEN</span> Bit_Slice8_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1635"> 1635   </a>      Switch7_out1_1;
</span><span><a class="LN" name="1636"> 1636   </a>
</span><span><a class="LN" name="1637"> 1637   </a>  
</span><span><a class="LN" name="1638"> 1638   </a>  Switch6_out1_2 &lt;= Switch3_out1 <span class="KW">WHEN</span> Bit_Slice7_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1639"> 1639   </a>      Switch3_out1_1;
</span><span><a class="LN" name="1640"> 1640   </a>
</span><span><a class="LN" name="1641"> 1641   </a>  Bit_Slice2_out1_2 &lt;= Bit_Concat_out1_24(10 <span class="KW">DOWNTO</span> 7);
</span><span><a class="LN" name="1642"> 1642   </a>
</span><span><a class="LN" name="1643"> 1643   </a>  Bit_Slice_out1_27 &lt;= Bit_Slice2_out1_2(0);
</span><span><a class="LN" name="1644"> 1644   </a>
</span><span><a class="LN" name="1645"> 1645   </a>  Logical_Operator3_out1_1 &lt;= Bit_Slice_out1_27 <span class="KW">OR</span> Logical_Operator2_out1_1;
</span><span><a class="LN" name="1646"> 1646   </a>
</span><span><a class="LN" name="1647"> 1647   </a>  Bit_Slice1_out1_3 &lt;= Bit_Slice2_out1_2(1);
</span><span><a class="LN" name="1648"> 1648   </a>
</span><span><a class="LN" name="1649"> 1649   </a>  Logical_Operator_out1_27 &lt;= Bit_Slice1_out1_3 <span class="KW">OR</span> Logical_Operator3_out1_1;
</span><span><a class="LN" name="1650"> 1650   </a>
</span><span><a class="LN" name="1651"> 1651   </a>  
</span><span><a class="LN" name="1652"> 1652   </a>  Switch6_out1_3 &lt;= Logical_Operator3_out1_1 <span class="KW">WHEN</span> Bit_Slice11_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1653"> 1653   </a>      Logical_Operator_out1_27;
</span><span><a class="LN" name="1654"> 1654   </a>
</span><span><a class="LN" name="1655"> 1655   </a>  Bit_Slice2_out1_3 &lt;= Bit_Slice2_out1_2(2);
</span><span><a class="LN" name="1656"> 1656   </a>
</span><span><a class="LN" name="1657"> 1657   </a>  Logical_Operator1_out1_2 &lt;= Bit_Slice2_out1_3 <span class="KW">OR</span> Logical_Operator_out1_27;
</span><span><a class="LN" name="1658"> 1658   </a>
</span><span><a class="LN" name="1659"> 1659   </a>  Bit_Slice3_out1_2 &lt;= Bit_Slice2_out1_2(3);
</span><span><a class="LN" name="1660"> 1660   </a>
</span><span><a class="LN" name="1661"> 1661   </a>  Logical_Operator2_out1_2 &lt;= Bit_Slice3_out1_2 <span class="KW">OR</span> Logical_Operator1_out1_2;
</span><span><a class="LN" name="1662"> 1662   </a>
</span><span><a class="LN" name="1663"> 1663   </a>  
</span><span><a class="LN" name="1664"> 1664   </a>  Switch7_out1_2 &lt;= Logical_Operator1_out1_2 <span class="KW">WHEN</span> Bit_Slice11_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1665"> 1665   </a>      Logical_Operator2_out1_2;
</span><span><a class="LN" name="1666"> 1666   </a>
</span><span><a class="LN" name="1667"> 1667   </a>  
</span><span><a class="LN" name="1668"> 1668   </a>  Switch3_out1_2 &lt;= Switch6_out1_3 <span class="KW">WHEN</span> Bit_Slice8_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1669"> 1669   </a>      Switch7_out1_2;
</span><span><a class="LN" name="1670"> 1670   </a>
</span><span><a class="LN" name="1671"> 1671   </a>  Bit_Slice3_out1_3 &lt;= Bit_Concat_out1_24(14 <span class="KW">DOWNTO</span> 11);
</span><span><a class="LN" name="1672"> 1672   </a>
</span><span><a class="LN" name="1673"> 1673   </a>  Bit_Slice_out1_28 &lt;= Bit_Slice3_out1_3(0);
</span><span><a class="LN" name="1674"> 1674   </a>
</span><span><a class="LN" name="1675"> 1675   </a>  Logical_Operator3_out1_2 &lt;= Bit_Slice_out1_28 <span class="KW">OR</span> Logical_Operator2_out1_2;
</span><span><a class="LN" name="1676"> 1676   </a>
</span><span><a class="LN" name="1677"> 1677   </a>  Bit_Slice1_out1_4 &lt;= Bit_Slice3_out1_3(1);
</span><span><a class="LN" name="1678"> 1678   </a>
</span><span><a class="LN" name="1679"> 1679   </a>  Logical_Operator_out1_28 &lt;= Bit_Slice1_out1_4 <span class="KW">OR</span> Logical_Operator3_out1_2;
</span><span><a class="LN" name="1680"> 1680   </a>
</span><span><a class="LN" name="1681"> 1681   </a>  
</span><span><a class="LN" name="1682"> 1682   </a>  Switch6_out1_4 &lt;= Logical_Operator3_out1_2 <span class="KW">WHEN</span> Bit_Slice11_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1683"> 1683   </a>      Logical_Operator_out1_28;
</span><span><a class="LN" name="1684"> 1684   </a>
</span><span><a class="LN" name="1685"> 1685   </a>  Bit_Slice2_out1_4 &lt;= Bit_Slice3_out1_3(2);
</span><span><a class="LN" name="1686"> 1686   </a>
</span><span><a class="LN" name="1687"> 1687   </a>  Logical_Operator1_out1_3 &lt;= Bit_Slice2_out1_4 <span class="KW">OR</span> Logical_Operator_out1_28;
</span><span><a class="LN" name="1688"> 1688   </a>
</span><span><a class="LN" name="1689"> 1689   </a>  Bit_Slice3_out1_4 &lt;= Bit_Slice3_out1_3(3);
</span><span><a class="LN" name="1690"> 1690   </a>
</span><span><a class="LN" name="1691"> 1691   </a>  Logical_Operator2_out1_3 &lt;= Bit_Slice3_out1_4 <span class="KW">OR</span> Logical_Operator1_out1_3;
</span><span><a class="LN" name="1692"> 1692   </a>
</span><span><a class="LN" name="1693"> 1693   </a>  
</span><span><a class="LN" name="1694"> 1694   </a>  Switch7_out1_3 &lt;= Logical_Operator1_out1_3 <span class="KW">WHEN</span> Bit_Slice11_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1695"> 1695   </a>      Logical_Operator2_out1_3;
</span><span><a class="LN" name="1696"> 1696   </a>
</span><span><a class="LN" name="1697"> 1697   </a>  
</span><span><a class="LN" name="1698"> 1698   </a>  Switch3_out1_3 &lt;= Switch6_out1_4 <span class="KW">WHEN</span> Bit_Slice8_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1699"> 1699   </a>      Switch7_out1_3;
</span><span><a class="LN" name="1700"> 1700   </a>
</span><span><a class="LN" name="1701"> 1701   </a>  
</span><span><a class="LN" name="1702"> 1702   </a>  Switch7_out1_4 &lt;= Switch3_out1_2 <span class="KW">WHEN</span> Bit_Slice7_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1703"> 1703   </a>      Switch3_out1_3;
</span><span><a class="LN" name="1704"> 1704   </a>
</span><span><a class="LN" name="1705"> 1705   </a>  
</span><span><a class="LN" name="1706"> 1706   </a>  Switch3_out1_4 &lt;= Switch6_out1_2 <span class="KW">WHEN</span> Bit_Slice9_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1707"> 1707   </a>      Switch7_out1_4;
</span><span><a class="LN" name="1708"> 1708   </a>
</span><span><a class="LN" name="1709"> 1709   </a>  Bit_Slice4_out1 &lt;= Bit_Concat_out1_24(18 <span class="KW">DOWNTO</span> 15);
</span><span><a class="LN" name="1710"> 1710   </a>
</span><span><a class="LN" name="1711"> 1711   </a>  Bit_Slice_out1_29 &lt;= Bit_Slice4_out1(0);
</span><span><a class="LN" name="1712"> 1712   </a>
</span><span><a class="LN" name="1713"> 1713   </a>  Logical_Operator3_out1_3 &lt;= Bit_Slice_out1_29 <span class="KW">OR</span> Logical_Operator2_out1_3;
</span><span><a class="LN" name="1714"> 1714   </a>
</span><span><a class="LN" name="1715"> 1715   </a>  Bit_Slice1_out1_5 &lt;= Bit_Slice4_out1(1);
</span><span><a class="LN" name="1716"> 1716   </a>
</span><span><a class="LN" name="1717"> 1717   </a>  Logical_Operator_out1_29 &lt;= Bit_Slice1_out1_5 <span class="KW">OR</span> Logical_Operator3_out1_3;
</span><span><a class="LN" name="1718"> 1718   </a>
</span><span><a class="LN" name="1719"> 1719   </a>  
</span><span><a class="LN" name="1720"> 1720   </a>  Switch6_out1_5 &lt;= Logical_Operator3_out1_3 <span class="KW">WHEN</span> Bit_Slice11_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1721"> 1721   </a>      Logical_Operator_out1_29;
</span><span><a class="LN" name="1722"> 1722   </a>
</span><span><a class="LN" name="1723"> 1723   </a>  Bit_Slice2_out1_5 &lt;= Bit_Slice4_out1(2);
</span><span><a class="LN" name="1724"> 1724   </a>
</span><span><a class="LN" name="1725"> 1725   </a>  Logical_Operator1_out1_4 &lt;= Bit_Slice2_out1_5 <span class="KW">OR</span> Logical_Operator_out1_29;
</span><span><a class="LN" name="1726"> 1726   </a>
</span><span><a class="LN" name="1727"> 1727   </a>  Bit_Slice3_out1_5 &lt;= Bit_Slice4_out1(3);
</span><span><a class="LN" name="1728"> 1728   </a>
</span><span><a class="LN" name="1729"> 1729   </a>  Logical_Operator2_out1_4 &lt;= Bit_Slice3_out1_5 <span class="KW">OR</span> Logical_Operator1_out1_4;
</span><span><a class="LN" name="1730"> 1730   </a>
</span><span><a class="LN" name="1731"> 1731   </a>  
</span><span><a class="LN" name="1732"> 1732   </a>  Switch7_out1_5 &lt;= Logical_Operator1_out1_4 <span class="KW">WHEN</span> Bit_Slice11_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1733"> 1733   </a>      Logical_Operator2_out1_4;
</span><span><a class="LN" name="1734"> 1734   </a>
</span><span><a class="LN" name="1735"> 1735   </a>  
</span><span><a class="LN" name="1736"> 1736   </a>  Switch3_out1_5 &lt;= Switch6_out1_5 <span class="KW">WHEN</span> Bit_Slice8_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1737"> 1737   </a>      Switch7_out1_5;
</span><span><a class="LN" name="1738"> 1738   </a>
</span><span><a class="LN" name="1739"> 1739   </a>  Bit_Slice5_out1 &lt;= Bit_Concat_out1_24(22 <span class="KW">DOWNTO</span> 19);
</span><span><a class="LN" name="1740"> 1740   </a>
</span><span><a class="LN" name="1741"> 1741   </a>  Bit_Slice_out1_30 &lt;= Bit_Slice5_out1(0);
</span><span><a class="LN" name="1742"> 1742   </a>
</span><span><a class="LN" name="1743"> 1743   </a>  Logical_Operator3_out1_4 &lt;= Bit_Slice_out1_30 <span class="KW">OR</span> Logical_Operator2_out1_4;
</span><span><a class="LN" name="1744"> 1744   </a>
</span><span><a class="LN" name="1745"> 1745   </a>  Bit_Slice1_out1_6 &lt;= Bit_Slice5_out1(1);
</span><span><a class="LN" name="1746"> 1746   </a>
</span><span><a class="LN" name="1747"> 1747   </a>  Logical_Operator_out1_30 &lt;= Bit_Slice1_out1_6 <span class="KW">OR</span> Logical_Operator3_out1_4;
</span><span><a class="LN" name="1748"> 1748   </a>
</span><span><a class="LN" name="1749"> 1749   </a>  
</span><span><a class="LN" name="1750"> 1750   </a>  Switch6_out1_6 &lt;= Logical_Operator3_out1_4 <span class="KW">WHEN</span> Bit_Slice11_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1751"> 1751   </a>      Logical_Operator_out1_30;
</span><span><a class="LN" name="1752"> 1752   </a>
</span><span><a class="LN" name="1753"> 1753   </a>  Bit_Slice2_out1_6 &lt;= Bit_Slice5_out1(2);
</span><span><a class="LN" name="1754"> 1754   </a>
</span><span><a class="LN" name="1755"> 1755   </a>  Logical_Operator1_out1_5 &lt;= Bit_Slice2_out1_6 <span class="KW">OR</span> Logical_Operator_out1_30;
</span><span><a class="LN" name="1756"> 1756   </a>
</span><span><a class="LN" name="1757"> 1757   </a>  Bit_Slice3_out1_6 &lt;= Bit_Slice5_out1(3);
</span><span><a class="LN" name="1758"> 1758   </a>
</span><span><a class="LN" name="1759"> 1759   </a>  Logical_Operator2_out1_5 &lt;= Bit_Slice3_out1_6 <span class="KW">OR</span> Logical_Operator1_out1_5;
</span><span><a class="LN" name="1760"> 1760   </a>
</span><span><a class="LN" name="1761"> 1761   </a>  
</span><span><a class="LN" name="1762"> 1762   </a>  Switch7_out1_6 &lt;= Logical_Operator1_out1_5 <span class="KW">WHEN</span> Bit_Slice11_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1763"> 1763   </a>      Logical_Operator2_out1_5;
</span><span><a class="LN" name="1764"> 1764   </a>
</span><span><a class="LN" name="1765"> 1765   </a>  
</span><span><a class="LN" name="1766"> 1766   </a>  Switch3_out1_6 &lt;= Switch6_out1_6 <span class="KW">WHEN</span> Bit_Slice8_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1767"> 1767   </a>      Switch7_out1_6;
</span><span><a class="LN" name="1768"> 1768   </a>
</span><span><a class="LN" name="1769"> 1769   </a>  
</span><span><a class="LN" name="1770"> 1770   </a>  Switch4_out1 &lt;= Switch3_out1_5 <span class="KW">WHEN</span> Bit_Slice7_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1771"> 1771   </a>      Switch3_out1_6;
</span><span><a class="LN" name="1772"> 1772   </a>
</span><span><a class="LN" name="1773"> 1773   </a>  Logical_Operator_out1_31 &lt;= Bit_Slice7_out1 <span class="KW">OR</span> (Bit_Slice11_out1 <span class="KW">OR</span> Bit_Slice8_out1);
</span><span><a class="LN" name="1774"> 1774   </a>
</span><span><a class="LN" name="1775"> 1775   </a>  Bit_Slice6_out1 &lt;= Bit_Concat_out1_24(24 <span class="KW">DOWNTO</span> 23);
</span><span><a class="LN" name="1776"> 1776   </a>
</span><span><a class="LN" name="1777"> 1777   </a>  Bit_Slice_out1_31 &lt;= Bit_Slice6_out1(0);
</span><span><a class="LN" name="1778"> 1778   </a>
</span><span><a class="LN" name="1779"> 1779   </a>  Logical_Operator3_out1_5 &lt;= Bit_Slice_out1_31 <span class="KW">OR</span> Logical_Operator2_out1_5;
</span><span><a class="LN" name="1780"> 1780   </a>
</span><span><a class="LN" name="1781"> 1781   </a>  Bit_Slice1_out1_7 &lt;= Bit_Slice6_out1(1);
</span><span><a class="LN" name="1782"> 1782   </a>
</span><span><a class="LN" name="1783"> 1783   </a>  Logical_Operator_out1_32 &lt;= Bit_Slice1_out1_7 <span class="KW">OR</span> Logical_Operator3_out1_5;
</span><span><a class="LN" name="1784"> 1784   </a>
</span><span><a class="LN" name="1785"> 1785   </a>  
</span><span><a class="LN" name="1786"> 1786   </a>  Switch7_out1_7 &lt;= Logical_Operator3_out1_5 <span class="KW">WHEN</span> Logical_Operator_out1_31 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1787"> 1787   </a>      Logical_Operator_out1_32;
</span><span><a class="LN" name="1788"> 1788   </a>
</span><span><a class="LN" name="1789"> 1789   </a>  BitSlice_out1_2 &lt;= BitSlice_out1_1(0);
</span><span><a class="LN" name="1790"> 1790   </a>
</span><span><a class="LN" name="1791"> 1791   </a>  BitSlice1_out1 &lt;= BitSlice_out1_1(1);
</span><span><a class="LN" name="1792"> 1792   </a>
</span><span><a class="LN" name="1793"> 1793   </a>  
</span><span><a class="LN" name="1794"> 1794   </a>  if_tmp_0_1_out1_23 &lt;= R_mant_b_norm_out1_24 <span class="KW">WHEN</span> Bit_Slice_out1_23 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1795"> 1795   </a>      Delay10_P28_out1;
</span><span><a class="LN" name="1796"> 1796   </a>
</span><span><a class="LN" name="1797"> 1797   </a>  
</span><span><a class="LN" name="1798"> 1798   </a>  R_0_out1 &lt;= '1' <span class="KW">WHEN</span> if_tmp_0_1_out1_23 /= to_signed(16#0000000#, 26) <span class="KW">ELSE</span>
</span><span><a class="LN" name="1799"> 1799   </a>      '0';
</span><span><a class="LN" name="1800"> 1800   </a>
</span><span><a class="LN" name="1801"> 1801   </a>  
</span><span><a class="LN" name="1802"> 1802   </a>  Switch1_out1_1 &lt;= Switch4_out1 <span class="KW">WHEN</span> Bit_Slice9_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1803"> 1803   </a>      Switch7_out1_7;
</span><span><a class="LN" name="1804"> 1804   </a>
</span><span><a class="LN" name="1805"> 1805   </a>  
</span><span><a class="LN" name="1806"> 1806   </a>  Switch2_out1 &lt;= Switch3_out1_4 <span class="KW">WHEN</span> Bit_Slice10_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1807"> 1807   </a>      Switch1_out1_1;
</span><span><a class="LN" name="1808"> 1808   </a>
</span><span><a class="LN" name="1809"> 1809   </a>  sticky_bitsll_Q_Q_WordLen_out1 &lt;= R_0_out1 <span class="KW">OR</span> Switch2_out1;
</span><span><a class="LN" name="1810"> 1810   </a>
</span><span><a class="LN" name="1811"> 1811   </a>  alphabitget_Mant_tmp_2_0_out1 &lt;= BitSlice1_out1 <span class="KW">OR</span> sticky_bitsll_Q_Q_WordLen_out1;
</span><span><a class="LN" name="1812"> 1812   </a>
</span><span><a class="LN" name="1813"> 1813   </a>  alphabitget_Mant_tmp_1_0_out1 &lt;= BitSlice_out1_2 <span class="KW">AND</span> alphabitget_Mant_tmp_2_0_out1;
</span><span><a class="LN" name="1814"> 1814   </a>
</span><span><a class="LN" name="1815"> 1815   </a>  alpha0_out1_2 &lt;= '0';
</span><span><a class="LN" name="1816"> 1816   </a>
</span><span><a class="LN" name="1817"> 1817   </a>  Bit_Concat_out1_26 &lt;= alpha0_out1_2 &amp; BitSlice_out1_1;
</span><span><a class="LN" name="1818"> 1818   </a>
</span><span><a class="LN" name="1819"> 1819   </a>  alpha2_out1 &lt;= to_unsigned(16#0000002#, 25);
</span><span><a class="LN" name="1820"> 1820   </a>
</span><span><a class="LN" name="1821"> 1821   </a>  Mant_tmp_2_out1 &lt;= Bit_Concat_out1_26 + alpha2_out1;
</span><span><a class="LN" name="1822"> 1822   </a>
</span><span><a class="LN" name="1823"> 1823   </a>  
</span><span><a class="LN" name="1824"> 1824   </a>  if_bitget_Mant_tmp_1_0_out1 &lt;= Bit_Concat_out1_26 <span class="KW">WHEN</span> alphabitget_Mant_tmp_1_0_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1825"> 1825   </a>      Mant_tmp_2_out1;
</span><span><a class="LN" name="1826"> 1826   </a>
</span><span><a class="LN" name="1827"> 1827   </a>  BitSlice2_out1 &lt;= if_bitget_Mant_tmp_1_0_out1(24);
</span><span><a class="LN" name="1828"> 1828   </a>
</span><span><a class="LN" name="1829"> 1829   </a>  DTC2_out1 &lt;= unsigned(s0_out1(7 <span class="KW">DOWNTO</span> 0));
</span><span><a class="LN" name="1830"> 1830   </a>
</span><span><a class="LN" name="1831"> 1831   </a>  C2_out1_1 &lt;= to_unsigned(16#00#, 8);
</span><span><a class="LN" name="1832"> 1832   </a>
</span><span><a class="LN" name="1833"> 1833   </a>  
</span><span><a class="LN" name="1834"> 1834   </a>  s2_out1 &lt;= DTC2_out1 <span class="KW">WHEN</span> relop3_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1835"> 1835   </a>      C2_out1_1;
</span><span><a class="LN" name="1836"> 1836   </a>
</span><span><a class="LN" name="1837"> 1837   </a>  C4_out1 &lt;= to_unsigned(16#FF#, 8);
</span><span><a class="LN" name="1838"> 1838   </a>
</span><span><a class="LN" name="1839"> 1839   </a>  
</span><span><a class="LN" name="1840"> 1840   </a>  s5_out1 &lt;= s2_out1 <span class="KW">WHEN</span> relop2_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1841"> 1841   </a>      C4_out1;
</span><span><a class="LN" name="1842"> 1842   </a>
</span><span><a class="LN" name="1843"> 1843   </a>  Delay12_P5_28_1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="1844"> 1844   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="1845"> 1845   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1846"> 1846   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1847"> 1847   </a>        Delay12_P5_28_reg_1 &lt;= (<span class="KW">OTHERS</span> =&gt; to_unsigned(16#00#, 8));
</span><span><a class="LN" name="1848"> 1848   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1849"> 1849   </a>        Delay12_P5_28_reg_1(0) &lt;= s5_out1;
</span><span><a class="LN" name="1850"> 1850   </a>        Delay12_P5_28_reg_1(1 <span class="KW">TO</span> 11) &lt;= Delay12_P5_28_reg_1(0 <span class="KW">TO</span> 10);
</span><span><a class="LN" name="1851"> 1851   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1852"> 1852   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1853"> 1853   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay12_P5_28_1_process;
</span><span><a class="LN" name="1854"> 1854   </a>
</span><span><a class="LN" name="1855"> 1855   </a>  Delay12_P5_28_out1_1 &lt;= Delay12_P5_28_reg_1(11);
</span><span><a class="LN" name="1856"> 1856   </a>
</span><span><a class="LN" name="1857"> 1857   </a>  alpha1_out1_1 &lt;= to_unsigned(16#01#, 8);
</span><span><a class="LN" name="1858"> 1858   </a>
</span><span><a class="LN" name="1859"> 1859   </a>  Exp_1_out1 &lt;= Delay12_P5_28_out1_1 + alpha1_out1_1;
</span><span><a class="LN" name="1860"> 1860   </a>
</span><span><a class="LN" name="1861"> 1861   </a>  
</span><span><a class="LN" name="1862"> 1862   </a>  if_bitget_Mant_tmp_Mant_tmp_Wor_out1 &lt;= Delay12_P5_28_out1_1 <span class="KW">WHEN</span> BitSlice2_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1863"> 1863   </a>      Exp_1_out1;
</span><span><a class="LN" name="1864"> 1864   </a>
</span><span><a class="LN" name="1865"> 1865   </a>  C2_out1_2 &lt;= to_unsigned(16#FF#, 8);
</span><span><a class="LN" name="1866"> 1866   </a>
</span><span><a class="LN" name="1867"> 1867   </a>  C_out1_5 &lt;= to_unsigned(16#00#, 8);
</span><span><a class="LN" name="1868"> 1868   </a>
</span><span><a class="LN" name="1869"> 1869   </a>  
</span><span><a class="LN" name="1870"> 1870   </a>  if_mant_a_0_out1 &lt;= Delay1_P1_out1 <span class="KW">WHEN</span> aMantissa_0_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1871"> 1871   </a>      C_out1_5;
</span><span><a class="LN" name="1872"> 1872   </a>
</span><span><a class="LN" name="1873"> 1873   </a>  
</span><span><a class="LN" name="1874"> 1874   </a>  if_exp_a_cfType_Exponent_Inf_out1 &lt;= C2_out1_2 <span class="KW">WHEN</span> aExponent_cfType_Exponent_I_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1875"> 1875   </a>      if_mant_a_0_out1;
</span><span><a class="LN" name="1876"> 1876   </a>
</span><span><a class="LN" name="1877"> 1877   </a>  Delay16_P5_28_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="1878"> 1878   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="1879"> 1879   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1880"> 1880   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1881"> 1881   </a>        Delay16_P5_28_reg &lt;= (<span class="KW">OTHERS</span> =&gt; to_unsigned(16#00#, 8));
</span><span><a class="LN" name="1882"> 1882   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1883"> 1883   </a>        Delay16_P5_28_reg(0) &lt;= if_exp_a_cfType_Exponent_Inf_out1;
</span><span><a class="LN" name="1884"> 1884   </a>        Delay16_P5_28_reg(1 <span class="KW">TO</span> 13) &lt;= Delay16_P5_28_reg(0 <span class="KW">TO</span> 12);
</span><span><a class="LN" name="1885"> 1885   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1886"> 1886   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1887"> 1887   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay16_P5_28_process;
</span><span><a class="LN" name="1888"> 1888   </a>
</span><span><a class="LN" name="1889"> 1889   </a>  Delay16_P5_28_out1 &lt;= Delay16_P5_28_reg(13);
</span><span><a class="LN" name="1890"> 1890   </a>
</span><span><a class="LN" name="1891"> 1891   </a>  
</span><span><a class="LN" name="1892"> 1892   </a>  if_aExponent_cfType_Exponent_out1 &lt;= if_bitget_Mant_tmp_Mant_tmp_Wor_out1 <span class="KW">WHEN</span> Delay12_P5_28_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1893"> 1893   </a>      Delay16_P5_28_out1;
</span><span><a class="LN" name="1894"> 1894   </a>
</span><span><a class="LN" name="1895"> 1895   </a>  Constant3_out1 &lt;= to_unsigned(16#00#, 8);
</span><span><a class="LN" name="1896"> 1896   </a>
</span><span><a class="LN" name="1897"> 1897   </a>  
</span><span><a class="LN" name="1898"> 1898   </a>  Switch6_out1_7 &lt;= if_aExponent_cfType_Exponent_out1 <span class="KW">WHEN</span> Delay1_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1899"> 1899   </a>      Constant3_out1;
</span><span><a class="LN" name="1900"> 1900   </a>
</span><span><a class="LN" name="1901"> 1901   </a>  Delay4_1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="1902"> 1902   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="1903"> 1903   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1904"> 1904   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1905"> 1905   </a>        Delay4_out1_1 &lt;= to_unsigned(16#00#, 8);
</span><span><a class="LN" name="1906"> 1906   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1907"> 1907   </a>        Delay4_out1_1 &lt;= Switch6_out1_7;
</span><span><a class="LN" name="1908"> 1908   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1909"> 1909   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1910"> 1910   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay4_1_process;
</span><span><a class="LN" name="1911"> 1911   </a>
</span><span><a class="LN" name="1912"> 1912   </a>
</span><span><a class="LN" name="1913"> 1913   </a>  
</span><span><a class="LN" name="1914"> 1914   </a>  Compare_To_Zero_out1 &lt;= '1' <span class="KW">WHEN</span> if_bitget_Mant_tmp_Mant_tmp_Wor_out1 = to_unsigned(16#00#, 8) <span class="KW">ELSE</span>
</span><span><a class="LN" name="1915"> 1915   </a>      '0';
</span><span><a class="LN" name="1916"> 1916   </a>
</span><span><a class="LN" name="1917"> 1917   </a>  Logical_Operator_out1_33 &lt;= Compare_To_Zero_out1 <span class="KW">OR</span> BitSlice2_out1;
</span><span><a class="LN" name="1918"> 1918   </a>
</span><span><a class="LN" name="1919"> 1919   </a>  BitSlice3_out1 &lt;= if_bitget_Mant_tmp_1_0_out1(23 <span class="KW">DOWNTO</span> 1);
</span><span><a class="LN" name="1920"> 1920   </a>
</span><span><a class="LN" name="1921"> 1921   </a>  C_out1_6 &lt;= to_unsigned(16#000000#, 23);
</span><span><a class="LN" name="1922"> 1922   </a>
</span><span><a class="LN" name="1923"> 1923   </a>  
</span><span><a class="LN" name="1924"> 1924   </a>  if_bitget_Mant_tmp_Mant_tmp_Wor_1_out1 &lt;= BitSlice3_out1 <span class="KW">WHEN</span> Logical_Operator_out1_33 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1925"> 1925   </a>      C_out1_6;
</span><span><a class="LN" name="1926"> 1926   </a>
</span><span><a class="LN" name="1927"> 1927   </a>  C3_out1_1 &lt;= to_unsigned(16#000000#, 23);
</span><span><a class="LN" name="1928"> 1928   </a>
</span><span><a class="LN" name="1929"> 1929   </a>  
</span><span><a class="LN" name="1930"> 1930   </a>  if_exp_a_cfType_Exponent_Inf_1_out1 &lt;= C3_out1_1 <span class="KW">WHEN</span> aExponent_cfType_Exponent_I_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1931"> 1931   </a>      Switch_out1;
</span><span><a class="LN" name="1932"> 1932   </a>
</span><span><a class="LN" name="1933"> 1933   </a>  Delay13_P5_28_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="1934"> 1934   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="1935"> 1935   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1936"> 1936   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1937"> 1937   </a>        Delay13_P5_28_reg &lt;= (<span class="KW">OTHERS</span> =&gt; to_unsigned(16#000000#, 23));
</span><span><a class="LN" name="1938"> 1938   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1939"> 1939   </a>        Delay13_P5_28_reg(0) &lt;= if_exp_a_cfType_Exponent_Inf_1_out1;
</span><span><a class="LN" name="1940"> 1940   </a>        Delay13_P5_28_reg(1 <span class="KW">TO</span> 13) &lt;= Delay13_P5_28_reg(0 <span class="KW">TO</span> 12);
</span><span><a class="LN" name="1941"> 1941   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1942"> 1942   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1943"> 1943   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay13_P5_28_process;
</span><span><a class="LN" name="1944"> 1944   </a>
</span><span><a class="LN" name="1945"> 1945   </a>  Delay13_P5_28_out1 &lt;= Delay13_P5_28_reg(13);
</span><span><a class="LN" name="1946"> 1946   </a>
</span><span><a class="LN" name="1947"> 1947   </a>  
</span><span><a class="LN" name="1948"> 1948   </a>  if_aExponent_cfType_Exponent_1_out1 &lt;= if_bitget_Mant_tmp_Mant_tmp_Wor_1_out1 <span class="KW">WHEN</span> Delay12_P5_28_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1949"> 1949   </a>      Delay13_P5_28_out1;
</span><span><a class="LN" name="1950"> 1950   </a>
</span><span><a class="LN" name="1951"> 1951   </a>  Constant2_out1 &lt;= to_unsigned(16#000000#, 23);
</span><span><a class="LN" name="1952"> 1952   </a>
</span><span><a class="LN" name="1953"> 1953   </a>  
</span><span><a class="LN" name="1954"> 1954   </a>  Switch5_out1 &lt;= if_aExponent_cfType_Exponent_1_out1 <span class="KW">WHEN</span> Delay1_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1955"> 1955   </a>      Constant2_out1;
</span><span><a class="LN" name="1956"> 1956   </a>
</span><span><a class="LN" name="1957"> 1957   </a>  Delay5_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="1958"> 1958   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="1959"> 1959   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1960"> 1960   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1961"> 1961   </a>        Delay5_out1 &lt;= to_unsigned(16#000000#, 23);
</span><span><a class="LN" name="1962"> 1962   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1963"> 1963   </a>        Delay5_out1 &lt;= Switch5_out1;
</span><span><a class="LN" name="1964"> 1964   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1965"> 1965   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1966"> 1966   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay5_process;
</span><span><a class="LN" name="1967"> 1967   </a>
</span><span><a class="LN" name="1968"> 1968   </a>
</span><span><a class="LN" name="1969"> 1969   </a>  <span class="CT">-- Combine FP sign, exponent, mantissa into 32 bit word</span>
</span><span><a class="LN" name="1970"> 1970   </a>  nfp_out_pack &lt;= Delay3_out1_1 &amp; Delay4_out1_1 &amp; Delay5_out1;
</span><span><a class="LN" name="1971"> 1971   </a>
</span><span><a class="LN" name="1972"> 1972   </a>  nfp_out &lt;= std_logic_vector(nfp_out_pack);
</span><span><a class="LN" name="1973"> 1973   </a>
</span><span><a class="LN" name="1974"> 1974   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" name="1975"> 1975   </a>
</span><span><a class="LN" name="1976"> 1976   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>