library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity rom_128x8_sync is

	port
	(
		-- Input ports
		<name>	: in  <type>;
		<name>	: in  <type> := <default_value>;

		-- Output ports
		<name>	: out <type>;
		<name>	: out <type> := <default_value>
	);
end rom_128x8_sync;


architecture arch_rom of rom_128x8_sync is

	-- Declarations (optional)

begin

	-- Process Statement (optional)

	-- Concurrent Procedure Call (optional)

	-- Concurrent Signal Assignment (optional)

	-- Conditional Signal Assignment (optional)

	-- Selected Signal Assignment (optional)

	-- Component Instantiation Statement (optional)

	-- Generate Statement (optional)

end arch_rom;
