// Seed: 6851970
module module_0 (
    output tri0 id_0,
    output wor  id_1,
    input  wire id_2
);
  wire id_4;
  wire [(  -1  ) : 1] id_5;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    output tri0 id_1,
    output tri id_2,
    inout wire id_3,
    input supply1 id_4,
    output wire id_5,
    input tri1 id_6,
    output wire id_7,
    input wire id_8,
    input wire id_9,
    input wor id_10,
    output supply1 id_11,
    input tri id_12,
    output wand id_13,
    input wire id_14,
    input supply1 id_15,
    input supply1 id_16,
    input tri id_17,
    output tri0 id_18,
    input tri id_19
);
  wire [1 : 1] id_21;
  module_0 modCall_1 (
      id_18,
      id_13,
      id_14
  );
  assign id_1 = -1'b0;
  logic id_22 = 1;
  assign id_1 = id_8;
endmodule
