Fitter report for FIFO_sum
Thu Nov 30 19:58:46 2023
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Global & Other Fast Signals
 23. Non-Global High Fan-Out Signals
 24. Fitter RAM Summary
 25. Routing Usage Summary
 26. LAB Logic Elements
 27. LAB-wide Signals
 28. LAB Signals Sourced
 29. LAB Signals Sourced Out
 30. LAB Distinct Inputs
 31. I/O Rules Summary
 32. I/O Rules Details
 33. I/O Rules Matrix
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Estimated Delay Added for Hold Timing Summary
 37. Estimated Delay Added for Hold Timing Details
 38. Fitter Messages
 39. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Thu Nov 30 19:58:46 2023       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; FIFO_sum                                    ;
; Top-level Entity Name              ; FIFO_sum                                    ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE10F17C8                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 233 / 10,320 ( 2 % )                        ;
;     Total combinational functions  ; 211 / 10,320 ( 2 % )                        ;
;     Dedicated logic registers      ; 169 / 10,320 ( 2 % )                        ;
; Total registers                    ; 169                                         ;
; Total pins                         ; 5 / 180 ( 3 % )                             ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 4,096 / 423,936 ( < 1 % )                   ;
; Embedded Multiplier 9-bit elements ; 0 / 46 ( 0 % )                              ;
; Total PLLs                         ; 0 / 2 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE10F17C8                          ;                                       ;
; Nominal Core Supply Voltage                                                ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------+
; I/O Assignment Warnings                          ;
+-----------+--------------------------------------+
; Pin Name  ; Reason                               ;
+-----------+--------------------------------------+
; busy_flag ; Missing drive strength and slew rate ;
; tx        ; Missing drive strength and slew rate ;
+-----------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                      ;
+--------------------------------------+-----------------+------------------+---------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                 ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                        ; Destination Port ; Destination Port Name ;
+--------------------------------------+-----------------+------------------+---------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[0] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|q_b[0] ; PORTBDATAOUT     ;                       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[1] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|q_b[1] ; PORTBDATAOUT     ;                       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[2] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|q_b[2] ; PORTBDATAOUT     ;                       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[3] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|q_b[3] ; PORTBDATAOUT     ;                       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[4] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|q_b[4] ; PORTBDATAOUT     ;                       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[5] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|q_b[5] ; PORTBDATAOUT     ;                       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[6] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|q_b[6] ; PORTBDATAOUT     ;                       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[7] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|q_b[7] ; PORTBDATAOUT     ;                       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[0] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|q_b[0] ; PORTBDATAOUT     ;                       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[1] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|q_b[1] ; PORTBDATAOUT     ;                       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[2] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|q_b[2] ; PORTBDATAOUT     ;                       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[3] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|q_b[3] ; PORTBDATAOUT     ;                       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[4] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|q_b[4] ; PORTBDATAOUT     ;                       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[5] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|q_b[5] ; PORTBDATAOUT     ;                       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[6] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|q_b[6] ; PORTBDATAOUT     ;                       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[7] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|q_b[7] ; PORTBDATAOUT     ;                       ;
+--------------------------------------+-----------------+------------------+---------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+--------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                     ;
+---------------------+--------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]      ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+--------------------+----------------------------+--------------------------+
; Placement (by node) ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 435 ) ; 0.00 % ( 0 / 435 )         ; 0.00 % ( 0 / 435 )       ;
;     -- Achieved     ; 0.00 % ( 0 / 435 ) ; 0.00 % ( 0 / 435 )         ; 0.00 % ( 0 / 435 )       ;
;                     ;                    ;                            ;                          ;
; Routing (by net)    ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+--------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 425 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 10 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in U:/Projects/FPGA/Examples/18.FIFO_sum/Project/output_files/FIFO_sum.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 233 / 10,320 ( 2 % )      ;
;     -- Combinational with no register       ; 64                        ;
;     -- Register only                        ; 22                        ;
;     -- Combinational with a register        ; 147                       ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 77                        ;
;     -- 3 input functions                    ; 54                        ;
;     -- <=2 input functions                  ; 80                        ;
;     -- Register only                        ; 22                        ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 128                       ;
;     -- arithmetic mode                      ; 83                        ;
;                                             ;                           ;
; Total registers*                            ; 169 / 11,172 ( 2 % )      ;
;     -- Dedicated logic registers            ; 169 / 10,320 ( 2 % )      ;
;     -- I/O registers                        ; 0 / 852 ( 0 % )           ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 18 / 645 ( 3 % )          ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 5 / 180 ( 3 % )           ;
;     -- Clock pins                           ; 1 / 3 ( 33 % )            ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )             ;
;                                             ;                           ;
; Global signals                              ; 2                         ;
; M9Ks                                        ; 2 / 46 ( 4 % )            ;
; Total block memory bits                     ; 4,096 / 423,936 ( < 1 % ) ;
; Total block memory implementation bits      ; 18,432 / 423,936 ( 4 % )  ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )            ;
; PLLs                                        ; 0 / 2 ( 0 % )             ;
; Global clocks                               ; 2 / 10 ( 20 % )           ;
; JTAGs                                       ; 0 / 1 ( 0 % )             ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )             ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 0% / 0% / 0%              ;
; Peak interconnect usage (total/H/V)         ; 2% / 2% / 1%              ;
; Maximum fan-out                             ; 173                       ;
; Highest non-global fan-out                  ; 17                        ;
; Total fan-out                               ; 1290                      ;
; Average fan-out                             ; 3.03                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                        ;
+---------------------------------------------+---------------------+--------------------------------+
; Statistic                                   ; Top                 ; hard_block:auto_generated_inst ;
+---------------------------------------------+---------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                 ; Low                            ;
;                                             ;                     ;                                ;
; Total logic elements                        ; 233 / 10320 ( 2 % ) ; 0 / 10320 ( 0 % )              ;
;     -- Combinational with no register       ; 64                  ; 0                              ;
;     -- Register only                        ; 22                  ; 0                              ;
;     -- Combinational with a register        ; 147                 ; 0                              ;
;                                             ;                     ;                                ;
; Logic element usage by number of LUT inputs ;                     ;                                ;
;     -- 4 input functions                    ; 77                  ; 0                              ;
;     -- 3 input functions                    ; 54                  ; 0                              ;
;     -- <=2 input functions                  ; 80                  ; 0                              ;
;     -- Register only                        ; 22                  ; 0                              ;
;                                             ;                     ;                                ;
; Logic elements by mode                      ;                     ;                                ;
;     -- normal mode                          ; 128                 ; 0                              ;
;     -- arithmetic mode                      ; 83                  ; 0                              ;
;                                             ;                     ;                                ;
; Total registers                             ; 169                 ; 0                              ;
;     -- Dedicated logic registers            ; 169 / 10320 ( 2 % ) ; 0 / 10320 ( 0 % )              ;
;     -- I/O registers                        ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Total LABs:  partially or completely used   ; 18 / 645 ( 3 % )    ; 0 / 645 ( 0 % )                ;
;                                             ;                     ;                                ;
; Virtual pins                                ; 0                   ; 0                              ;
; I/O pins                                    ; 5                   ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )      ; 0 / 46 ( 0 % )                 ;
; Total memory bits                           ; 4096                ; 0                              ;
; Total RAM block bits                        ; 18432               ; 0                              ;
; M9K                                         ; 2 / 46 ( 4 % )      ; 0 / 46 ( 0 % )                 ;
; Clock control block                         ; 2 / 12 ( 16 % )     ; 0 / 12 ( 0 % )                 ;
;                                             ;                     ;                                ;
; Connections                                 ;                     ;                                ;
;     -- Input Connections                    ; 0                   ; 0                              ;
;     -- Registered Input Connections         ; 0                   ; 0                              ;
;     -- Output Connections                   ; 0                   ; 0                              ;
;     -- Registered Output Connections        ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Internal Connections                        ;                     ;                                ;
;     -- Total Connections                    ; 1289                ; 5                              ;
;     -- Registered Connections               ; 479                 ; 0                              ;
;                                             ;                     ;                                ;
; External Connections                        ;                     ;                                ;
;     -- Top                                  ; 0                   ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Partition Interface                         ;                     ;                                ;
;     -- Input Ports                          ; 3                   ; 0                              ;
;     -- Output Ports                         ; 2                   ; 0                              ;
;     -- Bidir Ports                          ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Registered Ports                            ;                     ;                                ;
;     -- Registered Input Ports               ; 0                   ; 0                              ;
;     -- Registered Output Ports              ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Port Connectivity                           ;                     ;                                ;
;     -- Input Ports driven by GND            ; 0                   ; 0                              ;
;     -- Output Ports driven by GND           ; 0                   ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                   ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                   ; 0                              ;
;     -- Input Ports with no Source           ; 0                   ; 0                              ;
;     -- Output Ports with no Source          ; 0                   ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                   ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                   ; 0                              ;
+---------------------------------------------+---------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                   ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; rst_n   ; M1    ; 2        ; 0            ; 11           ; 21           ; 143                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; rx      ; N5    ; 3        ; 7            ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; sys_clk ; M2    ; 2        ; 0            ; 11           ; 14           ; 173                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; busy_flag ; T4    ; 3        ; 5            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; tx        ; M7    ; 3        ; 9            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; J3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; H14      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; F16      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1        ; 4 / 17 ( 24 % ) ; 2.5V          ; --           ;
; 2        ; 2 / 19 ( 11 % ) ; 2.5V          ; --           ;
; 3        ; 3 / 26 ( 12 % ) ; 2.5V          ; --           ;
; 4        ; 0 / 27 ( 0 % )  ; 2.5V          ; --           ;
; 5        ; 0 / 25 ( 0 % )  ; 2.5V          ; --           ;
; 6        ; 1 / 14 ( 7 % )  ; 2.5V          ; --           ;
; 7        ; 0 / 26 ( 0 % )  ; 2.5V          ; --           ;
; 8        ; 0 / 26 ( 0 % )  ; 2.5V          ; --           ;
+----------+-----------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 194        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 200        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 196        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 192        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 188        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 183        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 177        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A10      ; 168        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 161        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 159        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 153        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 155        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 167        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 201        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 197        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 195        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 189        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 184        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 178        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B10      ; 169        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 162        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 160        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 156        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 141        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 179        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 172        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 163        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 149        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 147        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D5       ; 198        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 199        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 180        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 173        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 151        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 150        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 144        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 143        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 24         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E6       ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 174        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 158        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 157        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 127        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ; 185        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F7       ; 186        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 165        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 166        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F14      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 145        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G12      ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 19         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 18         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 28         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 27         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 21         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 20         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 29         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ; 117        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J12      ; 123        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J13      ; 124        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 122        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 33         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 32         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K9       ; 76         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K10      ; 87         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K11      ; 110        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K12      ; 105        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 119        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 118        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 35         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 65         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ; 77         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L10      ; 88         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L11      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L12      ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L13      ; 114        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 113        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 116        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 115        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 26         ; 2        ; rst_n                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M2       ; 25         ; 2        ; sys_clk                                                   ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 57         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 59         ; 3        ; tx                                                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M8       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M9       ; 78         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M10      ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M12      ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 55         ; 3        ; rx                                                        ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N6       ; 56         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 79         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 94         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N14      ; 106        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 112        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 111        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P9       ; 89         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 90         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 107        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 108        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 42         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 47         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R6       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R7       ; 66         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R9       ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 80         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 83         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 85         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 91         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 109        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T3       ; 48         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 54         ; 3        ; busy_flag                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T5       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T6       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T9       ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T10      ; 81         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 84         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 86         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 92         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 95         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                         ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                        ; Library Name ;
+----------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |FIFO_sum                                          ; 233 (0)     ; 169 (0)                   ; 0 (0)         ; 4096        ; 2    ; 0            ; 0       ; 0         ; 5    ; 0            ; 64 (0)       ; 22 (0)            ; 147 (0)          ; |FIFO_sum                                                                                                                                                                  ; work         ;
;    |FIFO_ctrl:FIFO_ctrl_inst|                      ; 152 (82)    ; 101 (49)                  ; 0 (0)         ; 4096        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 46 (28)      ; 8 (8)             ; 98 (46)          ; |FIFO_sum|FIFO_ctrl:FIFO_ctrl_inst                                                                                                                                         ; work         ;
;       |FIFO1:FIFO1_inst|                           ; 35 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 26 (0)           ; |FIFO_sum|FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst                                                                                                                        ; work         ;
;          |scfifo:scfifo_component|                 ; 35 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 26 (0)           ; |FIFO_sum|FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component                                                                                                ; work         ;
;             |scfifo_3321:auto_generated|           ; 35 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 26 (0)           ; |FIFO_sum|FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated                                                                     ; work         ;
;                |a_dpfifo_a921:dpfifo|              ; 35 (2)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (2)        ; 0 (0)             ; 26 (0)           ; |FIFO_sum|FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo                                                ; work         ;
;                   |a_fefifo_18e:fifo_state|        ; 17 (9)      ; 10 (2)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 10 (2)           ; |FIFO_sum|FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state                        ; work         ;
;                      |cntr_fo7:count_usedw|        ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |FIFO_sum|FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw   ; work         ;
;                   |cntr_3ob:rd_ptr_count|          ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |FIFO_sum|FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count                          ; work         ;
;                   |cntr_3ob:wr_ptr|                ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |FIFO_sum|FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr                                ; work         ;
;                   |dpram_4711:FIFOram|             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIFO_sum|FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram                             ; work         ;
;                      |altsyncram_q0k1:altsyncram1| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIFO_sum|FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1 ; work         ;
;       |FIFO2:FIFO2_inst|                           ; 35 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 26 (0)           ; |FIFO_sum|FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst                                                                                                                        ; work         ;
;          |scfifo:scfifo_component|                 ; 35 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 26 (0)           ; |FIFO_sum|FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component                                                                                                ; work         ;
;             |scfifo_3321:auto_generated|           ; 35 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 26 (0)           ; |FIFO_sum|FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated                                                                     ; work         ;
;                |a_dpfifo_a921:dpfifo|              ; 35 (2)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (2)        ; 0 (0)             ; 26 (0)           ; |FIFO_sum|FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo                                                ; work         ;
;                   |a_fefifo_18e:fifo_state|        ; 17 (9)      ; 10 (2)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 10 (2)           ; |FIFO_sum|FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state                        ; work         ;
;                      |cntr_fo7:count_usedw|        ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |FIFO_sum|FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw   ; work         ;
;                   |cntr_3ob:rd_ptr_count|          ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |FIFO_sum|FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count                          ; work         ;
;                   |cntr_3ob:wr_ptr|                ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |FIFO_sum|FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr                                ; work         ;
;                   |dpram_4711:FIFOram|             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIFO_sum|FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram                             ; work         ;
;                      |altsyncram_q0k1:altsyncram1| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIFO_sum|FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1 ; work         ;
;    |UART_RX:UART_RX_inst|                          ; 47 (47)     ; 39 (39)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 13 (13)           ; 26 (26)          ; |FIFO_sum|UART_RX:UART_RX_inst                                                                                                                                             ; work         ;
;    |UART_TX:UART_TX_inst|                          ; 39 (39)     ; 29 (29)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 1 (1)             ; 28 (28)          ; |FIFO_sum|UART_TX:UART_TX_inst                                                                                                                                             ; work         ;
+----------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                       ;
+-----------+----------+---------------+---------------+-----------------------+-----+------+
; Name      ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-----------+----------+---------------+---------------+-----------------------+-----+------+
; busy_flag ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; tx        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sys_clk   ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; rst_n     ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; rx        ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+-----------+----------+---------------+---------------+-----------------------+-----+------+


+--------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                           ;
+--------------------------------------------+-------------------+---------+
; Source Pin / Fanout                        ; Pad To Core Index ; Setting ;
+--------------------------------------------+-------------------+---------+
; sys_clk                                    ;                   ;         ;
; rst_n                                      ;                   ;         ;
; rx                                         ;                   ;         ;
;      - UART_RX:UART_RX_inst|re_reg1~feeder ; 0                 ; 6       ;
+--------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                          ; Location          ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; FIFO_ctrl:FIFO_ctrl_inst|Equal3~0                                                                                                             ; LCCOMB_X13_Y7_N24 ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|_~0 ; LCCOMB_X11_Y8_N10 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|valid_rreq                  ; LCCOMB_X11_Y8_N4  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|valid_wreq                  ; LCCOMB_X11_Y8_N8  ; 16      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|_~0 ; LCCOMB_X10_Y7_N4  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|valid_rreq                  ; LCCOMB_X11_Y7_N18 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|valid_wreq                  ; LCCOMB_X11_Y7_N28 ; 16      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; FIFO_ctrl:FIFO_ctrl_inst|always10~0                                                                                                           ; LCCOMB_X13_Y8_N2  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; FIFO_ctrl:FIFO_ctrl_inst|loop_begin~0                                                                                                         ; LCCOMB_X14_Y7_N16 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; UART_RX:UART_RX_inst|Equal2~0                                                                                                                 ; LCCOMB_X9_Y8_N0   ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; UART_RX:UART_RX_inst|always6~1                                                                                                                ; LCCOMB_X8_Y8_N8   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; UART_RX:UART_RX_inst|baud_cnt[7]~23                                                                                                           ; LCCOMB_X7_Y8_N30  ; 13      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; UART_RX:UART_RX_inst|work_flag                                                                                                                ; FF_X9_Y8_N11      ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; UART_TX:UART_TX_inst|bit_cnt[3]~1                                                                                                             ; LCCOMB_X6_Y7_N8   ; 17      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; UART_TX:UART_TX_inst|data_reg[0]~1                                                                                                            ; LCCOMB_X13_Y7_N16 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rst_n                                                                                                                                         ; PIN_M1            ; 127     ; Async. clear, Latch enable ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; sys_clk                                                                                                                                       ; PIN_M2            ; 171     ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                               ;
+---------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name    ; Location ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; rst_n   ; PIN_M1   ; 127     ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; sys_clk ; PIN_M2   ; 171     ; 24                                   ; Global Clock         ; GCLK4            ; --                        ;
+---------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                   ; Fan-Out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|valid_wreq                                                           ; 17      ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|valid_wreq                                                           ; 17      ;
; UART_TX:UART_TX_inst|bit_cnt[3]~1                                                                                                                                                      ; 17      ;
; rst_n~input                                                                                                                                                                            ; 16      ;
; UART_RX:UART_RX_inst|baud_cnt[7]~23                                                                                                                                                    ; 13      ;
; FIFO_ctrl:FIFO_ctrl_inst|fifo2_full                                                                                                                                                    ; 13      ;
; FIFO_ctrl:FIFO_ctrl_inst|fifo1_full                                                                                                                                                    ; 13      ;
; FIFO_ctrl:FIFO_ctrl_inst|Equal3~0                                                                                                                                                      ; 12      ;
; UART_TX:UART_TX_inst|start_flag                                                                                                                                                        ; 11      ;
; FIFO_ctrl:FIFO_ctrl_inst|rd_en1                                                                                                                                                        ; 10      ;
; FIFO_ctrl:FIFO_ctrl_inst|always10~0                                                                                                                                                    ; 10      ;
; UART_RX:UART_RX_inst|Equal2~0                                                                                                                                                          ; 9       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|valid_rreq                                                           ; 9       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|valid_rreq                                                           ; 9       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|_~0                                          ; 8       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|_~0                                          ; 8       ;
; UART_RX:UART_RX_inst|always6~1                                                                                                                                                         ; 8       ;
; UART_RX:UART_RX_inst|work_flag                                                                                                                                                         ; 8       ;
; UART_TX:UART_TX_inst|work_flag                                                                                                                                                         ; 8       ;
; FIFO_ctrl:FIFO_ctrl_inst|wr_en2                                                                                                                                                        ; 7       ;
; FIFO_ctrl:FIFO_ctrl_inst|wr_en1                                                                                                                                                        ; 7       ;
; UART_TX:UART_TX_inst|data_reg[0]~1                                                                                                                                                     ; 7       ;
; UART_RX:UART_RX_inst|data_out[7]                                                                                                                                                       ; 6       ;
; UART_RX:UART_RX_inst|data_out[6]                                                                                                                                                       ; 6       ;
; UART_RX:UART_RX_inst|data_out[5]                                                                                                                                                       ; 6       ;
; UART_RX:UART_RX_inst|data_out[4]                                                                                                                                                       ; 6       ;
; UART_RX:UART_RX_inst|data_out[3]                                                                                                                                                       ; 6       ;
; UART_RX:UART_RX_inst|data_out[2]                                                                                                                                                       ; 6       ;
; UART_RX:UART_RX_inst|data_out[1]                                                                                                                                                       ; 6       ;
; UART_RX:UART_RX_inst|data_out[0]                                                                                                                                                       ; 6       ;
; UART_TX:UART_TX_inst|bit_cnt[0]                                                                                                                                                        ; 6       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[7]~29                                                                                                                                                 ; 5       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[6]~25                                                                                                                                                 ; 5       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[5]~21                                                                                                                                                 ; 5       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[4]~17                                                                                                                                                 ; 5       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[3]~13                                                                                                                                                 ; 5       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[2]~9                                                                                                                                                  ; 5       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[1]~5                                                                                                                                                  ; 5       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[0]~1                                                                                                                                                  ; 5       ;
; UART_TX:UART_TX_inst|Equal2~3                                                                                                                                                          ; 5       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|b_non_empty                                  ; 4       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|b_full                                       ; 4       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|b_non_empty                                  ; 4       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|b_full                                       ; 4       ;
; FIFO_ctrl:FIFO_ctrl_inst|fifo2_cnt[1]                                                                                                                                                  ; 4       ;
; FIFO_ctrl:FIFO_ctrl_inst|fifo2_cnt[0]                                                                                                                                                  ; 4       ;
; FIFO_ctrl:FIFO_ctrl_inst|fifo2_cnt[2]                                                                                                                                                  ; 4       ;
; FIFO_ctrl:FIFO_ctrl_inst|fifo1_cnt[1]                                                                                                                                                  ; 4       ;
; FIFO_ctrl:FIFO_ctrl_inst|fifo1_cnt[0]                                                                                                                                                  ; 4       ;
; FIFO_ctrl:FIFO_ctrl_inst|fifo1_cnt[2]                                                                                                                                                  ; 4       ;
; FIFO_ctrl:FIFO_ctrl_inst|sum_cnt[0]                                                                                                                                                    ; 4       ;
; FIFO_ctrl:FIFO_ctrl_inst|sum_cnt[1]                                                                                                                                                    ; 4       ;
; UART_TX:UART_TX_inst|bit_cnt[1]                                                                                                                                                        ; 4       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0]      ; 3       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1]      ; 3       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2]      ; 3       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3]      ; 3       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4]      ; 3       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]      ; 3       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]      ; 3       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]      ; 3       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0]      ; 3       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1]      ; 3       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2]      ; 3       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3]      ; 3       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4]      ; 3       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]      ; 3       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]      ; 3       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]      ; 3       ;
; FIFO_ctrl:FIFO_ctrl_inst|valid_rise                                                                                                                                                    ; 3       ;
; FIFO_ctrl:FIFO_ctrl_inst|sum_cnt[2]                                                                                                                                                    ; 3       ;
; UART_TX:UART_TX_inst|bit_cnt[2]                                                                                                                                                        ; 3       ;
; UART_TX:UART_TX_inst|bit_cnt[3]                                                                                                                                                        ; 3       ;
; UART_RX:UART_RX_inst|baud_cnt[8]                                                                                                                                                       ; 3       ;
; UART_RX:UART_RX_inst|baud_cnt[6]                                                                                                                                                       ; 3       ;
; UART_RX:UART_RX_inst|baud_cnt[5]                                                                                                                                                       ; 3       ;
; UART_RX:UART_RX_inst|baud_cnt[1]                                                                                                                                                       ; 3       ;
; UART_RX:UART_RX_inst|baud_cnt[3]                                                                                                                                                       ; 3       ;
; UART_RX:UART_RX_inst|baud_cnt[0]                                                                                                                                                       ; 3       ;
; UART_RX:UART_RX_inst|bit_cnt[2]                                                                                                                                                        ; 3       ;
; UART_RX:UART_RX_inst|bit_cnt[1]                                                                                                                                                        ; 3       ;
; UART_RX:UART_RX_inst|bit_cnt[3]                                                                                                                                                        ; 3       ;
; UART_RX:UART_RX_inst|bit_cnt[0]                                                                                                                                                        ; 3       ;
; UART_RX:UART_RX_inst|data_reg[7]                                                                                                                                                       ; 2       ;
; UART_RX:UART_RX_inst|data_reg[6]                                                                                                                                                       ; 2       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_reg3[7]                                                                                                                                                   ; 2       ;
; UART_RX:UART_RX_inst|data_reg[5]                                                                                                                                                       ; 2       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_reg3[6]                                                                                                                                                   ; 2       ;
; UART_RX:UART_RX_inst|data_reg[4]                                                                                                                                                       ; 2       ;
; UART_TX:UART_TX_inst|data_reg[7]                                                                                                                                                       ; 2       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_reg3[5]                                                                                                                                                   ; 2       ;
; UART_RX:UART_RX_inst|data_reg[3]                                                                                                                                                       ; 2       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_reg3[4]                                                                                                                                                   ; 2       ;
; UART_RX:UART_RX_inst|Equal1~1                                                                                                                                                          ; 2       ;
; UART_RX:UART_RX_inst|data_reg[2]                                                                                                                                                       ; 2       ;
; UART_RX:UART_RX_inst|re_reg2                                                                                                                                                           ; 2       ;
; UART_RX:UART_RX_inst|re_reg3                                                                                                                                                           ; 2       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_reg3[3]                                                                                                                                                   ; 2       ;
; UART_RX:UART_RX_inst|read_flag                                                                                                                                                         ; 2       ;
; UART_RX:UART_RX_inst|data_reg[1]                                                                                                                                                       ; 2       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_reg3[2]                                                                                                                                                   ; 2       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                             ; 2       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                             ; 2       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                             ; 2       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                             ; 2       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                             ; 2       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                             ; 2       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                             ; 2       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                             ; 2       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                   ; 2       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                   ; 2       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                                   ; 2       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                                   ; 2       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                                   ; 2       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                                   ; 2       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                                   ; 2       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                                   ; 2       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                             ; 2       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                             ; 2       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                             ; 2       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                             ; 2       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                             ; 2       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                             ; 2       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                             ; 2       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                             ; 2       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                   ; 2       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                   ; 2       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                                   ; 2       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                                   ; 2       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                                   ; 2       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                                   ; 2       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                                   ; 2       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                                   ; 2       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_reg3[1]                                                                                                                                                   ; 2       ;
; FIFO_ctrl:FIFO_ctrl_inst|loop_begin~0                                                                                                                                                  ; 2       ;
; FIFO_ctrl:FIFO_ctrl_inst|valid_reg1                                                                                                                                                    ; 2       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_reg3[0]                                                                                                                                                   ; 2       ;
; UART_TX:UART_TX_inst|tx~0                                                                                                                                                              ; 2       ;
; UART_TX:UART_TX_inst|tx                                                                                                                                                                ; 2       ;
; UART_RX:UART_RX_inst|baud_cnt[12]                                                                                                                                                      ; 2       ;
; UART_RX:UART_RX_inst|baud_cnt[11]                                                                                                                                                      ; 2       ;
; UART_RX:UART_RX_inst|baud_cnt[10]                                                                                                                                                      ; 2       ;
; UART_RX:UART_RX_inst|baud_cnt[9]                                                                                                                                                       ; 2       ;
; UART_RX:UART_RX_inst|baud_cnt[2]                                                                                                                                                       ; 2       ;
; UART_RX:UART_RX_inst|baud_cnt[7]                                                                                                                                                       ; 2       ;
; UART_RX:UART_RX_inst|baud_cnt[4]                                                                                                                                                       ; 2       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[1]                                                                                                                                                   ; 2       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[2]                                                                                                                                                   ; 2       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[3]                                                                                                                                                   ; 2       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[4]                                                                                                                                                   ; 2       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[5]                                                                                                                                                   ; 2       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[6]                                                                                                                                                   ; 2       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[7]                                                                                                                                                   ; 2       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[0]                                                                                                                                                   ; 2       ;
; UART_TX:UART_TX_inst|baud_cnt[8]                                                                                                                                                       ; 2       ;
; UART_TX:UART_TX_inst|baud_cnt[11]                                                                                                                                                      ; 2       ;
; UART_TX:UART_TX_inst|baud_cnt[10]                                                                                                                                                      ; 2       ;
; UART_TX:UART_TX_inst|baud_cnt[9]                                                                                                                                                       ; 2       ;
; UART_TX:UART_TX_inst|baud_cnt[12]                                                                                                                                                      ; 2       ;
; UART_TX:UART_TX_inst|baud_cnt[7]                                                                                                                                                       ; 2       ;
; UART_TX:UART_TX_inst|baud_cnt[5]                                                                                                                                                       ; 2       ;
; UART_TX:UART_TX_inst|baud_cnt[4]                                                                                                                                                       ; 2       ;
; UART_TX:UART_TX_inst|baud_cnt[6]                                                                                                                                                       ; 2       ;
; UART_TX:UART_TX_inst|baud_cnt[1]                                                                                                                                                       ; 2       ;
; UART_TX:UART_TX_inst|baud_cnt[3]                                                                                                                                                       ; 2       ;
; UART_TX:UART_TX_inst|baud_cnt[2]                                                                                                                                                       ; 2       ;
; UART_TX:UART_TX_inst|baud_cnt[0]                                                                                                                                                       ; 2       ;
; rx~input                                                                                                                                                                               ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|rd_en1~0                                                                                                                                                      ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[7]~15                                                                                                                                                 ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[7]~31                                                                                                                                                 ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[7]~14                                                                                                                                                 ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[7]~_emulated                                                                                                                                          ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[7]~30                                                                                                                                                 ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[7]~_emulated                                                                                                                                          ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[6]~13                                                                                                                                                 ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[6]~27                                                                                                                                                 ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[6]~12                                                                                                                                                 ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[6]~_emulated                                                                                                                                          ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[6]~26                                                                                                                                                 ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[6]~_emulated                                                                                                                                          ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[5]~11                                                                                                                                                 ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[5]~23                                                                                                                                                 ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[5]~10                                                                                                                                                 ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[5]~_emulated                                                                                                                                          ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[5]~22                                                                                                                                                 ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[5]~_emulated                                                                                                                                          ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[4]~9                                                                                                                                                  ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[4]~19                                                                                                                                                 ; 1       ;
; UART_TX:UART_TX_inst|data_reg~8                                                                                                                                                        ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[4]~8                                                                                                                                                  ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[4]~_emulated                                                                                                                                          ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[4]~18                                                                                                                                                 ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[4]~_emulated                                                                                                                                          ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[3]~7                                                                                                                                                  ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[3]~15                                                                                                                                                 ; 1       ;
; UART_TX:UART_TX_inst|data_reg~7                                                                                                                                                        ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[3]~6                                                                                                                                                  ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[3]~_emulated                                                                                                                                          ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[3]~14                                                                                                                                                 ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[3]~_emulated                                                                                                                                          ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[2]~5                                                                                                                                                  ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[2]~11                                                                                                                                                 ; 1       ;
; UART_RX:UART_RX_inst|Equal0~1                                                                                                                                                          ; 1       ;
; UART_RX:UART_RX_inst|Equal0~0                                                                                                                                                          ; 1       ;
; UART_RX:UART_RX_inst|re_reg1                                                                                                                                                           ; 1       ;
; UART_TX:UART_TX_inst|data_reg~6                                                                                                                                                        ; 1       ;
; UART_TX:UART_TX_inst|data_reg[6]                                                                                                                                                       ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[2]~4                                                                                                                                                  ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[2]~_emulated                                                                                                                                          ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[2]~10                                                                                                                                                 ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[2]~_emulated                                                                                                                                          ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[1]~3                                                                                                                                                  ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[1]~7                                                                                                                                                  ; 1       ;
; UART_RX:UART_RX_inst|Equal1~3                                                                                                                                                          ; 1       ;
; UART_RX:UART_RX_inst|Equal1~2                                                                                                                                                          ; 1       ;
; UART_RX:UART_RX_inst|Equal1~0                                                                                                                                                          ; 1       ;
; UART_RX:UART_RX_inst|always1~0                                                                                                                                                         ; 1       ;
; UART_TX:UART_TX_inst|data_reg~5                                                                                                                                                        ; 1       ;
; UART_TX:UART_TX_inst|data_reg[5]                                                                                                                                                       ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[1]~2                                                                                                                                                  ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[1]~_emulated                                                                                                                                          ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[1]~6                                                                                                                                                  ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[1]~_emulated                                                                                                                                          ; 1       ;
; UART_RX:UART_RX_inst|always6~0                                                                                                                                                         ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[0]~1                                                                                                                                                  ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|b_non_empty~3                                ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|b_non_empty~2                                ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|b_non_empty~1                                ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|b_non_empty~0                                ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|b_full~3                                     ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|b_full~2                                     ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|b_full~1                                     ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|b_full~0                                     ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[0]~3                                                                                                                                                  ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|b_non_empty~3                                ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|b_non_empty~2                                ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|b_non_empty~1                                ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|b_non_empty~0                                ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|b_full~3                                     ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|b_full~2                                     ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|b_full~1                                     ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|b_full~0                                     ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|wr_en2~0                                                                                                                                                      ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|wr_en1~0                                                                                                                                                      ; 1       ;
; UART_RX:UART_RX_inst|work_flag~0                                                                                                                                                       ; 1       ;
; UART_RX:UART_RX_inst|start_flag                                                                                                                                                        ; 1       ;
; UART_TX:UART_TX_inst|data_reg~4                                                                                                                                                        ; 1       ;
; UART_TX:UART_TX_inst|data_reg[4]                                                                                                                                                       ; 1       ;
; UART_RX:UART_RX_inst|data_reg[0]                                                                                                                                                       ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[0]~0                                                                                                                                                  ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[0]~_emulated                                                                                                                                          ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[0]~2                                                                                                                                                  ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[0]~_emulated                                                                                                                                          ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|fifo2_cnt[1]~2                                                                                                                                                ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|fifo2_cnt[0]~1                                                                                                                                                ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|fifo2_cnt[2]~0                                                                                                                                                ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|fifo1_cnt[1]~2                                                                                                                                                ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|fifo1_cnt[0]~1                                                                                                                                                ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|fifo1_cnt[2]~0                                                                                                                                                ; 1       ;
; UART_TX:UART_TX_inst|data_reg~3                                                                                                                                                        ; 1       ;
; UART_TX:UART_TX_inst|data_reg[3]                                                                                                                                                       ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|fifo2_full~0                                                                                                                                                  ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|fifo1_full~0                                                                                                                                                  ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|always1~0                                                                                                                                                     ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|valid_reg2                                                                                                                                                    ; 1       ;
; UART_TX:UART_TX_inst|data_reg~2                                                                                                                                                        ; 1       ;
; UART_TX:UART_TX_inst|data_reg[2]                                                                                                                                                       ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|sum_cnt[0]~2                                                                                                                                                  ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|sum_cnt[1]~1                                                                                                                                                  ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|sum_cnt[2]~0                                                                                                                                                  ; 1       ;
; UART_TX:UART_TX_inst|data_reg~0                                                                                                                                                        ; 1       ;
; UART_TX:UART_TX_inst|data_reg[1]                                                                                                                                                       ; 1       ;
; UART_TX:UART_TX_inst|bit_cnt~4                                                                                                                                                         ; 1       ;
; UART_TX:UART_TX_inst|bit_cnt~3                                                                                                                                                         ; 1       ;
; UART_TX:UART_TX_inst|bit_cnt~2                                                                                                                                                         ; 1       ;
; UART_TX:UART_TX_inst|Add1~0                                                                                                                                                            ; 1       ;
; UART_TX:UART_TX_inst|bit_cnt~0                                                                                                                                                         ; 1       ;
; UART_TX:UART_TX_inst|always1~0                                                                                                                                                         ; 1       ;
; UART_TX:UART_TX_inst|en_reg                                                                                                                                                            ; 1       ;
; UART_TX:UART_TX_inst|tx~2                                                                                                                                                              ; 1       ;
; UART_TX:UART_TX_inst|always6~0                                                                                                                                                         ; 1       ;
; UART_TX:UART_TX_inst|data_reg[0]                                                                                                                                                       ; 1       ;
; UART_TX:UART_TX_inst|tx~1                                                                                                                                                              ; 1       ;
; UART_TX:UART_TX_inst|Equal2~2                                                                                                                                                          ; 1       ;
; UART_TX:UART_TX_inst|Equal2~1                                                                                                                                                          ; 1       ;
; UART_TX:UART_TX_inst|Equal2~0                                                                                                                                                          ; 1       ;
; UART_TX:UART_TX_inst|work_flag~0                                                                                                                                                       ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|tx_data[7]~22                                                                                                                                                 ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|Add3~14                                                                                                                                                       ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|tx_data[7]                                                                                                                                                    ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|tx_data[6]~21                                                                                                                                                 ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|tx_data[6]~20                                                                                                                                                 ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|Add3~13                                                                                                                                                       ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|Add3~12                                                                                                                                                       ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|tx_data[6]                                                                                                                                                    ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|tx_data[5]~19                                                                                                                                                 ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|tx_data[5]~18                                                                                                                                                 ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|Add3~11                                                                                                                                                       ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|Add3~10                                                                                                                                                       ; 1       ;
; UART_RX:UART_RX_inst|baud_cnt[12]~38                                                                                                                                                   ; 1       ;
; UART_RX:UART_RX_inst|baud_cnt[11]~37                                                                                                                                                   ; 1       ;
; UART_RX:UART_RX_inst|baud_cnt[11]~36                                                                                                                                                   ; 1       ;
; UART_RX:UART_RX_inst|baud_cnt[10]~35                                                                                                                                                   ; 1       ;
; UART_RX:UART_RX_inst|baud_cnt[10]~34                                                                                                                                                   ; 1       ;
; UART_RX:UART_RX_inst|baud_cnt[9]~33                                                                                                                                                    ; 1       ;
; UART_RX:UART_RX_inst|baud_cnt[9]~32                                                                                                                                                    ; 1       ;
; UART_RX:UART_RX_inst|baud_cnt[8]~31                                                                                                                                                    ; 1       ;
; UART_RX:UART_RX_inst|baud_cnt[8]~30                                                                                                                                                    ; 1       ;
; UART_RX:UART_RX_inst|baud_cnt[7]~29                                                                                                                                                    ; 1       ;
; UART_RX:UART_RX_inst|baud_cnt[7]~28                                                                                                                                                    ; 1       ;
; UART_RX:UART_RX_inst|baud_cnt[6]~27                                                                                                                                                    ; 1       ;
; UART_RX:UART_RX_inst|baud_cnt[6]~26                                                                                                                                                    ; 1       ;
; UART_RX:UART_RX_inst|baud_cnt[5]~25                                                                                                                                                    ; 1       ;
; UART_RX:UART_RX_inst|baud_cnt[5]~24                                                                                                                                                    ; 1       ;
; UART_RX:UART_RX_inst|baud_cnt[4]~22                                                                                                                                                    ; 1       ;
; UART_RX:UART_RX_inst|baud_cnt[4]~21                                                                                                                                                    ; 1       ;
; UART_RX:UART_RX_inst|baud_cnt[3]~20                                                                                                                                                    ; 1       ;
; UART_RX:UART_RX_inst|baud_cnt[3]~19                                                                                                                                                    ; 1       ;
; UART_RX:UART_RX_inst|baud_cnt[2]~18                                                                                                                                                    ; 1       ;
; UART_RX:UART_RX_inst|baud_cnt[2]~17                                                                                                                                                    ; 1       ;
; UART_RX:UART_RX_inst|baud_cnt[1]~16                                                                                                                                                    ; 1       ;
; UART_RX:UART_RX_inst|baud_cnt[1]~15                                                                                                                                                    ; 1       ;
; UART_RX:UART_RX_inst|baud_cnt[0]~14                                                                                                                                                    ; 1       ;
; UART_RX:UART_RX_inst|baud_cnt[0]~13                                                                                                                                                    ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|tx_data[5]                                                                                                                                                    ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|tx_data[4]~17                                                                                                                                                 ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|tx_data[4]~16                                                                                                                                                 ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|Add3~9                                                                                                                                                        ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|Add3~8                                                                                                                                                        ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_comb_bita7      ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_comb_bita6~COUT ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_comb_bita6      ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_comb_bita5~COUT ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_comb_bita5      ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_comb_bita4~COUT ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_comb_bita4      ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_comb_bita3~COUT ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_comb_bita3      ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_comb_bita2~COUT ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_comb_bita2      ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_comb_bita1~COUT ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_comb_bita1      ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_comb_bita0~COUT ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_comb_bita0      ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_comb_bita7      ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_comb_bita6~COUT ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_comb_bita6      ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_comb_bita5~COUT ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_comb_bita5      ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_comb_bita4~COUT ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_comb_bita4      ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_comb_bita3~COUT ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_comb_bita3      ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_comb_bita2~COUT ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_comb_bita2      ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_comb_bita1~COUT ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_comb_bita1      ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_comb_bita0~COUT ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_comb_bita0      ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|tx_data[4]                                                                                                                                                    ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|tx_data[3]~15                                                                                                                                                 ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|tx_data[3]~14                                                                                                                                                 ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|Add3~7                                                                                                                                                        ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|Add3~6                                                                                                                                                        ; 1       ;
; UART_RX:UART_RX_inst|bit_cnt[3]~10                                                                                                                                                     ; 1       ;
; UART_RX:UART_RX_inst|bit_cnt[2]~9                                                                                                                                                      ; 1       ;
; UART_RX:UART_RX_inst|bit_cnt[2]~8                                                                                                                                                      ; 1       ;
; UART_RX:UART_RX_inst|bit_cnt[1]~7                                                                                                                                                      ; 1       ;
; UART_RX:UART_RX_inst|bit_cnt[1]~6                                                                                                                                                      ; 1       ;
; UART_RX:UART_RX_inst|bit_cnt[0]~5                                                                                                                                                      ; 1       ;
; UART_RX:UART_RX_inst|bit_cnt[0]~4                                                                                                                                                      ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_comb_bita7                             ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_comb_bita6~COUT                        ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_comb_bita6                             ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_comb_bita5~COUT                        ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_comb_bita5                             ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_comb_bita4~COUT                        ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_comb_bita4                             ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_comb_bita3~COUT                        ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_comb_bita3                             ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_comb_bita2~COUT                        ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_comb_bita2                             ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_comb_bita1~COUT                        ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_comb_bita1                             ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_comb_bita0~COUT                        ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_comb_bita0                             ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_comb_bita7                                   ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_comb_bita6~COUT                              ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_comb_bita6                                   ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_comb_bita5~COUT                              ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_comb_bita5                                   ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_comb_bita4~COUT                              ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_comb_bita4                                   ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_comb_bita3~COUT                              ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_comb_bita3                                   ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_comb_bita2~COUT                              ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_comb_bita2                                   ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_comb_bita1~COUT                              ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_comb_bita1                                   ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_comb_bita0~COUT                              ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_comb_bita0                                   ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_comb_bita7                             ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_comb_bita6~COUT                        ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_comb_bita6                             ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_comb_bita5~COUT                        ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_comb_bita5                             ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_comb_bita4~COUT                        ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_comb_bita4                             ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_comb_bita3~COUT                        ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_comb_bita3                             ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_comb_bita2~COUT                        ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_comb_bita2                             ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_comb_bita1~COUT                        ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_comb_bita1                             ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_comb_bita0~COUT                        ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_comb_bita0                             ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_comb_bita7                                   ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_comb_bita6~COUT                              ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_comb_bita6                                   ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_comb_bita5~COUT                              ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_comb_bita5                                   ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_comb_bita4~COUT                              ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_comb_bita4                                   ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_comb_bita3~COUT                              ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_comb_bita3                                   ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_comb_bita2~COUT                              ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_comb_bita2                                   ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_comb_bita1~COUT                              ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_comb_bita1                                   ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_comb_bita0~COUT                              ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_comb_bita0                                   ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|tx_data[3]                                                                                                                                                    ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|tx_data[2]~13                                                                                                                                                 ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|tx_data[2]~12                                                                                                                                                 ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|Add3~5                                                                                                                                                        ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|Add3~4                                                                                                                                                        ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|tx_data[2]                                                                                                                                                    ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|tx_data[1]~11                                                                                                                                                 ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|tx_data[1]~10                                                                                                                                                 ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|Add3~3                                                                                                                                                        ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|Add3~2                                                                                                                                                        ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[1]                                                                                                                                                   ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[2]                                                                                                                                                   ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[3]                                                                                                                                                   ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[4]                                                                                                                                                   ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[5]                                                                                                                                                   ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[6]                                                                                                                                                   ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[7]                                                                                                                                                   ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[0]                                                                                                                                                   ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|tx_data[1]                                                                                                                                                    ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|tx_data[0]~9                                                                                                                                                  ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|tx_data[0]~8                                                                                                                                                  ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|Add3~1                                                                                                                                                        ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|Add3~0                                                                                                                                                        ; 1       ;
; FIFO_ctrl:FIFO_ctrl_inst|tx_data[0]                                                                                                                                                    ; 1       ;
; UART_TX:UART_TX_inst|baud_cnt[12]~37                                                                                                                                                   ; 1       ;
; UART_TX:UART_TX_inst|baud_cnt[11]~36                                                                                                                                                   ; 1       ;
; UART_TX:UART_TX_inst|baud_cnt[11]~35                                                                                                                                                   ; 1       ;
; UART_TX:UART_TX_inst|baud_cnt[10]~34                                                                                                                                                   ; 1       ;
; UART_TX:UART_TX_inst|baud_cnt[10]~33                                                                                                                                                   ; 1       ;
; UART_TX:UART_TX_inst|baud_cnt[9]~32                                                                                                                                                    ; 1       ;
; UART_TX:UART_TX_inst|baud_cnt[9]~31                                                                                                                                                    ; 1       ;
; UART_TX:UART_TX_inst|baud_cnt[8]~30                                                                                                                                                    ; 1       ;
; UART_TX:UART_TX_inst|baud_cnt[8]~29                                                                                                                                                    ; 1       ;
; UART_TX:UART_TX_inst|baud_cnt[7]~28                                                                                                                                                    ; 1       ;
; UART_TX:UART_TX_inst|baud_cnt[7]~27                                                                                                                                                    ; 1       ;
; UART_TX:UART_TX_inst|baud_cnt[6]~26                                                                                                                                                    ; 1       ;
; UART_TX:UART_TX_inst|baud_cnt[6]~25                                                                                                                                                    ; 1       ;
; UART_TX:UART_TX_inst|baud_cnt[5]~24                                                                                                                                                    ; 1       ;
; UART_TX:UART_TX_inst|baud_cnt[5]~23                                                                                                                                                    ; 1       ;
; UART_TX:UART_TX_inst|baud_cnt[4]~22                                                                                                                                                    ; 1       ;
; UART_TX:UART_TX_inst|baud_cnt[4]~21                                                                                                                                                    ; 1       ;
; UART_TX:UART_TX_inst|baud_cnt[3]~20                                                                                                                                                    ; 1       ;
; UART_TX:UART_TX_inst|baud_cnt[3]~19                                                                                                                                                    ; 1       ;
; UART_TX:UART_TX_inst|baud_cnt[2]~18                                                                                                                                                    ; 1       ;
; UART_TX:UART_TX_inst|baud_cnt[2]~17                                                                                                                                                    ; 1       ;
; UART_TX:UART_TX_inst|baud_cnt[1]~16                                                                                                                                                    ; 1       ;
; UART_TX:UART_TX_inst|baud_cnt[1]~15                                                                                                                                                    ; 1       ;
; UART_TX:UART_TX_inst|baud_cnt[0]~14                                                                                                                                                    ; 1       ;
; UART_TX:UART_TX_inst|baud_cnt[0]~13                                                                                                                                                    ; 1       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+---------------+----------------------+-----------------+-----------------+---------------+
; Name                                                                                                                                                                        ; Type ; Mode             ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location      ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+---------------+----------------------+-----------------+-----------------+---------------+
; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 2048 ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1    ; None ; M9K_X15_Y8_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 2048 ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1    ; None ; M9K_X15_Y7_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+---------------+----------------------+-----------------+-----------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 243 / 32,401 ( < 1 % ) ;
; C16 interconnects     ; 2 / 1,326 ( < 1 % )    ;
; C4 interconnects      ; 68 / 21,816 ( < 1 % )  ;
; Direct links          ; 73 / 32,401 ( < 1 % )  ;
; Global clocks         ; 2 / 10 ( 20 % )        ;
; Local interconnects   ; 180 / 10,320 ( 2 % )   ;
; R24 interconnects     ; 2 / 1,289 ( < 1 % )    ;
; R4 interconnects      ; 162 / 28,186 ( < 1 % ) ;
+-----------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 12.94) ; Number of LABs  (Total = 18) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 0                            ;
; 2                                           ; 0                            ;
; 3                                           ; 0                            ;
; 4                                           ; 1                            ;
; 5                                           ; 0                            ;
; 6                                           ; 0                            ;
; 7                                           ; 0                            ;
; 8                                           ; 1                            ;
; 9                                           ; 2                            ;
; 10                                          ; 0                            ;
; 11                                          ; 1                            ;
; 12                                          ; 1                            ;
; 13                                          ; 3                            ;
; 14                                          ; 1                            ;
; 15                                          ; 1                            ;
; 16                                          ; 7                            ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 2.17) ; Number of LABs  (Total = 18) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 14                           ;
; 1 Clock                            ; 17                           ;
; 1 Clock enable                     ; 5                            ;
; 1 Sync. clear                      ; 1                            ;
; 2 Clock enables                    ; 2                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 22.33) ; Number of LABs  (Total = 18) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 0                            ;
; 3                                            ; 0                            ;
; 4                                            ; 1                            ;
; 5                                            ; 0                            ;
; 6                                            ; 0                            ;
; 7                                            ; 0                            ;
; 8                                            ; 0                            ;
; 9                                            ; 0                            ;
; 10                                           ; 0                            ;
; 11                                           ; 0                            ;
; 12                                           ; 0                            ;
; 13                                           ; 0                            ;
; 14                                           ; 0                            ;
; 15                                           ; 0                            ;
; 16                                           ; 1                            ;
; 17                                           ; 0                            ;
; 18                                           ; 3                            ;
; 19                                           ; 0                            ;
; 20                                           ; 1                            ;
; 21                                           ; 0                            ;
; 22                                           ; 1                            ;
; 23                                           ; 2                            ;
; 24                                           ; 2                            ;
; 25                                           ; 2                            ;
; 26                                           ; 1                            ;
; 27                                           ; 1                            ;
; 28                                           ; 0                            ;
; 29                                           ; 2                            ;
; 30                                           ; 0                            ;
; 31                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 7.44) ; Number of LABs  (Total = 18) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 0                            ;
; 2                                               ; 2                            ;
; 3                                               ; 1                            ;
; 4                                               ; 1                            ;
; 5                                               ; 2                            ;
; 6                                               ; 1                            ;
; 7                                               ; 1                            ;
; 8                                               ; 1                            ;
; 9                                               ; 4                            ;
; 10                                              ; 2                            ;
; 11                                              ; 0                            ;
; 12                                              ; 3                            ;
+-------------------------------------------------+------------------------------+


+----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                        ;
+---------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 9.44) ; Number of LABs  (Total = 18) ;
+---------------------------------------------+------------------------------+
; 0                                           ; 0                            ;
; 1                                           ; 0                            ;
; 2                                           ; 1                            ;
; 3                                           ; 1                            ;
; 4                                           ; 2                            ;
; 5                                           ; 3                            ;
; 6                                           ; 0                            ;
; 7                                           ; 0                            ;
; 8                                           ; 1                            ;
; 9                                           ; 1                            ;
; 10                                          ; 3                            ;
; 11                                          ; 0                            ;
; 12                                          ; 2                            ;
; 13                                          ; 1                            ;
; 14                                          ; 0                            ;
; 15                                          ; 2                            ;
; 16                                          ; 0                            ;
; 17                                          ; 0                            ;
; 18                                          ; 0                            ;
; 19                                          ; 0                            ;
; 20                                          ; 0                            ;
; 21                                          ; 0                            ;
; 22                                          ; 0                            ;
; 23                                          ; 0                            ;
; 24                                          ; 0                            ;
; 25                                          ; 0                            ;
; 26                                          ; 0                            ;
; 27                                          ; 0                            ;
; 28                                          ; 1                            ;
+---------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 4            ; 0            ; 4            ; 0            ; 0            ; 5         ; 4            ; 0            ; 5         ; 5         ; 0            ; 2            ; 0            ; 0            ; 3            ; 0            ; 2            ; 3            ; 0            ; 0            ; 0            ; 2            ; 0            ; 0            ; 0            ; 0            ; 0            ; 5         ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 1            ; 5            ; 1            ; 5            ; 5            ; 0         ; 1            ; 5            ; 0         ; 0         ; 5            ; 3            ; 5            ; 5            ; 2            ; 5            ; 3            ; 2            ; 5            ; 5            ; 5            ; 3            ; 5            ; 5            ; 5            ; 5            ; 5            ; 0         ; 5            ; 5            ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; busy_flag          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; tx                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sys_clk            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rst_n              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rx                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+--------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                ;
+-------------------+----------------------+-------------------+
; Source Clock(s)   ; Destination Clock(s) ; Delay Added in ns ;
+-------------------+----------------------+-------------------+
; I/O               ; sys_clk              ; 4.1               ;
; sys_clk,rst_n,I/O ; sys_clk              ; 3.5               ;
+-------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                       ;
+-----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                               ; Destination Register                                                                                                                                                                            ; Delay Added in ns ;
+-----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; rst_n                                         ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a7~porta_datain_reg0 ; 0.907             ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[7]~_emulated ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a7~porta_datain_reg0 ; 0.428             ;
; UART_RX:UART_RX_inst|data_out[7]              ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a7~porta_datain_reg0 ; 0.428             ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[5]~_emulated ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a5~porta_datain_reg0 ; 0.428             ;
; UART_RX:UART_RX_inst|data_out[5]              ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a5~porta_datain_reg0 ; 0.428             ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[3]~_emulated ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a3~porta_datain_reg0 ; 0.428             ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[7]~29        ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a7~porta_datain_reg0 ; 0.428             ;
; UART_RX:UART_RX_inst|data_out[3]              ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a3~porta_datain_reg0 ; 0.428             ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[5]~21        ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a5~porta_datain_reg0 ; 0.428             ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[3]~13        ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a3~porta_datain_reg0 ; 0.428             ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[7]~_emulated ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a7~porta_datain_reg0 ; 0.252             ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[5]~_emulated ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a5~porta_datain_reg0 ; 0.252             ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[3]~_emulated ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a3~porta_datain_reg0 ; 0.252             ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[0]~1         ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0 ; 0.235             ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[2]~_emulated ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a2~porta_datain_reg0 ; 0.235             ;
; UART_RX:UART_RX_inst|data_out[2]              ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a2~porta_datain_reg0 ; 0.235             ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[1]~_emulated ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a1~porta_datain_reg0 ; 0.235             ;
; UART_RX:UART_RX_inst|data_out[1]              ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a1~porta_datain_reg0 ; 0.235             ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[0]~_emulated ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0 ; 0.235             ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[2]~9         ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a2~porta_datain_reg0 ; 0.235             ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[1]~5         ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a1~porta_datain_reg0 ; 0.235             ;
; UART_RX:UART_RX_inst|data_out[0]              ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0 ; 0.235             ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[6]~_emulated ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a6~porta_datain_reg0 ; 0.233             ;
; UART_RX:UART_RX_inst|data_out[6]              ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a6~porta_datain_reg0 ; 0.233             ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[4]~_emulated ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a4~porta_datain_reg0 ; 0.233             ;
; UART_RX:UART_RX_inst|data_out[4]              ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a4~porta_datain_reg0 ; 0.233             ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[6]~25        ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a6~porta_datain_reg0 ; 0.233             ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[4]~17        ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a4~porta_datain_reg0 ; 0.233             ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[4]~_emulated ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a4~porta_datain_reg0 ; 0.231             ;
; UART_TX:UART_TX_inst|data_reg[7]              ; UART_TX:UART_TX_inst|data_reg[6]                                                                                                                                                                ; 0.046             ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_reg3[7]          ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[7]                                                                                                                                                             ; 0.040             ;
; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[2]~_emulated ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a2~porta_datain_reg0 ; 0.017             ;
+-----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 32 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (119006): Selected device EP4CE10F17C8 for design "FIFO_sum"
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE6F17C8 is compatible
    Info (176445): Device EP4CE15F17C8 is compatible
    Info (176445): Device EP4CE22F17C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 1 pins of 5 total pins
    Info (169086): Pin busy_flag not assigned to an exact location on the device
Warning (335093): TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'FIFO_sum.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node sys_clk~input (placed in PIN M2 (CLK2, DIFFCLK_1p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node rst_n~input (placed in PIN M1 (CLK3, DIFFCLK_1n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node FIFO_ctrl:FIFO_ctrl_inst|dat_in2[0]~2
        Info (176357): Destination node FIFO_ctrl:FIFO_ctrl_inst|dat_in1[0]~0
        Info (176357): Destination node FIFO_ctrl:FIFO_ctrl_inst|dat_in2[1]~6
        Info (176357): Destination node FIFO_ctrl:FIFO_ctrl_inst|dat_in1[1]~2
        Info (176357): Destination node FIFO_ctrl:FIFO_ctrl_inst|dat_in2[2]~10
        Info (176357): Destination node FIFO_ctrl:FIFO_ctrl_inst|dat_in1[2]~4
        Info (176357): Destination node FIFO_ctrl:FIFO_ctrl_inst|dat_in2[3]~14
        Info (176357): Destination node FIFO_ctrl:FIFO_ctrl_inst|dat_in1[3]~6
        Info (176357): Destination node FIFO_ctrl:FIFO_ctrl_inst|dat_in2[4]~18
        Info (176357): Destination node FIFO_ctrl:FIFO_ctrl_inst|dat_in1[4]~8
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 16 registers into blocks of type EC
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 1 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  13 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  17 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  24 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.67 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Info (144001): Generated suppressed messages file U:/Projects/FPGA/Examples/18.FIFO_sum/Project/output_files/FIFO_sum.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 5368 megabytes
    Info: Processing ended: Thu Nov 30 19:58:47 2023
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:10


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in U:/Projects/FPGA/Examples/18.FIFO_sum/Project/output_files/FIFO_sum.fit.smsg.


