{"files":[{"patch":"@@ -276,0 +276,5 @@\n+    \/\/ The RISC-V ISA Manual, Section 'Base Instruction-Length Encoding':\n+    \/\/ Instructions are stored in memory as a sequence of 16-bit little-endian parcels, regardless of\n+    \/\/ memory system endianness. Parcels forming one instruction are stored at increasing halfword\n+    \/\/ addresses, with the lowest-addressed parcel holding the lowest-numbered bits in the instruction\n+    \/\/ specification.\n@@ -277,1 +282,1 @@\n-      \/\/ 16-bit instructions end with 0b00, 0b01, and 0b10\n+      \/\/ 16-bit instructions' lowest two bits are 0b00, 0b01, and 0b10\n@@ -280,1 +285,1 @@\n-    \/\/ 32-bit instructions end with 0b11\n+    \/\/ 32-bit instructions' lowest two bits are 0b11\n","filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp","additions":7,"deletions":2,"binary":false,"changes":9,"status":"modified"}]}