```verilog
always @(posedge clk or posedge reset) begin
    if (reset)
        q <= 4'b0001;
    else if (q == 4'd9)
        q <= 4'b0001;
    else
        q <= q + 1;
end
endmodule
```