-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity edge_canny_detector_xFSuppression3x3_2_0_0_1080_1920_3_0_0_1_5_1_1_1920_5760_5760_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    magnitude_mat_data_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    magnitude_mat_data_empty_n : IN STD_LOGIC;
    magnitude_mat_data_read : OUT STD_LOGIC;
    phase_mat_data_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    phase_mat_data_empty_n : IN STD_LOGIC;
    phase_mat_data_read : OUT STD_LOGIC;
    nms_mat_data_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    nms_mat_data_full_n : IN STD_LOGIC;
    nms_mat_data_write : OUT STD_LOGIC;
    lowthreshold_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    lowthreshold_empty_n : IN STD_LOGIC;
    lowthreshold_read : OUT STD_LOGIC;
    highthreshold_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    highthreshold_empty_n : IN STD_LOGIC;
    highthreshold_read : OUT STD_LOGIC );
end;


architecture behav of edge_canny_detector_xFSuppression3x3_2_0_0_1080_1920_3_0_0_1_5_1_1_1920_5760_5760_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv13_2 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000010";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv11_780 : STD_LOGIC_VECTOR (10 downto 0) := "11110000000";
    constant ap_const_lv11_439 : STD_LOGIC_VECTOR (10 downto 0) := "10000111001";
    constant ap_const_lv11_438 : STD_LOGIC_VECTOR (10 downto 0) := "10000111000";
    constant ap_const_lv13_3 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000011";

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal magnitude_mat_data_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal icmp_ln882_reg_836 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal ap_block_pp1_stage0 : BOOLEAN;
    signal icmp_ln882_1_reg_896 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i161_i_i_i_reg_879 : STD_LOGIC_VECTOR (0 downto 0);
    signal phase_mat_data_blk_n : STD_LOGIC;
    signal nms_mat_data_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp1_iter4 : STD_LOGIC := '0';
    signal icmp_ln874_4_reg_926 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln874_4_reg_926_pp1_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal lowthreshold_blk_n : STD_LOGIC;
    signal highthreshold_blk_n : STD_LOGIC;
    signal empty_reg_340 : STD_LOGIC_VECTOR (10 downto 0);
    signal empty_45_reg_399 : STD_LOGIC_VECTOR (10 downto 0);
    signal empty_45_reg_399_pp1_iter1_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_state6_pp1_stage0_iter0 : BOOLEAN;
    signal ap_predicate_op114_read_state7 : BOOLEAN;
    signal ap_predicate_op125_read_state7 : BOOLEAN;
    signal ap_block_state7_pp1_stage0_iter1 : BOOLEAN;
    signal ap_block_state8_pp1_stage0_iter2 : BOOLEAN;
    signal ap_block_state9_pp1_stage0_iter3 : BOOLEAN;
    signal ap_block_state10_pp1_stage0_iter4 : BOOLEAN;
    signal ap_block_pp1_stage0_11001 : BOOLEAN;
    signal agg_tmp31_i_i_0_i_i_reg_411 : STD_LOGIC_VECTOR (7 downto 0);
    signal agg_tmp23_i_i_0_i_i_reg_423 : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_tmp20_i_i_0_i_i_reg_435 : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_tmp12_i_i_0_i_i_reg_448 : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_tmp9_i_i_0_i_i_reg_460 : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_tmp2_i_i_0_i_i_reg_473 : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_tmp139_0_i_i_reg_485 : STD_LOGIC_VECTOR (15 downto 0);
    signal lowthreshold_read_reg_826 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal highthreshold_read_reg_831 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln882_fu_554_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal add_ln695_fu_560_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal zext_ln538_fu_566_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln538_reg_845 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln334_fu_571_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal cmp_i_i161_i_i_i_fu_652_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln187_fu_658_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln187_reg_883 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln188_fu_662_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln188_reg_887 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln204_fu_666_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln204_reg_891 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln882_1_fu_670_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln882_1_reg_896_pp1_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln882_1_reg_896_pp1_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln882_1_reg_896_pp1_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln695_5_fu_676_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln695_5_reg_900 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal zext_ln324_fu_700_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln324_reg_905 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln874_4_fu_707_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal l00_buf_V_2_xfExtractPixels_1_5_3_s_fu_525_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal l00_buf_V_2_reg_930 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_enable_reg_pp1_iter3 : STD_LOGIC := '0';
    signal l10_buf_V_2_xfExtractPixels_1_5_3_s_fu_530_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal l10_buf_V_2_reg_936 : STD_LOGIC_VECTOR (15 downto 0);
    signal l20_buf_V_2_xfExtractPixels_1_5_3_s_fu_535_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal l20_buf_V_2_reg_942 : STD_LOGIC_VECTOR (15 downto 0);
    signal angle_buf_V_2_xfExtractPixels_1_1_0_s_fu_540_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln386_fu_784_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln389_fu_798_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln393_fu_812_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln695_4_fu_820_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
    signal ap_block_pp1_stage0_subdone : BOOLEAN;
    signal ap_condition_pp1_flush_enable : STD_LOGIC;
    signal ap_enable_reg_pp1_iter2 : STD_LOGIC := '0';
    signal ap_condition_pp1_exit_iter3_state9 : STD_LOGIC;
    signal angle_V_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal angle_V_0_ce0 : STD_LOGIC;
    signal angle_V_0_we0 : STD_LOGIC;
    signal angle_V_0_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal angle_V_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal angle_V_0_ce1 : STD_LOGIC;
    signal angle_V_0_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal angle_V_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal angle_V_1_ce0 : STD_LOGIC;
    signal angle_V_1_we0 : STD_LOGIC;
    signal angle_V_1_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal angle_V_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal angle_V_1_ce1 : STD_LOGIC;
    signal angle_V_1_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal buf_V_0_ce0 : STD_LOGIC;
    signal buf_V_0_we0 : STD_LOGIC;
    signal buf_V_0_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_V_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal buf_V_0_ce1 : STD_LOGIC;
    signal buf_V_0_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_V_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal buf_V_1_ce0 : STD_LOGIC;
    signal buf_V_1_we0 : STD_LOGIC;
    signal buf_V_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_V_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal buf_V_1_ce1 : STD_LOGIC;
    signal buf_V_1_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_V_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal buf_V_2_ce0 : STD_LOGIC;
    signal buf_V_2_we0 : STD_LOGIC;
    signal buf_V_2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_V_2_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal buf_V_2_ce1 : STD_LOGIC;
    signal buf_V_2_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_xFFindmax3x3_3_0_0_s_fu_498_ap_ready : STD_LOGIC;
    signal grp_xFFindmax3x3_3_0_0_s_fu_498_p_i02 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_xFFindmax3x3_3_0_0_s_fu_498_p_i12 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_xFFindmax3x3_3_0_0_s_fu_498_p_i22 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_xFFindmax3x3_3_0_0_s_fu_498_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal l00_buf_V_2_xfExtractPixels_1_5_3_s_fu_525_ap_ready : STD_LOGIC;
    signal l10_buf_V_2_xfExtractPixels_1_5_3_s_fu_530_ap_ready : STD_LOGIC;
    signal l20_buf_V_2_xfExtractPixels_1_5_3_s_fu_535_ap_ready : STD_LOGIC;
    signal angle_buf_V_2_xfExtractPixels_1_1_0_s_fu_540_ap_ready : STD_LOGIC;
    signal angle_buf_V_2_xfExtractPixels_1_1_0_s_fu_540_p_read1 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_43_reg_351 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_phi_mux_empty_44_phi_fu_367_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal empty_44_reg_363 : STD_LOGIC_VECTOR (12 downto 0);
    signal read_ind635_load_0372530_i_i_reg_375 : STD_LOGIC_VECTOR (12 downto 0);
    signal write_ind628_load_0374529_i_i_reg_387 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_phi_mux_empty_45_phi_fu_403_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal buf0_V_fu_713_p5 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf1_V_fu_726_p5 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf2_V_fu_739_p5 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln538_2_fu_682_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln538_1_fu_691_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_40_fu_116 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln348_fu_613_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_41_fu_120 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln348_1_fu_621_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_42_fu_124 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln348_2_fu_629_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_pp1_stage0_01001 : BOOLEAN;
    signal icmp_ln874_fu_607_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln695_1_fu_760_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln874_1_fu_778_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln695_2_fu_766_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln874_2_fu_792_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln695_3_fu_772_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln874_3_fu_806_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_idle_pp1 : STD_LOGIC;
    signal ap_enable_pp1 : STD_LOGIC;
    signal ap_condition_714 : BOOLEAN;
    signal ap_condition_718 : BOOLEAN;

    component edge_canny_detector_xFFindmax3x3_3_0_0_s IS
    port (
        ap_ready : OUT STD_LOGIC;
        p_i00 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_i01 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_i02 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_i10 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_i11 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_i12 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_i20 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_i21 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_i22 : IN STD_LOGIC_VECTOR (15 downto 0);
        angle : IN STD_LOGIC_VECTOR (7 downto 0);
        p_low_threshold : IN STD_LOGIC_VECTOR (7 downto 0);
        p_high_threshold : IN STD_LOGIC_VECTOR (7 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component edge_canny_detector_xfExtractPixels_1_5_3_s IS
    port (
        ap_ready : OUT STD_LOGIC;
        p_read1 : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component edge_canny_detector_xfExtractPixels_1_1_0_s IS
    port (
        ap_ready : OUT STD_LOGIC;
        p_read1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component edge_canny_detector_mux_32_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component edge_canny_detector_xFSuppression3x3_2_0_0_1080_1920_3_0_0_1_5_1_1_1920_5760_5760_s_angle_V_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component edge_canny_detector_xFSuppression3x3_2_0_0_1080_1920_3_0_0_1_5_1_1_1920_5760_5760_s_buf_V_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    angle_V_0_U : component edge_canny_detector_xFSuppression3x3_2_0_0_1080_1920_3_0_0_1_5_1_1_1920_5760_5760_s_angle_V_0
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => angle_V_0_address0,
        ce0 => angle_V_0_ce0,
        we0 => angle_V_0_we0,
        d0 => angle_V_0_d0,
        address1 => angle_V_0_address1,
        ce1 => angle_V_0_ce1,
        q1 => angle_V_0_q1);

    angle_V_1_U : component edge_canny_detector_xFSuppression3x3_2_0_0_1080_1920_3_0_0_1_5_1_1_1920_5760_5760_s_angle_V_0
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => angle_V_1_address0,
        ce0 => angle_V_1_ce0,
        we0 => angle_V_1_we0,
        d0 => angle_V_1_d0,
        address1 => angle_V_1_address1,
        ce1 => angle_V_1_ce1,
        q1 => angle_V_1_q1);

    buf_V_0_U : component edge_canny_detector_xFSuppression3x3_2_0_0_1080_1920_3_0_0_1_5_1_1_1920_5760_5760_s_buf_V_0
    generic map (
        DataWidth => 16,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_V_0_address0,
        ce0 => buf_V_0_ce0,
        we0 => buf_V_0_we0,
        d0 => buf_V_0_d0,
        address1 => buf_V_0_address1,
        ce1 => buf_V_0_ce1,
        q1 => buf_V_0_q1);

    buf_V_1_U : component edge_canny_detector_xFSuppression3x3_2_0_0_1080_1920_3_0_0_1_5_1_1_1920_5760_5760_s_buf_V_0
    generic map (
        DataWidth => 16,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_V_1_address0,
        ce0 => buf_V_1_ce0,
        we0 => buf_V_1_we0,
        d0 => buf_V_1_d0,
        address1 => buf_V_1_address1,
        ce1 => buf_V_1_ce1,
        q1 => buf_V_1_q1);

    buf_V_2_U : component edge_canny_detector_xFSuppression3x3_2_0_0_1080_1920_3_0_0_1_5_1_1_1920_5760_5760_s_buf_V_0
    generic map (
        DataWidth => 16,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_V_2_address0,
        ce0 => buf_V_2_ce0,
        we0 => buf_V_2_we0,
        d0 => buf_V_2_d0,
        address1 => buf_V_2_address1,
        ce1 => buf_V_2_ce1,
        q1 => buf_V_2_q1);

    grp_xFFindmax3x3_3_0_0_s_fu_498 : component edge_canny_detector_xFFindmax3x3_3_0_0_s
    port map (
        ap_ready => grp_xFFindmax3x3_3_0_0_s_fu_498_ap_ready,
        p_i00 => agg_tmp139_0_i_i_reg_485,
        p_i01 => agg_tmp2_i_i_0_i_i_reg_473,
        p_i02 => grp_xFFindmax3x3_3_0_0_s_fu_498_p_i02,
        p_i10 => agg_tmp9_i_i_0_i_i_reg_460,
        p_i11 => agg_tmp12_i_i_0_i_i_reg_448,
        p_i12 => grp_xFFindmax3x3_3_0_0_s_fu_498_p_i12,
        p_i20 => agg_tmp20_i_i_0_i_i_reg_435,
        p_i21 => agg_tmp23_i_i_0_i_i_reg_423,
        p_i22 => grp_xFFindmax3x3_3_0_0_s_fu_498_p_i22,
        angle => agg_tmp31_i_i_0_i_i_reg_411,
        p_low_threshold => lowthreshold_read_reg_826,
        p_high_threshold => highthreshold_read_reg_831,
        ap_return => grp_xFFindmax3x3_3_0_0_s_fu_498_ap_return);

    l00_buf_V_2_xfExtractPixels_1_5_3_s_fu_525 : component edge_canny_detector_xfExtractPixels_1_5_3_s
    port map (
        ap_ready => l00_buf_V_2_xfExtractPixels_1_5_3_s_fu_525_ap_ready,
        p_read1 => buf0_V_fu_713_p5,
        ap_return => l00_buf_V_2_xfExtractPixels_1_5_3_s_fu_525_ap_return);

    l10_buf_V_2_xfExtractPixels_1_5_3_s_fu_530 : component edge_canny_detector_xfExtractPixels_1_5_3_s
    port map (
        ap_ready => l10_buf_V_2_xfExtractPixels_1_5_3_s_fu_530_ap_ready,
        p_read1 => buf1_V_fu_726_p5,
        ap_return => l10_buf_V_2_xfExtractPixels_1_5_3_s_fu_530_ap_return);

    l20_buf_V_2_xfExtractPixels_1_5_3_s_fu_535 : component edge_canny_detector_xfExtractPixels_1_5_3_s
    port map (
        ap_ready => l20_buf_V_2_xfExtractPixels_1_5_3_s_fu_535_ap_ready,
        p_read1 => buf2_V_fu_739_p5,
        ap_return => l20_buf_V_2_xfExtractPixels_1_5_3_s_fu_535_ap_return);

    angle_buf_V_2_xfExtractPixels_1_1_0_s_fu_540 : component edge_canny_detector_xfExtractPixels_1_1_0_s
    port map (
        ap_ready => angle_buf_V_2_xfExtractPixels_1_1_0_s_fu_540_ap_ready,
        p_read1 => angle_buf_V_2_xfExtractPixels_1_1_0_s_fu_540_p_read1,
        ap_return => angle_buf_V_2_xfExtractPixels_1_1_0_s_fu_540_ap_return);

    mux_32_16_1_1_U74 : component edge_canny_detector_mux_32_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => buf_V_0_q1,
        din1 => buf_V_1_q1,
        din2 => buf_V_2_q1,
        din3 => empty_42_fu_124,
        dout => buf0_V_fu_713_p5);

    mux_32_16_1_1_U75 : component edge_canny_detector_mux_32_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => buf_V_0_q1,
        din1 => buf_V_1_q1,
        din2 => buf_V_2_q1,
        din3 => empty_41_fu_120,
        dout => buf1_V_fu_726_p5);

    mux_32_16_1_1_U76 : component edge_canny_detector_mux_32_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => buf_V_0_q1,
        din1 => buf_V_1_q1,
        din2 => buf_V_2_q1,
        din3 => empty_40_fu_116,
        dout => buf2_V_fu_739_p5);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln334_fu_571_p2 = ap_const_lv1_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((not(((highthreshold_empty_n = ap_const_logic_0) or (lowthreshold_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2))) then 
                    ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state2);
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif ((not(((highthreshold_empty_n = ap_const_logic_0) or (lowthreshold_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_pp1_flush_enable)) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln334_fu_571_p2 = ap_const_lv1_0))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
                elsif ((((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter2 = ap_const_logic_0) and (ap_const_logic_1 = ap_condition_pp1_exit_iter3_state9)) or ((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln334_fu_571_p2 = ap_const_lv1_0)))) then 
                    ap_enable_reg_pp1_iter3 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter4 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp1_exit_iter3_state9))) then 
                    ap_enable_reg_pp1_iter4 <= ap_enable_reg_pp1_iter2;
                elsif ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter4 <= ap_enable_reg_pp1_iter3;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln334_fu_571_p2 = ap_const_lv1_0))) then 
                    ap_enable_reg_pp1_iter4 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    agg_tmp12_i_i_0_i_i_reg_448_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln882_1_reg_896_pp1_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                agg_tmp12_i_i_0_i_i_reg_448 <= l10_buf_V_2_reg_936;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln334_fu_571_p2 = ap_const_lv1_0))) then 
                agg_tmp12_i_i_0_i_i_reg_448 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    agg_tmp139_0_i_i_reg_485_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln882_1_reg_896_pp1_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                agg_tmp139_0_i_i_reg_485 <= agg_tmp2_i_i_0_i_i_reg_473;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln334_fu_571_p2 = ap_const_lv1_0))) then 
                agg_tmp139_0_i_i_reg_485 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    agg_tmp20_i_i_0_i_i_reg_435_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln882_1_reg_896_pp1_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                agg_tmp20_i_i_0_i_i_reg_435 <= agg_tmp23_i_i_0_i_i_reg_423;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln334_fu_571_p2 = ap_const_lv1_0))) then 
                agg_tmp20_i_i_0_i_i_reg_435 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    agg_tmp23_i_i_0_i_i_reg_423_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln882_1_reg_896_pp1_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                agg_tmp23_i_i_0_i_i_reg_423 <= l20_buf_V_2_reg_942;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln334_fu_571_p2 = ap_const_lv1_0))) then 
                agg_tmp23_i_i_0_i_i_reg_423 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    agg_tmp2_i_i_0_i_i_reg_473_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln882_1_reg_896_pp1_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                agg_tmp2_i_i_0_i_i_reg_473 <= l00_buf_V_2_reg_930;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln334_fu_571_p2 = ap_const_lv1_0))) then 
                agg_tmp2_i_i_0_i_i_reg_473 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    agg_tmp31_i_i_0_i_i_reg_411_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln882_1_reg_896_pp1_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                agg_tmp31_i_i_0_i_i_reg_411 <= angle_buf_V_2_xfExtractPixels_1_1_0_s_fu_540_ap_return;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln334_fu_571_p2 = ap_const_lv1_0))) then 
                agg_tmp31_i_i_0_i_i_reg_411 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    agg_tmp9_i_i_0_i_i_reg_460_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln882_1_reg_896_pp1_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                agg_tmp9_i_i_0_i_i_reg_460 <= agg_tmp12_i_i_0_i_i_reg_448;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln334_fu_571_p2 = ap_const_lv1_0))) then 
                agg_tmp9_i_i_0_i_i_reg_460 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    empty_40_fu_116_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln334_fu_571_p2 = ap_const_lv1_0))) then
                if ((not((ap_phi_mux_empty_44_phi_fu_367_p4 = ap_const_lv13_2)) and not((ap_phi_mux_empty_44_phi_fu_367_p4 = ap_const_lv13_0)))) then 
                    empty_40_fu_116 <= select_ln348_fu_613_p3;
                elsif ((ap_phi_mux_empty_44_phi_fu_367_p4 = ap_const_lv13_2)) then 
                    empty_40_fu_116 <= ap_const_lv2_2;
                elsif ((ap_phi_mux_empty_44_phi_fu_367_p4 = ap_const_lv13_0)) then 
                    empty_40_fu_116 <= ap_const_lv2_0;
                end if;
            end if; 
        end if;
    end process;

    empty_41_fu_120_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln334_fu_571_p2 = ap_const_lv1_0))) then
                if ((not((ap_phi_mux_empty_44_phi_fu_367_p4 = ap_const_lv13_2)) and not((ap_phi_mux_empty_44_phi_fu_367_p4 = ap_const_lv13_0)))) then 
                    empty_41_fu_120 <= select_ln348_1_fu_621_p3;
                elsif ((ap_phi_mux_empty_44_phi_fu_367_p4 = ap_const_lv13_2)) then 
                    empty_41_fu_120 <= ap_const_lv2_1;
                elsif ((ap_phi_mux_empty_44_phi_fu_367_p4 = ap_const_lv13_0)) then 
                    empty_41_fu_120 <= ap_const_lv2_2;
                end if;
            end if; 
        end if;
    end process;

    empty_42_fu_124_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln334_fu_571_p2 = ap_const_lv1_0))) then
                if ((not((ap_phi_mux_empty_44_phi_fu_367_p4 = ap_const_lv13_2)) and not((ap_phi_mux_empty_44_phi_fu_367_p4 = ap_const_lv13_0)))) then 
                    empty_42_fu_124 <= select_ln348_2_fu_629_p3;
                elsif ((ap_phi_mux_empty_44_phi_fu_367_p4 = ap_const_lv13_2)) then 
                    empty_42_fu_124 <= ap_const_lv2_0;
                elsif ((ap_phi_mux_empty_44_phi_fu_367_p4 = ap_const_lv13_0)) then 
                    empty_42_fu_124 <= ap_const_lv2_1;
                end if;
            end if; 
        end if;
    end process;

    empty_43_reg_351_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                empty_43_reg_351 <= ap_const_lv11_1;
            elsif (((nms_mat_data_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                empty_43_reg_351 <= add_ln695_4_fu_820_p2;
            end if; 
        end if;
    end process;

    empty_44_reg_363_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                empty_44_reg_363 <= ap_const_lv13_2;
            elsif (((nms_mat_data_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                empty_44_reg_363 <= select_ln386_fu_784_p3;
            end if; 
        end if;
    end process;

    empty_45_reg_399_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln882_1_reg_896 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                empty_45_reg_399 <= add_ln695_5_reg_900;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln334_fu_571_p2 = ap_const_lv1_0))) then 
                empty_45_reg_399 <= ap_const_lv11_0;
            end if; 
        end if;
    end process;

    empty_reg_340_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln882_fu_554_p2 = ap_const_lv1_0))) then 
                empty_reg_340 <= add_ln695_fu_560_p2;
            elsif ((not(((highthreshold_empty_n = ap_const_logic_0) or (lowthreshold_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                empty_reg_340 <= ap_const_lv11_0;
            end if; 
        end if;
    end process;

    read_ind635_load_0372530_i_i_reg_375_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                read_ind635_load_0372530_i_i_reg_375 <= ap_const_lv13_1;
            elsif (((nms_mat_data_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                read_ind635_load_0372530_i_i_reg_375 <= select_ln389_fu_798_p3;
            end if; 
        end if;
    end process;

    write_ind628_load_0374529_i_i_reg_387_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                write_ind628_load_0374529_i_i_reg_387 <= ap_const_lv13_0;
            elsif (((nms_mat_data_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                write_ind628_load_0374529_i_i_reg_387 <= select_ln393_fu_812_p3;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                add_ln695_5_reg_900 <= add_ln695_5_fu_676_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln334_fu_571_p2 = ap_const_lv1_0))) then
                cmp_i_i161_i_i_i_reg_879 <= cmp_i_i161_i_i_i_fu_652_p2;
                trunc_ln187_reg_883 <= trunc_ln187_fu_658_p1;
                trunc_ln188_reg_887 <= trunc_ln188_fu_662_p1;
                trunc_ln204_reg_891 <= trunc_ln204_fu_666_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                empty_45_reg_399_pp1_iter1_reg <= empty_45_reg_399;
                icmp_ln882_1_reg_896 <= icmp_ln882_1_fu_670_p2;
                icmp_ln882_1_reg_896_pp1_iter1_reg <= icmp_ln882_1_reg_896;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((highthreshold_empty_n = ap_const_logic_0) or (lowthreshold_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                highthreshold_read_reg_831 <= highthreshold_dout;
                lowthreshold_read_reg_826 <= lowthreshold_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln882_1_reg_896_pp1_iter1_reg = ap_const_lv1_0))) then
                icmp_ln874_4_reg_926 <= icmp_ln874_4_fu_707_p2;
                    zext_ln324_reg_905(10 downto 0) <= zext_ln324_fu_700_p1(10 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp1_stage0_11001)) then
                icmp_ln874_4_reg_926_pp1_iter3_reg <= icmp_ln874_4_reg_926;
                icmp_ln882_1_reg_896_pp1_iter2_reg <= icmp_ln882_1_reg_896_pp1_iter1_reg;
                icmp_ln882_1_reg_896_pp1_iter3_reg <= icmp_ln882_1_reg_896_pp1_iter2_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln882_reg_836 <= icmp_ln882_fu_554_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1) and (icmp_ln882_1_reg_896_pp1_iter2_reg = ap_const_lv1_0))) then
                l00_buf_V_2_reg_930 <= l00_buf_V_2_xfExtractPixels_1_5_3_s_fu_525_ap_return;
                l10_buf_V_2_reg_936 <= l10_buf_V_2_xfExtractPixels_1_5_3_s_fu_530_ap_return;
                l20_buf_V_2_reg_942 <= l20_buf_V_2_xfExtractPixels_1_5_3_s_fu_535_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln882_fu_554_p2 = ap_const_lv1_0))) then
                    zext_ln538_reg_845(10 downto 0) <= zext_ln538_fu_566_p1(10 downto 0);
            end if;
        end if;
    end process;
    zext_ln538_reg_845(63 downto 11) <= "00000000000000000000000000000000000000000000000000000";
    zext_ln324_reg_905(63 downto 11) <= "00000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, nms_mat_data_full_n, lowthreshold_empty_n, highthreshold_empty_n, ap_CS_fsm_state11, icmp_ln882_fu_554_p2, ap_enable_reg_pp0_iter0, icmp_ln334_fu_571_p2, ap_CS_fsm_state5, ap_enable_reg_pp1_iter3, ap_block_pp0_stage0_subdone, ap_block_pp1_stage0_subdone, ap_enable_reg_pp1_iter2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((highthreshold_empty_n = ap_const_logic_0) or (lowthreshold_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if (not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln882_fu_554_p2 = ap_const_lv1_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln882_fu_554_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln334_fu_571_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_pp1_stage0 => 
                if (not(((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter2 = ap_const_logic_0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter2 = ap_const_logic_0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_state11 => 
                if (((nms_mat_data_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;
    add_ln695_1_fu_760_p2 <= std_logic_vector(unsigned(empty_44_reg_363) + unsigned(ap_const_lv13_1));
    add_ln695_2_fu_766_p2 <= std_logic_vector(unsigned(read_ind635_load_0372530_i_i_reg_375) + unsigned(ap_const_lv13_1));
    add_ln695_3_fu_772_p2 <= std_logic_vector(unsigned(write_ind628_load_0374529_i_i_reg_387) + unsigned(ap_const_lv13_1));
    add_ln695_4_fu_820_p2 <= std_logic_vector(unsigned(empty_43_reg_351) + unsigned(ap_const_lv11_1));
    add_ln695_5_fu_676_p2 <= std_logic_vector(unsigned(ap_phi_mux_empty_45_phi_fu_403_p4) + unsigned(ap_const_lv11_1));
    add_ln695_fu_560_p2 <= std_logic_vector(unsigned(empty_reg_340) + unsigned(ap_const_lv11_1));

    angle_V_0_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, icmp_ln882_1_reg_896, cmp_i_i161_i_i_i_reg_879, zext_ln538_reg_845, trunc_ln188_reg_887, zext_ln538_2_fu_682_p1, zext_ln538_1_fu_691_p1)
    begin
        if (((cmp_i_i161_i_i_i_reg_879 = ap_const_lv1_1) and (icmp_ln882_1_reg_896 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (trunc_ln188_reg_887 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            angle_V_0_address0 <= zext_ln538_1_fu_691_p1(11 - 1 downto 0);
        elsif (((cmp_i_i161_i_i_i_reg_879 = ap_const_lv1_0) and (icmp_ln882_1_reg_896 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (trunc_ln188_reg_887 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            angle_V_0_address0 <= zext_ln538_2_fu_682_p1(11 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            angle_V_0_address0 <= zext_ln538_reg_845(11 - 1 downto 0);
        else 
            angle_V_0_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    angle_V_0_address1 <= zext_ln324_reg_905(11 - 1 downto 0);

    angle_V_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln882_1_reg_896, cmp_i_i161_i_i_i_reg_879, ap_block_pp1_stage0_11001, ap_block_pp0_stage0_11001, trunc_ln188_reg_887)
    begin
        if ((((cmp_i_i161_i_i_i_reg_879 = ap_const_lv1_1) and (icmp_ln882_1_reg_896 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (trunc_ln188_reg_887 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((cmp_i_i161_i_i_i_reg_879 = ap_const_lv1_0) and (icmp_ln882_1_reg_896 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (trunc_ln188_reg_887 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            angle_V_0_ce0 <= ap_const_logic_1;
        else 
            angle_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    angle_V_0_ce1_assign_proc : process(ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1))) then 
            angle_V_0_ce1 <= ap_const_logic_1;
        else 
            angle_V_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    angle_V_0_d0_assign_proc : process(phase_mat_data_dout, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, icmp_ln882_1_reg_896, cmp_i_i161_i_i_i_reg_879, trunc_ln188_reg_887)
    begin
        if (((cmp_i_i161_i_i_i_reg_879 = ap_const_lv1_0) and (icmp_ln882_1_reg_896 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (trunc_ln188_reg_887 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            angle_V_0_d0 <= ap_const_lv8_0;
        elsif ((((cmp_i_i161_i_i_i_reg_879 = ap_const_lv1_1) and (icmp_ln882_1_reg_896 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (trunc_ln188_reg_887 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            angle_V_0_d0 <= phase_mat_data_dout;
        else 
            angle_V_0_d0 <= "XXXXXXXX";
        end if; 
    end process;


    angle_V_0_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln882_reg_836, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln882_1_reg_896, cmp_i_i161_i_i_i_reg_879, ap_block_pp1_stage0_11001, ap_block_pp0_stage0_11001, trunc_ln188_reg_887)
    begin
        if ((((cmp_i_i161_i_i_i_reg_879 = ap_const_lv1_1) and (icmp_ln882_1_reg_896 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (trunc_ln188_reg_887 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((icmp_ln882_reg_836 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((cmp_i_i161_i_i_i_reg_879 = ap_const_lv1_0) and (icmp_ln882_1_reg_896 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (trunc_ln188_reg_887 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            angle_V_0_we0 <= ap_const_logic_1;
        else 
            angle_V_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    angle_V_1_address0_assign_proc : process(cmp_i_i161_i_i_i_reg_879, zext_ln538_2_fu_682_p1, zext_ln538_1_fu_691_p1, ap_condition_714)
    begin
        if ((ap_const_boolean_1 = ap_condition_714)) then
            if ((cmp_i_i161_i_i_i_reg_879 = ap_const_lv1_1)) then 
                angle_V_1_address0 <= zext_ln538_1_fu_691_p1(11 - 1 downto 0);
            elsif ((cmp_i_i161_i_i_i_reg_879 = ap_const_lv1_0)) then 
                angle_V_1_address0 <= zext_ln538_2_fu_682_p1(11 - 1 downto 0);
            else 
                angle_V_1_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            angle_V_1_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    angle_V_1_address1 <= zext_ln324_reg_905(11 - 1 downto 0);

    angle_V_1_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln882_1_reg_896, cmp_i_i161_i_i_i_reg_879, ap_block_pp1_stage0_11001, trunc_ln188_reg_887)
    begin
        if ((((cmp_i_i161_i_i_i_reg_879 = ap_const_lv1_1) and (icmp_ln882_1_reg_896 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (trunc_ln188_reg_887 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((cmp_i_i161_i_i_i_reg_879 = ap_const_lv1_0) and (icmp_ln882_1_reg_896 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (trunc_ln188_reg_887 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            angle_V_1_ce0 <= ap_const_logic_1;
        else 
            angle_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    angle_V_1_ce1_assign_proc : process(ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1))) then 
            angle_V_1_ce1 <= ap_const_logic_1;
        else 
            angle_V_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    angle_V_1_d0_assign_proc : process(phase_mat_data_dout, cmp_i_i161_i_i_i_reg_879, ap_condition_714)
    begin
        if ((ap_const_boolean_1 = ap_condition_714)) then
            if ((cmp_i_i161_i_i_i_reg_879 = ap_const_lv1_1)) then 
                angle_V_1_d0 <= phase_mat_data_dout;
            elsif ((cmp_i_i161_i_i_i_reg_879 = ap_const_lv1_0)) then 
                angle_V_1_d0 <= ap_const_lv8_0;
            else 
                angle_V_1_d0 <= "XXXXXXXX";
            end if;
        else 
            angle_V_1_d0 <= "XXXXXXXX";
        end if; 
    end process;


    angle_V_1_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln882_1_reg_896, cmp_i_i161_i_i_i_reg_879, ap_block_pp1_stage0_11001, trunc_ln188_reg_887)
    begin
        if ((((cmp_i_i161_i_i_i_reg_879 = ap_const_lv1_1) and (icmp_ln882_1_reg_896 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (trunc_ln188_reg_887 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((cmp_i_i161_i_i_i_reg_879 = ap_const_lv1_0) and (icmp_ln882_1_reg_896 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (trunc_ln188_reg_887 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            angle_V_1_we0 <= ap_const_logic_1;
        else 
            angle_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    angle_buf_V_2_xfExtractPixels_1_1_0_s_fu_540_p_read1 <= 
        angle_V_1_q1 when (trunc_ln204_reg_891(0) = '1') else 
        angle_V_0_q1;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(4);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state11 <= ap_CS_fsm(5);
    ap_CS_fsm_state4 <= ap_CS_fsm(2);
    ap_CS_fsm_state5 <= ap_CS_fsm(3);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(magnitude_mat_data_empty_n, phase_mat_data_empty_n, ap_enable_reg_pp0_iter1, icmp_ln882_reg_836)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((icmp_ln882_reg_836 = ap_const_lv1_0) and (phase_mat_data_empty_n = ap_const_logic_0)) or ((icmp_ln882_reg_836 = ap_const_lv1_0) and (magnitude_mat_data_empty_n = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(magnitude_mat_data_empty_n, phase_mat_data_empty_n, ap_enable_reg_pp0_iter1, icmp_ln882_reg_836)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((icmp_ln882_reg_836 = ap_const_lv1_0) and (phase_mat_data_empty_n = ap_const_logic_0)) or ((icmp_ln882_reg_836 = ap_const_lv1_0) and (magnitude_mat_data_empty_n = ap_const_logic_0))));
    end process;

        ap_block_pp1_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp1_stage0_01001_assign_proc : process(magnitude_mat_data_empty_n, phase_mat_data_empty_n, nms_mat_data_full_n, ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter4, icmp_ln874_4_reg_926_pp1_iter3_reg, ap_predicate_op114_read_state7, ap_predicate_op125_read_state7)
    begin
                ap_block_pp1_stage0_01001 <= (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (((phase_mat_data_empty_n = ap_const_logic_0) and (ap_predicate_op125_read_state7 = ap_const_boolean_1)) or ((magnitude_mat_data_empty_n = ap_const_logic_0) and (ap_predicate_op114_read_state7 = ap_const_boolean_1)))) or ((nms_mat_data_full_n = ap_const_logic_0) and (icmp_ln874_4_reg_926_pp1_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)));
    end process;


    ap_block_pp1_stage0_11001_assign_proc : process(magnitude_mat_data_empty_n, phase_mat_data_empty_n, nms_mat_data_full_n, ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter4, icmp_ln874_4_reg_926_pp1_iter3_reg, ap_predicate_op114_read_state7, ap_predicate_op125_read_state7)
    begin
                ap_block_pp1_stage0_11001 <= (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (((phase_mat_data_empty_n = ap_const_logic_0) and (ap_predicate_op125_read_state7 = ap_const_boolean_1)) or ((magnitude_mat_data_empty_n = ap_const_logic_0) and (ap_predicate_op114_read_state7 = ap_const_boolean_1)))) or ((nms_mat_data_full_n = ap_const_logic_0) and (icmp_ln874_4_reg_926_pp1_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)));
    end process;


    ap_block_pp1_stage0_subdone_assign_proc : process(magnitude_mat_data_empty_n, phase_mat_data_empty_n, nms_mat_data_full_n, ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter4, icmp_ln874_4_reg_926_pp1_iter3_reg, ap_predicate_op114_read_state7, ap_predicate_op125_read_state7)
    begin
                ap_block_pp1_stage0_subdone <= (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (((phase_mat_data_empty_n = ap_const_logic_0) and (ap_predicate_op125_read_state7 = ap_const_boolean_1)) or ((magnitude_mat_data_empty_n = ap_const_logic_0) and (ap_predicate_op114_read_state7 = ap_const_boolean_1)))) or ((nms_mat_data_full_n = ap_const_logic_0) and (icmp_ln874_4_reg_926_pp1_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)));
    end process;


    ap_block_state1_assign_proc : process(real_start, ap_done_reg, lowthreshold_empty_n, highthreshold_empty_n)
    begin
                ap_block_state1 <= ((highthreshold_empty_n = ap_const_logic_0) or (lowthreshold_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0));
    end process;


    ap_block_state10_pp1_stage0_iter4_assign_proc : process(nms_mat_data_full_n, icmp_ln874_4_reg_926_pp1_iter3_reg)
    begin
                ap_block_state10_pp1_stage0_iter4 <= ((nms_mat_data_full_n = ap_const_logic_0) and (icmp_ln874_4_reg_926_pp1_iter3_reg = ap_const_lv1_0));
    end process;

        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_pp0_stage0_iter1_assign_proc : process(magnitude_mat_data_empty_n, phase_mat_data_empty_n, icmp_ln882_reg_836)
    begin
                ap_block_state3_pp0_stage0_iter1 <= (((icmp_ln882_reg_836 = ap_const_lv1_0) and (phase_mat_data_empty_n = ap_const_logic_0)) or ((icmp_ln882_reg_836 = ap_const_lv1_0) and (magnitude_mat_data_empty_n = ap_const_logic_0)));
    end process;

        ap_block_state6_pp1_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state7_pp1_stage0_iter1_assign_proc : process(magnitude_mat_data_empty_n, phase_mat_data_empty_n, ap_predicate_op114_read_state7, ap_predicate_op125_read_state7)
    begin
                ap_block_state7_pp1_stage0_iter1 <= (((phase_mat_data_empty_n = ap_const_logic_0) and (ap_predicate_op125_read_state7 = ap_const_boolean_1)) or ((magnitude_mat_data_empty_n = ap_const_logic_0) and (ap_predicate_op114_read_state7 = ap_const_boolean_1)));
    end process;

        ap_block_state8_pp1_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp1_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_714_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, icmp_ln882_1_reg_896, trunc_ln188_reg_887)
    begin
                ap_condition_714 <= ((icmp_ln882_1_reg_896 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (trunc_ln188_reg_887 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0));
    end process;


    ap_condition_718_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, icmp_ln882_1_reg_896, trunc_ln187_reg_883)
    begin
                ap_condition_718 <= (not((trunc_ln187_reg_883 = ap_const_lv2_1)) and not((trunc_ln187_reg_883 = ap_const_lv2_0)) and (icmp_ln882_1_reg_896 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0));
    end process;


    ap_condition_pp0_exit_iter0_state2_assign_proc : process(icmp_ln882_fu_554_p2)
    begin
        if ((icmp_ln882_fu_554_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp1_exit_iter3_state9_assign_proc : process(ap_enable_reg_pp1_iter3, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_enable_reg_pp1_iter2 = ap_const_logic_0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1))) then 
            ap_condition_pp1_exit_iter3_state9 <= ap_const_logic_1;
        else 
            ap_condition_pp1_exit_iter3_state9 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp1_flush_enable_assign_proc : process(ap_CS_fsm_pp1_stage0, icmp_ln882_1_fu_670_p2, ap_block_pp1_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (icmp_ln882_1_fu_670_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            ap_condition_pp1_flush_enable <= ap_const_logic_1;
        else 
            ap_condition_pp1_flush_enable <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, icmp_ln334_fu_571_p2, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln334_fu_571_p2 = ap_const_lv1_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_pp1 <= (ap_idle_pp1 xor ap_const_logic_1);

    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (real_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp1_assign_proc : process(ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter4, ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter3, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_0))) then 
            ap_idle_pp1 <= ap_const_logic_1;
        else 
            ap_idle_pp1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_phi_mux_empty_44_phi_fu_367_p4 <= empty_44_reg_363;

    ap_phi_mux_empty_45_phi_fu_403_p4_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, icmp_ln882_1_reg_896, empty_45_reg_399, add_ln695_5_reg_900)
    begin
        if (((icmp_ln882_1_reg_896 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            ap_phi_mux_empty_45_phi_fu_403_p4 <= add_ln695_5_reg_900;
        else 
            ap_phi_mux_empty_45_phi_fu_403_p4 <= empty_45_reg_399;
        end if; 
    end process;


    ap_predicate_op114_read_state7_assign_proc : process(icmp_ln882_1_reg_896, cmp_i_i161_i_i_i_reg_879)
    begin
                ap_predicate_op114_read_state7 <= ((cmp_i_i161_i_i_i_reg_879 = ap_const_lv1_1) and (icmp_ln882_1_reg_896 = ap_const_lv1_0));
    end process;


    ap_predicate_op125_read_state7_assign_proc : process(icmp_ln882_1_reg_896, cmp_i_i161_i_i_i_reg_879)
    begin
                ap_predicate_op125_read_state7 <= ((cmp_i_i161_i_i_i_reg_879 = ap_const_lv1_1) and (icmp_ln882_1_reg_896 = ap_const_lv1_0));
    end process;

    ap_ready <= internal_ap_ready;

    buf_V_0_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, icmp_ln882_1_reg_896, cmp_i_i161_i_i_i_reg_879, ap_enable_reg_pp0_iter0, zext_ln538_fu_566_p1, trunc_ln187_reg_883, zext_ln538_2_fu_682_p1, zext_ln538_1_fu_691_p1)
    begin
        if (((cmp_i_i161_i_i_i_reg_879 = ap_const_lv1_1) and (icmp_ln882_1_reg_896 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (trunc_ln187_reg_883 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            buf_V_0_address0 <= zext_ln538_1_fu_691_p1(11 - 1 downto 0);
        elsif (((cmp_i_i161_i_i_i_reg_879 = ap_const_lv1_0) and (icmp_ln882_1_reg_896 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (trunc_ln187_reg_883 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            buf_V_0_address0 <= zext_ln538_2_fu_682_p1(11 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            buf_V_0_address0 <= zext_ln538_fu_566_p1(11 - 1 downto 0);
        else 
            buf_V_0_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    buf_V_0_address1 <= zext_ln324_fu_700_p1(11 - 1 downto 0);

    buf_V_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln882_1_reg_896, cmp_i_i161_i_i_i_reg_879, ap_block_pp1_stage0_11001, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, trunc_ln187_reg_883)
    begin
        if ((((cmp_i_i161_i_i_i_reg_879 = ap_const_lv1_1) and (icmp_ln882_1_reg_896 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (trunc_ln187_reg_883 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((cmp_i_i161_i_i_i_reg_879 = ap_const_lv1_0) and (icmp_ln882_1_reg_896 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (trunc_ln187_reg_883 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            buf_V_0_ce0 <= ap_const_logic_1;
        else 
            buf_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_0_ce1_assign_proc : process(ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            buf_V_0_ce1 <= ap_const_logic_1;
        else 
            buf_V_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_0_d0_assign_proc : process(magnitude_mat_data_dout, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, icmp_ln882_1_reg_896, cmp_i_i161_i_i_i_reg_879, ap_enable_reg_pp0_iter0, trunc_ln187_reg_883)
    begin
        if (((cmp_i_i161_i_i_i_reg_879 = ap_const_lv1_1) and (icmp_ln882_1_reg_896 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (trunc_ln187_reg_883 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            buf_V_0_d0 <= magnitude_mat_data_dout;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((cmp_i_i161_i_i_i_reg_879 = ap_const_lv1_0) and (icmp_ln882_1_reg_896 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (trunc_ln187_reg_883 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            buf_V_0_d0 <= ap_const_lv16_0;
        else 
            buf_V_0_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    buf_V_0_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln882_1_reg_896, cmp_i_i161_i_i_i_reg_879, ap_block_pp1_stage0_11001, icmp_ln882_fu_554_p2, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, trunc_ln187_reg_883)
    begin
        if ((((cmp_i_i161_i_i_i_reg_879 = ap_const_lv1_1) and (icmp_ln882_1_reg_896 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (trunc_ln187_reg_883 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((cmp_i_i161_i_i_i_reg_879 = ap_const_lv1_0) and (icmp_ln882_1_reg_896 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (trunc_ln187_reg_883 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln882_fu_554_p2 = ap_const_lv1_0)))) then 
            buf_V_0_we0 <= ap_const_logic_1;
        else 
            buf_V_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_1_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, icmp_ln882_1_reg_896, cmp_i_i161_i_i_i_reg_879, zext_ln538_reg_845, trunc_ln187_reg_883, zext_ln538_2_fu_682_p1, zext_ln538_1_fu_691_p1)
    begin
        if (((cmp_i_i161_i_i_i_reg_879 = ap_const_lv1_1) and (icmp_ln882_1_reg_896 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (trunc_ln187_reg_883 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            buf_V_1_address0 <= zext_ln538_1_fu_691_p1(11 - 1 downto 0);
        elsif (((cmp_i_i161_i_i_i_reg_879 = ap_const_lv1_0) and (icmp_ln882_1_reg_896 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (trunc_ln187_reg_883 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            buf_V_1_address0 <= zext_ln538_2_fu_682_p1(11 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            buf_V_1_address0 <= zext_ln538_reg_845(11 - 1 downto 0);
        else 
            buf_V_1_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    buf_V_1_address1 <= zext_ln324_fu_700_p1(11 - 1 downto 0);

    buf_V_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln882_1_reg_896, cmp_i_i161_i_i_i_reg_879, ap_block_pp1_stage0_11001, ap_block_pp0_stage0_11001, trunc_ln187_reg_883)
    begin
        if ((((cmp_i_i161_i_i_i_reg_879 = ap_const_lv1_1) and (icmp_ln882_1_reg_896 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (trunc_ln187_reg_883 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((cmp_i_i161_i_i_i_reg_879 = ap_const_lv1_0) and (icmp_ln882_1_reg_896 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (trunc_ln187_reg_883 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            buf_V_1_ce0 <= ap_const_logic_1;
        else 
            buf_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_1_ce1_assign_proc : process(ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            buf_V_1_ce1 <= ap_const_logic_1;
        else 
            buf_V_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_1_d0_assign_proc : process(magnitude_mat_data_dout, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, icmp_ln882_1_reg_896, cmp_i_i161_i_i_i_reg_879, trunc_ln187_reg_883)
    begin
        if (((cmp_i_i161_i_i_i_reg_879 = ap_const_lv1_0) and (icmp_ln882_1_reg_896 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (trunc_ln187_reg_883 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            buf_V_1_d0 <= ap_const_lv16_0;
        elsif ((((cmp_i_i161_i_i_i_reg_879 = ap_const_lv1_1) and (icmp_ln882_1_reg_896 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (trunc_ln187_reg_883 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            buf_V_1_d0 <= magnitude_mat_data_dout;
        else 
            buf_V_1_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    buf_V_1_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln882_reg_836, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln882_1_reg_896, cmp_i_i161_i_i_i_reg_879, ap_block_pp1_stage0_11001, ap_block_pp0_stage0_11001, trunc_ln187_reg_883)
    begin
        if ((((cmp_i_i161_i_i_i_reg_879 = ap_const_lv1_1) and (icmp_ln882_1_reg_896 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (trunc_ln187_reg_883 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((icmp_ln882_reg_836 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((cmp_i_i161_i_i_i_reg_879 = ap_const_lv1_0) and (icmp_ln882_1_reg_896 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (trunc_ln187_reg_883 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            buf_V_1_we0 <= ap_const_logic_1;
        else 
            buf_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_2_address0_assign_proc : process(cmp_i_i161_i_i_i_reg_879, zext_ln538_2_fu_682_p1, zext_ln538_1_fu_691_p1, ap_condition_718)
    begin
        if ((ap_const_boolean_1 = ap_condition_718)) then
            if ((cmp_i_i161_i_i_i_reg_879 = ap_const_lv1_1)) then 
                buf_V_2_address0 <= zext_ln538_1_fu_691_p1(11 - 1 downto 0);
            elsif ((cmp_i_i161_i_i_i_reg_879 = ap_const_lv1_0)) then 
                buf_V_2_address0 <= zext_ln538_2_fu_682_p1(11 - 1 downto 0);
            else 
                buf_V_2_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            buf_V_2_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    buf_V_2_address1 <= zext_ln324_fu_700_p1(11 - 1 downto 0);

    buf_V_2_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln882_1_reg_896, cmp_i_i161_i_i_i_reg_879, ap_block_pp1_stage0_11001, trunc_ln187_reg_883)
    begin
        if (((not((trunc_ln187_reg_883 = ap_const_lv2_1)) and not((trunc_ln187_reg_883 = ap_const_lv2_0)) and (cmp_i_i161_i_i_i_reg_879 = ap_const_lv1_1) and (icmp_ln882_1_reg_896 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or (not((trunc_ln187_reg_883 = ap_const_lv2_1)) and not((trunc_ln187_reg_883 = ap_const_lv2_0)) and (cmp_i_i161_i_i_i_reg_879 = ap_const_lv1_0) and (icmp_ln882_1_reg_896 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            buf_V_2_ce0 <= ap_const_logic_1;
        else 
            buf_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_2_ce1_assign_proc : process(ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            buf_V_2_ce1 <= ap_const_logic_1;
        else 
            buf_V_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_2_d0_assign_proc : process(magnitude_mat_data_dout, cmp_i_i161_i_i_i_reg_879, ap_condition_718)
    begin
        if ((ap_const_boolean_1 = ap_condition_718)) then
            if ((cmp_i_i161_i_i_i_reg_879 = ap_const_lv1_1)) then 
                buf_V_2_d0 <= magnitude_mat_data_dout;
            elsif ((cmp_i_i161_i_i_i_reg_879 = ap_const_lv1_0)) then 
                buf_V_2_d0 <= ap_const_lv16_0;
            else 
                buf_V_2_d0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            buf_V_2_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    buf_V_2_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln882_1_reg_896, cmp_i_i161_i_i_i_reg_879, ap_block_pp1_stage0_11001, trunc_ln187_reg_883)
    begin
        if (((not((trunc_ln187_reg_883 = ap_const_lv2_1)) and not((trunc_ln187_reg_883 = ap_const_lv2_0)) and (cmp_i_i161_i_i_i_reg_879 = ap_const_lv1_1) and (icmp_ln882_1_reg_896 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or (not((trunc_ln187_reg_883 = ap_const_lv2_1)) and not((trunc_ln187_reg_883 = ap_const_lv2_0)) and (cmp_i_i161_i_i_i_reg_879 = ap_const_lv1_0) and (icmp_ln882_1_reg_896 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            buf_V_2_we0 <= ap_const_logic_1;
        else 
            buf_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    cmp_i_i161_i_i_i_fu_652_p2 <= "1" when (unsigned(empty_43_reg_351) < unsigned(ap_const_lv11_438)) else "0";

    grp_xFFindmax3x3_3_0_0_s_fu_498_p_i02_assign_proc : process(ap_block_pp1_stage0, ap_enable_reg_pp1_iter4, ap_CS_fsm_state11, icmp_ln882_1_reg_896_pp1_iter3_reg, l00_buf_V_2_reg_930)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_xFFindmax3x3_3_0_0_s_fu_498_p_i02 <= ap_const_lv16_0;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (icmp_ln882_1_reg_896_pp1_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            grp_xFFindmax3x3_3_0_0_s_fu_498_p_i02 <= l00_buf_V_2_reg_930;
        else 
            grp_xFFindmax3x3_3_0_0_s_fu_498_p_i02 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_xFFindmax3x3_3_0_0_s_fu_498_p_i12_assign_proc : process(ap_block_pp1_stage0, ap_enable_reg_pp1_iter4, ap_CS_fsm_state11, icmp_ln882_1_reg_896_pp1_iter3_reg, l10_buf_V_2_reg_936)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_xFFindmax3x3_3_0_0_s_fu_498_p_i12 <= ap_const_lv16_0;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (icmp_ln882_1_reg_896_pp1_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            grp_xFFindmax3x3_3_0_0_s_fu_498_p_i12 <= l10_buf_V_2_reg_936;
        else 
            grp_xFFindmax3x3_3_0_0_s_fu_498_p_i12 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_xFFindmax3x3_3_0_0_s_fu_498_p_i22_assign_proc : process(ap_block_pp1_stage0, ap_enable_reg_pp1_iter4, ap_CS_fsm_state11, icmp_ln882_1_reg_896_pp1_iter3_reg, l20_buf_V_2_reg_942)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_xFFindmax3x3_3_0_0_s_fu_498_p_i22 <= ap_const_lv16_0;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (icmp_ln882_1_reg_896_pp1_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            grp_xFFindmax3x3_3_0_0_s_fu_498_p_i22 <= l20_buf_V_2_reg_942;
        else 
            grp_xFFindmax3x3_3_0_0_s_fu_498_p_i22 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    highthreshold_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, highthreshold_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            highthreshold_blk_n <= highthreshold_empty_n;
        else 
            highthreshold_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    highthreshold_read_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, lowthreshold_empty_n, highthreshold_empty_n)
    begin
        if ((not(((highthreshold_empty_n = ap_const_logic_0) or (lowthreshold_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            highthreshold_read <= ap_const_logic_1;
        else 
            highthreshold_read <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln334_fu_571_p2 <= "1" when (empty_43_reg_351 = ap_const_lv11_439) else "0";
    icmp_ln874_1_fu_778_p2 <= "1" when (add_ln695_1_fu_760_p2 = ap_const_lv13_3) else "0";
    icmp_ln874_2_fu_792_p2 <= "1" when (add_ln695_2_fu_766_p2 = ap_const_lv13_2) else "0";
    icmp_ln874_3_fu_806_p2 <= "1" when (add_ln695_3_fu_772_p2 = ap_const_lv13_2) else "0";
    icmp_ln874_4_fu_707_p2 <= "1" when (empty_45_reg_399_pp1_iter1_reg = ap_const_lv11_0) else "0";
    icmp_ln874_fu_607_p2 <= "1" when (empty_44_reg_363 = ap_const_lv13_1) else "0";
    icmp_ln882_1_fu_670_p2 <= "1" when (ap_phi_mux_empty_45_phi_fu_403_p4 = ap_const_lv11_780) else "0";
    icmp_ln882_fu_554_p2 <= "1" when (empty_reg_340 = ap_const_lv11_780) else "0";

    internal_ap_ready_assign_proc : process(icmp_ln334_fu_571_p2, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln334_fu_571_p2 = ap_const_lv1_1))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    lowthreshold_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, lowthreshold_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            lowthreshold_blk_n <= lowthreshold_empty_n;
        else 
            lowthreshold_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    lowthreshold_read_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, lowthreshold_empty_n, highthreshold_empty_n)
    begin
        if ((not(((highthreshold_empty_n = ap_const_logic_0) or (lowthreshold_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            lowthreshold_read <= ap_const_logic_1;
        else 
            lowthreshold_read <= ap_const_logic_0;
        end if; 
    end process;


    magnitude_mat_data_blk_n_assign_proc : process(magnitude_mat_data_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, icmp_ln882_reg_836, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, icmp_ln882_1_reg_896, cmp_i_i161_i_i_i_reg_879)
    begin
        if ((((cmp_i_i161_i_i_i_reg_879 = ap_const_lv1_1) and (icmp_ln882_1_reg_896 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((icmp_ln882_reg_836 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            magnitude_mat_data_blk_n <= magnitude_mat_data_empty_n;
        else 
            magnitude_mat_data_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    magnitude_mat_data_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln882_reg_836, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_predicate_op114_read_state7, ap_block_pp1_stage0_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_predicate_op114_read_state7 = ap_const_boolean_1)) or ((icmp_ln882_reg_836 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            magnitude_mat_data_read <= ap_const_logic_1;
        else 
            magnitude_mat_data_read <= ap_const_logic_0;
        end if; 
    end process;


    nms_mat_data_blk_n_assign_proc : process(nms_mat_data_full_n, ap_block_pp1_stage0, ap_enable_reg_pp1_iter4, icmp_ln874_4_reg_926_pp1_iter3_reg, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or ((ap_const_boolean_0 = ap_block_pp1_stage0) and (icmp_ln874_4_reg_926_pp1_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)))) then 
            nms_mat_data_blk_n <= nms_mat_data_full_n;
        else 
            nms_mat_data_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    nms_mat_data_din <= grp_xFFindmax3x3_3_0_0_s_fu_498_ap_return;

    nms_mat_data_write_assign_proc : process(nms_mat_data_full_n, ap_enable_reg_pp1_iter4, icmp_ln874_4_reg_926_pp1_iter3_reg, ap_CS_fsm_state11, ap_block_pp1_stage0_11001)
    begin
        if ((((nms_mat_data_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln874_4_reg_926_pp1_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)))) then 
            nms_mat_data_write <= ap_const_logic_1;
        else 
            nms_mat_data_write <= ap_const_logic_0;
        end if; 
    end process;


    phase_mat_data_blk_n_assign_proc : process(phase_mat_data_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, icmp_ln882_reg_836, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, icmp_ln882_1_reg_896, cmp_i_i161_i_i_i_reg_879)
    begin
        if ((((cmp_i_i161_i_i_i_reg_879 = ap_const_lv1_1) and (icmp_ln882_1_reg_896 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((icmp_ln882_reg_836 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            phase_mat_data_blk_n <= phase_mat_data_empty_n;
        else 
            phase_mat_data_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    phase_mat_data_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln882_reg_836, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_predicate_op125_read_state7, ap_block_pp1_stage0_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_predicate_op125_read_state7 = ap_const_boolean_1)) or ((icmp_ln882_reg_836 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            phase_mat_data_read <= ap_const_logic_1;
        else 
            phase_mat_data_read <= ap_const_logic_0;
        end if; 
    end process;


    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    select_ln348_1_fu_621_p3 <= 
        ap_const_lv2_0 when (icmp_ln874_fu_607_p2(0) = '1') else 
        empty_41_fu_120;
    select_ln348_2_fu_629_p3 <= 
        ap_const_lv2_2 when (icmp_ln874_fu_607_p2(0) = '1') else 
        empty_42_fu_124;
    select_ln348_fu_613_p3 <= 
        ap_const_lv2_1 when (icmp_ln874_fu_607_p2(0) = '1') else 
        empty_40_fu_116;
    select_ln386_fu_784_p3 <= 
        ap_const_lv13_0 when (icmp_ln874_1_fu_778_p2(0) = '1') else 
        add_ln695_1_fu_760_p2;
    select_ln389_fu_798_p3 <= 
        ap_const_lv13_0 when (icmp_ln874_2_fu_792_p2(0) = '1') else 
        add_ln695_2_fu_766_p2;
    select_ln393_fu_812_p3 <= 
        ap_const_lv13_0 when (icmp_ln874_3_fu_806_p2(0) = '1') else 
        add_ln695_3_fu_772_p2;
    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln187_fu_658_p1 <= empty_44_reg_363(2 - 1 downto 0);
    trunc_ln188_fu_662_p1 <= read_ind635_load_0372530_i_i_reg_375(1 - 1 downto 0);
    trunc_ln204_fu_666_p1 <= write_ind628_load_0374529_i_i_reg_387(1 - 1 downto 0);
    zext_ln324_fu_700_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_45_reg_399_pp1_iter1_reg),64));
    zext_ln538_1_fu_691_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_45_reg_399),64));
    zext_ln538_2_fu_682_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_45_reg_399),64));
    zext_ln538_fu_566_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_reg_340),64));
end behav;
