# testbench-gen
Generate shells for system verilog testbenches and modelsim compile and simulate script
