// Seed: 1531713423
module module_0;
  initial begin : LABEL_0
    for (id_1 = id_1 & 1; id_1; id_1 = id_1) begin : LABEL_0
      id_1 = id_1;
      assume (id_1 * id_1)
      else;
    end
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  id_8(
      .id_0(id_1 == 1'd0),
      .id_1(id_4[1]),
      .id_2(1),
      .id_3(1),
      .id_4(1'd0),
      .id_5(1'h0),
      .id_6(1),
      .id_7(id_2)
  );
  or primCall (id_1, id_2, id_3, id_4, id_5, id_8);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
