#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Apr 22 10:56:19 2020
# Process ID: 1276
# Current directory: C:/Users/Shadow/FPGA_Audio_Recorder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10600 C:\Users\Shadow\FPGA_Audio_Recorder\FPGA_Audio_Recorder.xpr
# Log file: C:/Users/Shadow/FPGA_Audio_Recorder/vivado.log
# Journal file: C:/Users/Shadow/FPGA_Audio_Recorder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 837.172 ; gain = 180.879
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Serializer_tb.sv w ]
add_files -fileset sim_1 C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Serializer_tb.sv
update_compile_order -fileset sim_1
set_property top Serializer_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top Serializer [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Serializer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Serializer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Serializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer_tb
ERROR: [VRFC 10-4982] syntax error near '#' [C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Serializer_tb.sv:57]
ERROR: [VRFC 10-2865] module 'Serializer_tb' ignored due to previous errors [C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Serializer_tb.sv:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Serializer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Serializer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Serializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xelab -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Serializer_tb_behav xil_defaultlib.Serializer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Serializer_tb_behav xil_defaultlib.Serializer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Serializer
Compiling module xil_defaultlib.Serializer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Serializer_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim/xsim.dir/Serializer_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim/xsim.dir/Serializer_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Apr 22 12:02:29 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 22 12:02:29 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 910.609 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Serializer_tb_behav -key {Behavioral:sim_1:Functional:Serializer_tb} -tclbatch {Serializer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source Serializer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 70000ns
$finish called at time : 70 us : File "C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Serializer_tb.sv" Line 57
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Serializer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 70000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 956.785 ; gain = 46.176
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1256.387 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Serializer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Serializer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Serializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xelab -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Serializer_tb_behav xil_defaultlib.Serializer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Serializer_tb_behav xil_defaultlib.Serializer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Serializer
Compiling module xil_defaultlib.Serializer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Serializer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Serializer_tb_behav -key {Behavioral:sim_1:Functional:Serializer_tb} -tclbatch {Serializer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source Serializer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 70000ns
$finish called at time : 70 us : File "C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Serializer_tb.sv" Line 60
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Serializer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 70000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1256.387 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Serializer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Serializer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Serializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xelab -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Serializer_tb_behav xil_defaultlib.Serializer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Serializer_tb_behav xil_defaultlib.Serializer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Serializer
Compiling module xil_defaultlib.Serializer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Serializer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Serializer_tb_behav -key {Behavioral:sim_1:Functional:Serializer_tb} -tclbatch {Serializer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source Serializer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 70000ns
$finish called at time : 70 us : File "C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Serializer_tb.sv" Line 60
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Serializer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 70000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1256.387 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Serializer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Serializer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Serializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xelab -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Serializer_tb_behav xil_defaultlib.Serializer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Serializer_tb_behav xil_defaultlib.Serializer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Serializer
Compiling module xil_defaultlib.Serializer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Serializer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Serializer_tb_behav -key {Behavioral:sim_1:Functional:Serializer_tb} -tclbatch {Serializer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source Serializer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 70000ns
$finish called at time : 70 us : File "C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Serializer_tb.sv" Line 59
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Serializer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 70000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1256.387 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
