PPA Report for Reduction_AND.v (Module: Reduction_AND)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 4
FF Count: 5
IO Count: 13
Cell Count: 47

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 1025.64 MHz
Reg-to-Reg Critical Path Delay: 0.832 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
