// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="bicg_bicg,hls_ip_2022_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xck24-ubva530-2LV-c,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.601000,HLS_SYN_LAT=918,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=4772,HLS_SYN_LUT=4414,HLS_VERSION=2022_2}" *)

module bicg (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        A_address0,
        A_ce0,
        A_q0,
        A_address1,
        A_ce1,
        A_q1,
        s_address0,
        s_ce0,
        s_we0,
        s_d0,
        s_q0,
        s_address1,
        s_ce1,
        s_we1,
        s_d1,
        s_q1,
        q_address0,
        q_ce0,
        q_we0,
        q_d0,
        q_q0,
        p_address0,
        p_ce0,
        p_q0,
        p_address1,
        p_ce1,
        p_q1,
        r_address0,
        r_ce0,
        r_q0
);

parameter    ap_ST_fsm_state1 = 17'd1;
parameter    ap_ST_fsm_state2 = 17'd2;
parameter    ap_ST_fsm_state3 = 17'd4;
parameter    ap_ST_fsm_state4 = 17'd8;
parameter    ap_ST_fsm_state5 = 17'd16;
parameter    ap_ST_fsm_state6 = 17'd32;
parameter    ap_ST_fsm_state7 = 17'd64;
parameter    ap_ST_fsm_state8 = 17'd128;
parameter    ap_ST_fsm_state9 = 17'd256;
parameter    ap_ST_fsm_state10 = 17'd512;
parameter    ap_ST_fsm_state11 = 17'd1024;
parameter    ap_ST_fsm_state12 = 17'd2048;
parameter    ap_ST_fsm_state13 = 17'd4096;
parameter    ap_ST_fsm_state14 = 17'd8192;
parameter    ap_ST_fsm_state15 = 17'd16384;
parameter    ap_ST_fsm_state16 = 17'd32768;
parameter    ap_ST_fsm_state17 = 17'd65536;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] A_address0;
output   A_ce0;
input  [31:0] A_q0;
output  [9:0] A_address1;
output   A_ce1;
input  [31:0] A_q1;
output  [4:0] s_address0;
output   s_ce0;
output   s_we0;
output  [31:0] s_d0;
input  [31:0] s_q0;
output  [4:0] s_address1;
output   s_ce1;
output   s_we1;
output  [31:0] s_d1;
input  [31:0] s_q1;
output  [4:0] q_address0;
output   q_ce0;
output   q_we0;
output  [31:0] q_d0;
input  [31:0] q_q0;
output  [4:0] p_address0;
output   p_ce0;
input  [31:0] p_q0;
output  [4:0] p_address1;
output   p_ce1;
input  [31:0] p_q1;
output  [4:0] r_address0;
output   r_ce0;
input  [31:0] r_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[4:0] p_address0;
reg p_ce0;
reg[4:0] p_address1;
reg p_ce1;

(* fsm_encoding = "none" *) reg   [16:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] p_load_reg_421;
wire    ap_CS_fsm_state2;
reg   [31:0] p_load_1_reg_426;
reg   [31:0] p_load_2_reg_441;
wire    ap_CS_fsm_state3;
reg   [31:0] p_load_3_reg_446;
reg   [31:0] p_load_4_reg_461;
wire    ap_CS_fsm_state4;
reg   [31:0] p_load_5_reg_466;
reg   [31:0] p_load_6_reg_481;
wire    ap_CS_fsm_state5;
reg   [31:0] p_load_7_reg_486;
reg   [31:0] p_load_8_reg_501;
wire    ap_CS_fsm_state6;
reg   [31:0] p_load_9_reg_506;
reg   [31:0] p_load_10_reg_521;
wire    ap_CS_fsm_state7;
reg   [31:0] p_load_11_reg_526;
reg   [31:0] p_load_12_reg_541;
wire    ap_CS_fsm_state8;
reg   [31:0] p_load_13_reg_546;
reg   [31:0] p_load_14_reg_561;
wire    ap_CS_fsm_state9;
reg   [31:0] p_load_15_reg_566;
reg   [31:0] p_load_16_reg_581;
wire    ap_CS_fsm_state10;
reg   [31:0] p_load_17_reg_586;
reg   [31:0] p_load_18_reg_601;
wire    ap_CS_fsm_state11;
reg   [31:0] p_load_19_reg_606;
reg   [31:0] p_load_20_reg_621;
wire    ap_CS_fsm_state12;
reg   [31:0] p_load_21_reg_626;
reg   [31:0] p_load_22_reg_641;
wire    ap_CS_fsm_state13;
reg   [31:0] p_load_23_reg_646;
reg   [31:0] p_load_24_reg_661;
wire    ap_CS_fsm_state14;
reg   [31:0] p_load_25_reg_666;
reg   [31:0] p_load_26_reg_681;
wire    ap_CS_fsm_state15;
reg   [31:0] p_load_27_reg_686;
reg   [31:0] p_load_28_reg_701;
wire    ap_CS_fsm_state16;
reg   [31:0] p_load_29_reg_706;
wire    grp_bicg_Pipeline_VITIS_LOOP_9_1_fu_367_ap_start;
wire    grp_bicg_Pipeline_VITIS_LOOP_9_1_fu_367_ap_done;
wire    grp_bicg_Pipeline_VITIS_LOOP_9_1_fu_367_ap_idle;
wire    grp_bicg_Pipeline_VITIS_LOOP_9_1_fu_367_ap_ready;
wire   [4:0] grp_bicg_Pipeline_VITIS_LOOP_9_1_fu_367_s_address0;
wire    grp_bicg_Pipeline_VITIS_LOOP_9_1_fu_367_s_ce0;
wire    grp_bicg_Pipeline_VITIS_LOOP_9_1_fu_367_s_we0;
wire   [31:0] grp_bicg_Pipeline_VITIS_LOOP_9_1_fu_367_s_d0;
wire   [4:0] grp_bicg_Pipeline_VITIS_LOOP_9_1_fu_367_s_address1;
wire    grp_bicg_Pipeline_VITIS_LOOP_9_1_fu_367_s_ce1;
wire    grp_bicg_Pipeline_VITIS_LOOP_9_1_fu_367_s_we1;
wire   [31:0] grp_bicg_Pipeline_VITIS_LOOP_9_1_fu_367_s_d1;
wire   [9:0] grp_bicg_Pipeline_VITIS_LOOP_9_1_fu_367_A_address0;
wire    grp_bicg_Pipeline_VITIS_LOOP_9_1_fu_367_A_ce0;
wire   [9:0] grp_bicg_Pipeline_VITIS_LOOP_9_1_fu_367_A_address1;
wire    grp_bicg_Pipeline_VITIS_LOOP_9_1_fu_367_A_ce1;
wire   [4:0] grp_bicg_Pipeline_VITIS_LOOP_9_1_fu_367_q_address0;
wire    grp_bicg_Pipeline_VITIS_LOOP_9_1_fu_367_q_ce0;
wire    grp_bicg_Pipeline_VITIS_LOOP_9_1_fu_367_q_we0;
wire   [31:0] grp_bicg_Pipeline_VITIS_LOOP_9_1_fu_367_q_d0;
wire   [4:0] grp_bicg_Pipeline_VITIS_LOOP_9_1_fu_367_r_address0;
wire    grp_bicg_Pipeline_VITIS_LOOP_9_1_fu_367_r_ce0;
reg    grp_bicg_Pipeline_VITIS_LOOP_9_1_fu_367_ap_start_reg;
wire    ap_CS_fsm_state17;
reg   [16:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
reg    ap_ST_fsm_state17_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 17'd1;
#0 grp_bicg_Pipeline_VITIS_LOOP_9_1_fu_367_ap_start_reg = 1'b0;
end

bicg_bicg_Pipeline_VITIS_LOOP_9_1 grp_bicg_Pipeline_VITIS_LOOP_9_1_fu_367(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_bicg_Pipeline_VITIS_LOOP_9_1_fu_367_ap_start),
    .ap_done(grp_bicg_Pipeline_VITIS_LOOP_9_1_fu_367_ap_done),
    .ap_idle(grp_bicg_Pipeline_VITIS_LOOP_9_1_fu_367_ap_idle),
    .ap_ready(grp_bicg_Pipeline_VITIS_LOOP_9_1_fu_367_ap_ready),
    .s_address0(grp_bicg_Pipeline_VITIS_LOOP_9_1_fu_367_s_address0),
    .s_ce0(grp_bicg_Pipeline_VITIS_LOOP_9_1_fu_367_s_ce0),
    .s_we0(grp_bicg_Pipeline_VITIS_LOOP_9_1_fu_367_s_we0),
    .s_d0(grp_bicg_Pipeline_VITIS_LOOP_9_1_fu_367_s_d0),
    .s_q0(s_q0),
    .s_address1(grp_bicg_Pipeline_VITIS_LOOP_9_1_fu_367_s_address1),
    .s_ce1(grp_bicg_Pipeline_VITIS_LOOP_9_1_fu_367_s_ce1),
    .s_we1(grp_bicg_Pipeline_VITIS_LOOP_9_1_fu_367_s_we1),
    .s_d1(grp_bicg_Pipeline_VITIS_LOOP_9_1_fu_367_s_d1),
    .s_q1(s_q1),
    .A_address0(grp_bicg_Pipeline_VITIS_LOOP_9_1_fu_367_A_address0),
    .A_ce0(grp_bicg_Pipeline_VITIS_LOOP_9_1_fu_367_A_ce0),
    .A_q0(A_q0),
    .A_address1(grp_bicg_Pipeline_VITIS_LOOP_9_1_fu_367_A_address1),
    .A_ce1(grp_bicg_Pipeline_VITIS_LOOP_9_1_fu_367_A_ce1),
    .A_q1(A_q1),
    .q_address0(grp_bicg_Pipeline_VITIS_LOOP_9_1_fu_367_q_address0),
    .q_ce0(grp_bicg_Pipeline_VITIS_LOOP_9_1_fu_367_q_ce0),
    .q_we0(grp_bicg_Pipeline_VITIS_LOOP_9_1_fu_367_q_we0),
    .q_d0(grp_bicg_Pipeline_VITIS_LOOP_9_1_fu_367_q_d0),
    .q_q0(q_q0),
    .r_address0(grp_bicg_Pipeline_VITIS_LOOP_9_1_fu_367_r_address0),
    .r_ce0(grp_bicg_Pipeline_VITIS_LOOP_9_1_fu_367_r_ce0),
    .r_q0(r_q0),
    .p_load(p_load_reg_421),
    .p_load_1(p_load_1_reg_426),
    .p_load_2(p_load_2_reg_441),
    .p_load_3(p_load_3_reg_446),
    .p_load_4(p_load_4_reg_461),
    .p_load_5(p_load_5_reg_466),
    .p_load_6(p_load_6_reg_481),
    .p_load_7(p_load_7_reg_486),
    .p_load_8(p_load_8_reg_501),
    .p_load_9(p_load_9_reg_506),
    .p_load_10(p_load_10_reg_521),
    .p_load_11(p_load_11_reg_526),
    .p_load_12(p_load_12_reg_541),
    .p_load_13(p_load_13_reg_546),
    .p_load_14(p_load_14_reg_561),
    .p_load_15(p_load_15_reg_566),
    .p_load_16(p_load_16_reg_581),
    .p_load_17(p_load_17_reg_586),
    .p_load_18(p_load_18_reg_601),
    .p_load_19(p_load_19_reg_606),
    .p_load_20(p_load_20_reg_621),
    .p_load_21(p_load_21_reg_626),
    .p_load_22(p_load_22_reg_641),
    .p_load_23(p_load_23_reg_646),
    .p_load_24(p_load_24_reg_661),
    .p_load_25(p_load_25_reg_666),
    .p_load_26(p_load_26_reg_681),
    .p_load_27(p_load_27_reg_686),
    .p_load_28(p_load_28_reg_701),
    .p_load_29(p_load_29_reg_706)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_bicg_Pipeline_VITIS_LOOP_9_1_fu_367_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state16)) begin
            grp_bicg_Pipeline_VITIS_LOOP_9_1_fu_367_ap_start_reg <= 1'b1;
        end else if ((grp_bicg_Pipeline_VITIS_LOOP_9_1_fu_367_ap_ready == 1'b1)) begin
            grp_bicg_Pipeline_VITIS_LOOP_9_1_fu_367_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        p_load_10_reg_521 <= p_q1;
        p_load_11_reg_526 <= p_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        p_load_12_reg_541 <= p_q1;
        p_load_13_reg_546 <= p_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        p_load_14_reg_561 <= p_q1;
        p_load_15_reg_566 <= p_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        p_load_16_reg_581 <= p_q1;
        p_load_17_reg_586 <= p_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        p_load_18_reg_601 <= p_q1;
        p_load_19_reg_606 <= p_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        p_load_1_reg_426 <= p_q0;
        p_load_reg_421 <= p_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        p_load_20_reg_621 <= p_q1;
        p_load_21_reg_626 <= p_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        p_load_22_reg_641 <= p_q1;
        p_load_23_reg_646 <= p_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        p_load_24_reg_661 <= p_q1;
        p_load_25_reg_666 <= p_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        p_load_26_reg_681 <= p_q1;
        p_load_27_reg_686 <= p_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        p_load_28_reg_701 <= p_q1;
        p_load_29_reg_706 <= p_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        p_load_2_reg_441 <= p_q1;
        p_load_3_reg_446 <= p_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_load_4_reg_461 <= p_q1;
        p_load_5_reg_466 <= p_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        p_load_6_reg_481 <= p_q1;
        p_load_7_reg_486 <= p_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        p_load_8_reg_501 <= p_q1;
        p_load_9_reg_506 <= p_q0;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

always @ (*) begin
    if ((grp_bicg_Pipeline_VITIS_LOOP_9_1_fu_367_ap_done == 1'b0)) begin
        ap_ST_fsm_state17_blk = 1'b1;
    end else begin
        ap_ST_fsm_state17_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((grp_bicg_Pipeline_VITIS_LOOP_9_1_fu_367_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_bicg_Pipeline_VITIS_LOOP_9_1_fu_367_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        p_address0 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        p_address0 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        p_address0 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        p_address0 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        p_address0 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        p_address0 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        p_address0 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        p_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        p_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        p_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        p_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        p_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        p_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        p_address0 = 64'd1;
    end else begin
        p_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        p_address1 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        p_address1 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        p_address1 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        p_address1 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        p_address1 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        p_address1 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        p_address1 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        p_address1 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        p_address1 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        p_address1 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        p_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        p_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        p_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        p_address1 = 64'd0;
    end else begin
        p_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        p_ce0 = 1'b1;
    end else begin
        p_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        p_ce1 = 1'b1;
    end else begin
        p_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            if (((grp_bicg_Pipeline_VITIS_LOOP_9_1_fu_367_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_address0 = grp_bicg_Pipeline_VITIS_LOOP_9_1_fu_367_A_address0;

assign A_address1 = grp_bicg_Pipeline_VITIS_LOOP_9_1_fu_367_A_address1;

assign A_ce0 = grp_bicg_Pipeline_VITIS_LOOP_9_1_fu_367_A_ce0;

assign A_ce1 = grp_bicg_Pipeline_VITIS_LOOP_9_1_fu_367_A_ce1;

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign grp_bicg_Pipeline_VITIS_LOOP_9_1_fu_367_ap_start = grp_bicg_Pipeline_VITIS_LOOP_9_1_fu_367_ap_start_reg;

assign q_address0 = grp_bicg_Pipeline_VITIS_LOOP_9_1_fu_367_q_address0;

assign q_ce0 = grp_bicg_Pipeline_VITIS_LOOP_9_1_fu_367_q_ce0;

assign q_d0 = grp_bicg_Pipeline_VITIS_LOOP_9_1_fu_367_q_d0;

assign q_we0 = grp_bicg_Pipeline_VITIS_LOOP_9_1_fu_367_q_we0;

assign r_address0 = grp_bicg_Pipeline_VITIS_LOOP_9_1_fu_367_r_address0;

assign r_ce0 = grp_bicg_Pipeline_VITIS_LOOP_9_1_fu_367_r_ce0;

assign s_address0 = grp_bicg_Pipeline_VITIS_LOOP_9_1_fu_367_s_address0;

assign s_address1 = grp_bicg_Pipeline_VITIS_LOOP_9_1_fu_367_s_address1;

assign s_ce0 = grp_bicg_Pipeline_VITIS_LOOP_9_1_fu_367_s_ce0;

assign s_ce1 = grp_bicg_Pipeline_VITIS_LOOP_9_1_fu_367_s_ce1;

assign s_d0 = grp_bicg_Pipeline_VITIS_LOOP_9_1_fu_367_s_d0;

assign s_d1 = grp_bicg_Pipeline_VITIS_LOOP_9_1_fu_367_s_d1;

assign s_we0 = grp_bicg_Pipeline_VITIS_LOOP_9_1_fu_367_s_we0;

assign s_we1 = grp_bicg_Pipeline_VITIS_LOOP_9_1_fu_367_s_we1;

endmodule //bicg
