library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity Bupdate is
    Generic ( N : natural := 64 );
    Port (
        A : in std_logic_vector(N-1 downto 0);
        B    : out std_logic_vector(7 downto 0);
    );
end entity Bupdate;

architecture Behaviour of Bupdate is

begin
B(6 downto 0) => A(6 downto 0)
GiantOrGate_inst : GiantOrGate
        generic map ( N => N-7 )
        port map (
            A => A,
            B => B(7)
        );
end architecture Behaviour;