// Seed: 1315380221
module module_0 (
    input tri0 id_0,
    input wire id_1,
    input wor id_2,
    output wand id_3,
    output tri0 id_4,
    output supply1 id_5,
    input tri1 id_6,
    output tri0 id_7,
    output supply0 id_8,
    output tri id_9,
    input tri1 id_10,
    input uwire id_11,
    input wire id_12,
    output wand id_13
);
  tri0 id_15 = -1, id_16;
  wire id_17;
  assign module_1.type_4 = 0;
  initial id_13 = ~^ -1;
  wire id_18;
endmodule
module module_1 (
    input  wire  id_0,
    output uwire id_1
);
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1
  );
  id_3(
      1
  );
endmodule
