#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* Rx */
Rx__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
Rx__0__MASK EQU 0x01
Rx__0__PC EQU CYREG_IO_PC_PRT15_PC0
Rx__0__PORT EQU 15
Rx__0__SHIFT EQU 0
Rx__AG EQU CYREG_PRT15_AG
Rx__AMUX EQU CYREG_PRT15_AMUX
Rx__BIE EQU CYREG_PRT15_BIE
Rx__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Rx__BYP EQU CYREG_PRT15_BYP
Rx__CTL EQU CYREG_PRT15_CTL
Rx__DM0 EQU CYREG_PRT15_DM0
Rx__DM1 EQU CYREG_PRT15_DM1
Rx__DM2 EQU CYREG_PRT15_DM2
Rx__DR EQU CYREG_PRT15_DR
Rx__INP_DIS EQU CYREG_PRT15_INP_DIS
Rx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Rx__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Rx__LCD_EN EQU CYREG_PRT15_LCD_EN
Rx__MASK EQU 0x01
Rx__PORT EQU 15
Rx__PRT EQU CYREG_PRT15_PRT
Rx__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Rx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Rx__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Rx__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Rx__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Rx__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Rx__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Rx__PS EQU CYREG_PRT15_PS
Rx__SHIFT EQU 0
Rx__SLW EQU CYREG_PRT15_SLW

/* Tx */
Tx__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
Tx__0__MASK EQU 0x04
Tx__0__PC EQU CYREG_PRT12_PC2
Tx__0__PORT EQU 12
Tx__0__SHIFT EQU 2
Tx__AG EQU CYREG_PRT12_AG
Tx__BIE EQU CYREG_PRT12_BIE
Tx__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx__BYP EQU CYREG_PRT12_BYP
Tx__DM0 EQU CYREG_PRT12_DM0
Tx__DM1 EQU CYREG_PRT12_DM1
Tx__DM2 EQU CYREG_PRT12_DM2
Tx__DR EQU CYREG_PRT12_DR
Tx__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx__MASK EQU 0x04
Tx__PORT EQU 12
Tx__PRT EQU CYREG_PRT12_PRT
Tx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx__PS EQU CYREG_PRT12_PS
Tx__SHIFT EQU 2
Tx__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx__SLW EQU CYREG_PRT12_SLW

/* PWR */
PWR__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
PWR__0__MASK EQU 0x02
PWR__0__PC EQU CYREG_PRT2_PC1
PWR__0__PORT EQU 2
PWR__0__SHIFT EQU 1
PWR__AG EQU CYREG_PRT2_AG
PWR__AMUX EQU CYREG_PRT2_AMUX
PWR__BIE EQU CYREG_PRT2_BIE
PWR__BIT_MASK EQU CYREG_PRT2_BIT_MASK
PWR__BYP EQU CYREG_PRT2_BYP
PWR__CTL EQU CYREG_PRT2_CTL
PWR__DM0 EQU CYREG_PRT2_DM0
PWR__DM1 EQU CYREG_PRT2_DM1
PWR__DM2 EQU CYREG_PRT2_DM2
PWR__DR EQU CYREG_PRT2_DR
PWR__INP_DIS EQU CYREG_PRT2_INP_DIS
PWR__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
PWR__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
PWR__LCD_EN EQU CYREG_PRT2_LCD_EN
PWR__MASK EQU 0x02
PWR__PORT EQU 2
PWR__PRT EQU CYREG_PRT2_PRT
PWR__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
PWR__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
PWR__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
PWR__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
PWR__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
PWR__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
PWR__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
PWR__PS EQU CYREG_PRT2_PS
PWR__SHIFT EQU 1
PWR__SLW EQU CYREG_PRT2_SLW

/* UART_BUART */
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB04_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB04_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB04_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB04_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB04_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB04_F1
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB07_A0
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB07_A1
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB07_D0
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB07_D1
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB07_F0
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB07_F1
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB07_MSK
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB07_ST

/* UART_IntClock */
UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_IntClock__INDEX EQU 0x02
UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_IntClock__PM_ACT_MSK EQU 0x04
UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_IntClock__PM_STBY_MSK EQU 0x04

/* DENCA */
DENCA__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
DENCA__0__MASK EQU 0x40
DENCA__0__PC EQU CYREG_PRT0_PC6
DENCA__0__PORT EQU 0
DENCA__0__SHIFT EQU 6
DENCA__AG EQU CYREG_PRT0_AG
DENCA__AMUX EQU CYREG_PRT0_AMUX
DENCA__BIE EQU CYREG_PRT0_BIE
DENCA__BIT_MASK EQU CYREG_PRT0_BIT_MASK
DENCA__BYP EQU CYREG_PRT0_BYP
DENCA__CTL EQU CYREG_PRT0_CTL
DENCA__DM0 EQU CYREG_PRT0_DM0
DENCA__DM1 EQU CYREG_PRT0_DM1
DENCA__DM2 EQU CYREG_PRT0_DM2
DENCA__DR EQU CYREG_PRT0_DR
DENCA__INP_DIS EQU CYREG_PRT0_INP_DIS
DENCA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
DENCA__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
DENCA__LCD_EN EQU CYREG_PRT0_LCD_EN
DENCA__MASK EQU 0x40
DENCA__PORT EQU 0
DENCA__PRT EQU CYREG_PRT0_PRT
DENCA__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
DENCA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
DENCA__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
DENCA__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
DENCA__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
DENCA__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
DENCA__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
DENCA__PS EQU CYREG_PRT0_PS
DENCA__SHIFT EQU 6
DENCA__SLW EQU CYREG_PRT0_SLW

/* DENCB */
DENCB__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
DENCB__0__MASK EQU 0x04
DENCB__0__PC EQU CYREG_PRT0_PC2
DENCB__0__PORT EQU 0
DENCB__0__SHIFT EQU 2
DENCB__AG EQU CYREG_PRT0_AG
DENCB__AMUX EQU CYREG_PRT0_AMUX
DENCB__BIE EQU CYREG_PRT0_BIE
DENCB__BIT_MASK EQU CYREG_PRT0_BIT_MASK
DENCB__BYP EQU CYREG_PRT0_BYP
DENCB__CTL EQU CYREG_PRT0_CTL
DENCB__DM0 EQU CYREG_PRT0_DM0
DENCB__DM1 EQU CYREG_PRT0_DM1
DENCB__DM2 EQU CYREG_PRT0_DM2
DENCB__DR EQU CYREG_PRT0_DR
DENCB__INP_DIS EQU CYREG_PRT0_INP_DIS
DENCB__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
DENCB__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
DENCB__LCD_EN EQU CYREG_PRT0_LCD_EN
DENCB__MASK EQU 0x04
DENCB__PORT EQU 0
DENCB__PRT EQU CYREG_PRT0_PRT
DENCB__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
DENCB__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
DENCB__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
DENCB__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
DENCB__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
DENCB__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
DENCB__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
DENCB__PS EQU CYREG_PRT0_PS
DENCB__SHIFT EQU 2
DENCB__SLW EQU CYREG_PRT0_SLW

/* DVDAC_DMA */
DVDAC_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL1
DVDAC_DMA__DRQ_NUMBER EQU 4
DVDAC_DMA__NUMBEROF_TDS EQU 0
DVDAC_DMA__PRIORITY EQU 2
DVDAC_DMA__TERMIN_EN EQU 0
DVDAC_DMA__TERMIN_SEL EQU 0
DVDAC_DMA__TERMOUT0_EN EQU 0
DVDAC_DMA__TERMOUT0_SEL EQU 0
DVDAC_DMA__TERMOUT1_EN EQU 0
DVDAC_DMA__TERMOUT1_SEL EQU 0

/* DVDAC_IntClock */
DVDAC_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
DVDAC_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
DVDAC_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
DVDAC_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
DVDAC_IntClock__INDEX EQU 0x03
DVDAC_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
DVDAC_IntClock__PM_ACT_MSK EQU 0x08
DVDAC_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
DVDAC_IntClock__PM_STBY_MSK EQU 0x08

/* DVDAC_VDAC8_viDAC8 */
DVDAC_VDAC8_viDAC8__CR0 EQU CYREG_DAC2_CR0
DVDAC_VDAC8_viDAC8__CR1 EQU CYREG_DAC2_CR1
DVDAC_VDAC8_viDAC8__D EQU CYREG_DAC2_D
DVDAC_VDAC8_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
DVDAC_VDAC8_viDAC8__PM_ACT_MSK EQU 0x04
DVDAC_VDAC8_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
DVDAC_VDAC8_viDAC8__PM_STBY_MSK EQU 0x04
DVDAC_VDAC8_viDAC8__STROBE EQU CYREG_DAC2_STROBE
DVDAC_VDAC8_viDAC8__SW0 EQU CYREG_DAC2_SW0
DVDAC_VDAC8_viDAC8__SW2 EQU CYREG_DAC2_SW2
DVDAC_VDAC8_viDAC8__SW3 EQU CYREG_DAC2_SW3
DVDAC_VDAC8_viDAC8__SW4 EQU CYREG_DAC2_SW4
DVDAC_VDAC8_viDAC8__TR EQU CYREG_DAC2_TR
DVDAC_VDAC8_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M1
DVDAC_VDAC8_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M2
DVDAC_VDAC8_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M3
DVDAC_VDAC8_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M4
DVDAC_VDAC8_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M5
DVDAC_VDAC8_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M6
DVDAC_VDAC8_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M7
DVDAC_VDAC8_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M8
DVDAC_VDAC8_viDAC8__TST EQU CYREG_DAC2_TST

/* ESTOP */
ESTOP__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
ESTOP__0__MASK EQU 0x08
ESTOP__0__PC EQU CYREG_PRT12_PC3
ESTOP__0__PORT EQU 12
ESTOP__0__SHIFT EQU 3
ESTOP__AG EQU CYREG_PRT12_AG
ESTOP__BIE EQU CYREG_PRT12_BIE
ESTOP__BIT_MASK EQU CYREG_PRT12_BIT_MASK
ESTOP__BYP EQU CYREG_PRT12_BYP
ESTOP__DM0 EQU CYREG_PRT12_DM0
ESTOP__DM1 EQU CYREG_PRT12_DM1
ESTOP__DM2 EQU CYREG_PRT12_DM2
ESTOP__DR EQU CYREG_PRT12_DR
ESTOP__INP_DIS EQU CYREG_PRT12_INP_DIS
ESTOP__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
ESTOP__MASK EQU 0x08
ESTOP__PORT EQU 12
ESTOP__PRT EQU CYREG_PRT12_PRT
ESTOP__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
ESTOP__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
ESTOP__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
ESTOP__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
ESTOP__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
ESTOP__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
ESTOP__PS EQU CYREG_PRT12_PS
ESTOP__SHIFT EQU 3
ESTOP__SIO_CFG EQU CYREG_PRT12_SIO_CFG
ESTOP__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
ESTOP__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
ESTOP__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
ESTOP__SLW EQU CYREG_PRT12_SLW

/* SENCA */
SENCA__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
SENCA__0__MASK EQU 0x80
SENCA__0__PC EQU CYREG_PRT0_PC7
SENCA__0__PORT EQU 0
SENCA__0__SHIFT EQU 7
SENCA__AG EQU CYREG_PRT0_AG
SENCA__AMUX EQU CYREG_PRT0_AMUX
SENCA__BIE EQU CYREG_PRT0_BIE
SENCA__BIT_MASK EQU CYREG_PRT0_BIT_MASK
SENCA__BYP EQU CYREG_PRT0_BYP
SENCA__CTL EQU CYREG_PRT0_CTL
SENCA__DM0 EQU CYREG_PRT0_DM0
SENCA__DM1 EQU CYREG_PRT0_DM1
SENCA__DM2 EQU CYREG_PRT0_DM2
SENCA__DR EQU CYREG_PRT0_DR
SENCA__INP_DIS EQU CYREG_PRT0_INP_DIS
SENCA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
SENCA__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
SENCA__LCD_EN EQU CYREG_PRT0_LCD_EN
SENCA__MASK EQU 0x80
SENCA__PORT EQU 0
SENCA__PRT EQU CYREG_PRT0_PRT
SENCA__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
SENCA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
SENCA__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
SENCA__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
SENCA__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
SENCA__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
SENCA__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
SENCA__PS EQU CYREG_PRT0_PS
SENCA__SHIFT EQU 7
SENCA__SLW EQU CYREG_PRT0_SLW

/* SENCB */
SENCB__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
SENCB__0__MASK EQU 0x20
SENCB__0__PC EQU CYREG_PRT0_PC5
SENCB__0__PORT EQU 0
SENCB__0__SHIFT EQU 5
SENCB__AG EQU CYREG_PRT0_AG
SENCB__AMUX EQU CYREG_PRT0_AMUX
SENCB__BIE EQU CYREG_PRT0_BIE
SENCB__BIT_MASK EQU CYREG_PRT0_BIT_MASK
SENCB__BYP EQU CYREG_PRT0_BYP
SENCB__CTL EQU CYREG_PRT0_CTL
SENCB__DM0 EQU CYREG_PRT0_DM0
SENCB__DM1 EQU CYREG_PRT0_DM1
SENCB__DM2 EQU CYREG_PRT0_DM2
SENCB__DR EQU CYREG_PRT0_DR
SENCB__INP_DIS EQU CYREG_PRT0_INP_DIS
SENCB__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
SENCB__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
SENCB__LCD_EN EQU CYREG_PRT0_LCD_EN
SENCB__MASK EQU 0x20
SENCB__PORT EQU 0
SENCB__PRT EQU CYREG_PRT0_PRT
SENCB__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
SENCB__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
SENCB__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
SENCB__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
SENCB__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
SENCB__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
SENCB__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
SENCB__PS EQU CYREG_PRT0_PS
SENCB__SHIFT EQU 5
SENCB__SLW EQU CYREG_PRT0_SLW

/* USBFS_arb_int */
USBFS_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_arb_int__INTC_MASK EQU 0x400000
USBFS_arb_int__INTC_NUMBER EQU 22
USBFS_arb_int__INTC_PRIOR_NUM EQU 7
USBFS_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USBFS_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBFS_bus_reset */
USBFS_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_bus_reset__INTC_MASK EQU 0x800000
USBFS_bus_reset__INTC_NUMBER EQU 23
USBFS_bus_reset__INTC_PRIOR_NUM EQU 7
USBFS_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USBFS_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBFS_Dm */
USBFS_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
USBFS_Dm__0__MASK EQU 0x80
USBFS_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USBFS_Dm__0__PORT EQU 15
USBFS_Dm__0__SHIFT EQU 7
USBFS_Dm__AG EQU CYREG_PRT15_AG
USBFS_Dm__AMUX EQU CYREG_PRT15_AMUX
USBFS_Dm__BIE EQU CYREG_PRT15_BIE
USBFS_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBFS_Dm__BYP EQU CYREG_PRT15_BYP
USBFS_Dm__CTL EQU CYREG_PRT15_CTL
USBFS_Dm__DM0 EQU CYREG_PRT15_DM0
USBFS_Dm__DM1 EQU CYREG_PRT15_DM1
USBFS_Dm__DM2 EQU CYREG_PRT15_DM2
USBFS_Dm__DR EQU CYREG_PRT15_DR
USBFS_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USBFS_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBFS_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBFS_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USBFS_Dm__MASK EQU 0x80
USBFS_Dm__PORT EQU 15
USBFS_Dm__PRT EQU CYREG_PRT15_PRT
USBFS_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBFS_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBFS_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBFS_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBFS_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBFS_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBFS_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBFS_Dm__PS EQU CYREG_PRT15_PS
USBFS_Dm__SHIFT EQU 7
USBFS_Dm__SLW EQU CYREG_PRT15_SLW

/* USBFS_Dp */
USBFS_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
USBFS_Dp__0__MASK EQU 0x40
USBFS_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USBFS_Dp__0__PORT EQU 15
USBFS_Dp__0__SHIFT EQU 6
USBFS_Dp__AG EQU CYREG_PRT15_AG
USBFS_Dp__AMUX EQU CYREG_PRT15_AMUX
USBFS_Dp__BIE EQU CYREG_PRT15_BIE
USBFS_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBFS_Dp__BYP EQU CYREG_PRT15_BYP
USBFS_Dp__CTL EQU CYREG_PRT15_CTL
USBFS_Dp__DM0 EQU CYREG_PRT15_DM0
USBFS_Dp__DM1 EQU CYREG_PRT15_DM1
USBFS_Dp__DM2 EQU CYREG_PRT15_DM2
USBFS_Dp__DR EQU CYREG_PRT15_DR
USBFS_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USBFS_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USBFS_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBFS_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBFS_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USBFS_Dp__MASK EQU 0x40
USBFS_Dp__PORT EQU 15
USBFS_Dp__PRT EQU CYREG_PRT15_PRT
USBFS_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBFS_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBFS_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBFS_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBFS_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBFS_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBFS_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBFS_Dp__PS EQU CYREG_PRT15_PS
USBFS_Dp__SHIFT EQU 6
USBFS_Dp__SLW EQU CYREG_PRT15_SLW
USBFS_Dp__SNAP EQU CYREG_PICU_15_SNAP_15

/* USBFS_dp_int */
USBFS_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_dp_int__INTC_MASK EQU 0x1000
USBFS_dp_int__INTC_NUMBER EQU 12
USBFS_dp_int__INTC_PRIOR_NUM EQU 7
USBFS_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USBFS_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBFS_ep_0 */
USBFS_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_ep_0__INTC_MASK EQU 0x1000000
USBFS_ep_0__INTC_NUMBER EQU 24
USBFS_ep_0__INTC_PRIOR_NUM EQU 7
USBFS_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USBFS_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBFS_ep_1 */
USBFS_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_ep_1__INTC_MASK EQU 0x04
USBFS_ep_1__INTC_NUMBER EQU 2
USBFS_ep_1__INTC_PRIOR_NUM EQU 7
USBFS_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
USBFS_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBFS_ep_2 */
USBFS_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_ep_2__INTC_MASK EQU 0x08
USBFS_ep_2__INTC_NUMBER EQU 3
USBFS_ep_2__INTC_PRIOR_NUM EQU 7
USBFS_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
USBFS_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBFS_ep1 */
USBFS_ep1__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
USBFS_ep1__DRQ_NUMBER EQU 0
USBFS_ep1__NUMBEROF_TDS EQU 0
USBFS_ep1__PRIORITY EQU 2
USBFS_ep1__TERMIN_EN EQU 1
USBFS_ep1__TERMIN_SEL EQU 0
USBFS_ep1__TERMOUT0_EN EQU 0
USBFS_ep1__TERMOUT0_SEL EQU 0
USBFS_ep1__TERMOUT1_EN EQU 0
USBFS_ep1__TERMOUT1_SEL EQU 0

/* USBFS_ep2 */
USBFS_ep2__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
USBFS_ep2__DRQ_NUMBER EQU 1
USBFS_ep2__NUMBEROF_TDS EQU 0
USBFS_ep2__PRIORITY EQU 2
USBFS_ep2__TERMIN_EN EQU 1
USBFS_ep2__TERMIN_SEL EQU 0
USBFS_ep2__TERMOUT0_EN EQU 0
USBFS_ep2__TERMOUT0_SEL EQU 0
USBFS_ep2__TERMOUT1_EN EQU 0
USBFS_ep2__TERMOUT1_SEL EQU 0

/* USBFS_ord_int */
USBFS_ord_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_ord_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_ord_int__INTC_MASK EQU 0x2000000
USBFS_ord_int__INTC_NUMBER EQU 25
USBFS_ord_int__INTC_PRIOR_NUM EQU 7
USBFS_ord_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_25
USBFS_ord_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_ord_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBFS_USB */
USBFS_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USBFS_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USBFS_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USBFS_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USBFS_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USBFS_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USBFS_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USBFS_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USBFS_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USBFS_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USBFS_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USBFS_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USBFS_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USBFS_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USBFS_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USBFS_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USBFS_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USBFS_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USBFS_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USBFS_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USBFS_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USBFS_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USBFS_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USBFS_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USBFS_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USBFS_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USBFS_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USBFS_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USBFS_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USBFS_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USBFS_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USBFS_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USBFS_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USBFS_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USBFS_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USBFS_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USBFS_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USBFS_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USBFS_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USBFS_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USBFS_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USBFS_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USBFS_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USBFS_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USBFS_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USBFS_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USBFS_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USBFS_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USBFS_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USBFS_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USBFS_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USBFS_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USBFS_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USBFS_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USBFS_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USBFS_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USBFS_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USBFS_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USBFS_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USBFS_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USBFS_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USBFS_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USBFS_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USBFS_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USBFS_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USBFS_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USBFS_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USBFS_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USBFS_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USBFS_USB__CR0 EQU CYREG_USB_CR0
USBFS_USB__CR1 EQU CYREG_USB_CR1
USBFS_USB__CWA EQU CYREG_USB_CWA
USBFS_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USBFS_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USBFS_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USBFS_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USBFS_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USBFS_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USBFS_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USBFS_USB__EP0_CR EQU CYREG_USB_EP0_CR
USBFS_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USBFS_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USBFS_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USBFS_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USBFS_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USBFS_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USBFS_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USBFS_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USBFS_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USBFS_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USBFS_USB__PM_ACT_MSK EQU 0x01
USBFS_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USBFS_USB__PM_STBY_MSK EQU 0x01
USBFS_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USBFS_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USBFS_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USBFS_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USBFS_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USBFS_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USBFS_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USBFS_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USBFS_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USBFS_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USBFS_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USBFS_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USBFS_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USBFS_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USBFS_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USBFS_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USBFS_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USBFS_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USBFS_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USBFS_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USBFS_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USBFS_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USBFS_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USBFS_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USBFS_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USBFS_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USBFS_USB__SOF0 EQU CYREG_USB_SOF0
USBFS_USB__SOF1 EQU CYREG_USB_SOF1
USBFS_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USBFS_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USBFS_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

/* RAMBUF1 */
RAMBUF1__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
RAMBUF1__DRQ_NUMBER EQU 2
RAMBUF1__NUMBEROF_TDS EQU 0
RAMBUF1__PRIORITY EQU 2
RAMBUF1__TERMIN_EN EQU 0
RAMBUF1__TERMIN_SEL EQU 0
RAMBUF1__TERMOUT0_EN EQU 0
RAMBUF1__TERMOUT0_SEL EQU 0
RAMBUF1__TERMOUT1_EN EQU 0
RAMBUF1__TERMOUT1_SEL EQU 0

/* RAMBUF2 */
RAMBUF2__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
RAMBUF2__DRQ_NUMBER EQU 3
RAMBUF2__NUMBEROF_TDS EQU 0
RAMBUF2__PRIORITY EQU 2
RAMBUF2__TERMIN_EN EQU 0
RAMBUF2__TERMIN_SEL EQU 0
RAMBUF2__TERMOUT0_EN EQU 0
RAMBUF2__TERMOUT0_SEL EQU 0
RAMBUF2__TERMOUT1_EN EQU 0
RAMBUF2__TERMOUT1_SEL EQU 0

/* BRAKEADC_ADC_SAR */
BRAKEADC_ADC_SAR__CLK EQU CYREG_SAR0_CLK
BRAKEADC_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
BRAKEADC_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
BRAKEADC_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
BRAKEADC_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
BRAKEADC_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
BRAKEADC_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
BRAKEADC_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
BRAKEADC_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
BRAKEADC_ADC_SAR__PM_ACT_MSK EQU 0x01
BRAKEADC_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
BRAKEADC_ADC_SAR__PM_STBY_MSK EQU 0x01
BRAKEADC_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
BRAKEADC_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
BRAKEADC_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
BRAKEADC_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
BRAKEADC_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
BRAKEADC_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
BRAKEADC_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
BRAKEADC_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1

/* BRAKEADC_IRQ */
BRAKEADC_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
BRAKEADC_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
BRAKEADC_IRQ__INTC_MASK EQU 0x01
BRAKEADC_IRQ__INTC_NUMBER EQU 0
BRAKEADC_IRQ__INTC_PRIOR_NUM EQU 7
BRAKEADC_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
BRAKEADC_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
BRAKEADC_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* BRAKEADC_theACLK */
BRAKEADC_theACLK__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
BRAKEADC_theACLK__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
BRAKEADC_theACLK__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
BRAKEADC_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
BRAKEADC_theACLK__INDEX EQU 0x01
BRAKEADC_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
BRAKEADC_theACLK__PM_ACT_MSK EQU 0x02
BRAKEADC_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
BRAKEADC_theACLK__PM_STBY_MSK EQU 0x02

/* BRAKEPOT */
BRAKEPOT__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
BRAKEPOT__0__MASK EQU 0x10
BRAKEPOT__0__PC EQU CYREG_PRT0_PC4
BRAKEPOT__0__PORT EQU 0
BRAKEPOT__0__SHIFT EQU 4
BRAKEPOT__AG EQU CYREG_PRT0_AG
BRAKEPOT__AMUX EQU CYREG_PRT0_AMUX
BRAKEPOT__BIE EQU CYREG_PRT0_BIE
BRAKEPOT__BIT_MASK EQU CYREG_PRT0_BIT_MASK
BRAKEPOT__BYP EQU CYREG_PRT0_BYP
BRAKEPOT__CTL EQU CYREG_PRT0_CTL
BRAKEPOT__DM0 EQU CYREG_PRT0_DM0
BRAKEPOT__DM1 EQU CYREG_PRT0_DM1
BRAKEPOT__DM2 EQU CYREG_PRT0_DM2
BRAKEPOT__DR EQU CYREG_PRT0_DR
BRAKEPOT__INP_DIS EQU CYREG_PRT0_INP_DIS
BRAKEPOT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
BRAKEPOT__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
BRAKEPOT__LCD_EN EQU CYREG_PRT0_LCD_EN
BRAKEPOT__MASK EQU 0x10
BRAKEPOT__PORT EQU 0
BRAKEPOT__PRT EQU CYREG_PRT0_PRT
BRAKEPOT__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
BRAKEPOT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
BRAKEPOT__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
BRAKEPOT__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
BRAKEPOT__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
BRAKEPOT__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
BRAKEPOT__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
BRAKEPOT__PS EQU CYREG_PRT0_PS
BRAKEPOT__SHIFT EQU 4
BRAKEPOT__SLW EQU CYREG_PRT0_SLW

/* DVDACOUT */
DVDACOUT__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
DVDACOUT__0__MASK EQU 0x02
DVDACOUT__0__PC EQU CYREG_PRT0_PC1
DVDACOUT__0__PORT EQU 0
DVDACOUT__0__SHIFT EQU 1
DVDACOUT__AG EQU CYREG_PRT0_AG
DVDACOUT__AMUX EQU CYREG_PRT0_AMUX
DVDACOUT__BIE EQU CYREG_PRT0_BIE
DVDACOUT__BIT_MASK EQU CYREG_PRT0_BIT_MASK
DVDACOUT__BYP EQU CYREG_PRT0_BYP
DVDACOUT__CTL EQU CYREG_PRT0_CTL
DVDACOUT__DM0 EQU CYREG_PRT0_DM0
DVDACOUT__DM1 EQU CYREG_PRT0_DM1
DVDACOUT__DM2 EQU CYREG_PRT0_DM2
DVDACOUT__DR EQU CYREG_PRT0_DR
DVDACOUT__INP_DIS EQU CYREG_PRT0_INP_DIS
DVDACOUT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
DVDACOUT__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
DVDACOUT__LCD_EN EQU CYREG_PRT0_LCD_EN
DVDACOUT__MASK EQU 0x02
DVDACOUT__PORT EQU 0
DVDACOUT__PRT EQU CYREG_PRT0_PRT
DVDACOUT__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
DVDACOUT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
DVDACOUT__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
DVDACOUT__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
DVDACOUT__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
DVDACOUT__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
DVDACOUT__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
DVDACOUT__PS EQU CYREG_PRT0_PS
DVDACOUT__SHIFT EQU 1
DVDACOUT__SLW EQU CYREG_PRT0_SLW

/* STEERADC_ADC_SAR */
STEERADC_ADC_SAR__CLK EQU CYREG_SAR1_CLK
STEERADC_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
STEERADC_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
STEERADC_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
STEERADC_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
STEERADC_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
STEERADC_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
STEERADC_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
STEERADC_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
STEERADC_ADC_SAR__PM_ACT_MSK EQU 0x02
STEERADC_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
STEERADC_ADC_SAR__PM_STBY_MSK EQU 0x02
STEERADC_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
STEERADC_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
STEERADC_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
STEERADC_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
STEERADC_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
STEERADC_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
STEERADC_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
STEERADC_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1

/* STEERADC_IRQ */
STEERADC_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
STEERADC_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
STEERADC_IRQ__INTC_MASK EQU 0x02
STEERADC_IRQ__INTC_NUMBER EQU 1
STEERADC_IRQ__INTC_PRIOR_NUM EQU 7
STEERADC_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
STEERADC_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
STEERADC_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* STEERADC_theACLK */
STEERADC_theACLK__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
STEERADC_theACLK__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
STEERADC_theACLK__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
STEERADC_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
STEERADC_theACLK__INDEX EQU 0x00
STEERADC_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
STEERADC_theACLK__PM_ACT_MSK EQU 0x01
STEERADC_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
STEERADC_theACLK__PM_STBY_MSK EQU 0x01

/* STEERPOT */
STEERPOT__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
STEERPOT__0__MASK EQU 0x20
STEERPOT__0__PC EQU CYREG_PRT3_PC5
STEERPOT__0__PORT EQU 3
STEERPOT__0__SHIFT EQU 5
STEERPOT__AG EQU CYREG_PRT3_AG
STEERPOT__AMUX EQU CYREG_PRT3_AMUX
STEERPOT__BIE EQU CYREG_PRT3_BIE
STEERPOT__BIT_MASK EQU CYREG_PRT3_BIT_MASK
STEERPOT__BYP EQU CYREG_PRT3_BYP
STEERPOT__CTL EQU CYREG_PRT3_CTL
STEERPOT__DM0 EQU CYREG_PRT3_DM0
STEERPOT__DM1 EQU CYREG_PRT3_DM1
STEERPOT__DM2 EQU CYREG_PRT3_DM2
STEERPOT__DR EQU CYREG_PRT3_DR
STEERPOT__INP_DIS EQU CYREG_PRT3_INP_DIS
STEERPOT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
STEERPOT__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
STEERPOT__LCD_EN EQU CYREG_PRT3_LCD_EN
STEERPOT__MASK EQU 0x20
STEERPOT__PORT EQU 3
STEERPOT__PRT EQU CYREG_PRT3_PRT
STEERPOT__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
STEERPOT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
STEERPOT__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
STEERPOT__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
STEERPOT__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
STEERPOT__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
STEERPOT__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
STEERPOT__PS EQU CYREG_PRT3_PS
STEERPOT__SHIFT EQU 5
STEERPOT__SLW EQU CYREG_PRT3_SLW

/* RLY_COAST */
RLY_COAST__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
RLY_COAST__0__MASK EQU 0x20
RLY_COAST__0__PC EQU CYREG_PRT12_PC5
RLY_COAST__0__PORT EQU 12
RLY_COAST__0__SHIFT EQU 5
RLY_COAST__AG EQU CYREG_PRT12_AG
RLY_COAST__BIE EQU CYREG_PRT12_BIE
RLY_COAST__BIT_MASK EQU CYREG_PRT12_BIT_MASK
RLY_COAST__BYP EQU CYREG_PRT12_BYP
RLY_COAST__DM0 EQU CYREG_PRT12_DM0
RLY_COAST__DM1 EQU CYREG_PRT12_DM1
RLY_COAST__DM2 EQU CYREG_PRT12_DM2
RLY_COAST__DR EQU CYREG_PRT12_DR
RLY_COAST__INP_DIS EQU CYREG_PRT12_INP_DIS
RLY_COAST__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
RLY_COAST__MASK EQU 0x20
RLY_COAST__PORT EQU 12
RLY_COAST__PRT EQU CYREG_PRT12_PRT
RLY_COAST__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
RLY_COAST__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
RLY_COAST__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
RLY_COAST__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
RLY_COAST__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
RLY_COAST__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
RLY_COAST__PS EQU CYREG_PRT12_PS
RLY_COAST__SHIFT EQU 5
RLY_COAST__SIO_CFG EQU CYREG_PRT12_SIO_CFG
RLY_COAST__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
RLY_COAST__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
RLY_COAST__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
RLY_COAST__SLW EQU CYREG_PRT12_SLW

/* RLY_REVERSE */
RLY_REVERSE__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
RLY_REVERSE__0__MASK EQU 0x10
RLY_REVERSE__0__PC EQU CYREG_PRT12_PC4
RLY_REVERSE__0__PORT EQU 12
RLY_REVERSE__0__SHIFT EQU 4
RLY_REVERSE__AG EQU CYREG_PRT12_AG
RLY_REVERSE__BIE EQU CYREG_PRT12_BIE
RLY_REVERSE__BIT_MASK EQU CYREG_PRT12_BIT_MASK
RLY_REVERSE__BYP EQU CYREG_PRT12_BYP
RLY_REVERSE__DM0 EQU CYREG_PRT12_DM0
RLY_REVERSE__DM1 EQU CYREG_PRT12_DM1
RLY_REVERSE__DM2 EQU CYREG_PRT12_DM2
RLY_REVERSE__DR EQU CYREG_PRT12_DR
RLY_REVERSE__INP_DIS EQU CYREG_PRT12_INP_DIS
RLY_REVERSE__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
RLY_REVERSE__MASK EQU 0x10
RLY_REVERSE__PORT EQU 12
RLY_REVERSE__PRT EQU CYREG_PRT12_PRT
RLY_REVERSE__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
RLY_REVERSE__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
RLY_REVERSE__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
RLY_REVERSE__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
RLY_REVERSE__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
RLY_REVERSE__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
RLY_REVERSE__PS EQU CYREG_PRT12_PS
RLY_REVERSE__SHIFT EQU 4
RLY_REVERSE__SIO_CFG EQU CYREG_PRT12_SIO_CFG
RLY_REVERSE__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
RLY_REVERSE__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
RLY_REVERSE__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
RLY_REVERSE__SLW EQU CYREG_PRT12_SLW

/* QuadDecDrive_bQuadDec */
QuadDecDrive_bQuadDec_Stsreg__0__MASK EQU 0x01
QuadDecDrive_bQuadDec_Stsreg__0__POS EQU 0
QuadDecDrive_bQuadDec_Stsreg__1__MASK EQU 0x02
QuadDecDrive_bQuadDec_Stsreg__1__POS EQU 1
QuadDecDrive_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
QuadDecDrive_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB00_01_ST
QuadDecDrive_bQuadDec_Stsreg__2__MASK EQU 0x04
QuadDecDrive_bQuadDec_Stsreg__2__POS EQU 2
QuadDecDrive_bQuadDec_Stsreg__3__MASK EQU 0x08
QuadDecDrive_bQuadDec_Stsreg__3__POS EQU 3
QuadDecDrive_bQuadDec_Stsreg__MASK EQU 0x0F
QuadDecDrive_bQuadDec_Stsreg__MASK_REG EQU CYREG_B0_UDB00_MSK
QuadDecDrive_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
QuadDecDrive_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B0_UDB00_ST

/* QuadDecDrive_Cnt16_CounterUDB */
QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B0_UDB00_A0
QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B0_UDB00_A1
QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B0_UDB00_D0
QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B0_UDB00_D1
QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B0_UDB00_F0
QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B0_UDB00_F1
QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B0_UDB01_A0
QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B0_UDB01_A1
QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B0_UDB01_D0
QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B0_UDB01_D1
QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B0_UDB01_F0
QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B0_UDB01_F1
QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
QuadDecDrive_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
QuadDecDrive_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
QuadDecDrive_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
QuadDecDrive_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
QuadDecDrive_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
QuadDecDrive_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB01_02_MSK
QuadDecDrive_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
QuadDecDrive_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB01_02_MSK
QuadDecDrive_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
QuadDecDrive_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
QuadDecDrive_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
QuadDecDrive_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
QuadDecDrive_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB01_CTL
QuadDecDrive_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB01_ST_CTL
QuadDecDrive_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB01_CTL
QuadDecDrive_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB01_ST_CTL
QuadDecDrive_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
QuadDecDrive_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
QuadDecDrive_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
QuadDecDrive_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB01_MSK
QuadDecDrive_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
QuadDecDrive_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
QuadDecDrive_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
QuadDecDrive_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
QuadDecDrive_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
QuadDecDrive_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
QuadDecDrive_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
QuadDecDrive_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
QuadDecDrive_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
QuadDecDrive_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
QuadDecDrive_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
QuadDecDrive_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
QuadDecDrive_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
QuadDecDrive_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
QuadDecDrive_Cnt16_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
QuadDecDrive_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB03_MSK
QuadDecDrive_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
QuadDecDrive_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB03_ST

/* QuadDecSteer_bQuadDec */
QuadDecSteer_bQuadDec_Stsreg__0__MASK EQU 0x01
QuadDecSteer_bQuadDec_Stsreg__0__POS EQU 0
QuadDecSteer_bQuadDec_Stsreg__1__MASK EQU 0x02
QuadDecSteer_bQuadDec_Stsreg__1__POS EQU 1
QuadDecSteer_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
QuadDecSteer_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
QuadDecSteer_bQuadDec_Stsreg__2__MASK EQU 0x04
QuadDecSteer_bQuadDec_Stsreg__2__POS EQU 2
QuadDecSteer_bQuadDec_Stsreg__3__MASK EQU 0x08
QuadDecSteer_bQuadDec_Stsreg__3__POS EQU 3
QuadDecSteer_bQuadDec_Stsreg__MASK EQU 0x0F
QuadDecSteer_bQuadDec_Stsreg__MASK_REG EQU CYREG_B1_UDB04_MSK
QuadDecSteer_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
QuadDecSteer_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B1_UDB04_ST

/* QuadDecSteer_Cnt16_CounterUDB */
QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B0_UDB06_A0
QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B0_UDB06_A1
QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B0_UDB06_D0
QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B0_UDB06_D1
QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B0_UDB06_F0
QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B0_UDB06_F1
QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B0_UDB07_A0
QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B0_UDB07_A1
QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B0_UDB07_D0
QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B0_UDB07_D1
QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B0_UDB07_F0
QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B0_UDB07_F1
QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
QuadDecSteer_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
QuadDecSteer_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
QuadDecSteer_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
QuadDecSteer_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
QuadDecSteer_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
QuadDecSteer_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
QuadDecSteer_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
QuadDecSteer_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
QuadDecSteer_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
QuadDecSteer_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
QuadDecSteer_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
QuadDecSteer_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
QuadDecSteer_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB07_CTL
QuadDecSteer_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
QuadDecSteer_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB07_CTL
QuadDecSteer_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
QuadDecSteer_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
QuadDecSteer_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
QuadDecSteer_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
QuadDecSteer_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB07_MSK
QuadDecSteer_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
QuadDecSteer_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
QuadDecSteer_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
QuadDecSteer_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
QuadDecSteer_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
QuadDecSteer_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
QuadDecSteer_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
QuadDecSteer_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
QuadDecSteer_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
QuadDecSteer_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
QuadDecSteer_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
QuadDecSteer_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
QuadDecSteer_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
QuadDecSteer_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
QuadDecSteer_Cnt16_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
QuadDecSteer_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB04_MSK
QuadDecSteer_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
QuadDecSteer_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB04_ST

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 26500000
BCLK__BUS_CLK__KHZ EQU 26500
BCLK__BUS_CLK__MHZ EQU 26
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 19
CYDEV_CHIP_DIE_PSOC4A EQU 11
CYDEV_CHIP_DIE_PSOC5LP EQU 18
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 11
CYDEV_CHIP_MEMBER_4C EQU 16
CYDEV_CHIP_MEMBER_4D EQU 7
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 12
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 10
CYDEV_CHIP_MEMBER_4I EQU 15
CYDEV_CHIP_MEMBER_4J EQU 8
CYDEV_CHIP_MEMBER_4K EQU 9
CYDEV_CHIP_MEMBER_4L EQU 14
CYDEV_CHIP_MEMBER_4M EQU 13
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 18
CYDEV_CHIP_MEMBER_5B EQU 17
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000003
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x0000001F
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
