<profile>

<section name = "Vivado HLS Report for 'conv1'" level="0">
<item name = "Date">Thu Oct 25 15:27:57 2018
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">lenet</item>
<item name = "Solution">lenet</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">8.750</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">107274, 107274, 107274, 107274, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_convulution1_fu_142">convulution1, 61278, 61278, 61278, 61278, none</column>
<column name="grp_maxpool_2_fu_150">maxpool_2, 21349, 21349, 21349, 21349, none</column>
<column name="grp_relu_1_fu_156">relu_1, 14461, 14461, 14461, 14461, none</column>
<column name="grp_relu_2_fu_161">relu_2, 3709, 3709, 3709, 3709, none</column>
<column name="grp_store_weights_fu_166">store_weights, 583, 583, 583, 583, none</column>
<column name="grp_store_output_fu_175">store_output, 4129, 4129, 4129, 4129, none</column>
<column name="grp_store_input_fu_183">store_input, 2337, 2337, 2337, 2337, none</column>
<column name="grp_store_bias_fu_192">store_bias, 19, 19, 19, 19, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 2</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">8, 10, 7801, 9236</column>
<column name="Memory">24, -, 64, 3</column>
<column name="Multiplexer">-, -, -, 416</column>
<column name="Register">-, -, 140, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">11, 4, 7, 18</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="conv1_CTL_s_axi_U">conv1_CTL_s_axi, 0, 0, 220, 360</column>
<column name="conv1_DATA_BIAS_m_axi_U">conv1_DATA_BIAS_m_axi, 2, 0, 512, 580</column>
<column name="conv1_DATA_INPUT_m_axi_U">conv1_DATA_INPUT_m_axi, 2, 0, 512, 580</column>
<column name="conv1_DATA_OUTPUT_m_axi_U">conv1_DATA_OUTPUT_m_axi, 2, 0, 512, 580</column>
<column name="conv1_DATA_WEIGHT_m_axi_U">conv1_DATA_WEIGHT_m_axi, 2, 0, 512, 580</column>
<column name="grp_convulution1_fu_142">convulution1, 0, 10, 4307, 3736</column>
<column name="grp_maxpool_2_fu_150">maxpool_2, 0, 0, 247, 698</column>
<column name="grp_relu_1_fu_156">relu_1, 0, 0, 163, 492</column>
<column name="grp_relu_2_fu_161">relu_2, 0, 0, 156, 471</column>
<column name="grp_store_bias_fu_192">store_bias, 0, 0, 48, 106</column>
<column name="grp_store_input_fu_183">store_input, 0, 0, 153, 202</column>
<column name="grp_store_output_fu_175">store_output, 0, 0, 200, 433</column>
<column name="grp_store_weights_fu_166">store_weights, 0, 0, 259, 418</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="bias_oc_U">conv1_bias_oc, 0, 64, 3, 6, 32, 1, 192</column>
<column name="input_oc_0_U">conv1_input_oc_0, 2, 0, 0, 1024, 32, 1, 32768</column>
<column name="output1_oc_U">conv1_output1_oc, 16, 0, 0, 4704, 32, 1, 150528</column>
<column name="output2_oc_U">conv1_output2_oc, 4, 0, 0, 1176, 32, 1, 37632</column>
<column name="weights_oc_0_U">conv1_weights_oc_0, 2, 0, 0, 150, 32, 1, 4800</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state2_on_subcall_done">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="DATA_BIAS_ARVALID">9, 2, 1, 2</column>
<column name="DATA_BIAS_RREADY">9, 2, 1, 2</column>
<column name="DATA_INPUT_ARVALID">9, 2, 1, 2</column>
<column name="DATA_INPUT_RREADY">9, 2, 1, 2</column>
<column name="DATA_OUTPUT_AWVALID">9, 2, 1, 2</column>
<column name="DATA_OUTPUT_BREADY">9, 2, 1, 2</column>
<column name="DATA_OUTPUT_WVALID">9, 2, 1, 2</column>
<column name="DATA_WEIGHT_ARVALID">9, 2, 1, 2</column>
<column name="DATA_WEIGHT_RREADY">9, 2, 1, 2</column>
<column name="ap_NS_fsm">56, 13, 1, 13</column>
<column name="bias_oc_address0">15, 3, 3, 9</column>
<column name="bias_oc_ce0">15, 3, 1, 3</column>
<column name="bias_oc_we0">9, 2, 1, 2</column>
<column name="input_oc_0_address0">15, 3, 10, 30</column>
<column name="input_oc_0_ce0">15, 3, 1, 3</column>
<column name="input_oc_0_ce1">9, 2, 1, 2</column>
<column name="input_oc_0_we0">9, 2, 1, 2</column>
<column name="output1_oc_address0">21, 4, 13, 52</column>
<column name="output1_oc_ce0">21, 4, 1, 4</column>
<column name="output1_oc_d0">15, 3, 32, 96</column>
<column name="output1_oc_we0">15, 3, 1, 3</column>
<column name="output2_oc_address0">21, 4, 11, 44</column>
<column name="output2_oc_ce0">21, 4, 1, 4</column>
<column name="output2_oc_d0">15, 3, 32, 96</column>
<column name="output2_oc_we0">15, 3, 1, 3</column>
<column name="weights_oc_0_address0">15, 3, 8, 24</column>
<column name="weights_oc_0_ce0">15, 3, 1, 3</column>
<column name="weights_oc_0_ce1">9, 2, 1, 2</column>
<column name="weights_oc_0_we0">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">12, 0, 12, 0</column>
<column name="bias5_reg_249">30, 0, 30, 0</column>
<column name="grp_convulution1_fu_142_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_maxpool_2_fu_150_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_relu_1_fu_156_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_relu_2_fu_161_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_store_bias_fu_192_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_store_input_fu_183_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_store_output_fu_175_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_store_weights_fu_166_ap_start_reg">1, 0, 1, 0</column>
<column name="input1_reg_259">30, 0, 30, 0</column>
<column name="output7_reg_244">30, 0, 30, 0</column>
<column name="weights3_reg_254">30, 0, 30, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_CTL_AWVALID">in, 1, s_axi, CTL, scalar</column>
<column name="s_axi_CTL_AWREADY">out, 1, s_axi, CTL, scalar</column>
<column name="s_axi_CTL_AWADDR">in, 6, s_axi, CTL, scalar</column>
<column name="s_axi_CTL_WVALID">in, 1, s_axi, CTL, scalar</column>
<column name="s_axi_CTL_WREADY">out, 1, s_axi, CTL, scalar</column>
<column name="s_axi_CTL_WDATA">in, 32, s_axi, CTL, scalar</column>
<column name="s_axi_CTL_WSTRB">in, 4, s_axi, CTL, scalar</column>
<column name="s_axi_CTL_ARVALID">in, 1, s_axi, CTL, scalar</column>
<column name="s_axi_CTL_ARREADY">out, 1, s_axi, CTL, scalar</column>
<column name="s_axi_CTL_ARADDR">in, 6, s_axi, CTL, scalar</column>
<column name="s_axi_CTL_RVALID">out, 1, s_axi, CTL, scalar</column>
<column name="s_axi_CTL_RREADY">in, 1, s_axi, CTL, scalar</column>
<column name="s_axi_CTL_RDATA">out, 32, s_axi, CTL, scalar</column>
<column name="s_axi_CTL_RRESP">out, 2, s_axi, CTL, scalar</column>
<column name="s_axi_CTL_BVALID">out, 1, s_axi, CTL, scalar</column>
<column name="s_axi_CTL_BREADY">in, 1, s_axi, CTL, scalar</column>
<column name="s_axi_CTL_BRESP">out, 2, s_axi, CTL, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, conv1, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, conv1, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, conv1, return value</column>
<column name="m_axi_DATA_INPUT_AWVALID">out, 1, m_axi, DATA_INPUT, pointer</column>
<column name="m_axi_DATA_INPUT_AWREADY">in, 1, m_axi, DATA_INPUT, pointer</column>
<column name="m_axi_DATA_INPUT_AWADDR">out, 32, m_axi, DATA_INPUT, pointer</column>
<column name="m_axi_DATA_INPUT_AWID">out, 1, m_axi, DATA_INPUT, pointer</column>
<column name="m_axi_DATA_INPUT_AWLEN">out, 8, m_axi, DATA_INPUT, pointer</column>
<column name="m_axi_DATA_INPUT_AWSIZE">out, 3, m_axi, DATA_INPUT, pointer</column>
<column name="m_axi_DATA_INPUT_AWBURST">out, 2, m_axi, DATA_INPUT, pointer</column>
<column name="m_axi_DATA_INPUT_AWLOCK">out, 2, m_axi, DATA_INPUT, pointer</column>
<column name="m_axi_DATA_INPUT_AWCACHE">out, 4, m_axi, DATA_INPUT, pointer</column>
<column name="m_axi_DATA_INPUT_AWPROT">out, 3, m_axi, DATA_INPUT, pointer</column>
<column name="m_axi_DATA_INPUT_AWQOS">out, 4, m_axi, DATA_INPUT, pointer</column>
<column name="m_axi_DATA_INPUT_AWREGION">out, 4, m_axi, DATA_INPUT, pointer</column>
<column name="m_axi_DATA_INPUT_AWUSER">out, 1, m_axi, DATA_INPUT, pointer</column>
<column name="m_axi_DATA_INPUT_WVALID">out, 1, m_axi, DATA_INPUT, pointer</column>
<column name="m_axi_DATA_INPUT_WREADY">in, 1, m_axi, DATA_INPUT, pointer</column>
<column name="m_axi_DATA_INPUT_WDATA">out, 32, m_axi, DATA_INPUT, pointer</column>
<column name="m_axi_DATA_INPUT_WSTRB">out, 4, m_axi, DATA_INPUT, pointer</column>
<column name="m_axi_DATA_INPUT_WLAST">out, 1, m_axi, DATA_INPUT, pointer</column>
<column name="m_axi_DATA_INPUT_WID">out, 1, m_axi, DATA_INPUT, pointer</column>
<column name="m_axi_DATA_INPUT_WUSER">out, 1, m_axi, DATA_INPUT, pointer</column>
<column name="m_axi_DATA_INPUT_ARVALID">out, 1, m_axi, DATA_INPUT, pointer</column>
<column name="m_axi_DATA_INPUT_ARREADY">in, 1, m_axi, DATA_INPUT, pointer</column>
<column name="m_axi_DATA_INPUT_ARADDR">out, 32, m_axi, DATA_INPUT, pointer</column>
<column name="m_axi_DATA_INPUT_ARID">out, 1, m_axi, DATA_INPUT, pointer</column>
<column name="m_axi_DATA_INPUT_ARLEN">out, 8, m_axi, DATA_INPUT, pointer</column>
<column name="m_axi_DATA_INPUT_ARSIZE">out, 3, m_axi, DATA_INPUT, pointer</column>
<column name="m_axi_DATA_INPUT_ARBURST">out, 2, m_axi, DATA_INPUT, pointer</column>
<column name="m_axi_DATA_INPUT_ARLOCK">out, 2, m_axi, DATA_INPUT, pointer</column>
<column name="m_axi_DATA_INPUT_ARCACHE">out, 4, m_axi, DATA_INPUT, pointer</column>
<column name="m_axi_DATA_INPUT_ARPROT">out, 3, m_axi, DATA_INPUT, pointer</column>
<column name="m_axi_DATA_INPUT_ARQOS">out, 4, m_axi, DATA_INPUT, pointer</column>
<column name="m_axi_DATA_INPUT_ARREGION">out, 4, m_axi, DATA_INPUT, pointer</column>
<column name="m_axi_DATA_INPUT_ARUSER">out, 1, m_axi, DATA_INPUT, pointer</column>
<column name="m_axi_DATA_INPUT_RVALID">in, 1, m_axi, DATA_INPUT, pointer</column>
<column name="m_axi_DATA_INPUT_RREADY">out, 1, m_axi, DATA_INPUT, pointer</column>
<column name="m_axi_DATA_INPUT_RDATA">in, 32, m_axi, DATA_INPUT, pointer</column>
<column name="m_axi_DATA_INPUT_RLAST">in, 1, m_axi, DATA_INPUT, pointer</column>
<column name="m_axi_DATA_INPUT_RID">in, 1, m_axi, DATA_INPUT, pointer</column>
<column name="m_axi_DATA_INPUT_RUSER">in, 1, m_axi, DATA_INPUT, pointer</column>
<column name="m_axi_DATA_INPUT_RRESP">in, 2, m_axi, DATA_INPUT, pointer</column>
<column name="m_axi_DATA_INPUT_BVALID">in, 1, m_axi, DATA_INPUT, pointer</column>
<column name="m_axi_DATA_INPUT_BREADY">out, 1, m_axi, DATA_INPUT, pointer</column>
<column name="m_axi_DATA_INPUT_BRESP">in, 2, m_axi, DATA_INPUT, pointer</column>
<column name="m_axi_DATA_INPUT_BID">in, 1, m_axi, DATA_INPUT, pointer</column>
<column name="m_axi_DATA_INPUT_BUSER">in, 1, m_axi, DATA_INPUT, pointer</column>
<column name="m_axi_DATA_WEIGHT_AWVALID">out, 1, m_axi, DATA_WEIGHT, pointer</column>
<column name="m_axi_DATA_WEIGHT_AWREADY">in, 1, m_axi, DATA_WEIGHT, pointer</column>
<column name="m_axi_DATA_WEIGHT_AWADDR">out, 32, m_axi, DATA_WEIGHT, pointer</column>
<column name="m_axi_DATA_WEIGHT_AWID">out, 1, m_axi, DATA_WEIGHT, pointer</column>
<column name="m_axi_DATA_WEIGHT_AWLEN">out, 8, m_axi, DATA_WEIGHT, pointer</column>
<column name="m_axi_DATA_WEIGHT_AWSIZE">out, 3, m_axi, DATA_WEIGHT, pointer</column>
<column name="m_axi_DATA_WEIGHT_AWBURST">out, 2, m_axi, DATA_WEIGHT, pointer</column>
<column name="m_axi_DATA_WEIGHT_AWLOCK">out, 2, m_axi, DATA_WEIGHT, pointer</column>
<column name="m_axi_DATA_WEIGHT_AWCACHE">out, 4, m_axi, DATA_WEIGHT, pointer</column>
<column name="m_axi_DATA_WEIGHT_AWPROT">out, 3, m_axi, DATA_WEIGHT, pointer</column>
<column name="m_axi_DATA_WEIGHT_AWQOS">out, 4, m_axi, DATA_WEIGHT, pointer</column>
<column name="m_axi_DATA_WEIGHT_AWREGION">out, 4, m_axi, DATA_WEIGHT, pointer</column>
<column name="m_axi_DATA_WEIGHT_AWUSER">out, 1, m_axi, DATA_WEIGHT, pointer</column>
<column name="m_axi_DATA_WEIGHT_WVALID">out, 1, m_axi, DATA_WEIGHT, pointer</column>
<column name="m_axi_DATA_WEIGHT_WREADY">in, 1, m_axi, DATA_WEIGHT, pointer</column>
<column name="m_axi_DATA_WEIGHT_WDATA">out, 32, m_axi, DATA_WEIGHT, pointer</column>
<column name="m_axi_DATA_WEIGHT_WSTRB">out, 4, m_axi, DATA_WEIGHT, pointer</column>
<column name="m_axi_DATA_WEIGHT_WLAST">out, 1, m_axi, DATA_WEIGHT, pointer</column>
<column name="m_axi_DATA_WEIGHT_WID">out, 1, m_axi, DATA_WEIGHT, pointer</column>
<column name="m_axi_DATA_WEIGHT_WUSER">out, 1, m_axi, DATA_WEIGHT, pointer</column>
<column name="m_axi_DATA_WEIGHT_ARVALID">out, 1, m_axi, DATA_WEIGHT, pointer</column>
<column name="m_axi_DATA_WEIGHT_ARREADY">in, 1, m_axi, DATA_WEIGHT, pointer</column>
<column name="m_axi_DATA_WEIGHT_ARADDR">out, 32, m_axi, DATA_WEIGHT, pointer</column>
<column name="m_axi_DATA_WEIGHT_ARID">out, 1, m_axi, DATA_WEIGHT, pointer</column>
<column name="m_axi_DATA_WEIGHT_ARLEN">out, 8, m_axi, DATA_WEIGHT, pointer</column>
<column name="m_axi_DATA_WEIGHT_ARSIZE">out, 3, m_axi, DATA_WEIGHT, pointer</column>
<column name="m_axi_DATA_WEIGHT_ARBURST">out, 2, m_axi, DATA_WEIGHT, pointer</column>
<column name="m_axi_DATA_WEIGHT_ARLOCK">out, 2, m_axi, DATA_WEIGHT, pointer</column>
<column name="m_axi_DATA_WEIGHT_ARCACHE">out, 4, m_axi, DATA_WEIGHT, pointer</column>
<column name="m_axi_DATA_WEIGHT_ARPROT">out, 3, m_axi, DATA_WEIGHT, pointer</column>
<column name="m_axi_DATA_WEIGHT_ARQOS">out, 4, m_axi, DATA_WEIGHT, pointer</column>
<column name="m_axi_DATA_WEIGHT_ARREGION">out, 4, m_axi, DATA_WEIGHT, pointer</column>
<column name="m_axi_DATA_WEIGHT_ARUSER">out, 1, m_axi, DATA_WEIGHT, pointer</column>
<column name="m_axi_DATA_WEIGHT_RVALID">in, 1, m_axi, DATA_WEIGHT, pointer</column>
<column name="m_axi_DATA_WEIGHT_RREADY">out, 1, m_axi, DATA_WEIGHT, pointer</column>
<column name="m_axi_DATA_WEIGHT_RDATA">in, 32, m_axi, DATA_WEIGHT, pointer</column>
<column name="m_axi_DATA_WEIGHT_RLAST">in, 1, m_axi, DATA_WEIGHT, pointer</column>
<column name="m_axi_DATA_WEIGHT_RID">in, 1, m_axi, DATA_WEIGHT, pointer</column>
<column name="m_axi_DATA_WEIGHT_RUSER">in, 1, m_axi, DATA_WEIGHT, pointer</column>
<column name="m_axi_DATA_WEIGHT_RRESP">in, 2, m_axi, DATA_WEIGHT, pointer</column>
<column name="m_axi_DATA_WEIGHT_BVALID">in, 1, m_axi, DATA_WEIGHT, pointer</column>
<column name="m_axi_DATA_WEIGHT_BREADY">out, 1, m_axi, DATA_WEIGHT, pointer</column>
<column name="m_axi_DATA_WEIGHT_BRESP">in, 2, m_axi, DATA_WEIGHT, pointer</column>
<column name="m_axi_DATA_WEIGHT_BID">in, 1, m_axi, DATA_WEIGHT, pointer</column>
<column name="m_axi_DATA_WEIGHT_BUSER">in, 1, m_axi, DATA_WEIGHT, pointer</column>
<column name="m_axi_DATA_BIAS_AWVALID">out, 1, m_axi, DATA_BIAS, pointer</column>
<column name="m_axi_DATA_BIAS_AWREADY">in, 1, m_axi, DATA_BIAS, pointer</column>
<column name="m_axi_DATA_BIAS_AWADDR">out, 32, m_axi, DATA_BIAS, pointer</column>
<column name="m_axi_DATA_BIAS_AWID">out, 1, m_axi, DATA_BIAS, pointer</column>
<column name="m_axi_DATA_BIAS_AWLEN">out, 8, m_axi, DATA_BIAS, pointer</column>
<column name="m_axi_DATA_BIAS_AWSIZE">out, 3, m_axi, DATA_BIAS, pointer</column>
<column name="m_axi_DATA_BIAS_AWBURST">out, 2, m_axi, DATA_BIAS, pointer</column>
<column name="m_axi_DATA_BIAS_AWLOCK">out, 2, m_axi, DATA_BIAS, pointer</column>
<column name="m_axi_DATA_BIAS_AWCACHE">out, 4, m_axi, DATA_BIAS, pointer</column>
<column name="m_axi_DATA_BIAS_AWPROT">out, 3, m_axi, DATA_BIAS, pointer</column>
<column name="m_axi_DATA_BIAS_AWQOS">out, 4, m_axi, DATA_BIAS, pointer</column>
<column name="m_axi_DATA_BIAS_AWREGION">out, 4, m_axi, DATA_BIAS, pointer</column>
<column name="m_axi_DATA_BIAS_AWUSER">out, 1, m_axi, DATA_BIAS, pointer</column>
<column name="m_axi_DATA_BIAS_WVALID">out, 1, m_axi, DATA_BIAS, pointer</column>
<column name="m_axi_DATA_BIAS_WREADY">in, 1, m_axi, DATA_BIAS, pointer</column>
<column name="m_axi_DATA_BIAS_WDATA">out, 32, m_axi, DATA_BIAS, pointer</column>
<column name="m_axi_DATA_BIAS_WSTRB">out, 4, m_axi, DATA_BIAS, pointer</column>
<column name="m_axi_DATA_BIAS_WLAST">out, 1, m_axi, DATA_BIAS, pointer</column>
<column name="m_axi_DATA_BIAS_WID">out, 1, m_axi, DATA_BIAS, pointer</column>
<column name="m_axi_DATA_BIAS_WUSER">out, 1, m_axi, DATA_BIAS, pointer</column>
<column name="m_axi_DATA_BIAS_ARVALID">out, 1, m_axi, DATA_BIAS, pointer</column>
<column name="m_axi_DATA_BIAS_ARREADY">in, 1, m_axi, DATA_BIAS, pointer</column>
<column name="m_axi_DATA_BIAS_ARADDR">out, 32, m_axi, DATA_BIAS, pointer</column>
<column name="m_axi_DATA_BIAS_ARID">out, 1, m_axi, DATA_BIAS, pointer</column>
<column name="m_axi_DATA_BIAS_ARLEN">out, 8, m_axi, DATA_BIAS, pointer</column>
<column name="m_axi_DATA_BIAS_ARSIZE">out, 3, m_axi, DATA_BIAS, pointer</column>
<column name="m_axi_DATA_BIAS_ARBURST">out, 2, m_axi, DATA_BIAS, pointer</column>
<column name="m_axi_DATA_BIAS_ARLOCK">out, 2, m_axi, DATA_BIAS, pointer</column>
<column name="m_axi_DATA_BIAS_ARCACHE">out, 4, m_axi, DATA_BIAS, pointer</column>
<column name="m_axi_DATA_BIAS_ARPROT">out, 3, m_axi, DATA_BIAS, pointer</column>
<column name="m_axi_DATA_BIAS_ARQOS">out, 4, m_axi, DATA_BIAS, pointer</column>
<column name="m_axi_DATA_BIAS_ARREGION">out, 4, m_axi, DATA_BIAS, pointer</column>
<column name="m_axi_DATA_BIAS_ARUSER">out, 1, m_axi, DATA_BIAS, pointer</column>
<column name="m_axi_DATA_BIAS_RVALID">in, 1, m_axi, DATA_BIAS, pointer</column>
<column name="m_axi_DATA_BIAS_RREADY">out, 1, m_axi, DATA_BIAS, pointer</column>
<column name="m_axi_DATA_BIAS_RDATA">in, 32, m_axi, DATA_BIAS, pointer</column>
<column name="m_axi_DATA_BIAS_RLAST">in, 1, m_axi, DATA_BIAS, pointer</column>
<column name="m_axi_DATA_BIAS_RID">in, 1, m_axi, DATA_BIAS, pointer</column>
<column name="m_axi_DATA_BIAS_RUSER">in, 1, m_axi, DATA_BIAS, pointer</column>
<column name="m_axi_DATA_BIAS_RRESP">in, 2, m_axi, DATA_BIAS, pointer</column>
<column name="m_axi_DATA_BIAS_BVALID">in, 1, m_axi, DATA_BIAS, pointer</column>
<column name="m_axi_DATA_BIAS_BREADY">out, 1, m_axi, DATA_BIAS, pointer</column>
<column name="m_axi_DATA_BIAS_BRESP">in, 2, m_axi, DATA_BIAS, pointer</column>
<column name="m_axi_DATA_BIAS_BID">in, 1, m_axi, DATA_BIAS, pointer</column>
<column name="m_axi_DATA_BIAS_BUSER">in, 1, m_axi, DATA_BIAS, pointer</column>
<column name="m_axi_DATA_OUTPUT_AWVALID">out, 1, m_axi, DATA_OUTPUT, pointer</column>
<column name="m_axi_DATA_OUTPUT_AWREADY">in, 1, m_axi, DATA_OUTPUT, pointer</column>
<column name="m_axi_DATA_OUTPUT_AWADDR">out, 32, m_axi, DATA_OUTPUT, pointer</column>
<column name="m_axi_DATA_OUTPUT_AWID">out, 1, m_axi, DATA_OUTPUT, pointer</column>
<column name="m_axi_DATA_OUTPUT_AWLEN">out, 8, m_axi, DATA_OUTPUT, pointer</column>
<column name="m_axi_DATA_OUTPUT_AWSIZE">out, 3, m_axi, DATA_OUTPUT, pointer</column>
<column name="m_axi_DATA_OUTPUT_AWBURST">out, 2, m_axi, DATA_OUTPUT, pointer</column>
<column name="m_axi_DATA_OUTPUT_AWLOCK">out, 2, m_axi, DATA_OUTPUT, pointer</column>
<column name="m_axi_DATA_OUTPUT_AWCACHE">out, 4, m_axi, DATA_OUTPUT, pointer</column>
<column name="m_axi_DATA_OUTPUT_AWPROT">out, 3, m_axi, DATA_OUTPUT, pointer</column>
<column name="m_axi_DATA_OUTPUT_AWQOS">out, 4, m_axi, DATA_OUTPUT, pointer</column>
<column name="m_axi_DATA_OUTPUT_AWREGION">out, 4, m_axi, DATA_OUTPUT, pointer</column>
<column name="m_axi_DATA_OUTPUT_AWUSER">out, 1, m_axi, DATA_OUTPUT, pointer</column>
<column name="m_axi_DATA_OUTPUT_WVALID">out, 1, m_axi, DATA_OUTPUT, pointer</column>
<column name="m_axi_DATA_OUTPUT_WREADY">in, 1, m_axi, DATA_OUTPUT, pointer</column>
<column name="m_axi_DATA_OUTPUT_WDATA">out, 32, m_axi, DATA_OUTPUT, pointer</column>
<column name="m_axi_DATA_OUTPUT_WSTRB">out, 4, m_axi, DATA_OUTPUT, pointer</column>
<column name="m_axi_DATA_OUTPUT_WLAST">out, 1, m_axi, DATA_OUTPUT, pointer</column>
<column name="m_axi_DATA_OUTPUT_WID">out, 1, m_axi, DATA_OUTPUT, pointer</column>
<column name="m_axi_DATA_OUTPUT_WUSER">out, 1, m_axi, DATA_OUTPUT, pointer</column>
<column name="m_axi_DATA_OUTPUT_ARVALID">out, 1, m_axi, DATA_OUTPUT, pointer</column>
<column name="m_axi_DATA_OUTPUT_ARREADY">in, 1, m_axi, DATA_OUTPUT, pointer</column>
<column name="m_axi_DATA_OUTPUT_ARADDR">out, 32, m_axi, DATA_OUTPUT, pointer</column>
<column name="m_axi_DATA_OUTPUT_ARID">out, 1, m_axi, DATA_OUTPUT, pointer</column>
<column name="m_axi_DATA_OUTPUT_ARLEN">out, 8, m_axi, DATA_OUTPUT, pointer</column>
<column name="m_axi_DATA_OUTPUT_ARSIZE">out, 3, m_axi, DATA_OUTPUT, pointer</column>
<column name="m_axi_DATA_OUTPUT_ARBURST">out, 2, m_axi, DATA_OUTPUT, pointer</column>
<column name="m_axi_DATA_OUTPUT_ARLOCK">out, 2, m_axi, DATA_OUTPUT, pointer</column>
<column name="m_axi_DATA_OUTPUT_ARCACHE">out, 4, m_axi, DATA_OUTPUT, pointer</column>
<column name="m_axi_DATA_OUTPUT_ARPROT">out, 3, m_axi, DATA_OUTPUT, pointer</column>
<column name="m_axi_DATA_OUTPUT_ARQOS">out, 4, m_axi, DATA_OUTPUT, pointer</column>
<column name="m_axi_DATA_OUTPUT_ARREGION">out, 4, m_axi, DATA_OUTPUT, pointer</column>
<column name="m_axi_DATA_OUTPUT_ARUSER">out, 1, m_axi, DATA_OUTPUT, pointer</column>
<column name="m_axi_DATA_OUTPUT_RVALID">in, 1, m_axi, DATA_OUTPUT, pointer</column>
<column name="m_axi_DATA_OUTPUT_RREADY">out, 1, m_axi, DATA_OUTPUT, pointer</column>
<column name="m_axi_DATA_OUTPUT_RDATA">in, 32, m_axi, DATA_OUTPUT, pointer</column>
<column name="m_axi_DATA_OUTPUT_RLAST">in, 1, m_axi, DATA_OUTPUT, pointer</column>
<column name="m_axi_DATA_OUTPUT_RID">in, 1, m_axi, DATA_OUTPUT, pointer</column>
<column name="m_axi_DATA_OUTPUT_RUSER">in, 1, m_axi, DATA_OUTPUT, pointer</column>
<column name="m_axi_DATA_OUTPUT_RRESP">in, 2, m_axi, DATA_OUTPUT, pointer</column>
<column name="m_axi_DATA_OUTPUT_BVALID">in, 1, m_axi, DATA_OUTPUT, pointer</column>
<column name="m_axi_DATA_OUTPUT_BREADY">out, 1, m_axi, DATA_OUTPUT, pointer</column>
<column name="m_axi_DATA_OUTPUT_BRESP">in, 2, m_axi, DATA_OUTPUT, pointer</column>
<column name="m_axi_DATA_OUTPUT_BID">in, 1, m_axi, DATA_OUTPUT, pointer</column>
<column name="m_axi_DATA_OUTPUT_BUSER">in, 1, m_axi, DATA_OUTPUT, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">3.25</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'input_oc[0]', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:114">alloca, 3.25, 3.25, -, -, -, -, -, -, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
