C:/lscc/radiant/2024.2/questasim/win64/VisualizerRls/bin/viscom.exe -nolock -quiet -jmem_size 393216 work.lab1_as_tb(fast) -quiet -auto_acc_if_foreign -work work +acc -L iCE40UP -allow_unnamed -o _opt -id 4-00be43eaec61-68be60a4-30e-4044 +__design_bin_path+C:/Users/asenapati/Documents/GitHub/E155-labs/lab2/fpga/sim +__betafsm