// Seed: 586838261
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout reg id_3;
  inout wire id_2;
  inout wire id_1;
  always @(1'h0 or 1) begin : LABEL_0
    id_3 = #id_4 -1;
  end
endmodule
module module_0 #(
    parameter id_7 = 32'd56
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7
);
  input wire _id_7;
  output logic [7:0] id_6;
  output wire id_5;
  inout logic [7:0] id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  logic [1 : id_7] id_8;
  wire id_9;
  wire [-1  *  -1  ==  -1 : 1 'b0] id_10;
  module_0 modCall_1 (
      id_1,
      id_10,
      id_8
  );
  assign id_6[1] = -1 == id_4;
  always @(posedge id_7) for (module_1 = id_1; id_8; id_8 = id_10) if (1) id_4[1 : 1] <= 1;
endmodule
