// Seed: 2899650297
module module_0 (
    output tri  id_0,
    input  tri0 id_1,
    output tri  id_2,
    input  wire id_3,
    input  tri0 id_4,
    input  tri1 id_5,
    input  wire id_6,
    input  wand id_7
);
  assign id_0 = 1'b0;
endmodule
module module_1 #(
    parameter id_4 = 32'd43
) (
    input tri id_0,
    input wor id_1,
    output wand id_2,
    output supply0 id_3,
    input wor _id_4,
    output wand id_5,
    input supply1 id_6,
    input uwire id_7,
    input supply0 id_8,
    input supply0 id_9
);
  supply1 id_11 = 1;
  supply0 [id_4 : 1] id_12 = id_9 !=? 1;
  static logic id_13;
  ;
  always_latch @(*) id_13[-1'b0] = id_9;
  module_0 modCall_1 (
      id_5,
      id_0,
      id_3,
      id_8,
      id_6,
      id_7,
      id_8,
      id_7
  );
  assign modCall_1.id_1 = 0;
endmodule
