Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Tue Jan 30 14:21:23 2024
| Host         : Laptop-Fede running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CU_on_board_control_sets_placed.rpt
| Design       : CU_on_board
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    38 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              36 |           10 |
| Yes          | No                    | No                     |               4 |            1 |
| Yes          | No                    | Yes                    |               4 |            2 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+---------------+------------------------------+------------------+----------------+--------------+
|        Clock Signal        | Enable Signal |       Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------+---------------+------------------------------+------------------+----------------+--------------+
|  c_u/en_cont_reg_i_1_n_0   |               |                              |                1 |              1 |         1.00 |
|  c_u/write_MEM_reg_i_1_n_0 |               |                              |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG             |               |                              |                1 |              1 |         1.00 |
|  clock_reg_n_0             |               |                              |                2 |              3 |         1.50 |
|  clock_reg_n_0             |               | c_u/mem_mem/d_out[3]_i_1_n_0 |                1 |              4 |         4.00 |
|  clock_reg_n_0             | c_u/read_ROM  |                              |                1 |              4 |         4.00 |
|  clock_reg_n_0             | c_u/read_ROM  | reset_IBUF                   |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG             |               | clock                        |                9 |             32 |         3.56 |
+----------------------------+---------------+------------------------------+------------------+----------------+--------------+


