Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jan 11 19:29:29 2024
| Host         : DESKTOP-IIDP9S7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (369)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1361)
5. checking no_input_delay (6)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (369)
--------------------------
 There are 60 register/latch pins with no clock driven by root clock pin: CD0/count_reg[1]/Q (HIGH)

 There are 302 register/latch pins with no clock driven by root clock pin: CD2/count_reg[21]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: music/btSpeedGen/PWM_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1361)
---------------------------------------------------
 There are 1361 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.954        0.000                      0                  244        0.144        0.000                      0                  244        4.500        0.000                       0                   205  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.954        0.000                      0                  244        0.144        0.000                      0                  244        4.500        0.000                       0                   205  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.954ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.954ns  (required time - arrival time)
  Source:                 music/btSpeedGen/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/btSpeedGen/count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.041ns  (logic 3.280ns (54.293%)  route 2.761ns (45.707%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.550     5.071    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X53Y67         FDCE                                         r  music/btSpeedGen/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDCE (Prop_fdce_C_Q)         0.456     5.527 f  music/btSpeedGen/count_reg[4]/Q
                         net (fo=4, routed)           1.265     6.792    music/btSpeedGen/count_reg[4]
    SLICE_X55Y69         LUT2 (Prop_lut2_I1_O)        0.124     6.916 r  music/btSpeedGen/count1_carry_i_6__0/O
                         net (fo=1, routed)           0.000     6.916    music/btSpeedGen/count1_carry_i_6__0_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.448 r  music/btSpeedGen/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.448    music/btSpeedGen/count1_carry_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.562 r  music/btSpeedGen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.562    music/btSpeedGen/count1_carry__0_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.676 r  music/btSpeedGen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.676    music/btSpeedGen/count1_carry__1_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.833 r  music/btSpeedGen/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.496     9.329    music/btSpeedGen/count1_carry__2_n_2
    SLICE_X53Y67         LUT2 (Prop_lut2_I0_O)        0.329     9.658 r  music/btSpeedGen/count[4]_i_4/O
                         net (fo=1, routed)           0.000     9.658    music/btSpeedGen/count[4]_i_4_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.208 r  music/btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.208    music/btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.322 r  music/btSpeedGen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.322    music/btSpeedGen/count_reg[8]_i_1_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.436 r  music/btSpeedGen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.436    music/btSpeedGen/count_reg[12]_i_1_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.550 r  music/btSpeedGen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.550    music/btSpeedGen/count_reg[16]_i_1_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.664 r  music/btSpeedGen/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.664    music/btSpeedGen/count_reg[20]_i_1_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.778 r  music/btSpeedGen/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.778    music/btSpeedGen/count_reg[24]_i_1_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.112 r  music/btSpeedGen/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.112    music/btSpeedGen/count_reg[28]_i_1_n_6
    SLICE_X53Y73         FDCE                                         r  music/btSpeedGen/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.427    14.768    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X53Y73         FDCE                                         r  music/btSpeedGen/count_reg[29]/C
                         clock pessimism              0.272    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X53Y73         FDCE (Setup_fdce_C_D)        0.062    15.067    music/btSpeedGen/count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.067    
                         arrival time                         -11.112    
  -------------------------------------------------------------------
                         slack                                  3.954    

Slack (MET) :             3.975ns  (required time - arrival time)
  Source:                 music/btSpeedGen/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/btSpeedGen/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.020ns  (logic 3.259ns (54.133%)  route 2.761ns (45.867%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.550     5.071    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X53Y67         FDCE                                         r  music/btSpeedGen/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDCE (Prop_fdce_C_Q)         0.456     5.527 f  music/btSpeedGen/count_reg[4]/Q
                         net (fo=4, routed)           1.265     6.792    music/btSpeedGen/count_reg[4]
    SLICE_X55Y69         LUT2 (Prop_lut2_I1_O)        0.124     6.916 r  music/btSpeedGen/count1_carry_i_6__0/O
                         net (fo=1, routed)           0.000     6.916    music/btSpeedGen/count1_carry_i_6__0_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.448 r  music/btSpeedGen/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.448    music/btSpeedGen/count1_carry_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.562 r  music/btSpeedGen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.562    music/btSpeedGen/count1_carry__0_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.676 r  music/btSpeedGen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.676    music/btSpeedGen/count1_carry__1_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.833 r  music/btSpeedGen/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.496     9.329    music/btSpeedGen/count1_carry__2_n_2
    SLICE_X53Y67         LUT2 (Prop_lut2_I0_O)        0.329     9.658 r  music/btSpeedGen/count[4]_i_4/O
                         net (fo=1, routed)           0.000     9.658    music/btSpeedGen/count[4]_i_4_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.208 r  music/btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.208    music/btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.322 r  music/btSpeedGen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.322    music/btSpeedGen/count_reg[8]_i_1_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.436 r  music/btSpeedGen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.436    music/btSpeedGen/count_reg[12]_i_1_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.550 r  music/btSpeedGen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.550    music/btSpeedGen/count_reg[16]_i_1_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.664 r  music/btSpeedGen/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.664    music/btSpeedGen/count_reg[20]_i_1_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.778 r  music/btSpeedGen/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.778    music/btSpeedGen/count_reg[24]_i_1_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.091 r  music/btSpeedGen/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.091    music/btSpeedGen/count_reg[28]_i_1_n_4
    SLICE_X53Y73         FDCE                                         r  music/btSpeedGen/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.427    14.768    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X53Y73         FDCE                                         r  music/btSpeedGen/count_reg[31]/C
                         clock pessimism              0.272    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X53Y73         FDCE (Setup_fdce_C_D)        0.062    15.067    music/btSpeedGen/count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.067    
                         arrival time                         -11.091    
  -------------------------------------------------------------------
                         slack                                  3.975    

Slack (MET) :             4.049ns  (required time - arrival time)
  Source:                 music/btSpeedGen/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/btSpeedGen/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.946ns  (logic 3.185ns (53.562%)  route 2.761ns (46.438%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.550     5.071    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X53Y67         FDCE                                         r  music/btSpeedGen/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDCE (Prop_fdce_C_Q)         0.456     5.527 f  music/btSpeedGen/count_reg[4]/Q
                         net (fo=4, routed)           1.265     6.792    music/btSpeedGen/count_reg[4]
    SLICE_X55Y69         LUT2 (Prop_lut2_I1_O)        0.124     6.916 r  music/btSpeedGen/count1_carry_i_6__0/O
                         net (fo=1, routed)           0.000     6.916    music/btSpeedGen/count1_carry_i_6__0_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.448 r  music/btSpeedGen/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.448    music/btSpeedGen/count1_carry_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.562 r  music/btSpeedGen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.562    music/btSpeedGen/count1_carry__0_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.676 r  music/btSpeedGen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.676    music/btSpeedGen/count1_carry__1_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.833 r  music/btSpeedGen/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.496     9.329    music/btSpeedGen/count1_carry__2_n_2
    SLICE_X53Y67         LUT2 (Prop_lut2_I0_O)        0.329     9.658 r  music/btSpeedGen/count[4]_i_4/O
                         net (fo=1, routed)           0.000     9.658    music/btSpeedGen/count[4]_i_4_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.208 r  music/btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.208    music/btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.322 r  music/btSpeedGen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.322    music/btSpeedGen/count_reg[8]_i_1_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.436 r  music/btSpeedGen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.436    music/btSpeedGen/count_reg[12]_i_1_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.550 r  music/btSpeedGen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.550    music/btSpeedGen/count_reg[16]_i_1_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.664 r  music/btSpeedGen/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.664    music/btSpeedGen/count_reg[20]_i_1_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.778 r  music/btSpeedGen/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.778    music/btSpeedGen/count_reg[24]_i_1_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.017 r  music/btSpeedGen/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.017    music/btSpeedGen/count_reg[28]_i_1_n_5
    SLICE_X53Y73         FDCE                                         r  music/btSpeedGen/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.427    14.768    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X53Y73         FDCE                                         r  music/btSpeedGen/count_reg[30]/C
                         clock pessimism              0.272    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X53Y73         FDCE (Setup_fdce_C_D)        0.062    15.067    music/btSpeedGen/count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.067    
                         arrival time                         -11.017    
  -------------------------------------------------------------------
                         slack                                  4.049    

Slack (MET) :             4.065ns  (required time - arrival time)
  Source:                 music/btSpeedGen/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/btSpeedGen/count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.930ns  (logic 3.169ns (53.437%)  route 2.761ns (46.563%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.550     5.071    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X53Y67         FDCE                                         r  music/btSpeedGen/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDCE (Prop_fdce_C_Q)         0.456     5.527 f  music/btSpeedGen/count_reg[4]/Q
                         net (fo=4, routed)           1.265     6.792    music/btSpeedGen/count_reg[4]
    SLICE_X55Y69         LUT2 (Prop_lut2_I1_O)        0.124     6.916 r  music/btSpeedGen/count1_carry_i_6__0/O
                         net (fo=1, routed)           0.000     6.916    music/btSpeedGen/count1_carry_i_6__0_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.448 r  music/btSpeedGen/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.448    music/btSpeedGen/count1_carry_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.562 r  music/btSpeedGen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.562    music/btSpeedGen/count1_carry__0_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.676 r  music/btSpeedGen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.676    music/btSpeedGen/count1_carry__1_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.833 r  music/btSpeedGen/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.496     9.329    music/btSpeedGen/count1_carry__2_n_2
    SLICE_X53Y67         LUT2 (Prop_lut2_I0_O)        0.329     9.658 r  music/btSpeedGen/count[4]_i_4/O
                         net (fo=1, routed)           0.000     9.658    music/btSpeedGen/count[4]_i_4_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.208 r  music/btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.208    music/btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.322 r  music/btSpeedGen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.322    music/btSpeedGen/count_reg[8]_i_1_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.436 r  music/btSpeedGen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.436    music/btSpeedGen/count_reg[12]_i_1_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.550 r  music/btSpeedGen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.550    music/btSpeedGen/count_reg[16]_i_1_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.664 r  music/btSpeedGen/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.664    music/btSpeedGen/count_reg[20]_i_1_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.778 r  music/btSpeedGen/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.778    music/btSpeedGen/count_reg[24]_i_1_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.001 r  music/btSpeedGen/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.001    music/btSpeedGen/count_reg[28]_i_1_n_7
    SLICE_X53Y73         FDCE                                         r  music/btSpeedGen/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.427    14.768    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X53Y73         FDCE                                         r  music/btSpeedGen/count_reg[28]/C
                         clock pessimism              0.272    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X53Y73         FDCE (Setup_fdce_C_D)        0.062    15.067    music/btSpeedGen/count_reg[28]
  -------------------------------------------------------------------
                         required time                         15.067    
                         arrival time                         -11.001    
  -------------------------------------------------------------------
                         slack                                  4.065    

Slack (MET) :             4.069ns  (required time - arrival time)
  Source:                 music/btSpeedGen/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/btSpeedGen/count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.927ns  (logic 3.166ns (53.414%)  route 2.761ns (46.586%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.550     5.071    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X53Y67         FDCE                                         r  music/btSpeedGen/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDCE (Prop_fdce_C_Q)         0.456     5.527 f  music/btSpeedGen/count_reg[4]/Q
                         net (fo=4, routed)           1.265     6.792    music/btSpeedGen/count_reg[4]
    SLICE_X55Y69         LUT2 (Prop_lut2_I1_O)        0.124     6.916 r  music/btSpeedGen/count1_carry_i_6__0/O
                         net (fo=1, routed)           0.000     6.916    music/btSpeedGen/count1_carry_i_6__0_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.448 r  music/btSpeedGen/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.448    music/btSpeedGen/count1_carry_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.562 r  music/btSpeedGen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.562    music/btSpeedGen/count1_carry__0_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.676 r  music/btSpeedGen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.676    music/btSpeedGen/count1_carry__1_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.833 r  music/btSpeedGen/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.496     9.329    music/btSpeedGen/count1_carry__2_n_2
    SLICE_X53Y67         LUT2 (Prop_lut2_I0_O)        0.329     9.658 r  music/btSpeedGen/count[4]_i_4/O
                         net (fo=1, routed)           0.000     9.658    music/btSpeedGen/count[4]_i_4_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.208 r  music/btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.208    music/btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.322 r  music/btSpeedGen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.322    music/btSpeedGen/count_reg[8]_i_1_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.436 r  music/btSpeedGen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.436    music/btSpeedGen/count_reg[12]_i_1_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.550 r  music/btSpeedGen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.550    music/btSpeedGen/count_reg[16]_i_1_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.664 r  music/btSpeedGen/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.664    music/btSpeedGen/count_reg[20]_i_1_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.998 r  music/btSpeedGen/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.998    music/btSpeedGen/count_reg[24]_i_1_n_6
    SLICE_X53Y72         FDCE                                         r  music/btSpeedGen/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.428    14.769    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X53Y72         FDCE                                         r  music/btSpeedGen/count_reg[25]/C
                         clock pessimism              0.272    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X53Y72         FDCE (Setup_fdce_C_D)        0.062    15.068    music/btSpeedGen/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -10.998    
  -------------------------------------------------------------------
                         slack                                  4.069    

Slack (MET) :             4.090ns  (required time - arrival time)
  Source:                 music/btSpeedGen/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/btSpeedGen/count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.906ns  (logic 3.145ns (53.248%)  route 2.761ns (46.752%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.550     5.071    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X53Y67         FDCE                                         r  music/btSpeedGen/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDCE (Prop_fdce_C_Q)         0.456     5.527 f  music/btSpeedGen/count_reg[4]/Q
                         net (fo=4, routed)           1.265     6.792    music/btSpeedGen/count_reg[4]
    SLICE_X55Y69         LUT2 (Prop_lut2_I1_O)        0.124     6.916 r  music/btSpeedGen/count1_carry_i_6__0/O
                         net (fo=1, routed)           0.000     6.916    music/btSpeedGen/count1_carry_i_6__0_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.448 r  music/btSpeedGen/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.448    music/btSpeedGen/count1_carry_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.562 r  music/btSpeedGen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.562    music/btSpeedGen/count1_carry__0_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.676 r  music/btSpeedGen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.676    music/btSpeedGen/count1_carry__1_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.833 r  music/btSpeedGen/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.496     9.329    music/btSpeedGen/count1_carry__2_n_2
    SLICE_X53Y67         LUT2 (Prop_lut2_I0_O)        0.329     9.658 r  music/btSpeedGen/count[4]_i_4/O
                         net (fo=1, routed)           0.000     9.658    music/btSpeedGen/count[4]_i_4_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.208 r  music/btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.208    music/btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.322 r  music/btSpeedGen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.322    music/btSpeedGen/count_reg[8]_i_1_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.436 r  music/btSpeedGen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.436    music/btSpeedGen/count_reg[12]_i_1_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.550 r  music/btSpeedGen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.550    music/btSpeedGen/count_reg[16]_i_1_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.664 r  music/btSpeedGen/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.664    music/btSpeedGen/count_reg[20]_i_1_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.977 r  music/btSpeedGen/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.977    music/btSpeedGen/count_reg[24]_i_1_n_4
    SLICE_X53Y72         FDCE                                         r  music/btSpeedGen/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.428    14.769    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X53Y72         FDCE                                         r  music/btSpeedGen/count_reg[27]/C
                         clock pessimism              0.272    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X53Y72         FDCE (Setup_fdce_C_D)        0.062    15.068    music/btSpeedGen/count_reg[27]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -10.977    
  -------------------------------------------------------------------
                         slack                                  4.090    

Slack (MET) :             4.164ns  (required time - arrival time)
  Source:                 music/btSpeedGen/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/btSpeedGen/count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.832ns  (logic 3.071ns (52.655%)  route 2.761ns (47.345%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.550     5.071    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X53Y67         FDCE                                         r  music/btSpeedGen/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDCE (Prop_fdce_C_Q)         0.456     5.527 f  music/btSpeedGen/count_reg[4]/Q
                         net (fo=4, routed)           1.265     6.792    music/btSpeedGen/count_reg[4]
    SLICE_X55Y69         LUT2 (Prop_lut2_I1_O)        0.124     6.916 r  music/btSpeedGen/count1_carry_i_6__0/O
                         net (fo=1, routed)           0.000     6.916    music/btSpeedGen/count1_carry_i_6__0_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.448 r  music/btSpeedGen/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.448    music/btSpeedGen/count1_carry_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.562 r  music/btSpeedGen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.562    music/btSpeedGen/count1_carry__0_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.676 r  music/btSpeedGen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.676    music/btSpeedGen/count1_carry__1_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.833 r  music/btSpeedGen/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.496     9.329    music/btSpeedGen/count1_carry__2_n_2
    SLICE_X53Y67         LUT2 (Prop_lut2_I0_O)        0.329     9.658 r  music/btSpeedGen/count[4]_i_4/O
                         net (fo=1, routed)           0.000     9.658    music/btSpeedGen/count[4]_i_4_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.208 r  music/btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.208    music/btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.322 r  music/btSpeedGen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.322    music/btSpeedGen/count_reg[8]_i_1_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.436 r  music/btSpeedGen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.436    music/btSpeedGen/count_reg[12]_i_1_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.550 r  music/btSpeedGen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.550    music/btSpeedGen/count_reg[16]_i_1_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.664 r  music/btSpeedGen/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.664    music/btSpeedGen/count_reg[20]_i_1_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.903 r  music/btSpeedGen/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.903    music/btSpeedGen/count_reg[24]_i_1_n_5
    SLICE_X53Y72         FDCE                                         r  music/btSpeedGen/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.428    14.769    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X53Y72         FDCE                                         r  music/btSpeedGen/count_reg[26]/C
                         clock pessimism              0.272    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X53Y72         FDCE (Setup_fdce_C_D)        0.062    15.068    music/btSpeedGen/count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -10.903    
  -------------------------------------------------------------------
                         slack                                  4.164    

Slack (MET) :             4.180ns  (required time - arrival time)
  Source:                 music/btSpeedGen/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/btSpeedGen/count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.816ns  (logic 3.055ns (52.525%)  route 2.761ns (47.475%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.550     5.071    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X53Y67         FDCE                                         r  music/btSpeedGen/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDCE (Prop_fdce_C_Q)         0.456     5.527 f  music/btSpeedGen/count_reg[4]/Q
                         net (fo=4, routed)           1.265     6.792    music/btSpeedGen/count_reg[4]
    SLICE_X55Y69         LUT2 (Prop_lut2_I1_O)        0.124     6.916 r  music/btSpeedGen/count1_carry_i_6__0/O
                         net (fo=1, routed)           0.000     6.916    music/btSpeedGen/count1_carry_i_6__0_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.448 r  music/btSpeedGen/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.448    music/btSpeedGen/count1_carry_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.562 r  music/btSpeedGen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.562    music/btSpeedGen/count1_carry__0_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.676 r  music/btSpeedGen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.676    music/btSpeedGen/count1_carry__1_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.833 r  music/btSpeedGen/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.496     9.329    music/btSpeedGen/count1_carry__2_n_2
    SLICE_X53Y67         LUT2 (Prop_lut2_I0_O)        0.329     9.658 r  music/btSpeedGen/count[4]_i_4/O
                         net (fo=1, routed)           0.000     9.658    music/btSpeedGen/count[4]_i_4_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.208 r  music/btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.208    music/btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.322 r  music/btSpeedGen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.322    music/btSpeedGen/count_reg[8]_i_1_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.436 r  music/btSpeedGen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.436    music/btSpeedGen/count_reg[12]_i_1_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.550 r  music/btSpeedGen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.550    music/btSpeedGen/count_reg[16]_i_1_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.664 r  music/btSpeedGen/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.664    music/btSpeedGen/count_reg[20]_i_1_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.887 r  music/btSpeedGen/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.887    music/btSpeedGen/count_reg[24]_i_1_n_7
    SLICE_X53Y72         FDCE                                         r  music/btSpeedGen/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.428    14.769    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X53Y72         FDCE                                         r  music/btSpeedGen/count_reg[24]/C
                         clock pessimism              0.272    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X53Y72         FDCE (Setup_fdce_C_D)        0.062    15.068    music/btSpeedGen/count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -10.887    
  -------------------------------------------------------------------
                         slack                                  4.180    

Slack (MET) :             4.185ns  (required time - arrival time)
  Source:                 music/btSpeedGen/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/btSpeedGen/count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.813ns  (logic 3.052ns (52.500%)  route 2.761ns (47.500%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.550     5.071    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X53Y67         FDCE                                         r  music/btSpeedGen/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDCE (Prop_fdce_C_Q)         0.456     5.527 f  music/btSpeedGen/count_reg[4]/Q
                         net (fo=4, routed)           1.265     6.792    music/btSpeedGen/count_reg[4]
    SLICE_X55Y69         LUT2 (Prop_lut2_I1_O)        0.124     6.916 r  music/btSpeedGen/count1_carry_i_6__0/O
                         net (fo=1, routed)           0.000     6.916    music/btSpeedGen/count1_carry_i_6__0_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.448 r  music/btSpeedGen/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.448    music/btSpeedGen/count1_carry_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.562 r  music/btSpeedGen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.562    music/btSpeedGen/count1_carry__0_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.676 r  music/btSpeedGen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.676    music/btSpeedGen/count1_carry__1_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.833 r  music/btSpeedGen/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.496     9.329    music/btSpeedGen/count1_carry__2_n_2
    SLICE_X53Y67         LUT2 (Prop_lut2_I0_O)        0.329     9.658 r  music/btSpeedGen/count[4]_i_4/O
                         net (fo=1, routed)           0.000     9.658    music/btSpeedGen/count[4]_i_4_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.208 r  music/btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.208    music/btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.322 r  music/btSpeedGen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.322    music/btSpeedGen/count_reg[8]_i_1_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.436 r  music/btSpeedGen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.436    music/btSpeedGen/count_reg[12]_i_1_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.550 r  music/btSpeedGen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.550    music/btSpeedGen/count_reg[16]_i_1_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.884 r  music/btSpeedGen/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.884    music/btSpeedGen/count_reg[20]_i_1_n_6
    SLICE_X53Y71         FDCE                                         r  music/btSpeedGen/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.430    14.771    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X53Y71         FDCE                                         r  music/btSpeedGen/count_reg[21]/C
                         clock pessimism              0.272    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X53Y71         FDCE (Setup_fdce_C_D)        0.062    15.070    music/btSpeedGen/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                         -10.884    
  -------------------------------------------------------------------
                         slack                                  4.185    

Slack (MET) :             4.206ns  (required time - arrival time)
  Source:                 music/btSpeedGen/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/btSpeedGen/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.792ns  (logic 3.031ns (52.328%)  route 2.761ns (47.672%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.550     5.071    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X53Y67         FDCE                                         r  music/btSpeedGen/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDCE (Prop_fdce_C_Q)         0.456     5.527 f  music/btSpeedGen/count_reg[4]/Q
                         net (fo=4, routed)           1.265     6.792    music/btSpeedGen/count_reg[4]
    SLICE_X55Y69         LUT2 (Prop_lut2_I1_O)        0.124     6.916 r  music/btSpeedGen/count1_carry_i_6__0/O
                         net (fo=1, routed)           0.000     6.916    music/btSpeedGen/count1_carry_i_6__0_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.448 r  music/btSpeedGen/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.448    music/btSpeedGen/count1_carry_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.562 r  music/btSpeedGen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.562    music/btSpeedGen/count1_carry__0_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.676 r  music/btSpeedGen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.676    music/btSpeedGen/count1_carry__1_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.833 r  music/btSpeedGen/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.496     9.329    music/btSpeedGen/count1_carry__2_n_2
    SLICE_X53Y67         LUT2 (Prop_lut2_I0_O)        0.329     9.658 r  music/btSpeedGen/count[4]_i_4/O
                         net (fo=1, routed)           0.000     9.658    music/btSpeedGen/count[4]_i_4_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.208 r  music/btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.208    music/btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.322 r  music/btSpeedGen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.322    music/btSpeedGen/count_reg[8]_i_1_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.436 r  music/btSpeedGen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.436    music/btSpeedGen/count_reg[12]_i_1_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.550 r  music/btSpeedGen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.550    music/btSpeedGen/count_reg[16]_i_1_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.863 r  music/btSpeedGen/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.863    music/btSpeedGen/count_reg[20]_i_1_n_4
    SLICE_X53Y71         FDCE                                         r  music/btSpeedGen/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.430    14.771    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X53Y71         FDCE                                         r  music/btSpeedGen/count_reg[23]/C
                         clock pessimism              0.272    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X53Y71         FDCE (Setup_fdce_C_D)        0.062    15.070    music/btSpeedGen/count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                         -10.863    
  -------------------------------------------------------------------
                         slack                                  4.206    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.189ns (65.571%)  route 0.099ns (34.429%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.562     1.445    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X31Y42         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[14]/Q
                         net (fo=3, routed)           0.099     1.685    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[14]
    SLICE_X30Y42         LUT4 (Prop_lut4_I0_O)        0.048     1.733 r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[12]_i_1/O
                         net (fo=1, routed)           0.000     1.733    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[12]_i_1_n_0
    SLICE_X30Y42         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.831     1.958    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X30Y42         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X30Y42         FDCE (Hold_fdce_C_D)         0.131     1.589    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 key_de/key_down_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_ctrl/left_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.189ns (64.902%)  route 0.102ns (35.098%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.561     1.444    key_de/clk_IBUF_BUFG
    SLICE_X31Y38         FDCE                                         r  key_de/key_down_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  key_de/key_down_reg[28]/Q
                         net (fo=2, routed)           0.102     1.687    key_de/key_down[28]
    SLICE_X30Y38         LUT2 (Prop_lut2_I0_O)        0.048     1.735 r  key_de/left_i_1/O
                         net (fo=1, routed)           0.000     1.735    key_ctrl/left_reg_1
    SLICE_X30Y38         FDRE                                         r  key_ctrl/left_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.830     1.957    key_ctrl/clk_IBUF_BUFG
    SLICE_X30Y38         FDRE                                         r  key_ctrl/left_reg/C
                         clock pessimism             -0.500     1.457    
    SLICE_X30Y38         FDRE (Hold_fdre_C_D)         0.131     1.588    key_ctrl/left_reg
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/data_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/data_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.561     1.444    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X31Y39         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/data_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  key_de/inst/inst/Ps2Interface_i/data_count_reg[1]/Q
                         net (fo=5, routed)           0.110     1.695    key_de/inst/inst/Ps2Interface_i/data_count[1]
    SLICE_X30Y39         LUT6 (Prop_lut6_I3_O)        0.045     1.740 r  key_de/inst/inst/Ps2Interface_i/data_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.740    key_de/inst/inst/Ps2Interface_i/data_count[0]_i_1_n_0
    SLICE_X30Y39         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/data_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.830     1.957    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X30Y39         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/data_count_reg[0]/C
                         clock pessimism             -0.500     1.457    
    SLICE_X30Y39         FDCE (Hold_fdce_C_D)         0.120     1.577    key_de/inst/inst/Ps2Interface_i/data_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/data_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/data_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.561     1.444    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X31Y39         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/data_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  key_de/inst/inst/Ps2Interface_i/data_count_reg[1]/Q
                         net (fo=5, routed)           0.114     1.699    key_de/inst/inst/Ps2Interface_i/data_count[1]
    SLICE_X30Y39         LUT6 (Prop_lut6_I3_O)        0.045     1.744 r  key_de/inst/inst/Ps2Interface_i/data_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.744    key_de/inst/inst/Ps2Interface_i/data_count[3]_i_1_n_0
    SLICE_X30Y39         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/data_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.830     1.957    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X30Y39         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/data_count_reg[3]/C
                         clock pessimism             -0.500     1.457    
    SLICE_X30Y39         FDCE (Hold_fdce_C_D)         0.121     1.578    key_de/inst/inst/Ps2Interface_i/data_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/frame_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/rx_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.114%)  route 0.120ns (45.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.562     1.445    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X31Y40         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  key_de/inst/inst/Ps2Interface_i/frame_reg[4]/Q
                         net (fo=3, routed)           0.120     1.706    key_de/inst/inst/Ps2Interface_i/p_0_in[3]
    SLICE_X33Y39         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.830     1.957    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X33Y39         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[3]/C
                         clock pessimism             -0.497     1.460    
    SLICE_X33Y39         FDCE (Hold_fdce_C_D)         0.066     1.526    key_de/inst/inst/Ps2Interface_i/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 key_de/op/signal_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/op/signal_single_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.559     1.442    key_de/op/clk_IBUF_BUFG
    SLICE_X34Y37         FDRE                                         r  key_de/op/signal_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE (Prop_fdre_C_Q)         0.148     1.590 f  key_de/op/signal_delay_reg/Q
                         net (fo=1, routed)           0.059     1.649    key_de/op/signal_delay
    SLICE_X34Y37         LUT2 (Prop_lut2_I1_O)        0.098     1.747 r  key_de/op/signal_single_pulse_i_1/O
                         net (fo=1, routed)           0.000     1.747    key_de/op/signal_single_pulse_i_1_n_0
    SLICE_X34Y37         FDRE                                         r  key_de/op/signal_single_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.827     1.954    key_de/op/clk_IBUF_BUFG
    SLICE_X34Y37         FDRE                                         r  key_de/op/signal_single_pulse_reg/C
                         clock pessimism             -0.512     1.442    
    SLICE_X34Y37         FDRE (Hold_fdre_C_D)         0.120     1.562    key_de/op/signal_single_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/rx_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/key_in_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.238%)  route 0.129ns (47.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.561     1.444    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X33Y39         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[3]/Q
                         net (fo=6, routed)           0.129     1.714    key_de/inst/inst/rx_data[3]
    SLICE_X32Y38         FDCE                                         r  key_de/inst/inst/key_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.830     1.957    key_de/inst/inst/clk
    SLICE_X32Y38         FDCE                                         r  key_de/inst/inst/key_in_reg[3]/C
                         clock pessimism             -0.497     1.460    
    SLICE_X32Y38         FDCE (Hold_fdce_C_D)         0.066     1.526    key_de/inst/inst/key_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/frame_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.120%)  route 0.135ns (48.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.562     1.445    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X32Y40         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  key_de/inst/inst/Ps2Interface_i/frame_reg[6]/Q
                         net (fo=3, routed)           0.135     1.721    key_de/inst/inst/Ps2Interface_i/p_0_in[5]
    SLICE_X33Y39         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.830     1.957    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X33Y39         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]/C
                         clock pessimism             -0.497     1.460    
    SLICE_X33Y39         FDCE (Hold_fdce_C_D)         0.072     1.532    key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/key_in_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.016%)  route 0.135ns (48.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.561     1.444    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X33Y39         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]/Q
                         net (fo=6, routed)           0.135     1.721    key_de/inst/inst/rx_data[5]
    SLICE_X33Y37         FDCE                                         r  key_de/inst/inst/key_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.828     1.955    key_de/inst/inst/clk
    SLICE_X33Y37         FDCE                                         r  key_de/inst/inst/key_in_reg[5]/C
                         clock pessimism             -0.497     1.458    
    SLICE_X33Y37         FDCE (Hold_fdce_C_D)         0.072     1.530    key_de/inst/inst/key_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/rx_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/key_in_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.902%)  route 0.136ns (49.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.561     1.444    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X33Y39         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[0]/Q
                         net (fo=3, routed)           0.136     1.721    key_de/inst/inst/rx_data[0]
    SLICE_X32Y38         FDCE                                         r  key_de/inst/inst/key_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.830     1.957    key_de/inst/inst/clk
    SLICE_X32Y38         FDCE                                         r  key_de/inst/inst/key_in_reg[0]/C
                         clock pessimism             -0.497     1.460    
    SLICE_X32Y38         FDCE (Hold_fdce_C_D)         0.070     1.530    key_de/inst/inst/key_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y66   music/btSpeedGen/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y68   music/btSpeedGen/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y68   music/btSpeedGen/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y69   music/btSpeedGen/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y69   music/btSpeedGen/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y69   music/btSpeedGen/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y69   music/btSpeedGen/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y70   music/btSpeedGen/count_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y70   music/btSpeedGen/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   CD2/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   CD2/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   CD2/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   CD2/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   CD2/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   CD2/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   CD2/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   CD2/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   CD2/count_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   CD2/count_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y69   music/btSpeedGen/count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y69   music/btSpeedGen/count_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y69   music/btSpeedGen/count_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y69   music/btSpeedGen/count_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y70   music/btSpeedGen/count_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y70   music/btSpeedGen/count_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y70   music/btSpeedGen/count_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y70   music/btSpeedGen/count_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y71   music/btSpeedGen/count_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y71   music/btSpeedGen/count_reg[21]/C



