32 bit full Adder and 32 bit ALU implementation on Xilinx and Verilog.
