 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 4
Design : qr_decode
Version: R-2020.09-SP5
Date   : Fri Nov 19 21:57:38 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: clk_gate_code_reg/latch
              (positive level-sensitive latch clocked by clk')
  Endpoint: clk_gate_code_reg/main_gate
            (gating element for clock clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_40
                     ForQA                 saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clk_gate_code_reg/latch/CLK (LATCHX1_HVT)               0.00       2.00 r
  clk_gate_code_reg/latch/Q (LATCHX1_HVT)                 0.11       2.11 f
  clk_gate_code_reg/main_gate/A1 (AND2X1_HVT)             0.00       2.11 f
  data arrival time                                                  2.11

  clock clk (fall edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clk_gate_code_reg/main_gate/A2 (AND2X1_HVT)             0.00       2.00 f
  clock gating hold time                                  0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -2.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: clk_gate_code_reg_0/latch
              (positive level-sensitive latch clocked by clk')
  Endpoint: clk_gate_code_reg_0/main_gate
            (gating element for clock clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_39
                     ForQA                 saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clk_gate_code_reg_0/latch/CLK (LATCHX1_HVT)             0.00       2.00 r
  clk_gate_code_reg_0/latch/Q (LATCHX1_HVT)               0.11       2.11 f
  clk_gate_code_reg_0/main_gate/A1 (AND2X1_HVT)           0.00       2.11 f
  data arrival time                                                  2.11

  clock clk (fall edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clk_gate_code_reg_0/main_gate/A2 (AND2X1_HVT)           0.00       2.00 f
  clock gating hold time                                  0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -2.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: clk_gate_code_reg_1/latch
              (positive level-sensitive latch clocked by clk')
  Endpoint: clk_gate_code_reg_1/main_gate
            (gating element for clock clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_38
                     ForQA                 saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clk_gate_code_reg_1/latch/CLK (LATCHX1_HVT)             0.00       2.00 r
  clk_gate_code_reg_1/latch/Q (LATCHX1_HVT)               0.11       2.11 f
  clk_gate_code_reg_1/main_gate/A1 (AND2X1_HVT)           0.00       2.11 f
  data arrival time                                                  2.11

  clock clk (fall edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clk_gate_code_reg_1/main_gate/A2 (AND2X1_HVT)           0.00       2.00 f
  clock gating hold time                                  0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -2.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: clk_gate_code_reg_2/latch
              (positive level-sensitive latch clocked by clk')
  Endpoint: clk_gate_code_reg_2/main_gate
            (gating element for clock clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_37
                     ForQA                 saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clk_gate_code_reg_2/latch/CLK (LATCHX1_HVT)             0.00       2.00 r
  clk_gate_code_reg_2/latch/Q (LATCHX1_HVT)               0.11       2.11 f
  clk_gate_code_reg_2/main_gate/A1 (AND2X1_HVT)           0.00       2.11 f
  data arrival time                                                  2.11

  clock clk (fall edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clk_gate_code_reg_2/main_gate/A2 (AND2X1_HVT)           0.00       2.00 f
  clock gating hold time                                  0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -2.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


1
