xst -intstyle ise -ifn "F:/git/FPGA/Examination/door/door.xst" -ofn "F:/git/FPGA/Examination/door/door.syr" 
xst -intstyle ise -ifn "F:/git/FPGA/Examination/door/door.xst" -ofn "F:/git/FPGA/Examination/door/door.syr" 
xst -intstyle ise -ifn "F:/git/FPGA/Examination/door/door.xst" -ofn "F:/git/FPGA/Examination/door/door.syr" 
netgen -intstyle ise -insert_glbl true -w -dir netgen/synthesis -ofmt verilog -sim door.ngc door_synthesis.v 
xst -intstyle ise -ifn "F:/git/FPGA/Examination/door/door.xst" -ofn "F:/git/FPGA/Examination/door/door.syr" 
xst -intstyle ise -ifn "F:/git/FPGA/Examination/door/door.xst" -ofn "F:/git/FPGA/Examination/door/door.syr" 
netgen -intstyle ise -insert_glbl true -w -dir netgen/synthesis -ofmt verilog -sim door.ngc door_synthesis.v 
xst -intstyle ise -ifn "F:/git/FPGA/Examination/door/door.xst" -ofn "F:/git/FPGA/Examination/door/door.syr" 
netgen -intstyle ise -insert_glbl true -w -dir netgen/synthesis -ofmt verilog -sim door.ngc door_synthesis.v 
