library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity Timer is
    port(
        clock : in std_logic;
        reset : in std_logic
    );
end entity Timer;


architecture Timer_ARCH of Timer is
    
begin
    
end architecture Timer_ARCH;
