[%General]
%3Csource%3E=C:/Users/alans/Documents/GitHub/Apple-II_MiSTer/rtl/t65/T65_ALU.vhd
%3Cfilename%3E=C:/Users/alans/Documents/GitHub/Apple-II_MiSTer/rtl/newrtl/t65_alu.v
%3Cclass%3E=100
%3Cbasename%3E=T65_ALU
%3Csubpkgs%3E=T65_Pack

[Data]
%3CgenericOrder%3E=@Invalid()
%3CportOrder%3E=mode, op, busa, busb, p_in, p_out, q
%3Clabel0%3E\category=113
%3Clabel0%3E\port=0
%3Clabel0%3E\alias=<label0>
%3Clabel1%3E\category=113
%3Clabel1%3E\port=0
%3Clabel1%3E\alias=<label1>
%3Clabel2%3E\category=113
%3Clabel2%3E\port=0
%3Clabel2%3E\alias=<label2>
adc_c\category=117
adc_c\port=0
adc_c\alias=ADC_C
adc_c\type\Subtype\mark1=ieee::std_logic
adc_c\type\Subtype\mark2=ieee::std_logic
adc_n\category=117
adc_n\port=0
adc_n\alias=ADC_N
adc_n\type\Subtype\mark1=ieee::std_logic
adc_n\type\Subtype\mark2=ieee::std_logic
adc_q\category=117
adc_q\port=0
adc_q\alias=ADC_Q
adc_q\type\Subtype\mark1=ieee::std_logic_vector
adc_q\type\Subtype\mark2=ieee::std_logic_vector
adc_q\type\Subtype\constraint\0\Range\dir=false
adc_q\type\Subtype\constraint\0\Range\left\Constant\value=7
adc_q\type\Subtype\constraint\0\Range\left\Constant\units=
adc_q\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
adc_q\type\Subtype\constraint\0\Range\right\Constant\value=0
adc_q\type\Subtype\constraint\0\Range\right\Constant\units=
adc_q\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
adc_v\category=117
adc_v\port=0
adc_v\alias=ADC_V
adc_v\type\Subtype\mark1=ieee::std_logic
adc_v\type\Subtype\mark2=ieee::std_logic
adc_z\category=117
adc_z\port=0
adc_z\alias=ADC_Z
adc_z\type\Subtype\mark1=ieee::std_logic
adc_z\type\Subtype\mark2=ieee::std_logic
busa\category=117
busa\port=1
busa\alias=BusA
busa\type\Subtype\mark1=ieee::std_logic_vector
busa\type\Subtype\mark2=ieee::std_logic_vector
busa\type\Subtype\constraint\0\Range\dir=false
busa\type\Subtype\constraint\0\Range\left\Constant\value=7
busa\type\Subtype\constraint\0\Range\left\Constant\units=
busa\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
busa\type\Subtype\constraint\0\Range\right\Constant\value=0
busa\type\Subtype\constraint\0\Range\right\Constant\units=
busa\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
busb\category=117
busb\port=1
busb\alias=BusB
busb\type\Subtype\mark1=ieee::std_logic_vector
busb\type\Subtype\mark2=ieee::std_logic_vector
busb\type\Subtype\constraint\0\Range\dir=false
busb\type\Subtype\constraint\0\Range\left\Constant\value=7
busb\type\Subtype\constraint\0\Range\left\Constant\units=
busb\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
busb\type\Subtype\constraint\0\Range\right\Constant\value=0
busb\type\Subtype\constraint\0\Range\right\Constant\units=
busb\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
mode\category=117
mode\port=1
mode\alias=Mode
mode\type\Subtype\mark1=ieee::std_logic_vector
mode\type\Subtype\mark2=ieee::std_logic_vector
mode\type\Subtype\constraint\0\Range\dir=false
mode\type\Subtype\constraint\0\Range\left\Constant\value=1
mode\type\Subtype\constraint\0\Range\left\Constant\units=
mode\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
mode\type\Subtype\constraint\0\Range\right\Constant\value=0
mode\type\Subtype\constraint\0\Range\right\Constant\units=
mode\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
op\category=117
op\port=1
op\alias=Op
op\type\Subtype\mark2=t65_pack::t_alu_op
p_in\category=117
p_in\port=1
p_in\alias=P_In
p_in\type\Subtype\mark1=ieee::std_logic_vector
p_in\type\Subtype\mark2=ieee::std_logic_vector
p_in\type\Subtype\constraint\0\Range\dir=false
p_in\type\Subtype\constraint\0\Range\left\Constant\value=7
p_in\type\Subtype\constraint\0\Range\left\Constant\units=
p_in\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
p_in\type\Subtype\constraint\0\Range\right\Constant\value=0
p_in\type\Subtype\constraint\0\Range\right\Constant\units=
p_in\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
p_out\category=117
p_out\port=2
p_out\alias=P_Out
p_out\type\Subtype\mark1=ieee::std_logic_vector
p_out\type\Subtype\mark2=ieee::std_logic_vector
p_out\type\Subtype\constraint\0\Range\dir=false
p_out\type\Subtype\constraint\0\Range\left\Constant\value=7
p_out\type\Subtype\constraint\0\Range\left\Constant\units=
p_out\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
p_out\type\Subtype\constraint\0\Range\right\Constant\value=0
p_out\type\Subtype\constraint\0\Range\right\Constant\units=
p_out\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
q\category=117
q\port=2
q\alias=Q
q\type\Subtype\mark1=ieee::std_logic_vector
q\type\Subtype\mark2=ieee::std_logic_vector
q\type\Subtype\constraint\0\Range\dir=false
q\type\Subtype\constraint\0\Range\left\Constant\value=7
q\type\Subtype\constraint\0\Range\left\Constant\units=
q\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
q\type\Subtype\constraint\0\Range\right\Constant\value=0
q\type\Subtype\constraint\0\Range\right\Constant\units=
q\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
rtl\category=101
rtl\port=0
rtl\alias=rtl
sbc_c\category=117
sbc_c\port=0
sbc_c\alias=SBC_C
sbc_c\type\Subtype\mark1=ieee::std_logic
sbc_c\type\Subtype\mark2=ieee::std_logic
sbc_n\category=117
sbc_n\port=0
sbc_n\alias=SBC_N
sbc_n\type\Subtype\mark1=ieee::std_logic
sbc_n\type\Subtype\mark2=ieee::std_logic
sbc_q\category=117
sbc_q\port=0
sbc_q\alias=SBC_Q
sbc_q\type\Subtype\mark1=ieee::std_logic_vector
sbc_q\type\Subtype\mark2=ieee::std_logic_vector
sbc_q\type\Subtype\constraint\0\Range\dir=false
sbc_q\type\Subtype\constraint\0\Range\left\Constant\value=7
sbc_q\type\Subtype\constraint\0\Range\left\Constant\units=
sbc_q\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
sbc_q\type\Subtype\constraint\0\Range\right\Constant\value=0
sbc_q\type\Subtype\constraint\0\Range\right\Constant\units=
sbc_q\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
sbc_v\category=117
sbc_v\port=0
sbc_v\alias=SBC_V
sbc_v\type\Subtype\mark1=ieee::std_logic
sbc_v\type\Subtype\mark2=ieee::std_logic
sbc_z\category=117
sbc_z\port=0
sbc_z\alias=SBC_Z
sbc_z\type\Subtype\mark1=ieee::std_logic
sbc_z\type\Subtype\mark2=ieee::std_logic
sbx_q\category=117
sbx_q\port=0
sbx_q\alias=SBX_Q
sbx_q\type\Subtype\mark1=ieee::std_logic_vector
sbx_q\type\Subtype\mark2=ieee::std_logic_vector
sbx_q\type\Subtype\constraint\0\Range\dir=false
sbx_q\type\Subtype\constraint\0\Range\left\Constant\value=7
sbx_q\type\Subtype\constraint\0\Range\left\Constant\units=
sbx_q\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
sbx_q\type\Subtype\constraint\0\Range\right\Constant\value=0
sbx_q\type\Subtype\constraint\0\Range\right\Constant\units=
sbx_q\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
t65_alu\category=100
t65_alu\port=0
t65_alu\alias=T65_ALU
%3ChasCode%3E=true
op\type\Subtype\mark1=t65_pack::t_alu_op
