/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire [6:0] _07_;
  wire [9:0] _08_;
  reg [25:0] _09_;
  wire [17:0] _10_;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [43:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [7:0] celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [4:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [37:0] celloutsig_0_28z;
  wire [2:0] celloutsig_0_2z;
  wire [21:0] celloutsig_0_30z;
  wire [3:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire [9:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [10:0] celloutsig_1_14z;
  wire [12:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [25:0] celloutsig_1_19z;
  wire [11:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [15:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = _00_ ? celloutsig_0_2z[2] : celloutsig_0_3z;
  assign celloutsig_1_17z = celloutsig_1_9z ? celloutsig_1_5z[0] : celloutsig_1_10z[6];
  assign celloutsig_0_5z = celloutsig_0_3z ? celloutsig_0_3z : celloutsig_0_1z;
  assign celloutsig_0_22z = _02_ ? _01_ : celloutsig_0_2z[1];
  assign celloutsig_1_2z = ~in_data[178];
  assign celloutsig_0_11z = ~celloutsig_0_4z;
  assign celloutsig_0_15z = ~celloutsig_0_5z;
  assign celloutsig_0_3z = ~((_00_ | celloutsig_0_2z[0]) & (_00_ | in_data[52]));
  assign celloutsig_0_17z = ~((in_data[5] | celloutsig_0_14z) & (_03_ | celloutsig_0_9z[5]));
  assign celloutsig_0_23z = ~((celloutsig_0_2z[1] | _04_) & (celloutsig_0_5z | celloutsig_0_6z[1]));
  assign celloutsig_0_10z = celloutsig_0_5z ^ celloutsig_0_1z;
  assign celloutsig_1_1z = { celloutsig_1_0z[4:1], celloutsig_1_0z } + in_data[149:138];
  assign celloutsig_1_3z = { in_data[185:183], celloutsig_1_1z, celloutsig_1_2z } + { in_data[183:169], celloutsig_1_2z };
  assign celloutsig_1_10z = celloutsig_1_6z[7:1] + celloutsig_1_1z[9:3];
  assign celloutsig_0_20z = celloutsig_0_9z + { celloutsig_0_7z[6:4], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z };
  reg [9:0] _26_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _26_ <= 10'h000;
    else _26_ <= in_data[31:22];
  assign { _08_[9], _03_, _08_[7:4], _02_, _05_, _00_, _08_[0] } = _26_;
  reg [2:0] _27_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _27_ <= 3'h0;
    else _27_ <= { celloutsig_1_5z[3:2], celloutsig_1_4z };
  assign out_data[130:128] = _27_;
  reg [6:0] _28_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _28_ <= 7'h00;
    else _28_ <= celloutsig_0_9z[7:1];
  assign { _07_[6:2], _04_, _07_[0] } = _28_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _09_ <= 26'h0000000;
    else _09_ <= { celloutsig_0_12z[42:32], celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_4z };
  reg [17:0] _30_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _30_ <= 18'h00000;
    else _30_ <= { celloutsig_0_9z[6:0], celloutsig_0_17z, _08_[9], _03_, _08_[7:4], _02_, _05_, _00_, _08_[0] };
  assign { _10_[17:10], _06_, _10_[8], _01_, _10_[6:0] } = _30_;
  assign celloutsig_0_28z = { in_data[59:23], celloutsig_0_26z } & { _09_[24:0], celloutsig_0_17z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_1z };
  assign celloutsig_1_16z = { celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_4z } & { celloutsig_1_10z[6:3], celloutsig_1_9z, celloutsig_1_0z };
  assign celloutsig_0_2z = _08_[7:5] & in_data[52:50];
  assign celloutsig_1_9z = celloutsig_1_6z[3:1] === { celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_8z };
  assign celloutsig_1_13z = { celloutsig_1_10z[4:1], celloutsig_1_2z } === celloutsig_1_7z;
  assign celloutsig_0_34z = { _01_, _10_[6], celloutsig_0_5z } < { celloutsig_0_27z, celloutsig_0_1z, celloutsig_0_22z };
  assign celloutsig_1_12z = { celloutsig_1_3z[5:0], celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_4z } < { celloutsig_1_6z, celloutsig_1_7z };
  assign celloutsig_0_8z = { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_1z } < { in_data[58:49], celloutsig_0_5z };
  assign celloutsig_0_18z = celloutsig_0_6z[4:2] < celloutsig_0_7z[6:4];
  assign celloutsig_0_27z = { celloutsig_0_20z[3:1], celloutsig_0_3z, celloutsig_0_23z, celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_3z } < { celloutsig_0_12z[12:8], celloutsig_0_12z[36], celloutsig_0_12z[6:5] };
  assign celloutsig_1_4z = celloutsig_1_2z & ~(celloutsig_1_2z);
  assign celloutsig_1_8z = celloutsig_1_5z[0] & ~(celloutsig_1_6z[2]);
  assign celloutsig_0_14z = celloutsig_0_12z[30] & ~(celloutsig_0_8z);
  assign celloutsig_0_1z = in_data[81] & ~(_08_[0]);
  assign celloutsig_0_25z = celloutsig_0_20z[5] & ~(celloutsig_0_8z);
  assign celloutsig_0_26z = celloutsig_0_12z[40] & ~(celloutsig_0_18z);
  assign celloutsig_0_30z = celloutsig_0_28z[22:1] | { celloutsig_0_12z[13:8], celloutsig_0_24z, _08_[9], _03_, _08_[7:4], _02_, _05_, _00_, _08_[0], celloutsig_0_25z };
  assign celloutsig_1_6z = { celloutsig_1_0z[6:1], celloutsig_1_4z, celloutsig_1_4z } | in_data[103:96];
  assign celloutsig_0_7z = { _08_[9], _03_, _08_[7:4], _02_, _05_, _00_, celloutsig_0_4z } | { celloutsig_0_6z[4:2], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_33z = celloutsig_0_30z[12:9] << { _10_[15:13], celloutsig_0_1z };
  assign celloutsig_1_19z = { in_data[145:134], celloutsig_1_16z, celloutsig_1_17z } << { celloutsig_1_1z[10:6], celloutsig_1_7z, out_data[130:128], celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_14z };
  assign celloutsig_0_9z = in_data[48:41] << { celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_8z };
  assign celloutsig_1_5z = in_data[161:158] >> { celloutsig_1_0z[1], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_6z = { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z } >> in_data[13:9];
  assign celloutsig_1_14z = { celloutsig_1_1z[8:0], celloutsig_1_13z, celloutsig_1_4z } >>> { celloutsig_1_6z[6:4], celloutsig_1_8z, celloutsig_1_13z, celloutsig_1_2z, celloutsig_1_7z };
  assign celloutsig_1_0z = in_data[157:150] ~^ in_data[148:141];
  assign celloutsig_1_7z = celloutsig_1_3z[10:6] ~^ celloutsig_1_1z[9:5];
  assign celloutsig_0_24z = celloutsig_0_6z ~^ { _09_[16:14], celloutsig_0_1z, celloutsig_0_10z };
  assign { celloutsig_0_12z[37], celloutsig_0_12z[8], celloutsig_0_12z[6], celloutsig_0_12z[20:13], celloutsig_0_12z[5], celloutsig_0_12z[9], celloutsig_0_12z[43:39], celloutsig_0_12z[30], celloutsig_0_12z[25], celloutsig_0_12z[35], celloutsig_0_12z[4], celloutsig_0_12z[29], celloutsig_0_12z[24], celloutsig_0_12z[34], celloutsig_0_12z[3], celloutsig_0_12z[33], celloutsig_0_12z[28], celloutsig_0_12z[23], celloutsig_0_12z[2], celloutsig_0_12z[22], celloutsig_0_12z[32], celloutsig_0_12z[27], celloutsig_0_12z[1], celloutsig_0_12z[31], celloutsig_0_12z[26], celloutsig_0_12z[0], celloutsig_0_12z[21], celloutsig_0_12z[38], celloutsig_0_12z[36], celloutsig_0_12z[12:10] } = { celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_7z[6:2], celloutsig_0_6z[4], celloutsig_0_6z[4], celloutsig_0_6z[4], celloutsig_0_6z[4:3], celloutsig_0_6z[3], celloutsig_0_6z[3], celloutsig_0_6z[3:2], celloutsig_0_6z[2], celloutsig_0_6z[2], celloutsig_0_6z[2:1], celloutsig_0_6z[1], celloutsig_0_6z[1], celloutsig_0_6z[1:0], celloutsig_0_6z[0], celloutsig_0_6z[0], celloutsig_0_6z[0], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z } ~^ { celloutsig_0_6z[0], _08_[0], celloutsig_0_2z[1], celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_10z, _08_[9], _03_, _08_[7:5], celloutsig_0_2z[0], _00_, _03_, celloutsig_0_8z, celloutsig_0_6z[4:2], celloutsig_0_7z[7], celloutsig_0_7z[2], celloutsig_0_2z[1], celloutsig_0_1z, celloutsig_0_7z[6], celloutsig_0_7z[1], celloutsig_0_2z[0], celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_7z[5], celloutsig_0_7z[0], celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_7z[9], celloutsig_0_7z[4], celloutsig_0_5z, celloutsig_0_7z[8], celloutsig_0_7z[3], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_6z[1], celloutsig_0_2z[2], _08_[4], _02_, _05_ };
  assign _07_[1] = _04_;
  assign { _08_[8], _08_[3:1] } = { _03_, _02_, _05_, _00_ };
  assign { _10_[9], _10_[7] } = { _06_, _01_ };
  assign celloutsig_0_12z[7] = celloutsig_0_12z[36];
  assign { out_data[121:96], out_data[35:32], out_data[0] } = { celloutsig_1_19z, celloutsig_0_33z, celloutsig_0_34z };
endmodule
