\chapter{Material on CD}
\section{1Report}
Hest
\section{2Documentation}
Architecture.pdf\\
Design and implementation.pdf\\
Internal tests.pdf\\
opgavebeskrivelse.pdf\\
Preliminary project paper.pdf\\
Requirements specification.pdf\\
\section{3Litterature}
Clock and data recovery circuits.pdf\\
Clock-data recovery PLL using half-frequency Clock.pdf\\
Designing bang-bang PLLs for clock and data recovery in Serial Data Transmission Systems.pdf\\
Phase-locked loops with applications.pdf\\
PLL$\_$intro$\_$594a$\_$s05.pdf\\
slide regarding clockrecovery.pdf\\
Theoretical modeling and simulation of phase-locked loop for clock data recovery.pdf\\
\section{4Datasheets}
BC547.pdf\\
BZX79.pdf\\
LM317LZ.pdf\\
MCP601.pdf\\
PIC24FJ128GA010.pdf\\
\section{5Printlayouts}
CDUPCB.pdf\\
SN$\_$data$\_$acq.pdf\\
SN$\_$ps$\_$com.pdf
\section{6Code}
\textbf{CDU}:\\
CDU.c.pdf\\
CDU.h.pdf\\
eeprom.c.pdf\\
eeprom.h.pdf\\
lcd.c.pdf\\
lcd.h.pdf\\
LineCoding.c.pdf\\
LineCoding.h.pdf\\
main.c.pdf\\
MemCtl.c.pdf\\
MemCtl.h.pdf\\
spi.c.pdf\\
spi.h.pdf\\
uart.c.pdf\\
uart.h.pdf\\
\textbf{Sensor node}:\\
Data$\_$Acquisition$\_$interface.pdf\\
Power$\_$line$\_$communication.pdf\\
SN$\_$VHDL$\_$PROGRAM.qar\\
\section{7Tests}
testcase7result.txt\\
\section{8Miscellaneous}
\textbf{Reviews}:\\
Architecture review document.pdf\\
design and implementation review document.pdf\\
Generic review document.pdf\\
REQ SPEC REVIEW.pdf\\