

================================================================
== Vivado HLS Report for 'AddWeighted'
================================================================
* Date:           Thu Jan 31 21:48:18 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        SobelVideoWorking
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tsbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.390|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  943921|  943921|  943921|  943921|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+--------+--------+----------+-----------+-----------+------+----------+
        |               |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+--------+--------+----------+-----------+-----------+------+----------+
        |- loop_height  |  943920|  943920|      1311|          -|          -|   720|    no    |
        | + loop_width  |    1308|    1308|        30|          1|          1|  1280|    yes   |
        +---------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 30


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 33
* Pipeline : 1
  Pipeline-0 : II = 1, D = 30, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond4_i)
3 --> 
	33  / (exitcond_i)
	4  / (!exitcond_i)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	3  / true
33 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %dst_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str360, i32 0, i32 0, [1 x i8]* @p_str361, [1 x i8]* @p_str362, [1 x i8]* @p_str363, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str364, [1 x i8]* @p_str365)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %src1_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str353, i32 0, i32 0, [1 x i8]* @p_str354, [1 x i8]* @p_str355, [1 x i8]* @p_str356, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str357, [1 x i8]* @p_str358)"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %src2_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str346, i32 0, i32 0, [1 x i8]* @p_str347, [1 x i8]* @p_str348, [1 x i8]* @p_str349, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str350, [1 x i8]* @p_str351)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.66ns)   --->   "br label %0" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:354->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 37 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 2.67>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%t_V = phi i10 [ 0, %._crit_edge3 ], [ %i_V, %3 ]"   --->   Operation 38 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.70ns)   --->   "%exitcond4_i = icmp eq i10 %t_V, -304" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:354->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 39 'icmp' 'exitcond4_i' <Predicate = true> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 720, i64 720, i64 720)"   --->   Operation 40 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (2.12ns)   --->   "%i_V = add i10 %t_V, 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:354->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 41 'add' 'i_V' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %exitcond4_i, label %"arithm_pro<kernel_addWeighted, 720, 1280, 0, 0, 0, double, double, double>.exit", label %1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:354->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str8) nounwind" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:354->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 43 'specloopname' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:354->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 44 'specregionbegin' 'tmp_i' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.66ns)   --->   "br label %2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:355->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 45 'br' <Predicate = (!exitcond4_i)> <Delay = 1.66>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "ret void" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Operation 46 'ret' <Predicate = (exitcond4_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.12>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%t_V_4 = phi i11 [ 0, %1 ], [ %j_V, %.critedge.i ]"   --->   Operation 47 'phi' 't_V_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.81ns)   --->   "%exitcond_i = icmp eq i11 %t_V_4, -768" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:355->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 48 'icmp' 'exitcond_i' <Predicate = true> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1280, i64 1280, i64 1280)"   --->   Operation 49 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (2.12ns)   --->   "%j_V = add i11 %t_V_4, 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:355->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 50 'add' 'j_V' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %3, label %.critedge.i" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:355->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.90>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_6_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str19)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:617->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:358->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 52 'specregionbegin' 'tmp_6_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str3) nounwind" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:621->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:358->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 53 'specprotocol' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (3.90ns)   --->   "%tmp_102 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %src1_data_stream_V)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:624->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:358->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 54 'read' 'tmp_102' <Predicate = (!exitcond_i)> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str19, i32 %tmp_6_i)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:626->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:358->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 55 'specregionend' 'empty' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_7_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str19)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:617->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:359->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 56 'specregionbegin' 'tmp_7_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str3) nounwind" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:621->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:359->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 57 'specprotocol' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (3.90ns)   --->   "%tmp_103 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %src2_data_stream_V)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:624->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:359->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 58 'read' 'tmp_103' <Predicate = (!exitcond_i)> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%empty_104 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str19, i32 %tmp_7_i)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:626->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:359->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 59 'specregionend' 'empty_104' <Predicate = (!exitcond_i)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.02>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_i_105 = zext i8 %tmp_102 to i32" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:276->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 60 'zext' 'tmp_i_105' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_5 : Operation 61 [6/6] (6.02ns)   --->   "%tmp_43_i = sitofp i32 %tmp_i_105 to double" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:276->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 61 'sitodp' 'tmp_43_i' <Predicate = (!exitcond_i)> <Delay = 6.02> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_44_i = zext i8 %tmp_103 to i32" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:278->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 62 'zext' 'tmp_44_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_5 : Operation 63 [6/6] (6.02ns)   --->   "%tmp_45_i = sitofp i32 %tmp_44_i to double" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:278->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 63 'sitodp' 'tmp_45_i' <Predicate = (!exitcond_i)> <Delay = 6.02> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.02>
ST_6 : Operation 64 [5/6] (6.02ns)   --->   "%tmp_43_i = sitofp i32 %tmp_i_105 to double" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:276->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 64 'sitodp' 'tmp_43_i' <Predicate = (!exitcond_i)> <Delay = 6.02> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 65 [5/6] (6.02ns)   --->   "%tmp_45_i = sitofp i32 %tmp_44_i to double" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:278->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 65 'sitodp' 'tmp_45_i' <Predicate = (!exitcond_i)> <Delay = 6.02> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.02>
ST_7 : Operation 66 [4/6] (6.02ns)   --->   "%tmp_43_i = sitofp i32 %tmp_i_105 to double" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:276->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 66 'sitodp' 'tmp_43_i' <Predicate = (!exitcond_i)> <Delay = 6.02> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 67 [4/6] (6.02ns)   --->   "%tmp_45_i = sitofp i32 %tmp_44_i to double" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:278->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 67 'sitodp' 'tmp_45_i' <Predicate = (!exitcond_i)> <Delay = 6.02> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.02>
ST_8 : Operation 68 [3/6] (6.02ns)   --->   "%tmp_43_i = sitofp i32 %tmp_i_105 to double" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:276->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 68 'sitodp' 'tmp_43_i' <Predicate = (!exitcond_i)> <Delay = 6.02> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 69 [3/6] (6.02ns)   --->   "%tmp_45_i = sitofp i32 %tmp_44_i to double" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:278->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 69 'sitodp' 'tmp_45_i' <Predicate = (!exitcond_i)> <Delay = 6.02> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.02>
ST_9 : Operation 70 [2/6] (6.02ns)   --->   "%tmp_43_i = sitofp i32 %tmp_i_105 to double" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:276->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 70 'sitodp' 'tmp_43_i' <Predicate = (!exitcond_i)> <Delay = 6.02> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 71 [2/6] (6.02ns)   --->   "%tmp_45_i = sitofp i32 %tmp_44_i to double" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:278->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 71 'sitodp' 'tmp_45_i' <Predicate = (!exitcond_i)> <Delay = 6.02> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.02>
ST_10 : Operation 72 [1/6] (6.02ns)   --->   "%tmp_43_i = sitofp i32 %tmp_i_105 to double" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:276->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 72 'sitodp' 'tmp_43_i' <Predicate = (!exitcond_i)> <Delay = 6.02> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 73 [1/6] (6.02ns)   --->   "%tmp_45_i = sitofp i32 %tmp_44_i to double" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:278->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 73 'sitodp' 'tmp_45_i' <Predicate = (!exitcond_i)> <Delay = 6.02> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.79>
ST_11 : Operation 74 [6/6] (7.79ns)   --->   "%t1 = fmul double %tmp_43_i, 5.000000e-01" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:276->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 74 'dmul' 't1' <Predicate = (!exitcond_i)> <Delay = 7.79> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 75 [6/6] (7.79ns)   --->   "%t2 = fmul double %tmp_45_i, 5.000000e-01" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:278->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 75 'dmul' 't2' <Predicate = (!exitcond_i)> <Delay = 7.79> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.79>
ST_12 : Operation 76 [5/6] (7.79ns)   --->   "%t1 = fmul double %tmp_43_i, 5.000000e-01" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:276->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 76 'dmul' 't1' <Predicate = (!exitcond_i)> <Delay = 7.79> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 77 [5/6] (7.79ns)   --->   "%t2 = fmul double %tmp_45_i, 5.000000e-01" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:278->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 77 'dmul' 't2' <Predicate = (!exitcond_i)> <Delay = 7.79> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.79>
ST_13 : Operation 78 [4/6] (7.79ns)   --->   "%t1 = fmul double %tmp_43_i, 5.000000e-01" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:276->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 78 'dmul' 't1' <Predicate = (!exitcond_i)> <Delay = 7.79> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 79 [4/6] (7.79ns)   --->   "%t2 = fmul double %tmp_45_i, 5.000000e-01" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:278->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 79 'dmul' 't2' <Predicate = (!exitcond_i)> <Delay = 7.79> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.79>
ST_14 : Operation 80 [3/6] (7.79ns)   --->   "%t1 = fmul double %tmp_43_i, 5.000000e-01" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:276->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 80 'dmul' 't1' <Predicate = (!exitcond_i)> <Delay = 7.79> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 81 [3/6] (7.79ns)   --->   "%t2 = fmul double %tmp_45_i, 5.000000e-01" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:278->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 81 'dmul' 't2' <Predicate = (!exitcond_i)> <Delay = 7.79> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.79>
ST_15 : Operation 82 [2/6] (7.79ns)   --->   "%t1 = fmul double %tmp_43_i, 5.000000e-01" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:276->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 82 'dmul' 't1' <Predicate = (!exitcond_i)> <Delay = 7.79> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 83 [2/6] (7.79ns)   --->   "%t2 = fmul double %tmp_45_i, 5.000000e-01" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:278->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 83 'dmul' 't2' <Predicate = (!exitcond_i)> <Delay = 7.79> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.79>
ST_16 : Operation 84 [1/6] (7.79ns)   --->   "%t1 = fmul double %tmp_43_i, 5.000000e-01" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:276->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 84 'dmul' 't1' <Predicate = (!exitcond_i)> <Delay = 7.79> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 85 [1/6] (7.79ns)   --->   "%t2 = fmul double %tmp_45_i, 5.000000e-01" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:278->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 85 'dmul' 't2' <Predicate = (!exitcond_i)> <Delay = 7.79> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 8.39>
ST_17 : Operation 86 [6/6] (8.39ns)   --->   "%tmp_46_i = fadd double %t1, %t2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:280->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 86 'dadd' 'tmp_46_i' <Predicate = (!exitcond_i)> <Delay = 8.39> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 8.39>
ST_18 : Operation 87 [5/6] (8.39ns)   --->   "%tmp_46_i = fadd double %t1, %t2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:280->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 87 'dadd' 'tmp_46_i' <Predicate = (!exitcond_i)> <Delay = 8.39> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 8.39>
ST_19 : Operation 88 [4/6] (8.39ns)   --->   "%tmp_46_i = fadd double %t1, %t2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:280->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 88 'dadd' 'tmp_46_i' <Predicate = (!exitcond_i)> <Delay = 8.39> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 8.39>
ST_20 : Operation 89 [3/6] (8.39ns)   --->   "%tmp_46_i = fadd double %t1, %t2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:280->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 89 'dadd' 'tmp_46_i' <Predicate = (!exitcond_i)> <Delay = 8.39> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 8.39>
ST_21 : Operation 90 [2/6] (8.39ns)   --->   "%tmp_46_i = fadd double %t1, %t2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:280->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 90 'dadd' 'tmp_46_i' <Predicate = (!exitcond_i)> <Delay = 8.39> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 8.39>
ST_22 : Operation 91 [1/6] (8.39ns)   --->   "%tmp_46_i = fadd double %t1, %t2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:280->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 91 'dadd' 'tmp_46_i' <Predicate = (!exitcond_i)> <Delay = 8.39> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 8.39>
ST_23 : Operation 92 [6/6] (8.39ns)   --->   "%sum = fadd double %tmp_46_i, 0.000000e+00" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:280->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 92 'dadd' 'sum' <Predicate = (!exitcond_i)> <Delay = 8.39> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 8.39>
ST_24 : Operation 93 [5/6] (8.39ns)   --->   "%sum = fadd double %tmp_46_i, 0.000000e+00" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:280->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 93 'dadd' 'sum' <Predicate = (!exitcond_i)> <Delay = 8.39> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 8.39>
ST_25 : Operation 94 [4/6] (8.39ns)   --->   "%sum = fadd double %tmp_46_i, 0.000000e+00" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:280->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 94 'dadd' 'sum' <Predicate = (!exitcond_i)> <Delay = 8.39> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 8.39>
ST_26 : Operation 95 [3/6] (8.39ns)   --->   "%sum = fadd double %tmp_46_i, 0.000000e+00" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:280->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 95 'dadd' 'sum' <Predicate = (!exitcond_i)> <Delay = 8.39> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 8.39>
ST_27 : Operation 96 [2/6] (8.39ns)   --->   "%sum = fadd double %tmp_46_i, 0.000000e+00" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:280->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 96 'dadd' 'sum' <Predicate = (!exitcond_i)> <Delay = 8.39> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 8.39>
ST_28 : Operation 97 [1/6] (8.39ns)   --->   "%sum = fadd double %tmp_46_i, 0.000000e+00" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:280->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 97 'dadd' 'sum' <Predicate = (!exitcond_i)> <Delay = 8.39> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.53>
ST_29 : Operation 98 [1/1] (0.00ns)   --->   "%p_Val2_11 = bitcast double %sum to i64" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:438->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:442->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_isnan.h:16->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/isnandouble.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/isnandouble.cpp:10->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:428->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 98 'bitcast' 'p_Val2_11' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_29 : Operation 99 [1/1] (0.00ns)   --->   "%loc_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_11, i32 52, i32 62) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:440->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:442->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_isnan.h:16->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/isnandouble.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/isnandouble.cpp:10->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:428->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 99 'partselect' 'loc_V' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_29 : Operation 100 [1/1] (0.00ns)   --->   "%loc_V_1 = trunc i64 %p_Val2_11 to i52" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:441->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:442->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_isnan.h:16->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/isnandouble.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/isnandouble.cpp:10->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:428->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 100 'trunc' 'loc_V_1' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_29 : Operation 101 [1/1] (1.81ns)   --->   "%tmp_i_i_i_i = icmp eq i11 %loc_V, -1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_isnan.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/isnandouble.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/isnandouble.cpp:10->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:428->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 101 'icmp' 'tmp_i_i_i_i' <Predicate = (!exitcond_i)> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 102 [1/1] (2.77ns)   --->   "%tmp_i_i_i_i_106 = icmp ne i52 %loc_V_1, 0" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_isnan.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/isnandouble.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/isnandouble.cpp:10->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:428->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 102 'icmp' 'tmp_i_i_i_i_106' <Predicate = (!exitcond_i)> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 103 [1/1] (0.00ns)   --->   "%tmp = trunc i64 %p_Val2_11 to i63" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 103 'trunc' 'tmp' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_29 : Operation 104 [1/1] (0.00ns)   --->   "%isneg = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_11, i32 63)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 104 'bitselect' 'isneg' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_29 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_7_i1 = zext i11 %loc_V to i12" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 105 'zext' 'tmp_7_i1' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_29 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_1_i = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %loc_V_1) nounwind" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 106 'bitconcatenate' 'tmp_1_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_29 : Operation 107 [1/1] (0.00ns)   --->   "%p_Result_s = zext i53 %tmp_1_i to i54" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 107 'zext' 'p_Result_s' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_29 : Operation 108 [1/1] (3.27ns)   --->   "%man_V_1 = sub i54 0, %p_Result_s" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 108 'sub' 'man_V_1' <Predicate = (!exitcond_i)> <Delay = 3.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 109 [1/1] (2.83ns)   --->   "%tmp_9_i = icmp eq i63 %tmp, 0" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 109 'icmp' 'tmp_9_i' <Predicate = (!exitcond_i)> <Delay = 2.83> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 110 [1/1] (2.13ns)   --->   "%F2 = sub i12 1075, %tmp_7_i1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 110 'sub' 'F2' <Predicate = (!exitcond_i)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 111 [1/1] (1.92ns)   --->   "%tmp_i2 = icmp sgt i12 %F2, 0" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 111 'icmp' 'tmp_i2' <Predicate = (!exitcond_i)> <Delay = 1.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 112 [1/1] (2.13ns)   --->   "%tmp_2_i = sub i12 0, %F2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 112 'sub' 'tmp_2_i' <Predicate = (!exitcond_i)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 113 [1/1] (0.68ns)   --->   "%F2_2 = select i1 %tmp_i2, i12 %F2, i12 %tmp_2_i" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 113 'select' 'F2_2' <Predicate = (!exitcond_i)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 114 [1/1] (1.81ns)   --->   "%tmp_3_i = icmp eq i11 %loc_V, -973" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 114 'icmp' 'tmp_3_i' <Predicate = (!exitcond_i)> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_93 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %F2_2, i32 3, i32 11)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 115 'partselect' 'tmp_93' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_29 : Operation 116 [1/1] (1.58ns)   --->   "%icmp = icmp eq i9 %tmp_93, 0" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 116 'icmp' 'icmp' <Predicate = (!exitcond_i)> <Delay = 1.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 8.34>
ST_30 : Operation 117 [1/1] (1.38ns)   --->   "%p_Val2_s = select i1 %isneg, i54 %man_V_1, i54 %p_Result_s" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 117 'select' 'p_Val2_s' <Predicate = (!exitcond_i)> <Delay = 1.38> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12)   --->   "%F2_2_cast_i = sext i12 %F2_2 to i32" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 118 'sext' 'F2_2_cast_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_30 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_92 = trunc i54 %p_Val2_s to i8" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 119 'trunc' 'tmp_92' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_30 : Operation 120 [1/1] (1.92ns)   --->   "%tmp_5_i3 = icmp ult i12 %F2_2, 54" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 120 'icmp' 'tmp_5_i3' <Predicate = (!exitcond_i)> <Delay = 1.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12)   --->   "%tmp_10_i = zext i32 %F2_2_cast_i to i54" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 121 'zext' 'tmp_10_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_30 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12)   --->   "%tmp_11_i = ashr i54 %p_Val2_s, %tmp_10_i" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 122 'ashr' 'tmp_11_i' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12)   --->   "%tmp_94 = trunc i54 %tmp_11_i to i8" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 123 'trunc' 'tmp_94' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_30 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12)   --->   "%p_Val2_0_i_i6_i = select i1 %isneg, i8 -1, i8 0" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 124 'select' 'p_Val2_0_i_i6_i' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 125 [1/1] (4.28ns) (out node of the LUT)   --->   "%p_Val2_12 = select i1 %tmp_5_i3, i8 %tmp_94, i8 %p_Val2_0_i_i6_i" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 125 'select' 'p_Val2_12' <Predicate = (!exitcond_i)> <Delay = 4.28> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 126 [1/1] (1.92ns)   --->   "%tmp_14_i = icmp sgt i12 %F2, 54" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 126 'icmp' 'tmp_14_i' <Predicate = (!exitcond_i)> <Delay = 1.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 127 [1/1] (2.13ns)   --->   "%tmp_15_i = add i12 -1, %F2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 127 'add' 'tmp_15_i' <Predicate = (!exitcond_i)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13)   --->   "%tmp_25_cast_i = zext i12 %tmp_15_i to i32" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 128 'zext' 'tmp_25_cast_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_30 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13)   --->   "%tmp_95 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %p_Val2_s, i32 %tmp_25_cast_i)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 129 'bitselect' 'tmp_95' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_30 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13)   --->   "%qb = select i1 %tmp_14_i, i1 %isneg, i1 %tmp_95" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 130 'select' 'qb' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_96 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_12, i32 7)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 131 'bitselect' 'tmp_96' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_30 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13)   --->   "%tmp_16_i = zext i1 %qb to i8" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 132 'zext' 'tmp_16_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_30 : Operation 133 [1/1] (2.11ns) (out node of the LUT)   --->   "%p_Val2_13 = add i8 %tmp_16_i, %p_Val2_12" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 133 'add' 'p_Val2_13' <Predicate = (!exitcond_i)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp2_i)   --->   "%sel_tmp1_i = xor i1 %tmp_3_i, true" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 134 'xor' 'sel_tmp1_i' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 135 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp2_i = and i1 %tmp_i2, %sel_tmp1_i" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 135 'and' 'sel_tmp2_i' <Predicate = (!exitcond_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 136 [1/1] (2.13ns)   --->   "%pos1 = add i12 8, %F2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 136 'add' 'pos1' <Predicate = (!exitcond_i)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_1)   --->   "%pos1_cast_i = sext i12 %pos1 to i32" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 137 'sext' 'pos1_cast_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_30 : Operation 138 [1/1] (2.13ns)   --->   "%pos2 = add i12 9, %F2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 138 'add' 'pos2' <Predicate = (!exitcond_i)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 139 [1/1] (0.00ns)   --->   "%pos2_cast_i = sext i12 %pos2 to i32" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 139 'sext' 'pos2_cast_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_30 : Operation 140 [1/1] (1.92ns)   --->   "%tmp_18_i = icmp slt i12 %pos1, 54" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 140 'icmp' 'tmp_18_i' <Predicate = (!exitcond_i)> <Delay = 1.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_99 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos1, i32 11)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 141 'bitselect' 'tmp_99' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_30 : Operation 142 [1/1] (0.97ns)   --->   "%rev = xor i1 %tmp_99, true" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 142 'xor' 'rev' <Predicate = (!exitcond_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_1)   --->   "%tmp_20_i = zext i32 %pos1_cast_i to i54" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 143 'zext' 'tmp_20_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_30 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_1)   --->   "%tmp_21_i = ashr i54 %p_Val2_s, %tmp_20_i" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 144 'ashr' 'tmp_21_i' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_1)   --->   "%lD = trunc i54 %tmp_21_i to i1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 145 'trunc' 'lD' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_30 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_1)   --->   "%tmp6 = and i1 %lD, %rev" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 146 'and' 'tmp6' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 147 [1/1] (4.28ns) (out node of the LUT)   --->   "%Range1_all_ones_1 = and i1 %tmp6, %tmp_18_i" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 147 'and' 'Range1_all_ones_1' <Predicate = (!exitcond_i)> <Delay = 4.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_101 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos2, i32 11)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 148 'bitselect' 'tmp_101' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_30 : Operation 149 [1/1] (1.92ns)   --->   "%tmp_23_i = icmp slt i12 %pos2, 54" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 149 'icmp' 'tmp_23_i' <Predicate = (!exitcond_i)> <Delay = 1.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_24_i = zext i32 %pos2_cast_i to i54" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 150 'zext' 'tmp_24_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_30 : Operation 151 [1/1] (4.28ns)   --->   "%Range2_V_1 = lshr i54 %p_Val2_s, %tmp_24_i" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 151 'lshr' 'Range2_V_1' <Predicate = (!exitcond_i)> <Delay = 4.28> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 152 [1/1] (1.92ns)   --->   "%tmp_27_i = icmp eq i12 %pos2, 54" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 152 'icmp' 'tmp_27_i' <Predicate = (!exitcond_i)> <Delay = 1.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 153 [1/1] (2.78ns)   --->   "%Range1_all_zeros_1 = icmp eq i54 %p_Val2_s, 0" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 153 'icmp' 'Range1_all_zeros_1' <Predicate = (!exitcond_i)> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp34_i)   --->   "%tmp_23_i_not = xor i1 %tmp_23_i, true" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 154 'xor' 'tmp_23_i_not' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp34_i)   --->   "%sel_tmp33_i = or i1 %tmp_99, %tmp_23_i_not" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 155 'or' 'sel_tmp33_i' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 156 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp34_i = and i1 %tmp_27_i, %sel_tmp33_i" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 156 'and' 'sel_tmp34_i' <Predicate = (!exitcond_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 8.04>
ST_31 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14)   --->   "%tmp_91 = trunc i12 %F2_2 to i8" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 157 'trunc' 'tmp_91' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_31 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14)   --->   "%tmp_13_i = shl i8 %tmp_92, %tmp_91" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 158 'shl' 'tmp_13_i' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node carry_1_i_i)   --->   "%tmp_97 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_13, i32 7)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 159 'bitselect' 'tmp_97' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_31 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node carry_1_i_i)   --->   "%tmp_17_i = xor i1 %tmp_97, true" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 160 'xor' 'tmp_17_i' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp4_i)   --->   "%sel_tmp_i = select i1 %tmp_3_i, i8 %tmp_92, i8 0" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 161 'select' 'sel_tmp_i' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 162 [1/1] (0.97ns)   --->   "%sel_tmp3_i = and i1 %sel_tmp2_i, %tmp_96" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 162 'and' 'sel_tmp3_i' <Predicate = (!exitcond_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 163 [1/1] (1.04ns) (out node of the LUT)   --->   "%sel_tmp4_i = select i1 %sel_tmp3_i, i8 %p_Val2_13, i8 %sel_tmp_i" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 163 'select' 'sel_tmp4_i' <Predicate = (!exitcond_i)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp9_i)   --->   "%sel_tmp7_i = xor i1 %tmp_96, true" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 164 'xor' 'sel_tmp7_i' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp9_i)   --->   "%sel_tmp8_i = and i1 %sel_tmp2_i, %sel_tmp7_i" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 165 'and' 'sel_tmp8_i' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 166 [1/1] (1.04ns) (out node of the LUT)   --->   "%sel_tmp9_i = select i1 %sel_tmp8_i, i8 %p_Val2_13, i8 %sel_tmp4_i" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 166 'select' 'sel_tmp9_i' <Predicate = (!exitcond_i)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 167 [1/1] (0.97ns)   --->   "%sel_tmp12_demorgan_i = or i1 %tmp_3_i, %tmp_i2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 167 'or' 'sel_tmp12_demorgan_i' <Predicate = (!exitcond_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14)   --->   "%sel_tmp12_i = xor i1 %sel_tmp12_demorgan_i, true" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 168 'xor' 'sel_tmp12_i' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14)   --->   "%sel_tmp13_i = and i1 %icmp, %sel_tmp12_i" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 169 'and' 'sel_tmp13_i' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 170 [1/1] (2.96ns) (out node of the LUT)   --->   "%p_Val2_14 = select i1 %sel_tmp13_i, i8 %tmp_13_i, i8 %sel_tmp9_i" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 170 'select' 'p_Val2_14' <Predicate = (!exitcond_i)> <Delay = 2.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node carry_1_i_i)   --->   "%tmp_8_not_i = xor i1 %icmp, true" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 171 'xor' 'tmp_8_not_i' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node carry_1_i_i)   --->   "%not_sel_tmp28_i = or i1 %sel_tmp12_demorgan_i, %tmp_8_not_i" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 172 'or' 'not_sel_tmp28_i' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node carry_1_i_i)   --->   "%tmp5 = and i1 %not_sel_tmp28_i, %tmp_17_i" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 173 'and' 'tmp5' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 174 [1/1] (0.97ns) (out node of the LUT)   --->   "%carry_1_i_i = and i1 %tmp5, %sel_tmp3_i" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 174 'and' 'carry_1_i_i' <Predicate = (!exitcond_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp46_i)   --->   "%newsignbit = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_14, i32 7)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 175 'bitselect' 'newsignbit' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_31 : Operation 176 [1/1] (0.97ns)   --->   "%rev4 = xor i1 %tmp_101, true" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 176 'xor' 'rev4' <Predicate = (!exitcond_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones)   --->   "%or_cond115_i_i = and i1 %tmp_23_i, %rev4" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 177 'and' 'or_cond115_i_i' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node Range2_all_ones)   --->   "%r_V = lshr i54 -1, %tmp_24_i" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 178 'lshr' 'r_V' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 179 [1/1] (4.08ns) (out node of the LUT)   --->   "%Range2_all_ones = icmp eq i54 %Range2_V_1, %r_V" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 179 'icmp' 'Range2_all_ones' <Predicate = (!exitcond_i)> <Delay = 4.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones)   --->   "%Range2_all_ones_1_i_s = select i1 %or_cond115_i_i, i1 %Range2_all_ones, i1 %rev4" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 180 'select' 'Range2_all_ones_1_i_s' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 181 [1/1] (0.97ns)   --->   "%or_cond117_i_i = and i1 %tmp_23_i, %rev" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 181 'and' 'or_cond117_i_i' <Predicate = (!exitcond_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 182 [1/1] (0.99ns) (out node of the LUT)   --->   "%Range1_all_ones = and i1 %Range2_all_ones_1_i_s, %Range1_all_ones_1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 182 'and' 'Range1_all_ones' <Predicate = (!exitcond_i)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 183 [1/1] (2.78ns)   --->   "%tmp_25_i = icmp eq i54 %Range2_V_1, 0" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 183 'icmp' 'tmp_25_i' <Predicate = (!exitcond_i)> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 184 [1/1] (0.97ns)   --->   "%Range1_all_zeros = xor i1 %Range1_all_ones_1, true" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 184 'xor' 'Range1_all_zeros' <Predicate = (!exitcond_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node deleted_zeros)   --->   "%p_122_i_i = and i1 %tmp_25_i, %Range1_all_zeros" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 185 'and' 'p_122_i_i' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp39_i)   --->   "%p_119_i_i = or i1 %Range1_all_zeros_1, %rev" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 186 'or' 'p_119_i_i' <Predicate = (!exitcond_i & !sel_tmp34_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_2_i_s)   --->   "%sel_tmp35_i = select i1 %sel_tmp34_i, i1 %Range1_all_ones_1, i1 %rev" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 187 'select' 'sel_tmp35_i' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 188 [1/1] (0.99ns) (out node of the LUT)   --->   "%Range1_all_ones_2_i_s = select i1 %or_cond117_i_i, i1 %Range1_all_ones, i1 %sel_tmp35_i" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 188 'select' 'Range1_all_ones_2_i_s' <Predicate = (!exitcond_i)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 189 [1/1] (0.99ns) (out node of the LUT)   --->   "%sel_tmp39_i = select i1 %sel_tmp34_i, i1 %Range1_all_zeros, i1 %p_119_i_i" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 189 'select' 'sel_tmp39_i' <Predicate = (!exitcond_i)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node deleted_zeros)   --->   "%Range1_all_zeros_2_i = select i1 %or_cond117_i_i, i1 %p_122_i_i, i1 %sel_tmp39_i" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 190 'select' 'Range1_all_zeros_2_i' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 191 [1/1] (0.99ns) (out node of the LUT)   --->   "%deleted_zeros = select i1 %carry_1_i_i, i1 %Range1_all_ones_2_i_s, i1 %Range1_all_zeros_2_i" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 191 'select' 'deleted_zeros' <Predicate = (!exitcond_i)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%Range1_all_ones_2_i = and i1 %carry_1_i_i, %Range1_all_ones_2_i_s" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 192 'and' 'Range1_all_ones_2_i' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%tmp_28_i = xor i1 %Range1_all_ones_2_i, true" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 193 'xor' 'tmp_28_i' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 194 [1/1] (0.97ns)   --->   "%sel_tmp41_i = xor i1 %tmp_18_i, true" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 194 'xor' 'sel_tmp41_i' <Predicate = (!exitcond_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp46_i)   --->   "%tmp7 = and i1 %newsignbit, %sel_tmp41_i" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 195 'and' 'tmp7' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 196 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp46_i = and i1 %tmp7, %isneg" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 196 'and' 'sel_tmp46_i' <Predicate = (!exitcond_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%sel_tmp47_i = and i1 %tmp_18_i, %isneg" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 197 'and' 'sel_tmp47_i' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 198 [1/1] (0.99ns) (out node of the LUT)   --->   "%underflow = select i1 %sel_tmp47_i, i1 %tmp_28_i, i1 %sel_tmp46_i" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 198 'select' 'underflow' <Predicate = (!exitcond_i)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node p_121_demorgan_i_i)   --->   "%tmp8 = or i1 %isneg, %sel_tmp41_i" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 199 'or' 'tmp8' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 200 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_121_demorgan_i_i = or i1 %tmp8, %deleted_zeros" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 200 'or' 'p_121_demorgan_i_i' <Predicate = (!exitcond_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.96>
ST_32 : Operation 201 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str9) nounwind" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:355->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 201 'specloopname' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_5_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str9)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:355->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 202 'specregionbegin' 'tmp_5_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 203 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:357->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 203 'specpipeline' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 204 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str10) nounwind" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:360->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 204 'specloopname' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 205 [1/1] (0.97ns)   --->   "%tmp_demorgan_i = and i1 %tmp_i_i_i_i, %tmp_i_i_i_i_106" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:428->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 205 'and' 'tmp_demorgan_i' <Predicate = (!exitcond_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 206 [1/1] (0.97ns)   --->   "%underflow_not_i = xor i1 %underflow, true" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 206 'xor' 'underflow_not_i' <Predicate = (!exitcond_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node tmp_39)   --->   "%brmerge_i_i_not_i = and i1 %p_121_demorgan_i_i, %underflow_not_i" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 207 'and' 'brmerge_i_i_not_i' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp56_i)   --->   "%p_121_demorgan_i_not_s = xor i1 %p_121_demorgan_i_i, true" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 208 'xor' 'p_121_demorgan_i_not_s' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp56_i)   --->   "%brmerge_i = or i1 %underflow_not_i, %p_121_demorgan_i_not_s" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 209 'or' 'brmerge_i' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node tmp_39)   --->   "%p_Val2_12_0_i_mux_i = select i1 %brmerge_i_i_not_i, i8 %p_Val2_14, i8 -1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 210 'select' 'p_Val2_12_0_i_mux_i' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp52_i)   --->   "%sel_tmp50_i_demorgan = and i1 %tmp_i_i_i_i, %tmp_i_i_i_i_106" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:428->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 211 'and' 'sel_tmp50_i_demorgan' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp52_i)   --->   "%sel_tmp50_i = xor i1 %sel_tmp50_i_demorgan, true" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:428->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 212 'xor' 'sel_tmp50_i' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp52_i)   --->   "%sel_tmp51_i = and i1 %tmp_9_i, %sel_tmp50_i" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 213 'and' 'sel_tmp51_i' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp52_i)   --->   "%tmp_s = or i1 %sel_tmp51_i, %tmp_demorgan_i" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 214 'or' 'tmp_s' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp52_i)   --->   "%tmp_40 = or i1 %tmp_s, %underflow" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 215 'or' 'tmp_40' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 216 [1/1] (1.04ns) (out node of the LUT)   --->   "%sel_tmp52_i = select i1 %tmp_40, i8 0, i8 %p_Val2_14" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 216 'select' 'sel_tmp52_i' <Predicate = (!exitcond_i)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp56_i)   --->   "%sel_tmp55_demorgan_i = or i1 %tmp_demorgan_i, %tmp_9_i" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:428->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 217 'or' 'sel_tmp55_demorgan_i' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp56_i)   --->   "%sel_tmp55_i = xor i1 %sel_tmp55_demorgan_i, true" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:428->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 218 'xor' 'sel_tmp55_i' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 219 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp56_i = and i1 %brmerge_i, %sel_tmp55_i" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 219 'and' 'sel_tmp56_i' <Predicate = (!exitcond_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 220 [1/1] (1.04ns) (out node of the LUT)   --->   "%tmp_39 = select i1 %sel_tmp56_i, i8 %p_Val2_12_0_i_mux_i, i8 %sel_tmp52_i" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 220 'select' 'tmp_39' <Predicate = (!exitcond_i)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_8_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str23)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:641->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:363->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 221 'specregionbegin' 'tmp_8_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 222 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str3) nounwind" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:645->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:363->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 222 'specprotocol' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 223 [1/1] (3.90ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dst_data_stream_V, i8 %tmp_39)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:648->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:363->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 223 'write' <Predicate = (!exitcond_i)> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_32 : Operation 224 [1/1] (0.00ns)   --->   "%empty_107 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str23, i32 %tmp_8_i)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:650->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:363->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 224 'specregionend' 'empty_107' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 225 [1/1] (0.00ns)   --->   "%empty_108 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str9, i32 %tmp_5_i)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:364->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 225 'specregionend' 'empty_108' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 226 [1/1] (0.00ns)   --->   "br label %2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:355->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 226 'br' <Predicate = (!exitcond_i)> <Delay = 0.00>

State 33 <SV = 3> <Delay = 0.00>
ST_33 : Operation 227 [1/1] (0.00ns)   --->   "%empty_109 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_i)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:365->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 227 'specregionend' 'empty_109' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 228 [1/1] (0.00ns)   --->   "br label %0" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:354->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853]   --->   Operation 228 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ src1_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src2_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_34            (specinterface    ) [ 0000000000000000000000000000000000]
StgValue_35            (specinterface    ) [ 0000000000000000000000000000000000]
StgValue_36            (specinterface    ) [ 0000000000000000000000000000000000]
StgValue_37            (br               ) [ 0111111111111111111111111111111111]
t_V                    (phi              ) [ 0010000000000000000000000000000000]
exitcond4_i            (icmp             ) [ 0011111111111111111111111111111111]
StgValue_40            (speclooptripcount) [ 0000000000000000000000000000000000]
i_V                    (add              ) [ 0111111111111111111111111111111111]
StgValue_42            (br               ) [ 0000000000000000000000000000000000]
StgValue_43            (specloopname     ) [ 0000000000000000000000000000000000]
tmp_i                  (specregionbegin  ) [ 0001111111111111111111111111111111]
StgValue_45            (br               ) [ 0011111111111111111111111111111111]
StgValue_46            (ret              ) [ 0000000000000000000000000000000000]
t_V_4                  (phi              ) [ 0001000000000000000000000000000000]
exitcond_i             (icmp             ) [ 0011111111111111111111111111111111]
StgValue_49            (speclooptripcount) [ 0000000000000000000000000000000000]
j_V                    (add              ) [ 0011111111111111111111111111111111]
StgValue_51            (br               ) [ 0000000000000000000000000000000000]
tmp_6_i                (specregionbegin  ) [ 0000000000000000000000000000000000]
StgValue_53            (specprotocol     ) [ 0000000000000000000000000000000000]
tmp_102                (read             ) [ 0001010000000000000000000000000000]
empty                  (specregionend    ) [ 0000000000000000000000000000000000]
tmp_7_i                (specregionbegin  ) [ 0000000000000000000000000000000000]
StgValue_57            (specprotocol     ) [ 0000000000000000000000000000000000]
tmp_103                (read             ) [ 0001010000000000000000000000000000]
empty_104              (specregionend    ) [ 0000000000000000000000000000000000]
tmp_i_105              (zext             ) [ 0001001111100000000000000000000000]
tmp_44_i               (zext             ) [ 0001001111100000000000000000000000]
tmp_43_i               (sitodp           ) [ 0001000000011111100000000000000000]
tmp_45_i               (sitodp           ) [ 0001000000011111100000000000000000]
t1                     (dmul             ) [ 0001000000000000011111100000000000]
t2                     (dmul             ) [ 0001000000000000011111100000000000]
tmp_46_i               (dadd             ) [ 0001000000000000000000011111100000]
sum                    (dadd             ) [ 0001000000000000000000000000010000]
p_Val2_11              (bitcast          ) [ 0000000000000000000000000000000000]
loc_V                  (partselect       ) [ 0000000000000000000000000000000000]
loc_V_1                (trunc            ) [ 0000000000000000000000000000000000]
tmp_i_i_i_i            (icmp             ) [ 0001000000000000000000000000001110]
tmp_i_i_i_i_106        (icmp             ) [ 0001000000000000000000000000001110]
tmp                    (trunc            ) [ 0000000000000000000000000000000000]
isneg                  (bitselect        ) [ 0001000000000000000000000000001100]
tmp_7_i1               (zext             ) [ 0000000000000000000000000000000000]
tmp_1_i                (bitconcatenate   ) [ 0000000000000000000000000000000000]
p_Result_s             (zext             ) [ 0001000000000000000000000000001000]
man_V_1                (sub              ) [ 0001000000000000000000000000001000]
tmp_9_i                (icmp             ) [ 0001000000000000000000000000001110]
F2                     (sub              ) [ 0001000000000000000000000000001000]
tmp_i2                 (icmp             ) [ 0001000000000000000000000000001100]
tmp_2_i                (sub              ) [ 0000000000000000000000000000000000]
F2_2                   (select           ) [ 0001000000000000000000000000001100]
tmp_3_i                (icmp             ) [ 0001000000000000000000000000001100]
tmp_93                 (partselect       ) [ 0000000000000000000000000000000000]
icmp                   (icmp             ) [ 0001000000000000000000000000001100]
p_Val2_s               (select           ) [ 0000000000000000000000000000000000]
F2_2_cast_i            (sext             ) [ 0000000000000000000000000000000000]
tmp_92                 (trunc            ) [ 0001000000000000000000000000000100]
tmp_5_i3               (icmp             ) [ 0000000000000000000000000000000000]
tmp_10_i               (zext             ) [ 0000000000000000000000000000000000]
tmp_11_i               (ashr             ) [ 0000000000000000000000000000000000]
tmp_94                 (trunc            ) [ 0000000000000000000000000000000000]
p_Val2_0_i_i6_i        (select           ) [ 0000000000000000000000000000000000]
p_Val2_12              (select           ) [ 0000000000000000000000000000000000]
tmp_14_i               (icmp             ) [ 0000000000000000000000000000000000]
tmp_15_i               (add              ) [ 0000000000000000000000000000000000]
tmp_25_cast_i          (zext             ) [ 0000000000000000000000000000000000]
tmp_95                 (bitselect        ) [ 0000000000000000000000000000000000]
qb                     (select           ) [ 0000000000000000000000000000000000]
tmp_96                 (bitselect        ) [ 0001000000000000000000000000000100]
tmp_16_i               (zext             ) [ 0000000000000000000000000000000000]
p_Val2_13              (add              ) [ 0001000000000000000000000000000100]
sel_tmp1_i             (xor              ) [ 0000000000000000000000000000000000]
sel_tmp2_i             (and              ) [ 0001000000000000000000000000000100]
pos1                   (add              ) [ 0000000000000000000000000000000000]
pos1_cast_i            (sext             ) [ 0000000000000000000000000000000000]
pos2                   (add              ) [ 0000000000000000000000000000000000]
pos2_cast_i            (sext             ) [ 0000000000000000000000000000000000]
tmp_18_i               (icmp             ) [ 0001000000000000000000000000000100]
tmp_99                 (bitselect        ) [ 0000000000000000000000000000000000]
rev                    (xor              ) [ 0001000000000000000000000000000100]
tmp_20_i               (zext             ) [ 0000000000000000000000000000000000]
tmp_21_i               (ashr             ) [ 0000000000000000000000000000000000]
lD                     (trunc            ) [ 0000000000000000000000000000000000]
tmp6                   (and              ) [ 0000000000000000000000000000000000]
Range1_all_ones_1      (and              ) [ 0001000000000000000000000000000100]
tmp_101                (bitselect        ) [ 0001000000000000000000000000000100]
tmp_23_i               (icmp             ) [ 0001000000000000000000000000000100]
tmp_24_i               (zext             ) [ 0001000000000000000000000000000100]
Range2_V_1             (lshr             ) [ 0001000000000000000000000000000100]
tmp_27_i               (icmp             ) [ 0000000000000000000000000000000000]
Range1_all_zeros_1     (icmp             ) [ 0001000000000000000000000000000100]
tmp_23_i_not           (xor              ) [ 0000000000000000000000000000000000]
sel_tmp33_i            (or               ) [ 0000000000000000000000000000000000]
sel_tmp34_i            (and              ) [ 0001000000000000000000000000000100]
tmp_91                 (trunc            ) [ 0000000000000000000000000000000000]
tmp_13_i               (shl              ) [ 0000000000000000000000000000000000]
tmp_97                 (bitselect        ) [ 0000000000000000000000000000000000]
tmp_17_i               (xor              ) [ 0000000000000000000000000000000000]
sel_tmp_i              (select           ) [ 0000000000000000000000000000000000]
sel_tmp3_i             (and              ) [ 0000000000000000000000000000000000]
sel_tmp4_i             (select           ) [ 0000000000000000000000000000000000]
sel_tmp7_i             (xor              ) [ 0000000000000000000000000000000000]
sel_tmp8_i             (and              ) [ 0000000000000000000000000000000000]
sel_tmp9_i             (select           ) [ 0000000000000000000000000000000000]
sel_tmp12_demorgan_i   (or               ) [ 0000000000000000000000000000000000]
sel_tmp12_i            (xor              ) [ 0000000000000000000000000000000000]
sel_tmp13_i            (and              ) [ 0000000000000000000000000000000000]
p_Val2_14              (select           ) [ 0001000000000000000000000000000010]
tmp_8_not_i            (xor              ) [ 0000000000000000000000000000000000]
not_sel_tmp28_i        (or               ) [ 0000000000000000000000000000000000]
tmp5                   (and              ) [ 0000000000000000000000000000000000]
carry_1_i_i            (and              ) [ 0000000000000000000000000000000000]
newsignbit             (bitselect        ) [ 0000000000000000000000000000000000]
rev4                   (xor              ) [ 0000000000000000000000000000000000]
or_cond115_i_i         (and              ) [ 0000000000000000000000000000000000]
r_V                    (lshr             ) [ 0000000000000000000000000000000000]
Range2_all_ones        (icmp             ) [ 0000000000000000000000000000000000]
Range2_all_ones_1_i_s  (select           ) [ 0000000000000000000000000000000000]
or_cond117_i_i         (and              ) [ 0000000000000000000000000000000000]
Range1_all_ones        (and              ) [ 0000000000000000000000000000000000]
tmp_25_i               (icmp             ) [ 0000000000000000000000000000000000]
Range1_all_zeros       (xor              ) [ 0000000000000000000000000000000000]
p_122_i_i              (and              ) [ 0000000000000000000000000000000000]
p_119_i_i              (or               ) [ 0000000000000000000000000000000000]
sel_tmp35_i            (select           ) [ 0000000000000000000000000000000000]
Range1_all_ones_2_i_s  (select           ) [ 0000000000000000000000000000000000]
sel_tmp39_i            (select           ) [ 0000000000000000000000000000000000]
Range1_all_zeros_2_i   (select           ) [ 0000000000000000000000000000000000]
deleted_zeros          (select           ) [ 0000000000000000000000000000000000]
Range1_all_ones_2_i    (and              ) [ 0000000000000000000000000000000000]
tmp_28_i               (xor              ) [ 0000000000000000000000000000000000]
sel_tmp41_i            (xor              ) [ 0000000000000000000000000000000000]
tmp7                   (and              ) [ 0000000000000000000000000000000000]
sel_tmp46_i            (and              ) [ 0000000000000000000000000000000000]
sel_tmp47_i            (and              ) [ 0000000000000000000000000000000000]
underflow              (select           ) [ 0001000000000000000000000000000010]
tmp8                   (or               ) [ 0000000000000000000000000000000000]
p_121_demorgan_i_i     (or               ) [ 0001000000000000000000000000000010]
StgValue_201           (specloopname     ) [ 0000000000000000000000000000000000]
tmp_5_i                (specregionbegin  ) [ 0000000000000000000000000000000000]
StgValue_203           (specpipeline     ) [ 0000000000000000000000000000000000]
StgValue_204           (specloopname     ) [ 0000000000000000000000000000000000]
tmp_demorgan_i         (and              ) [ 0000000000000000000000000000000000]
underflow_not_i        (xor              ) [ 0000000000000000000000000000000000]
brmerge_i_i_not_i      (and              ) [ 0000000000000000000000000000000000]
p_121_demorgan_i_not_s (xor              ) [ 0000000000000000000000000000000000]
brmerge_i              (or               ) [ 0000000000000000000000000000000000]
p_Val2_12_0_i_mux_i    (select           ) [ 0000000000000000000000000000000000]
sel_tmp50_i_demorgan   (and              ) [ 0000000000000000000000000000000000]
sel_tmp50_i            (xor              ) [ 0000000000000000000000000000000000]
sel_tmp51_i            (and              ) [ 0000000000000000000000000000000000]
tmp_s                  (or               ) [ 0000000000000000000000000000000000]
tmp_40                 (or               ) [ 0000000000000000000000000000000000]
sel_tmp52_i            (select           ) [ 0000000000000000000000000000000000]
sel_tmp55_demorgan_i   (or               ) [ 0000000000000000000000000000000000]
sel_tmp55_i            (xor              ) [ 0000000000000000000000000000000000]
sel_tmp56_i            (and              ) [ 0000000000000000000000000000000000]
tmp_39                 (select           ) [ 0000000000000000000000000000000000]
tmp_8_i                (specregionbegin  ) [ 0000000000000000000000000000000000]
StgValue_222           (specprotocol     ) [ 0000000000000000000000000000000000]
StgValue_223           (write            ) [ 0000000000000000000000000000000000]
empty_107              (specregionend    ) [ 0000000000000000000000000000000000]
empty_108              (specregionend    ) [ 0000000000000000000000000000000000]
StgValue_226           (br               ) [ 0011111111111111111111111111111111]
empty_109              (specregionend    ) [ 0000000000000000000000000000000000]
StgValue_228           (br               ) [ 0111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src1_data_stream_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src1_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src2_data_stream_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src2_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dst_data_stream_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str360"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str361"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str362"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str363"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str364"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str365"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str353"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str354"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str355"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str356"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str357"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str358"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str346"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str347"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str348"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str349"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str350"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str351"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i54.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str23"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="160" class="1004" name="tmp_102_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="0" index="1" bw="8" slack="0"/>
<pin id="163" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_102/4 "/>
</bind>
</comp>

<comp id="166" class="1004" name="tmp_103_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="0"/>
<pin id="168" dir="0" index="1" bw="8" slack="0"/>
<pin id="169" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_103/4 "/>
</bind>
</comp>

<comp id="172" class="1004" name="StgValue_223_write_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="8" slack="0"/>
<pin id="175" dir="0" index="2" bw="8" slack="0"/>
<pin id="176" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_223/32 "/>
</bind>
</comp>

<comp id="179" class="1005" name="t_V_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="10" slack="1"/>
<pin id="181" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="183" class="1004" name="t_V_phi_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="1"/>
<pin id="185" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="10" slack="0"/>
<pin id="187" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="190" class="1005" name="t_V_4_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="11" slack="1"/>
<pin id="192" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="t_V_4 (phireg) "/>
</bind>
</comp>

<comp id="194" class="1004" name="t_V_4_phi_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="1"/>
<pin id="196" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="11" slack="0"/>
<pin id="198" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_4/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="64" slack="1"/>
<pin id="203" dir="0" index="1" bw="64" slack="1"/>
<pin id="204" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="tmp_46_i/17 "/>
</bind>
</comp>

<comp id="205" class="1004" name="grp_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="64" slack="1"/>
<pin id="207" dir="0" index="1" bw="64" slack="0"/>
<pin id="208" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="sum/23 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="64" slack="1"/>
<pin id="212" dir="0" index="1" bw="64" slack="0"/>
<pin id="213" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="t1/11 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="64" slack="1"/>
<pin id="217" dir="0" index="1" bw="64" slack="0"/>
<pin id="218" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="t2/11 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="tmp_43_i/5 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="0"/>
<pin id="225" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="tmp_45_i/5 "/>
</bind>
</comp>

<comp id="226" class="1004" name="exitcond4_i_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="10" slack="0"/>
<pin id="228" dir="0" index="1" bw="10" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4_i/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="i_V_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="10" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="exitcond_i_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="11" slack="0"/>
<pin id="240" dir="0" index="1" bw="11" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="j_V_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="11" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_i_105_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="1"/>
<pin id="252" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_105/5 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_44_i_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="1"/>
<pin id="256" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_44_i/5 "/>
</bind>
</comp>

<comp id="258" class="1004" name="p_Val2_11_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="64" slack="1"/>
<pin id="260" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_11/29 "/>
</bind>
</comp>

<comp id="261" class="1004" name="loc_V_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="11" slack="0"/>
<pin id="263" dir="0" index="1" bw="64" slack="0"/>
<pin id="264" dir="0" index="2" bw="7" slack="0"/>
<pin id="265" dir="0" index="3" bw="7" slack="0"/>
<pin id="266" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V/29 "/>
</bind>
</comp>

<comp id="271" class="1004" name="loc_V_1_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="64" slack="0"/>
<pin id="273" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_1/29 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_i_i_i_i_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="11" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_i_i_i/29 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_i_i_i_i_106_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="52" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_i_i_i_106/29 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="64" slack="0"/>
<pin id="289" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/29 "/>
</bind>
</comp>

<comp id="291" class="1004" name="isneg_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="64" slack="0"/>
<pin id="294" dir="0" index="2" bw="7" slack="0"/>
<pin id="295" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isneg/29 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_7_i1_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="11" slack="0"/>
<pin id="301" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_i1/29 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_1_i_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="53" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="0" index="2" bw="52" slack="0"/>
<pin id="307" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1_i/29 "/>
</bind>
</comp>

<comp id="311" class="1004" name="p_Result_s_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="53" slack="0"/>
<pin id="313" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_s/29 "/>
</bind>
</comp>

<comp id="315" class="1004" name="man_V_1_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="53" slack="0"/>
<pin id="318" dir="1" index="2" bw="54" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_1/29 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp_9_i_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="63" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9_i/29 "/>
</bind>
</comp>

<comp id="327" class="1004" name="F2_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="12" slack="0"/>
<pin id="329" dir="0" index="1" bw="11" slack="0"/>
<pin id="330" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2/29 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_i2_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="12" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i2/29 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_2_i_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="12" slack="0"/>
<pin id="342" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_2_i/29 "/>
</bind>
</comp>

<comp id="345" class="1004" name="F2_2_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="0"/>
<pin id="347" dir="0" index="1" bw="12" slack="0"/>
<pin id="348" dir="0" index="2" bw="12" slack="0"/>
<pin id="349" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="F2_2/29 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_3_i_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="11" slack="0"/>
<pin id="355" dir="0" index="1" bw="11" slack="0"/>
<pin id="356" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3_i/29 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_93_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="9" slack="0"/>
<pin id="361" dir="0" index="1" bw="12" slack="0"/>
<pin id="362" dir="0" index="2" bw="3" slack="0"/>
<pin id="363" dir="0" index="3" bw="5" slack="0"/>
<pin id="364" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_93/29 "/>
</bind>
</comp>

<comp id="369" class="1004" name="icmp_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="9" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/29 "/>
</bind>
</comp>

<comp id="375" class="1004" name="p_Val2_s_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="1"/>
<pin id="377" dir="0" index="1" bw="54" slack="1"/>
<pin id="378" dir="0" index="2" bw="53" slack="1"/>
<pin id="379" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_s/30 "/>
</bind>
</comp>

<comp id="380" class="1004" name="F2_2_cast_i_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="12" slack="1"/>
<pin id="382" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="F2_2_cast_i/30 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_92_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="54" slack="0"/>
<pin id="385" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_92/30 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_5_i3_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="12" slack="1"/>
<pin id="389" dir="0" index="1" bw="7" slack="0"/>
<pin id="390" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5_i3/30 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_10_i_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="12" slack="0"/>
<pin id="394" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10_i/30 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_11_i_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="54" slack="0"/>
<pin id="398" dir="0" index="1" bw="32" slack="0"/>
<pin id="399" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="tmp_11_i/30 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_94_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="54" slack="0"/>
<pin id="404" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_94/30 "/>
</bind>
</comp>

<comp id="406" class="1004" name="p_Val2_0_i_i6_i_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="1"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="0" index="2" bw="1" slack="0"/>
<pin id="410" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_0_i_i6_i/30 "/>
</bind>
</comp>

<comp id="413" class="1004" name="p_Val2_12_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="0"/>
<pin id="415" dir="0" index="1" bw="8" slack="0"/>
<pin id="416" dir="0" index="2" bw="8" slack="0"/>
<pin id="417" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_12/30 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_14_i_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="12" slack="1"/>
<pin id="423" dir="0" index="1" bw="7" slack="0"/>
<pin id="424" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_14_i/30 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp_15_i_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="0" index="1" bw="12" slack="1"/>
<pin id="429" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_15_i/30 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp_25_cast_i_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="12" slack="0"/>
<pin id="433" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_25_cast_i/30 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_95_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="0"/>
<pin id="437" dir="0" index="1" bw="54" slack="0"/>
<pin id="438" dir="0" index="2" bw="12" slack="0"/>
<pin id="439" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_95/30 "/>
</bind>
</comp>

<comp id="443" class="1004" name="qb_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="1"/>
<pin id="446" dir="0" index="2" bw="1" slack="0"/>
<pin id="447" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="qb/30 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_96_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="8" slack="0"/>
<pin id="453" dir="0" index="2" bw="4" slack="0"/>
<pin id="454" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_96/30 "/>
</bind>
</comp>

<comp id="458" class="1004" name="tmp_16_i_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16_i/30 "/>
</bind>
</comp>

<comp id="462" class="1004" name="p_Val2_13_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="8" slack="0"/>
<pin id="465" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_13/30 "/>
</bind>
</comp>

<comp id="468" class="1004" name="sel_tmp1_i_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="1"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp1_i/30 "/>
</bind>
</comp>

<comp id="473" class="1004" name="sel_tmp2_i_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="1"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp2_i/30 "/>
</bind>
</comp>

<comp id="478" class="1004" name="pos1_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="5" slack="0"/>
<pin id="480" dir="0" index="1" bw="12" slack="1"/>
<pin id="481" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pos1/30 "/>
</bind>
</comp>

<comp id="483" class="1004" name="pos1_cast_i_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="12" slack="0"/>
<pin id="485" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="pos1_cast_i/30 "/>
</bind>
</comp>

<comp id="487" class="1004" name="pos2_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="5" slack="0"/>
<pin id="489" dir="0" index="1" bw="12" slack="1"/>
<pin id="490" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pos2/30 "/>
</bind>
</comp>

<comp id="492" class="1004" name="pos2_cast_i_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="12" slack="0"/>
<pin id="494" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="pos2_cast_i/30 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_18_i_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="12" slack="0"/>
<pin id="498" dir="0" index="1" bw="7" slack="0"/>
<pin id="499" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_18_i/30 "/>
</bind>
</comp>

<comp id="502" class="1004" name="tmp_99_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="0" index="1" bw="12" slack="0"/>
<pin id="505" dir="0" index="2" bw="5" slack="0"/>
<pin id="506" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_99/30 "/>
</bind>
</comp>

<comp id="510" class="1004" name="rev_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="0" index="1" bw="1" slack="0"/>
<pin id="513" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/30 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp_20_i_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="12" slack="0"/>
<pin id="518" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20_i/30 "/>
</bind>
</comp>

<comp id="520" class="1004" name="tmp_21_i_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="54" slack="0"/>
<pin id="522" dir="0" index="1" bw="32" slack="0"/>
<pin id="523" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="tmp_21_i/30 "/>
</bind>
</comp>

<comp id="526" class="1004" name="lD_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="54" slack="0"/>
<pin id="528" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="lD/30 "/>
</bind>
</comp>

<comp id="530" class="1004" name="tmp6_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="0"/>
<pin id="532" dir="0" index="1" bw="1" slack="0"/>
<pin id="533" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp6/30 "/>
</bind>
</comp>

<comp id="536" class="1004" name="Range1_all_ones_1_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="0"/>
<pin id="538" dir="0" index="1" bw="1" slack="0"/>
<pin id="539" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="Range1_all_ones_1/30 "/>
</bind>
</comp>

<comp id="542" class="1004" name="tmp_101_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="0"/>
<pin id="544" dir="0" index="1" bw="12" slack="0"/>
<pin id="545" dir="0" index="2" bw="5" slack="0"/>
<pin id="546" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_101/30 "/>
</bind>
</comp>

<comp id="550" class="1004" name="tmp_23_i_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="12" slack="0"/>
<pin id="552" dir="0" index="1" bw="7" slack="0"/>
<pin id="553" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_23_i/30 "/>
</bind>
</comp>

<comp id="556" class="1004" name="tmp_24_i_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="12" slack="0"/>
<pin id="558" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_24_i/30 "/>
</bind>
</comp>

<comp id="560" class="1004" name="Range2_V_1_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="54" slack="0"/>
<pin id="562" dir="0" index="1" bw="32" slack="0"/>
<pin id="563" dir="1" index="2" bw="54" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="Range2_V_1/30 "/>
</bind>
</comp>

<comp id="566" class="1004" name="tmp_27_i_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="12" slack="0"/>
<pin id="568" dir="0" index="1" bw="7" slack="0"/>
<pin id="569" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_27_i/30 "/>
</bind>
</comp>

<comp id="572" class="1004" name="Range1_all_zeros_1_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="54" slack="0"/>
<pin id="574" dir="0" index="1" bw="1" slack="0"/>
<pin id="575" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros_1/30 "/>
</bind>
</comp>

<comp id="578" class="1004" name="tmp_23_i_not_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="0"/>
<pin id="580" dir="0" index="1" bw="1" slack="0"/>
<pin id="581" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_23_i_not/30 "/>
</bind>
</comp>

<comp id="584" class="1004" name="sel_tmp33_i_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="0"/>
<pin id="586" dir="0" index="1" bw="1" slack="0"/>
<pin id="587" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp33_i/30 "/>
</bind>
</comp>

<comp id="590" class="1004" name="sel_tmp34_i_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="0"/>
<pin id="592" dir="0" index="1" bw="1" slack="0"/>
<pin id="593" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp34_i/30 "/>
</bind>
</comp>

<comp id="596" class="1004" name="tmp_91_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="12" slack="2"/>
<pin id="598" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_91/31 "/>
</bind>
</comp>

<comp id="599" class="1004" name="tmp_13_i_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="8" slack="1"/>
<pin id="601" dir="0" index="1" bw="8" slack="0"/>
<pin id="602" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_13_i/31 "/>
</bind>
</comp>

<comp id="604" class="1004" name="tmp_97_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="0"/>
<pin id="606" dir="0" index="1" bw="8" slack="1"/>
<pin id="607" dir="0" index="2" bw="4" slack="0"/>
<pin id="608" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_97/31 "/>
</bind>
</comp>

<comp id="611" class="1004" name="tmp_17_i_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="0"/>
<pin id="613" dir="0" index="1" bw="1" slack="0"/>
<pin id="614" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_17_i/31 "/>
</bind>
</comp>

<comp id="617" class="1004" name="sel_tmp_i_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="2"/>
<pin id="619" dir="0" index="1" bw="8" slack="1"/>
<pin id="620" dir="0" index="2" bw="1" slack="0"/>
<pin id="621" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp_i/31 "/>
</bind>
</comp>

<comp id="623" class="1004" name="sel_tmp3_i_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="1"/>
<pin id="625" dir="0" index="1" bw="1" slack="1"/>
<pin id="626" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp3_i/31 "/>
</bind>
</comp>

<comp id="627" class="1004" name="sel_tmp4_i_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="0"/>
<pin id="629" dir="0" index="1" bw="8" slack="1"/>
<pin id="630" dir="0" index="2" bw="8" slack="0"/>
<pin id="631" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp4_i/31 "/>
</bind>
</comp>

<comp id="634" class="1004" name="sel_tmp7_i_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="1"/>
<pin id="636" dir="0" index="1" bw="1" slack="0"/>
<pin id="637" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp7_i/31 "/>
</bind>
</comp>

<comp id="639" class="1004" name="sel_tmp8_i_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="1"/>
<pin id="641" dir="0" index="1" bw="1" slack="0"/>
<pin id="642" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp8_i/31 "/>
</bind>
</comp>

<comp id="644" class="1004" name="sel_tmp9_i_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="0"/>
<pin id="646" dir="0" index="1" bw="8" slack="1"/>
<pin id="647" dir="0" index="2" bw="8" slack="0"/>
<pin id="648" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp9_i/31 "/>
</bind>
</comp>

<comp id="651" class="1004" name="sel_tmp12_demorgan_i_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="2"/>
<pin id="653" dir="0" index="1" bw="1" slack="2"/>
<pin id="654" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp12_demorgan_i/31 "/>
</bind>
</comp>

<comp id="655" class="1004" name="sel_tmp12_i_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="1" slack="0"/>
<pin id="657" dir="0" index="1" bw="1" slack="0"/>
<pin id="658" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp12_i/31 "/>
</bind>
</comp>

<comp id="661" class="1004" name="sel_tmp13_i_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="1" slack="2"/>
<pin id="663" dir="0" index="1" bw="1" slack="0"/>
<pin id="664" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp13_i/31 "/>
</bind>
</comp>

<comp id="666" class="1004" name="p_Val2_14_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="0"/>
<pin id="668" dir="0" index="1" bw="8" slack="0"/>
<pin id="669" dir="0" index="2" bw="8" slack="0"/>
<pin id="670" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_14/31 "/>
</bind>
</comp>

<comp id="674" class="1004" name="tmp_8_not_i_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="2"/>
<pin id="676" dir="0" index="1" bw="1" slack="0"/>
<pin id="677" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_8_not_i/31 "/>
</bind>
</comp>

<comp id="679" class="1004" name="not_sel_tmp28_i_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="1" slack="0"/>
<pin id="681" dir="0" index="1" bw="1" slack="0"/>
<pin id="682" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="not_sel_tmp28_i/31 "/>
</bind>
</comp>

<comp id="685" class="1004" name="tmp5_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="0"/>
<pin id="687" dir="0" index="1" bw="1" slack="0"/>
<pin id="688" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp5/31 "/>
</bind>
</comp>

<comp id="691" class="1004" name="carry_1_i_i_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="1" slack="0"/>
<pin id="693" dir="0" index="1" bw="1" slack="0"/>
<pin id="694" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_1_i_i/31 "/>
</bind>
</comp>

<comp id="697" class="1004" name="newsignbit_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="1" slack="0"/>
<pin id="699" dir="0" index="1" bw="8" slack="0"/>
<pin id="700" dir="0" index="2" bw="4" slack="0"/>
<pin id="701" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="newsignbit/31 "/>
</bind>
</comp>

<comp id="705" class="1004" name="rev4_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="1"/>
<pin id="707" dir="0" index="1" bw="1" slack="0"/>
<pin id="708" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev4/31 "/>
</bind>
</comp>

<comp id="710" class="1004" name="or_cond115_i_i_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="1" slack="1"/>
<pin id="712" dir="0" index="1" bw="1" slack="0"/>
<pin id="713" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond115_i_i/31 "/>
</bind>
</comp>

<comp id="715" class="1004" name="r_V_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="0"/>
<pin id="717" dir="0" index="1" bw="32" slack="1"/>
<pin id="718" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/31 "/>
</bind>
</comp>

<comp id="720" class="1004" name="Range2_all_ones_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="54" slack="1"/>
<pin id="722" dir="0" index="1" bw="54" slack="0"/>
<pin id="723" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range2_all_ones/31 "/>
</bind>
</comp>

<comp id="725" class="1004" name="Range2_all_ones_1_i_s_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="0"/>
<pin id="727" dir="0" index="1" bw="1" slack="0"/>
<pin id="728" dir="0" index="2" bw="1" slack="0"/>
<pin id="729" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Range2_all_ones_1_i_s/31 "/>
</bind>
</comp>

<comp id="733" class="1004" name="or_cond117_i_i_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="1" slack="1"/>
<pin id="735" dir="0" index="1" bw="1" slack="1"/>
<pin id="736" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond117_i_i/31 "/>
</bind>
</comp>

<comp id="737" class="1004" name="Range1_all_ones_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="1" slack="0"/>
<pin id="739" dir="0" index="1" bw="1" slack="1"/>
<pin id="740" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="Range1_all_ones/31 "/>
</bind>
</comp>

<comp id="742" class="1004" name="tmp_25_i_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="54" slack="1"/>
<pin id="744" dir="0" index="1" bw="1" slack="0"/>
<pin id="745" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_25_i/31 "/>
</bind>
</comp>

<comp id="747" class="1004" name="Range1_all_zeros_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="1" slack="1"/>
<pin id="749" dir="0" index="1" bw="1" slack="0"/>
<pin id="750" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="Range1_all_zeros/31 "/>
</bind>
</comp>

<comp id="752" class="1004" name="p_122_i_i_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="1" slack="0"/>
<pin id="754" dir="0" index="1" bw="1" slack="0"/>
<pin id="755" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_122_i_i/31 "/>
</bind>
</comp>

<comp id="758" class="1004" name="p_119_i_i_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="1"/>
<pin id="760" dir="0" index="1" bw="1" slack="1"/>
<pin id="761" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_119_i_i/31 "/>
</bind>
</comp>

<comp id="762" class="1004" name="sel_tmp35_i_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="1" slack="1"/>
<pin id="764" dir="0" index="1" bw="1" slack="1"/>
<pin id="765" dir="0" index="2" bw="1" slack="1"/>
<pin id="766" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp35_i/31 "/>
</bind>
</comp>

<comp id="767" class="1004" name="Range1_all_ones_2_i_s_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="1" slack="0"/>
<pin id="769" dir="0" index="1" bw="1" slack="0"/>
<pin id="770" dir="0" index="2" bw="1" slack="0"/>
<pin id="771" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Range1_all_ones_2_i_s/31 "/>
</bind>
</comp>

<comp id="775" class="1004" name="sel_tmp39_i_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="1" slack="1"/>
<pin id="777" dir="0" index="1" bw="1" slack="0"/>
<pin id="778" dir="0" index="2" bw="1" slack="0"/>
<pin id="779" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp39_i/31 "/>
</bind>
</comp>

<comp id="782" class="1004" name="Range1_all_zeros_2_i_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="1" slack="0"/>
<pin id="784" dir="0" index="1" bw="1" slack="0"/>
<pin id="785" dir="0" index="2" bw="1" slack="0"/>
<pin id="786" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Range1_all_zeros_2_i/31 "/>
</bind>
</comp>

<comp id="790" class="1004" name="deleted_zeros_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="1" slack="0"/>
<pin id="792" dir="0" index="1" bw="1" slack="0"/>
<pin id="793" dir="0" index="2" bw="1" slack="0"/>
<pin id="794" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros/31 "/>
</bind>
</comp>

<comp id="798" class="1004" name="Range1_all_ones_2_i_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="1" slack="0"/>
<pin id="800" dir="0" index="1" bw="1" slack="0"/>
<pin id="801" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="Range1_all_ones_2_i/31 "/>
</bind>
</comp>

<comp id="804" class="1004" name="tmp_28_i_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="1" slack="0"/>
<pin id="806" dir="0" index="1" bw="1" slack="0"/>
<pin id="807" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_28_i/31 "/>
</bind>
</comp>

<comp id="810" class="1004" name="sel_tmp41_i_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="1" slack="1"/>
<pin id="812" dir="0" index="1" bw="1" slack="0"/>
<pin id="813" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp41_i/31 "/>
</bind>
</comp>

<comp id="815" class="1004" name="tmp7_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="1" slack="0"/>
<pin id="817" dir="0" index="1" bw="1" slack="0"/>
<pin id="818" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp7/31 "/>
</bind>
</comp>

<comp id="821" class="1004" name="sel_tmp46_i_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="1" slack="0"/>
<pin id="823" dir="0" index="1" bw="1" slack="2"/>
<pin id="824" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp46_i/31 "/>
</bind>
</comp>

<comp id="826" class="1004" name="sel_tmp47_i_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="1" slack="1"/>
<pin id="828" dir="0" index="1" bw="1" slack="2"/>
<pin id="829" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp47_i/31 "/>
</bind>
</comp>

<comp id="830" class="1004" name="underflow_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="1" slack="0"/>
<pin id="832" dir="0" index="1" bw="1" slack="0"/>
<pin id="833" dir="0" index="2" bw="1" slack="0"/>
<pin id="834" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="underflow/31 "/>
</bind>
</comp>

<comp id="838" class="1004" name="tmp8_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="1" slack="2"/>
<pin id="840" dir="0" index="1" bw="1" slack="0"/>
<pin id="841" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp8/31 "/>
</bind>
</comp>

<comp id="843" class="1004" name="p_121_demorgan_i_i_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="1" slack="0"/>
<pin id="845" dir="0" index="1" bw="1" slack="0"/>
<pin id="846" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_121_demorgan_i_i/31 "/>
</bind>
</comp>

<comp id="849" class="1004" name="tmp_demorgan_i_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="1" slack="3"/>
<pin id="851" dir="0" index="1" bw="1" slack="3"/>
<pin id="852" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_demorgan_i/32 "/>
</bind>
</comp>

<comp id="853" class="1004" name="underflow_not_i_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="1" slack="1"/>
<pin id="855" dir="0" index="1" bw="1" slack="0"/>
<pin id="856" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="underflow_not_i/32 "/>
</bind>
</comp>

<comp id="858" class="1004" name="brmerge_i_i_not_i_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="1" slack="1"/>
<pin id="860" dir="0" index="1" bw="1" slack="0"/>
<pin id="861" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="brmerge_i_i_not_i/32 "/>
</bind>
</comp>

<comp id="863" class="1004" name="p_121_demorgan_i_not_s_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="1" slack="1"/>
<pin id="865" dir="0" index="1" bw="1" slack="0"/>
<pin id="866" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_121_demorgan_i_not_s/32 "/>
</bind>
</comp>

<comp id="868" class="1004" name="brmerge_i_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="1" slack="0"/>
<pin id="870" dir="0" index="1" bw="1" slack="0"/>
<pin id="871" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i/32 "/>
</bind>
</comp>

<comp id="874" class="1004" name="p_Val2_12_0_i_mux_i_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="1" slack="0"/>
<pin id="876" dir="0" index="1" bw="8" slack="1"/>
<pin id="877" dir="0" index="2" bw="1" slack="0"/>
<pin id="878" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_12_0_i_mux_i/32 "/>
</bind>
</comp>

<comp id="881" class="1004" name="sel_tmp50_i_demorgan_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="1" slack="3"/>
<pin id="883" dir="0" index="1" bw="1" slack="3"/>
<pin id="884" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp50_i_demorgan/32 "/>
</bind>
</comp>

<comp id="885" class="1004" name="sel_tmp50_i_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="1" slack="0"/>
<pin id="887" dir="0" index="1" bw="1" slack="0"/>
<pin id="888" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp50_i/32 "/>
</bind>
</comp>

<comp id="891" class="1004" name="sel_tmp51_i_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="1" slack="3"/>
<pin id="893" dir="0" index="1" bw="1" slack="0"/>
<pin id="894" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp51_i/32 "/>
</bind>
</comp>

<comp id="896" class="1004" name="tmp_s_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="1" slack="0"/>
<pin id="898" dir="0" index="1" bw="1" slack="0"/>
<pin id="899" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_s/32 "/>
</bind>
</comp>

<comp id="902" class="1004" name="tmp_40_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="1" slack="0"/>
<pin id="904" dir="0" index="1" bw="1" slack="1"/>
<pin id="905" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_40/32 "/>
</bind>
</comp>

<comp id="907" class="1004" name="sel_tmp52_i_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="1" slack="0"/>
<pin id="909" dir="0" index="1" bw="1" slack="0"/>
<pin id="910" dir="0" index="2" bw="8" slack="1"/>
<pin id="911" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp52_i/32 "/>
</bind>
</comp>

<comp id="914" class="1004" name="sel_tmp55_demorgan_i_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="1" slack="0"/>
<pin id="916" dir="0" index="1" bw="1" slack="3"/>
<pin id="917" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp55_demorgan_i/32 "/>
</bind>
</comp>

<comp id="919" class="1004" name="sel_tmp55_i_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="1" slack="0"/>
<pin id="921" dir="0" index="1" bw="1" slack="0"/>
<pin id="922" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp55_i/32 "/>
</bind>
</comp>

<comp id="925" class="1004" name="sel_tmp56_i_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="1" slack="0"/>
<pin id="927" dir="0" index="1" bw="1" slack="0"/>
<pin id="928" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp56_i/32 "/>
</bind>
</comp>

<comp id="931" class="1004" name="tmp_39_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="1" slack="0"/>
<pin id="933" dir="0" index="1" bw="8" slack="0"/>
<pin id="934" dir="0" index="2" bw="8" slack="0"/>
<pin id="935" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_39/32 "/>
</bind>
</comp>

<comp id="940" class="1005" name="exitcond4_i_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="1" slack="1"/>
<pin id="942" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond4_i "/>
</bind>
</comp>

<comp id="944" class="1005" name="i_V_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="10" slack="0"/>
<pin id="946" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="949" class="1005" name="exitcond_i_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="1" slack="1"/>
<pin id="951" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_i "/>
</bind>
</comp>

<comp id="953" class="1005" name="j_V_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="11" slack="0"/>
<pin id="955" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="958" class="1005" name="tmp_102_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="8" slack="1"/>
<pin id="960" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_102 "/>
</bind>
</comp>

<comp id="963" class="1005" name="tmp_103_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="8" slack="1"/>
<pin id="965" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_103 "/>
</bind>
</comp>

<comp id="968" class="1005" name="tmp_i_105_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="32" slack="1"/>
<pin id="970" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_105 "/>
</bind>
</comp>

<comp id="973" class="1005" name="tmp_44_i_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="32" slack="1"/>
<pin id="975" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_44_i "/>
</bind>
</comp>

<comp id="978" class="1005" name="tmp_43_i_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="64" slack="1"/>
<pin id="980" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_43_i "/>
</bind>
</comp>

<comp id="983" class="1005" name="tmp_45_i_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="64" slack="1"/>
<pin id="985" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_45_i "/>
</bind>
</comp>

<comp id="988" class="1005" name="t1_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="64" slack="1"/>
<pin id="990" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="t1 "/>
</bind>
</comp>

<comp id="993" class="1005" name="t2_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="64" slack="1"/>
<pin id="995" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="t2 "/>
</bind>
</comp>

<comp id="998" class="1005" name="tmp_46_i_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="64" slack="1"/>
<pin id="1000" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_46_i "/>
</bind>
</comp>

<comp id="1003" class="1005" name="sum_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="64" slack="1"/>
<pin id="1005" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="1008" class="1005" name="tmp_i_i_i_i_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="1" slack="3"/>
<pin id="1010" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_i_i_i_i "/>
</bind>
</comp>

<comp id="1014" class="1005" name="tmp_i_i_i_i_106_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="1" slack="3"/>
<pin id="1016" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_i_i_i_i_106 "/>
</bind>
</comp>

<comp id="1020" class="1005" name="isneg_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="1" slack="1"/>
<pin id="1022" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isneg "/>
</bind>
</comp>

<comp id="1030" class="1005" name="p_Result_s_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="54" slack="1"/>
<pin id="1032" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="1035" class="1005" name="man_V_1_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="54" slack="1"/>
<pin id="1037" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="man_V_1 "/>
</bind>
</comp>

<comp id="1040" class="1005" name="tmp_9_i_reg_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="1" slack="3"/>
<pin id="1042" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_9_i "/>
</bind>
</comp>

<comp id="1046" class="1005" name="F2_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="12" slack="1"/>
<pin id="1048" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="F2 "/>
</bind>
</comp>

<comp id="1054" class="1005" name="tmp_i2_reg_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="1" slack="1"/>
<pin id="1056" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i2 "/>
</bind>
</comp>

<comp id="1060" class="1005" name="F2_2_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="12" slack="1"/>
<pin id="1062" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="F2_2 "/>
</bind>
</comp>

<comp id="1067" class="1005" name="tmp_3_i_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="1" slack="1"/>
<pin id="1069" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_i "/>
</bind>
</comp>

<comp id="1074" class="1005" name="icmp_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="1" slack="2"/>
<pin id="1076" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="1080" class="1005" name="tmp_92_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="8" slack="1"/>
<pin id="1082" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_92 "/>
</bind>
</comp>

<comp id="1086" class="1005" name="tmp_96_reg_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="1" slack="1"/>
<pin id="1088" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_96 "/>
</bind>
</comp>

<comp id="1092" class="1005" name="p_Val2_13_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="8" slack="1"/>
<pin id="1094" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_13 "/>
</bind>
</comp>

<comp id="1099" class="1005" name="sel_tmp2_i_reg_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="1" slack="1"/>
<pin id="1101" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp2_i "/>
</bind>
</comp>

<comp id="1105" class="1005" name="tmp_18_i_reg_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="1" slack="1"/>
<pin id="1107" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18_i "/>
</bind>
</comp>

<comp id="1111" class="1005" name="rev_reg_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="1" slack="1"/>
<pin id="1113" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="rev "/>
</bind>
</comp>

<comp id="1118" class="1005" name="Range1_all_ones_1_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="1" slack="1"/>
<pin id="1120" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_ones_1 "/>
</bind>
</comp>

<comp id="1125" class="1005" name="tmp_101_reg_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="1" slack="1"/>
<pin id="1127" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_101 "/>
</bind>
</comp>

<comp id="1130" class="1005" name="tmp_23_i_reg_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="1" slack="1"/>
<pin id="1132" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23_i "/>
</bind>
</comp>

<comp id="1136" class="1005" name="tmp_24_i_reg_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="54" slack="1"/>
<pin id="1138" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24_i "/>
</bind>
</comp>

<comp id="1141" class="1005" name="Range2_V_1_reg_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="54" slack="1"/>
<pin id="1143" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="Range2_V_1 "/>
</bind>
</comp>

<comp id="1147" class="1005" name="Range1_all_zeros_1_reg_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="1" slack="1"/>
<pin id="1149" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_zeros_1 "/>
</bind>
</comp>

<comp id="1152" class="1005" name="sel_tmp34_i_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="1" slack="1"/>
<pin id="1154" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp34_i "/>
</bind>
</comp>

<comp id="1158" class="1005" name="p_Val2_14_reg_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="8" slack="1"/>
<pin id="1160" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_14 "/>
</bind>
</comp>

<comp id="1164" class="1005" name="underflow_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="1" slack="1"/>
<pin id="1166" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="underflow "/>
</bind>
</comp>

<comp id="1170" class="1005" name="p_121_demorgan_i_i_reg_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="1" slack="1"/>
<pin id="1172" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_121_demorgan_i_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="164"><net_src comp="82" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="0" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="82" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="2" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="177"><net_src comp="158" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="4" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="52" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="179" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="68" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="190" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="209"><net_src comp="88" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="214"><net_src comp="86" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="219"><net_src comp="86" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="230"><net_src comp="183" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="54" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="183" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="60" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="194" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="70" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="194" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="74" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="253"><net_src comp="250" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="257"><net_src comp="254" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="267"><net_src comp="90" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="258" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="269"><net_src comp="92" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="270"><net_src comp="94" pin="0"/><net_sink comp="261" pin=3"/></net>

<net id="274"><net_src comp="258" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="279"><net_src comp="261" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="96" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="271" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="98" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="290"><net_src comp="258" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="296"><net_src comp="100" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="258" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="102" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="302"><net_src comp="261" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="308"><net_src comp="104" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="106" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="310"><net_src comp="271" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="314"><net_src comp="303" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="319"><net_src comp="108" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="311" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="287" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="110" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="112" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="299" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="327" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="114" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="114" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="327" pin="2"/><net_sink comp="339" pin=1"/></net>

<net id="350"><net_src comp="333" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="327" pin="2"/><net_sink comp="345" pin=1"/></net>

<net id="352"><net_src comp="339" pin="2"/><net_sink comp="345" pin=2"/></net>

<net id="357"><net_src comp="261" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="116" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="365"><net_src comp="118" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="366"><net_src comp="345" pin="3"/><net_sink comp="359" pin=1"/></net>

<net id="367"><net_src comp="120" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="368"><net_src comp="122" pin="0"/><net_sink comp="359" pin=3"/></net>

<net id="373"><net_src comp="359" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="124" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="386"><net_src comp="375" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="391"><net_src comp="126" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="395"><net_src comp="380" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="400"><net_src comp="375" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="392" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="405"><net_src comp="396" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="411"><net_src comp="128" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="412"><net_src comp="130" pin="0"/><net_sink comp="406" pin=2"/></net>

<net id="418"><net_src comp="387" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="419"><net_src comp="402" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="420"><net_src comp="406" pin="3"/><net_sink comp="413" pin=2"/></net>

<net id="425"><net_src comp="126" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="430"><net_src comp="132" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="434"><net_src comp="426" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="440"><net_src comp="134" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="441"><net_src comp="375" pin="3"/><net_sink comp="435" pin=1"/></net>

<net id="442"><net_src comp="431" pin="1"/><net_sink comp="435" pin=2"/></net>

<net id="448"><net_src comp="421" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="449"><net_src comp="435" pin="3"/><net_sink comp="443" pin=2"/></net>

<net id="455"><net_src comp="136" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="456"><net_src comp="413" pin="3"/><net_sink comp="450" pin=1"/></net>

<net id="457"><net_src comp="138" pin="0"/><net_sink comp="450" pin=2"/></net>

<net id="461"><net_src comp="443" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="466"><net_src comp="458" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="413" pin="3"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="106" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="477"><net_src comp="468" pin="2"/><net_sink comp="473" pin=1"/></net>

<net id="482"><net_src comp="140" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="486"><net_src comp="478" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="491"><net_src comp="142" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="495"><net_src comp="487" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="500"><net_src comp="478" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="126" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="507"><net_src comp="144" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="508"><net_src comp="478" pin="2"/><net_sink comp="502" pin=1"/></net>

<net id="509"><net_src comp="122" pin="0"/><net_sink comp="502" pin=2"/></net>

<net id="514"><net_src comp="502" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="106" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="519"><net_src comp="483" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="524"><net_src comp="375" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="516" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="529"><net_src comp="520" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="534"><net_src comp="526" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="510" pin="2"/><net_sink comp="530" pin=1"/></net>

<net id="540"><net_src comp="530" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="496" pin="2"/><net_sink comp="536" pin=1"/></net>

<net id="547"><net_src comp="144" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="548"><net_src comp="487" pin="2"/><net_sink comp="542" pin=1"/></net>

<net id="549"><net_src comp="122" pin="0"/><net_sink comp="542" pin=2"/></net>

<net id="554"><net_src comp="487" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="126" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="559"><net_src comp="492" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="564"><net_src comp="375" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="556" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="570"><net_src comp="487" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="126" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="576"><net_src comp="375" pin="3"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="108" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="582"><net_src comp="550" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="106" pin="0"/><net_sink comp="578" pin=1"/></net>

<net id="588"><net_src comp="502" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="578" pin="2"/><net_sink comp="584" pin=1"/></net>

<net id="594"><net_src comp="566" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="584" pin="2"/><net_sink comp="590" pin=1"/></net>

<net id="603"><net_src comp="596" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="609"><net_src comp="136" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="610"><net_src comp="138" pin="0"/><net_sink comp="604" pin=2"/></net>

<net id="615"><net_src comp="604" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="106" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="622"><net_src comp="130" pin="0"/><net_sink comp="617" pin=2"/></net>

<net id="632"><net_src comp="623" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="633"><net_src comp="617" pin="3"/><net_sink comp="627" pin=2"/></net>

<net id="638"><net_src comp="106" pin="0"/><net_sink comp="634" pin=1"/></net>

<net id="643"><net_src comp="634" pin="2"/><net_sink comp="639" pin=1"/></net>

<net id="649"><net_src comp="639" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="650"><net_src comp="627" pin="3"/><net_sink comp="644" pin=2"/></net>

<net id="659"><net_src comp="651" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="660"><net_src comp="106" pin="0"/><net_sink comp="655" pin=1"/></net>

<net id="665"><net_src comp="655" pin="2"/><net_sink comp="661" pin=1"/></net>

<net id="671"><net_src comp="661" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="672"><net_src comp="599" pin="2"/><net_sink comp="666" pin=1"/></net>

<net id="673"><net_src comp="644" pin="3"/><net_sink comp="666" pin=2"/></net>

<net id="678"><net_src comp="106" pin="0"/><net_sink comp="674" pin=1"/></net>

<net id="683"><net_src comp="651" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="684"><net_src comp="674" pin="2"/><net_sink comp="679" pin=1"/></net>

<net id="689"><net_src comp="679" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="690"><net_src comp="611" pin="2"/><net_sink comp="685" pin=1"/></net>

<net id="695"><net_src comp="685" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="696"><net_src comp="623" pin="2"/><net_sink comp="691" pin=1"/></net>

<net id="702"><net_src comp="136" pin="0"/><net_sink comp="697" pin=0"/></net>

<net id="703"><net_src comp="666" pin="3"/><net_sink comp="697" pin=1"/></net>

<net id="704"><net_src comp="138" pin="0"/><net_sink comp="697" pin=2"/></net>

<net id="709"><net_src comp="106" pin="0"/><net_sink comp="705" pin=1"/></net>

<net id="714"><net_src comp="705" pin="2"/><net_sink comp="710" pin=1"/></net>

<net id="719"><net_src comp="146" pin="0"/><net_sink comp="715" pin=0"/></net>

<net id="724"><net_src comp="715" pin="2"/><net_sink comp="720" pin=1"/></net>

<net id="730"><net_src comp="710" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="731"><net_src comp="720" pin="2"/><net_sink comp="725" pin=1"/></net>

<net id="732"><net_src comp="705" pin="2"/><net_sink comp="725" pin=2"/></net>

<net id="741"><net_src comp="725" pin="3"/><net_sink comp="737" pin=0"/></net>

<net id="746"><net_src comp="108" pin="0"/><net_sink comp="742" pin=1"/></net>

<net id="751"><net_src comp="106" pin="0"/><net_sink comp="747" pin=1"/></net>

<net id="756"><net_src comp="742" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="757"><net_src comp="747" pin="2"/><net_sink comp="752" pin=1"/></net>

<net id="772"><net_src comp="733" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="773"><net_src comp="737" pin="2"/><net_sink comp="767" pin=1"/></net>

<net id="774"><net_src comp="762" pin="3"/><net_sink comp="767" pin=2"/></net>

<net id="780"><net_src comp="747" pin="2"/><net_sink comp="775" pin=1"/></net>

<net id="781"><net_src comp="758" pin="2"/><net_sink comp="775" pin=2"/></net>

<net id="787"><net_src comp="733" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="788"><net_src comp="752" pin="2"/><net_sink comp="782" pin=1"/></net>

<net id="789"><net_src comp="775" pin="3"/><net_sink comp="782" pin=2"/></net>

<net id="795"><net_src comp="691" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="796"><net_src comp="767" pin="3"/><net_sink comp="790" pin=1"/></net>

<net id="797"><net_src comp="782" pin="3"/><net_sink comp="790" pin=2"/></net>

<net id="802"><net_src comp="691" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="803"><net_src comp="767" pin="3"/><net_sink comp="798" pin=1"/></net>

<net id="808"><net_src comp="798" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="809"><net_src comp="106" pin="0"/><net_sink comp="804" pin=1"/></net>

<net id="814"><net_src comp="106" pin="0"/><net_sink comp="810" pin=1"/></net>

<net id="819"><net_src comp="697" pin="3"/><net_sink comp="815" pin=0"/></net>

<net id="820"><net_src comp="810" pin="2"/><net_sink comp="815" pin=1"/></net>

<net id="825"><net_src comp="815" pin="2"/><net_sink comp="821" pin=0"/></net>

<net id="835"><net_src comp="826" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="836"><net_src comp="804" pin="2"/><net_sink comp="830" pin=1"/></net>

<net id="837"><net_src comp="821" pin="2"/><net_sink comp="830" pin=2"/></net>

<net id="842"><net_src comp="810" pin="2"/><net_sink comp="838" pin=1"/></net>

<net id="847"><net_src comp="838" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="848"><net_src comp="790" pin="3"/><net_sink comp="843" pin=1"/></net>

<net id="857"><net_src comp="106" pin="0"/><net_sink comp="853" pin=1"/></net>

<net id="862"><net_src comp="853" pin="2"/><net_sink comp="858" pin=1"/></net>

<net id="867"><net_src comp="106" pin="0"/><net_sink comp="863" pin=1"/></net>

<net id="872"><net_src comp="853" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="873"><net_src comp="863" pin="2"/><net_sink comp="868" pin=1"/></net>

<net id="879"><net_src comp="858" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="880"><net_src comp="128" pin="0"/><net_sink comp="874" pin=2"/></net>

<net id="889"><net_src comp="881" pin="2"/><net_sink comp="885" pin=0"/></net>

<net id="890"><net_src comp="106" pin="0"/><net_sink comp="885" pin=1"/></net>

<net id="895"><net_src comp="885" pin="2"/><net_sink comp="891" pin=1"/></net>

<net id="900"><net_src comp="891" pin="2"/><net_sink comp="896" pin=0"/></net>

<net id="901"><net_src comp="849" pin="2"/><net_sink comp="896" pin=1"/></net>

<net id="906"><net_src comp="896" pin="2"/><net_sink comp="902" pin=0"/></net>

<net id="912"><net_src comp="902" pin="2"/><net_sink comp="907" pin=0"/></net>

<net id="913"><net_src comp="130" pin="0"/><net_sink comp="907" pin=1"/></net>

<net id="918"><net_src comp="849" pin="2"/><net_sink comp="914" pin=0"/></net>

<net id="923"><net_src comp="914" pin="2"/><net_sink comp="919" pin=0"/></net>

<net id="924"><net_src comp="106" pin="0"/><net_sink comp="919" pin=1"/></net>

<net id="929"><net_src comp="868" pin="2"/><net_sink comp="925" pin=0"/></net>

<net id="930"><net_src comp="919" pin="2"/><net_sink comp="925" pin=1"/></net>

<net id="936"><net_src comp="925" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="937"><net_src comp="874" pin="3"/><net_sink comp="931" pin=1"/></net>

<net id="938"><net_src comp="907" pin="3"/><net_sink comp="931" pin=2"/></net>

<net id="939"><net_src comp="931" pin="3"/><net_sink comp="172" pin=2"/></net>

<net id="943"><net_src comp="226" pin="2"/><net_sink comp="940" pin=0"/></net>

<net id="947"><net_src comp="232" pin="2"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="952"><net_src comp="238" pin="2"/><net_sink comp="949" pin=0"/></net>

<net id="956"><net_src comp="244" pin="2"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="961"><net_src comp="160" pin="2"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="966"><net_src comp="166" pin="2"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="971"><net_src comp="250" pin="1"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="976"><net_src comp="254" pin="1"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="981"><net_src comp="220" pin="1"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="986"><net_src comp="223" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="991"><net_src comp="210" pin="2"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="996"><net_src comp="215" pin="2"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="1001"><net_src comp="201" pin="2"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="1006"><net_src comp="205" pin="2"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="1011"><net_src comp="275" pin="2"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="1013"><net_src comp="1008" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="1017"><net_src comp="281" pin="2"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="849" pin=1"/></net>

<net id="1019"><net_src comp="1014" pin="1"/><net_sink comp="881" pin=1"/></net>

<net id="1023"><net_src comp="291" pin="3"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="1025"><net_src comp="1020" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="1026"><net_src comp="1020" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="1027"><net_src comp="1020" pin="1"/><net_sink comp="821" pin=1"/></net>

<net id="1028"><net_src comp="1020" pin="1"/><net_sink comp="826" pin=1"/></net>

<net id="1029"><net_src comp="1020" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="1033"><net_src comp="311" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="1038"><net_src comp="315" pin="2"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="1043"><net_src comp="321" pin="2"/><net_sink comp="1040" pin=0"/></net>

<net id="1044"><net_src comp="1040" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="1045"><net_src comp="1040" pin="1"/><net_sink comp="914" pin=1"/></net>

<net id="1049"><net_src comp="327" pin="2"/><net_sink comp="1046" pin=0"/></net>

<net id="1050"><net_src comp="1046" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="1051"><net_src comp="1046" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="1052"><net_src comp="1046" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="1053"><net_src comp="1046" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="1057"><net_src comp="333" pin="2"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="1059"><net_src comp="1054" pin="1"/><net_sink comp="651" pin=1"/></net>

<net id="1063"><net_src comp="345" pin="3"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="1065"><net_src comp="1060" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="1066"><net_src comp="1060" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="1070"><net_src comp="353" pin="2"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="1072"><net_src comp="1067" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="1073"><net_src comp="1067" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="1077"><net_src comp="369" pin="2"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="1079"><net_src comp="1074" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="1083"><net_src comp="383" pin="1"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="1085"><net_src comp="1080" pin="1"/><net_sink comp="617" pin=1"/></net>

<net id="1089"><net_src comp="450" pin="3"/><net_sink comp="1086" pin=0"/></net>

<net id="1090"><net_src comp="1086" pin="1"/><net_sink comp="623" pin=1"/></net>

<net id="1091"><net_src comp="1086" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="1095"><net_src comp="462" pin="2"/><net_sink comp="1092" pin=0"/></net>

<net id="1096"><net_src comp="1092" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="1097"><net_src comp="1092" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="1098"><net_src comp="1092" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="1102"><net_src comp="473" pin="2"/><net_sink comp="1099" pin=0"/></net>

<net id="1103"><net_src comp="1099" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="1104"><net_src comp="1099" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="1108"><net_src comp="496" pin="2"/><net_sink comp="1105" pin=0"/></net>

<net id="1109"><net_src comp="1105" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="1110"><net_src comp="1105" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="1114"><net_src comp="510" pin="2"/><net_sink comp="1111" pin=0"/></net>

<net id="1115"><net_src comp="1111" pin="1"/><net_sink comp="733" pin=1"/></net>

<net id="1116"><net_src comp="1111" pin="1"/><net_sink comp="758" pin=1"/></net>

<net id="1117"><net_src comp="1111" pin="1"/><net_sink comp="762" pin=2"/></net>

<net id="1121"><net_src comp="536" pin="2"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="737" pin=1"/></net>

<net id="1123"><net_src comp="1118" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="1124"><net_src comp="1118" pin="1"/><net_sink comp="762" pin=1"/></net>

<net id="1128"><net_src comp="542" pin="3"/><net_sink comp="1125" pin=0"/></net>

<net id="1129"><net_src comp="1125" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="1133"><net_src comp="550" pin="2"/><net_sink comp="1130" pin=0"/></net>

<net id="1134"><net_src comp="1130" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="1135"><net_src comp="1130" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="1139"><net_src comp="556" pin="1"/><net_sink comp="1136" pin=0"/></net>

<net id="1140"><net_src comp="1136" pin="1"/><net_sink comp="715" pin=1"/></net>

<net id="1144"><net_src comp="560" pin="2"/><net_sink comp="1141" pin=0"/></net>

<net id="1145"><net_src comp="1141" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="1146"><net_src comp="1141" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="1150"><net_src comp="572" pin="2"/><net_sink comp="1147" pin=0"/></net>

<net id="1151"><net_src comp="1147" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="1155"><net_src comp="590" pin="2"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="1157"><net_src comp="1152" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="1161"><net_src comp="666" pin="3"/><net_sink comp="1158" pin=0"/></net>

<net id="1162"><net_src comp="1158" pin="1"/><net_sink comp="874" pin=1"/></net>

<net id="1163"><net_src comp="1158" pin="1"/><net_sink comp="907" pin=2"/></net>

<net id="1167"><net_src comp="830" pin="3"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="1169"><net_src comp="1164" pin="1"/><net_sink comp="902" pin=1"/></net>

<net id="1173"><net_src comp="843" pin="2"/><net_sink comp="1170" pin=0"/></net>

<net id="1174"><net_src comp="1170" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="1175"><net_src comp="1170" pin="1"/><net_sink comp="863" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst_data_stream_V | {32 }
 - Input state : 
	Port: AddWeighted : src1_data_stream_V | {4 }
	Port: AddWeighted : src2_data_stream_V | {4 }
  - Chain level:
	State 1
	State 2
		exitcond4_i : 1
		i_V : 1
		StgValue_42 : 2
	State 3
		exitcond_i : 1
		j_V : 1
		StgValue_51 : 2
	State 4
		empty : 1
		empty_104 : 1
	State 5
		tmp_43_i : 1
		tmp_45_i : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
		loc_V : 1
		loc_V_1 : 1
		tmp_i_i_i_i : 2
		tmp_i_i_i_i_106 : 2
		tmp : 1
		isneg : 1
		tmp_7_i1 : 2
		tmp_1_i : 2
		p_Result_s : 3
		man_V_1 : 4
		tmp_9_i : 2
		F2 : 3
		tmp_i2 : 4
		tmp_2_i : 4
		F2_2 : 5
		tmp_3_i : 2
		tmp_93 : 6
		icmp : 7
	State 30
		tmp_92 : 1
		tmp_10_i : 1
		tmp_11_i : 2
		tmp_94 : 3
		p_Val2_12 : 4
		tmp_25_cast_i : 1
		tmp_95 : 2
		qb : 3
		tmp_96 : 5
		tmp_16_i : 4
		p_Val2_13 : 5
		pos1_cast_i : 1
		pos2_cast_i : 1
		tmp_18_i : 1
		tmp_99 : 1
		rev : 2
		tmp_20_i : 2
		tmp_21_i : 3
		lD : 4
		tmp6 : 5
		Range1_all_ones_1 : 5
		tmp_101 : 1
		tmp_23_i : 1
		tmp_24_i : 2
		Range2_V_1 : 3
		tmp_27_i : 1
		Range1_all_zeros_1 : 1
		tmp_23_i_not : 2
		sel_tmp33_i : 2
		sel_tmp34_i : 2
	State 31
		tmp_13_i : 1
		tmp_17_i : 1
		newsignbit : 1
		Range2_all_ones : 1
		Range2_all_ones_1_i_s : 2
		Range1_all_ones : 3
		Range1_all_ones_2_i_s : 3
		Range1_all_zeros_2_i : 1
		deleted_zeros : 4
		Range1_all_ones_2_i : 4
		tmp_28_i : 4
		tmp7 : 2
		sel_tmp46_i : 2
		underflow : 4
		p_121_demorgan_i_i : 5
	State 32
		tmp_39 : 1
		StgValue_223 : 2
		empty_107 : 1
		empty_108 : 1
	State 33


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|   dadd   |           grp_fu_201          |    3    |   509   |   817   |
|          |           grp_fu_205          |    3    |   509   |   817   |
|----------|-------------------------------|---------|---------|---------|
|  sitodp  |           grp_fu_220          |    0    |   412   |   452   |
|          |           grp_fu_223          |    0    |   412   |   452   |
|----------|-------------------------------|---------|---------|---------|
|   dmul   |           grp_fu_210          |    11   |   317   |   204   |
|          |           grp_fu_215          |    11   |   317   |   204   |
|----------|-------------------------------|---------|---------|---------|
|   ashr   |        tmp_11_i_fu_396        |    0    |    0    |   162   |
|          |        tmp_21_i_fu_520        |    0    |    0    |   162   |
|----------|-------------------------------|---------|---------|---------|
|          |       exitcond4_i_fu_226      |    0    |    0    |    13   |
|          |       exitcond_i_fu_238       |    0    |    0    |    13   |
|          |       tmp_i_i_i_i_fu_275      |    0    |    0    |    13   |
|          |     tmp_i_i_i_i_106_fu_281    |    0    |    0    |    29   |
|          |         tmp_9_i_fu_321        |    0    |    0    |    29   |
|          |         tmp_i2_fu_333         |    0    |    0    |    13   |
|          |         tmp_3_i_fu_353        |    0    |    0    |    13   |
|   icmp   |          icmp_fu_369          |    0    |    0    |    13   |
|          |        tmp_5_i3_fu_387        |    0    |    0    |    13   |
|          |        tmp_14_i_fu_421        |    0    |    0    |    13   |
|          |        tmp_18_i_fu_496        |    0    |    0    |    13   |
|          |        tmp_23_i_fu_550        |    0    |    0    |    13   |
|          |        tmp_27_i_fu_566        |    0    |    0    |    13   |
|          |   Range1_all_zeros_1_fu_572   |    0    |    0    |    29   |
|          |     Range2_all_ones_fu_720    |    0    |    0    |    29   |
|          |        tmp_25_i_fu_742        |    0    |    0    |    29   |
|----------|-------------------------------|---------|---------|---------|
|   lshr   |       Range2_V_1_fu_560       |    0    |    0    |   162   |
|          |           r_V_fu_715          |    0    |    0    |   101   |
|----------|-------------------------------|---------|---------|---------|
|          |          F2_2_fu_345          |    0    |    0    |    12   |
|          |        p_Val2_s_fu_375        |    0    |    0    |    54   |
|          |     p_Val2_0_i_i6_i_fu_406    |    0    |    0    |    2    |
|          |        p_Val2_12_fu_413       |    0    |    0    |    8    |
|          |           qb_fu_443           |    0    |    0    |    2    |
|          |        sel_tmp_i_fu_617       |    0    |    0    |    8    |
|          |       sel_tmp4_i_fu_627       |    0    |    0    |    8    |
|          |       sel_tmp9_i_fu_644       |    0    |    0    |    8    |
|          |        p_Val2_14_fu_666       |    0    |    0    |    8    |
|  select  |  Range2_all_ones_1_i_s_fu_725 |    0    |    0    |    2    |
|          |       sel_tmp35_i_fu_762      |    0    |    0    |    2    |
|          |  Range1_all_ones_2_i_s_fu_767 |    0    |    0    |    2    |
|          |       sel_tmp39_i_fu_775      |    0    |    0    |    2    |
|          |  Range1_all_zeros_2_i_fu_782  |    0    |    0    |    2    |
|          |      deleted_zeros_fu_790     |    0    |    0    |    2    |
|          |        underflow_fu_830       |    0    |    0    |    2    |
|          |   p_Val2_12_0_i_mux_i_fu_874  |    0    |    0    |    8    |
|          |       sel_tmp52_i_fu_907      |    0    |    0    |    8    |
|          |         tmp_39_fu_931         |    0    |    0    |    8    |
|----------|-------------------------------|---------|---------|---------|
|          |           i_V_fu_232          |    0    |    0    |    17   |
|          |           j_V_fu_244          |    0    |    0    |    18   |
|    add   |        tmp_15_i_fu_426        |    0    |    0    |    19   |
|          |        p_Val2_13_fu_462       |    0    |    0    |    15   |
|          |          pos1_fu_478          |    0    |    0    |    19   |
|          |          pos2_fu_487          |    0    |    0    |    19   |
|----------|-------------------------------|---------|---------|---------|
|          |         man_V_1_fu_315        |    0    |    0    |    60   |
|    sub   |           F2_fu_327           |    0    |    0    |    19   |
|          |         tmp_2_i_fu_339        |    0    |    0    |    19   |
|----------|-------------------------------|---------|---------|---------|
|          |       sel_tmp2_i_fu_473       |    0    |    0    |    2    |
|          |          tmp6_fu_530          |    0    |    0    |    2    |
|          |    Range1_all_ones_1_fu_536   |    0    |    0    |    2    |
|          |       sel_tmp34_i_fu_590      |    0    |    0    |    2    |
|          |       sel_tmp3_i_fu_623       |    0    |    0    |    2    |
|          |       sel_tmp8_i_fu_639       |    0    |    0    |    2    |
|          |       sel_tmp13_i_fu_661      |    0    |    0    |    2    |
|          |          tmp5_fu_685          |    0    |    0    |    2    |
|          |       carry_1_i_i_fu_691      |    0    |    0    |    2    |
|          |     or_cond115_i_i_fu_710     |    0    |    0    |    2    |
|    and   |     or_cond117_i_i_fu_733     |    0    |    0    |    2    |
|          |     Range1_all_ones_fu_737    |    0    |    0    |    2    |
|          |        p_122_i_i_fu_752       |    0    |    0    |    2    |
|          |   Range1_all_ones_2_i_fu_798  |    0    |    0    |    2    |
|          |          tmp7_fu_815          |    0    |    0    |    2    |
|          |       sel_tmp46_i_fu_821      |    0    |    0    |    2    |
|          |       sel_tmp47_i_fu_826      |    0    |    0    |    2    |
|          |     tmp_demorgan_i_fu_849     |    0    |    0    |    2    |
|          |    brmerge_i_i_not_i_fu_858   |    0    |    0    |    2    |
|          |  sel_tmp50_i_demorgan_fu_881  |    0    |    0    |    2    |
|          |       sel_tmp51_i_fu_891      |    0    |    0    |    2    |
|          |       sel_tmp56_i_fu_925      |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|          |       sel_tmp1_i_fu_468       |    0    |    0    |    2    |
|          |           rev_fu_510          |    0    |    0    |    2    |
|          |      tmp_23_i_not_fu_578      |    0    |    0    |    2    |
|          |        tmp_17_i_fu_611        |    0    |    0    |    2    |
|          |       sel_tmp7_i_fu_634       |    0    |    0    |    2    |
|          |       sel_tmp12_i_fu_655      |    0    |    0    |    2    |
|          |       tmp_8_not_i_fu_674      |    0    |    0    |    2    |
|    xor   |          rev4_fu_705          |    0    |    0    |    2    |
|          |    Range1_all_zeros_fu_747    |    0    |    0    |    2    |
|          |        tmp_28_i_fu_804        |    0    |    0    |    2    |
|          |       sel_tmp41_i_fu_810      |    0    |    0    |    2    |
|          |     underflow_not_i_fu_853    |    0    |    0    |    2    |
|          | p_121_demorgan_i_not_s_fu_863 |    0    |    0    |    2    |
|          |       sel_tmp50_i_fu_885      |    0    |    0    |    2    |
|          |       sel_tmp55_i_fu_919      |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|          |       sel_tmp33_i_fu_584      |    0    |    0    |    2    |
|          |  sel_tmp12_demorgan_i_fu_651  |    0    |    0    |    2    |
|          |     not_sel_tmp28_i_fu_679    |    0    |    0    |    2    |
|          |        p_119_i_i_fu_758       |    0    |    0    |    2    |
|    or    |          tmp8_fu_838          |    0    |    0    |    2    |
|          |   p_121_demorgan_i_i_fu_843   |    0    |    0    |    2    |
|          |        brmerge_i_fu_868       |    0    |    0    |    2    |
|          |          tmp_s_fu_896         |    0    |    0    |    2    |
|          |         tmp_40_fu_902         |    0    |    0    |    2    |
|          |  sel_tmp55_demorgan_i_fu_914  |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|    shl   |        tmp_13_i_fu_599        |    0    |    0    |    19   |
|----------|-------------------------------|---------|---------|---------|
|   read   |      tmp_102_read_fu_160      |    0    |    0    |    0    |
|          |      tmp_103_read_fu_166      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   write  |   StgValue_223_write_fu_172   |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        tmp_i_105_fu_250       |    0    |    0    |    0    |
|          |        tmp_44_i_fu_254        |    0    |    0    |    0    |
|          |        tmp_7_i1_fu_299        |    0    |    0    |    0    |
|          |       p_Result_s_fu_311       |    0    |    0    |    0    |
|   zext   |        tmp_10_i_fu_392        |    0    |    0    |    0    |
|          |      tmp_25_cast_i_fu_431     |    0    |    0    |    0    |
|          |        tmp_16_i_fu_458        |    0    |    0    |    0    |
|          |        tmp_20_i_fu_516        |    0    |    0    |    0    |
|          |        tmp_24_i_fu_556        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|partselect|          loc_V_fu_261         |    0    |    0    |    0    |
|          |         tmp_93_fu_359         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         loc_V_1_fu_271        |    0    |    0    |    0    |
|          |           tmp_fu_287          |    0    |    0    |    0    |
|   trunc  |         tmp_92_fu_383         |    0    |    0    |    0    |
|          |         tmp_94_fu_402         |    0    |    0    |    0    |
|          |           lD_fu_526           |    0    |    0    |    0    |
|          |         tmp_91_fu_596         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          isneg_fu_291         |    0    |    0    |    0    |
|          |         tmp_95_fu_435         |    0    |    0    |    0    |
|          |         tmp_96_fu_450         |    0    |    0    |    0    |
| bitselect|         tmp_99_fu_502         |    0    |    0    |    0    |
|          |         tmp_101_fu_542        |    0    |    0    |    0    |
|          |         tmp_97_fu_604         |    0    |    0    |    0    |
|          |       newsignbit_fu_697       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|bitconcatenate|         tmp_1_i_fu_303        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       F2_2_cast_i_fu_380      |    0    |    0    |    0    |
|   sext   |       pos1_cast_i_fu_483      |    0    |    0    |    0    |
|          |       pos2_cast_i_fu_492      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    28   |   2476  |   4287  |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|       F2_2_reg_1060       |   12   |
|        F2_reg_1046        |   12   |
| Range1_all_ones_1_reg_1118|    1   |
|Range1_all_zeros_1_reg_1147|    1   |
|    Range2_V_1_reg_1141    |   54   |
|    exitcond4_i_reg_940    |    1   |
|     exitcond_i_reg_949    |    1   |
|        i_V_reg_944        |   10   |
|       icmp_reg_1074       |    1   |
|       isneg_reg_1020      |    1   |
|        j_V_reg_953        |   11   |
|      man_V_1_reg_1035     |   54   |
|p_121_demorgan_i_i_reg_1170|    1   |
|    p_Result_s_reg_1030    |   54   |
|     p_Val2_13_reg_1092    |    8   |
|     p_Val2_14_reg_1158    |    8   |
|        rev_reg_1111       |    1   |
|    sel_tmp2_i_reg_1099    |    1   |
|    sel_tmp34_i_reg_1152   |    1   |
|        sum_reg_1003       |   64   |
|         t1_reg_988        |   64   |
|         t2_reg_993        |   64   |
|       t_V_4_reg_190       |   11   |
|        t_V_reg_179        |   10   |
|      tmp_101_reg_1125     |    1   |
|      tmp_102_reg_958      |    8   |
|      tmp_103_reg_963      |    8   |
|     tmp_18_i_reg_1105     |    1   |
|     tmp_23_i_reg_1130     |    1   |
|     tmp_24_i_reg_1136     |   54   |
|      tmp_3_i_reg_1067     |    1   |
|      tmp_43_i_reg_978     |   64   |
|      tmp_44_i_reg_973     |   32   |
|      tmp_45_i_reg_983     |   64   |
|      tmp_46_i_reg_998     |   64   |
|      tmp_92_reg_1080      |    8   |
|      tmp_96_reg_1086      |    1   |
|      tmp_9_i_reg_1040     |    1   |
|      tmp_i2_reg_1054      |    1   |
|     tmp_i_105_reg_968     |   32   |
|  tmp_i_i_i_i_106_reg_1014 |    1   |
|    tmp_i_i_i_i_reg_1008   |    1   |
|     underflow_reg_1164    |    1   |
+---------------------------+--------+
|           Total           |   790  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_220 |  p0  |   2  |   8  |   16   ||    9    |
| grp_fu_223 |  p0  |   2  |   8  |   16   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   32   ||  3.328  ||    18   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   28   |    -   |  2476  |  4287  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   790  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   28   |    3   |  3266  |  4305  |
+-----------+--------+--------+--------+--------+
