
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v
# synth_design -part xc7z020clg484-3 -top port_bus_1to0_1 -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top port_bus_1to0_1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 70368 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.535 ; gain = 24.895 ; free physical = 246587 ; free virtual = 315139
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'port_bus_1to0_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:2]
INFO: [Synth 8-6155] done synthesizing module 'port_bus_1to0_1' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:2]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.301 ; gain = 70.660 ; free physical = 246436 ; free virtual = 314988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.301 ; gain = 70.660 ; free physical = 246423 ; free virtual = 314976
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.297 ; gain = 78.656 ; free physical = 246422 ; free virtual = 314975
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-5544] ROM "vidin_addr_reg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vidin_new_data_scld_1_1to0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1562.297 ; gain = 86.656 ; free physical = 246373 ; free virtual = 314927
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 2     
	                8 Bit    Registers := 82    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
	   8 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module port_bus_1to0_1 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 2     
	                8 Bit    Registers := 82    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
	   8 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1703.078 ; gain = 227.438 ; free physical = 246040 ; free virtual = 314595
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1703.078 ; gain = 227.438 ; free physical = 245992 ; free virtual = 314547
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1703.078 ; gain = 227.438 ; free physical = 245952 ; free virtual = 314509
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1703.078 ; gain = 227.438 ; free physical = 245912 ; free virtual = 314469
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1703.078 ; gain = 227.438 ; free physical = 245912 ; free virtual = 314469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1703.078 ; gain = 227.438 ; free physical = 245912 ; free virtual = 314469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1703.078 ; gain = 227.438 ; free physical = 245912 ; free virtual = 314469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1703.078 ; gain = 227.438 ; free physical = 245908 ; free virtual = 314465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1703.078 ; gain = 227.438 ; free physical = 245908 ; free virtual = 314465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
|2     |LUT3 |     8|
|3     |LUT4 |     1|
|4     |LUT5 |     1|
|5     |LUT6 |     2|
|6     |FDRE |   702|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   715|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1703.078 ; gain = 227.438 ; free physical = 245906 ; free virtual = 314463
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1703.078 ; gain = 227.438 ; free physical = 245905 ; free virtual = 314462
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1703.078 ; gain = 227.438 ; free physical = 245913 ; free virtual = 314470
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1791.207 ; gain = 0.000 ; free physical = 245654 ; free virtual = 314210
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1791.207 ; gain = 315.664 ; free physical = 245708 ; free virtual = 314264
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2389.875 ; gain = 598.668 ; free physical = 244888 ; free virtual = 313447
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2389.875 ; gain = 0.000 ; free physical = 244887 ; free virtual = 313446
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2413.883 ; gain = 0.000 ; free physical = 244884 ; free virtual = 313443
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2483.949 ; gain = 0.000 ; free physical = 245517 ; free virtual = 314074

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 6137040e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2483.949 ; gain = 0.000 ; free physical = 245517 ; free virtual = 314075

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 6137040e

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2483.949 ; gain = 0.000 ; free physical = 245424 ; free virtual = 313982
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 6137040e

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2483.949 ; gain = 0.000 ; free physical = 245424 ; free virtual = 313982
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 6137040e

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2483.949 ; gain = 0.000 ; free physical = 245423 ; free virtual = 313981
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 6137040e

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2483.949 ; gain = 0.000 ; free physical = 245423 ; free virtual = 313981
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 6137040e

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2483.949 ; gain = 0.000 ; free physical = 245418 ; free virtual = 313976
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 6137040e

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2483.949 ; gain = 0.000 ; free physical = 245417 ; free virtual = 313975
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2483.949 ; gain = 0.000 ; free physical = 245417 ; free virtual = 313975
Ending Logic Optimization Task | Checksum: 6137040e

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2483.949 ; gain = 0.000 ; free physical = 245417 ; free virtual = 313974

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 6137040e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2483.949 ; gain = 0.000 ; free physical = 245413 ; free virtual = 313970

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 6137040e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2483.949 ; gain = 0.000 ; free physical = 245413 ; free virtual = 313970

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2483.949 ; gain = 0.000 ; free physical = 245413 ; free virtual = 313970
Ending Netlist Obfuscation Task | Checksum: 6137040e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2483.949 ; gain = 0.000 ; free physical = 245413 ; free virtual = 313970
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2483.949 ; gain = 0.000 ; free physical = 245412 ; free virtual = 313970
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 6137040e
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module port_bus_1to0_1 ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2503.930 ; gain = 4.000 ; free physical = 245373 ; free virtual = 313930
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2504.930 ; gain = 0.004 ; free physical = 245377 ; free virtual = 313934
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=8.111 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2505.930 ; gain = 6.000 ; free physical = 245366 ; free virtual = 313923
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2684.090 ; gain = 179.160 ; free physical = 245363 ; free virtual = 313921
Power optimization passes: Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2684.090 ; gain = 184.160 ; free physical = 245363 ; free virtual = 313920

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2684.090 ; gain = 0.000 ; free physical = 245377 ; free virtual = 313935


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design port_bus_1to0_1 ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 702
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 6137040e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2684.090 ; gain = 0.000 ; free physical = 245377 ; free virtual = 313935
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 6137040e
Power optimization: Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2684.090 ; gain = 200.141 ; free physical = 245380 ; free virtual = 313937
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 27892248 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 6137040e

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2684.090 ; gain = 0.000 ; free physical = 245410 ; free virtual = 313968
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 6137040e

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2684.090 ; gain = 0.000 ; free physical = 245410 ; free virtual = 313967
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 6137040e

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2684.090 ; gain = 0.000 ; free physical = 245409 ; free virtual = 313967
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 6137040e

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2684.090 ; gain = 0.000 ; free physical = 245410 ; free virtual = 313968
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 6137040e

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2684.090 ; gain = 0.000 ; free physical = 245409 ; free virtual = 313967

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2684.090 ; gain = 0.000 ; free physical = 245409 ; free virtual = 313967
Ending Netlist Obfuscation Task | Checksum: 6137040e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2684.090 ; gain = 0.000 ; free physical = 245409 ; free virtual = 313967
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2684.090 ; gain = 0.000 ; free physical = 246025 ; free virtual = 314582
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 00000000

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2684.090 ; gain = 0.000 ; free physical = 246025 ; free virtual = 314582
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2684.090 ; gain = 0.000 ; free physical = 246025 ; free virtual = 314582

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 405927ac

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2684.090 ; gain = 0.000 ; free physical = 246017 ; free virtual = 314573

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f5beb43d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2684.090 ; gain = 0.000 ; free physical = 246014 ; free virtual = 314570

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f5beb43d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2684.090 ; gain = 0.000 ; free physical = 246014 ; free virtual = 314570
Phase 1 Placer Initialization | Checksum: f5beb43d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2684.090 ; gain = 0.000 ; free physical = 246014 ; free virtual = 314570

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 5ac506d4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2684.090 ; gain = 0.000 ; free physical = 245999 ; free virtual = 314555

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2684.090 ; gain = 0.000 ; free physical = 245794 ; free virtual = 314351

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 9e0e7faf

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2684.090 ; gain = 0.000 ; free physical = 245793 ; free virtual = 314350
Phase 2 Global Placement | Checksum: 1139bae54

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2684.090 ; gain = 0.000 ; free physical = 245787 ; free virtual = 314344

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1139bae54

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2684.090 ; gain = 0.000 ; free physical = 245828 ; free virtual = 314385

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 4cfd5565

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2684.090 ; gain = 0.000 ; free physical = 245890 ; free virtual = 314446

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 803d6af2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2684.090 ; gain = 0.000 ; free physical = 245887 ; free virtual = 314444

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1065321c4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2684.090 ; gain = 0.000 ; free physical = 245887 ; free virtual = 314443

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 139f4778b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2684.090 ; gain = 0.000 ; free physical = 245862 ; free virtual = 314419

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1434facd9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2684.090 ; gain = 0.000 ; free physical = 245862 ; free virtual = 314418

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 694c2627

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2684.090 ; gain = 0.000 ; free physical = 245862 ; free virtual = 314418
Phase 3 Detail Placement | Checksum: 694c2627

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2684.090 ; gain = 0.000 ; free physical = 245868 ; free virtual = 314425

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: a12513a3

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: a12513a3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2684.090 ; gain = 0.000 ; free physical = 245862 ; free virtual = 314419
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.796. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 13a2ebb7a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2684.090 ; gain = 0.000 ; free physical = 245862 ; free virtual = 314418
Phase 4.1 Post Commit Optimization | Checksum: 13a2ebb7a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2684.090 ; gain = 0.000 ; free physical = 245873 ; free virtual = 314430

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 13a2ebb7a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2684.090 ; gain = 0.000 ; free physical = 245874 ; free virtual = 314431

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 13a2ebb7a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2684.090 ; gain = 0.000 ; free physical = 245874 ; free virtual = 314431

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2684.090 ; gain = 0.000 ; free physical = 245874 ; free virtual = 314431
Phase 4.4 Final Placement Cleanup | Checksum: f9d593ce

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2684.090 ; gain = 0.000 ; free physical = 245873 ; free virtual = 314430
Phase 4 Post Placement Optimization and Clean-Up | Checksum: f9d593ce

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2684.090 ; gain = 0.000 ; free physical = 245873 ; free virtual = 314429
Ending Placer Task | Checksum: 17c5a4a4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2684.090 ; gain = 0.000 ; free physical = 245885 ; free virtual = 314442
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2684.090 ; gain = 0.000 ; free physical = 245885 ; free virtual = 314442
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2684.090 ; gain = 0.000 ; free physical = 245849 ; free virtual = 314406
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2684.090 ; gain = 0.000 ; free physical = 245882 ; free virtual = 314439
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2684.090 ; gain = 0.000 ; free physical = 245841 ; free virtual = 314401
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 17c5a4a4 ConstDB: 0 ShapeSum: 0 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "bus_word_4[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_4[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_2[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_2[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_6[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_6[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_2[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_2[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_3[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_3[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_6[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_6[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_6[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_6[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_4[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_4[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_5[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_5[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_6[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_6[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_2[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_2[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_2[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_2[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_3[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_3[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_6[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_6[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "counter_out[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "counter_out[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "counter_out[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "counter_out[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "counter_out[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "counter_out[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_6[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_6[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_6[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_6[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_6[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_6[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_5[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_5[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_4[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_4[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_4[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_4[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_3[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_3[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_5[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_5[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_2[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_2[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_5[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_5[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_5[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_5[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_2[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_2[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_3[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_3[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_3[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_3[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_3[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_3[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_5[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_5[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_2[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_2[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_2[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_2[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_4[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_4[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_3[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_3[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_4[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_4[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_5[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_5[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_4[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_4[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_5[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_5[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_3[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_3[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_4[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_4[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 1a6351af6

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2684.090 ; gain = 0.000 ; free physical = 244145 ; free virtual = 312707
Post Restoration Checksum: NetGraph: e51f6ea7 NumContArr: c115ac4f Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1a6351af6

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2684.090 ; gain = 0.000 ; free physical = 244107 ; free virtual = 312669

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1a6351af6

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2684.090 ; gain = 0.000 ; free physical = 244045 ; free virtual = 312606

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1a6351af6

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2684.090 ; gain = 0.000 ; free physical = 244044 ; free virtual = 312606
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 14b82e33d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2684.090 ; gain = 0.000 ; free physical = 244012 ; free virtual = 312574
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.912  | TNS=0.000  | WHS=0.074  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 166bbc5da

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2684.090 ; gain = 0.000 ; free physical = 244008 ; free virtual = 312570

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 170c7d778

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2684.090 ; gain = 0.000 ; free physical = 243892 ; free virtual = 312453

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.641  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 10ef7d2fe

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2684.090 ; gain = 0.000 ; free physical = 243869 ; free virtual = 312430
Phase 4 Rip-up And Reroute | Checksum: 10ef7d2fe

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2684.090 ; gain = 0.000 ; free physical = 243868 ; free virtual = 312430

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 10ef7d2fe

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2684.090 ; gain = 0.000 ; free physical = 243867 ; free virtual = 312429

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 10ef7d2fe

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2684.090 ; gain = 0.000 ; free physical = 243867 ; free virtual = 312429
Phase 5 Delay and Skew Optimization | Checksum: 10ef7d2fe

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2684.090 ; gain = 0.000 ; free physical = 243867 ; free virtual = 312429

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 8bc4e658

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2684.090 ; gain = 0.000 ; free physical = 243866 ; free virtual = 312428
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.641  | TNS=0.000  | WHS=0.096  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 8bc4e658

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2684.090 ; gain = 0.000 ; free physical = 243866 ; free virtual = 312428
Phase 6 Post Hold Fix | Checksum: 8bc4e658

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2684.090 ; gain = 0.000 ; free physical = 243866 ; free virtual = 312428

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0476338 %
  Global Horizontal Routing Utilization  = 0.0633874 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 912cfbaa

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2684.090 ; gain = 0.000 ; free physical = 243866 ; free virtual = 312428

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 912cfbaa

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2684.090 ; gain = 0.000 ; free physical = 243864 ; free virtual = 312426

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: cd6881df

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2684.090 ; gain = 0.000 ; free physical = 243864 ; free virtual = 312426

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.641  | TNS=0.000  | WHS=0.096  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: cd6881df

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2684.090 ; gain = 0.000 ; free physical = 243864 ; free virtual = 312426
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2684.090 ; gain = 0.000 ; free physical = 243896 ; free virtual = 312457

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 52 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 2684.090 ; gain = 0.000 ; free physical = 243896 ; free virtual = 312457
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2684.090 ; gain = 0.000 ; free physical = 243895 ; free virtual = 312457
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2684.090 ; gain = 0.000 ; free physical = 243890 ; free virtual = 312454
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2684.090 ; gain = 0.000 ; free physical = 243889 ; free virtual = 312453
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2777.547 ; gain = 0.000 ; free physical = 243746 ; free virtual = 312309
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 17:31:12 2022...
