# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec 10 2020 17:25:43

# File Generated:     Feb 19 2022 17:06:42

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device, Power Grade: LP8K, -T
Derating factors (Best:Typical:Worst) :-  ( 0.654293 : 0.85 : 1.03369 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for clk_app
		4.2::Critical Path Report for clk_usb
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (clk_app:R vs. clk_app:R)
		5.2::Critical Path Report for (clk_usb:R vs. clk_usb:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: usb_n:in
			6.1.2::Path details for port: usb_p:in
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: usb_n:out
			6.2.2::Path details for port: usb_p:out
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: usb_n:in
			6.4.2::Path details for port: usb_p:in
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: usb_n:out
			6.5.2::Path details for port: usb_p:out
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 4
Clock: clk               | N/A                    | Target: 16.00 MHz   | 
Clock: clk_app           | Frequency: 209.05 MHz  | Target: 191.94 MHz  | 
Clock: clk_usb           | Frequency: 89.49 MHz   | Target: 48.01 MHz   | 
Clock: u_pll/PLLOUTCORE  | N/A                    | Target: 192.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
clk           clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk           clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_app       clk_app        5210             426         N/A              N/A         N/A              N/A         N/A              N/A         
clk_app       clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_usb        20830            9656        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port                                    Setup Times  Clock Reference:Phase  
---------  --------------------------------------------  -----------  ---------------------  
usb_n:in   u_prescaler.prescaler_cnt_1_LC_17_15_3/lcout  812          clk_usb:R              
usb_p:in   u_prescaler.prescaler_cnt_1_LC_17_15_3/lcout  1080         clk_usb:R              


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port                                    Clock to Out  Clock Reference:Phase  
---------  --------------------------------------------  ------------  ---------------------  
usb_n:out  u_prescaler.prescaler_cnt_1_LC_17_15_3/lcout  14386         clk_usb:R              
usb_p:out  u_prescaler.prescaler_cnt_1_LC_17_15_3/lcout  14665         clk_usb:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port                                    Hold Times  Clock Reference:Phase  
---------  --------------------------------------------  ----------  ---------------------  
usb_n:in   u_prescaler.prescaler_cnt_1_LC_17_15_3/lcout  139         clk_usb:R              
usb_p:in   u_prescaler.prescaler_cnt_1_LC_17_15_3/lcout  129         clk_usb:R              


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port                                    Minimum Clock to Out  Clock Reference:Phase  
---------  --------------------------------------------  --------------------  ---------------------  
usb_n:out  u_prescaler.prescaler_cnt_1_LC_17_15_3/lcout  12620                 clk_usb:R              
usb_p:out  u_prescaler.prescaler_cnt_1_LC_17_15_3/lcout  12868                 clk_usb:R              


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for clk_app
*************************************
Clock: clk_app
Frequency: 209.05 MHz | Target: 191.94 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endp.u_ltx4_async_data_data_rstn_sq_0_LC_16_18_0/lcout
Path End         : u_usb_cdc.u_bulk_endp.u_ltx4_async_data_in_data_q_7_LC_18_18_7/sr
Capture Clock    : u_usb_cdc.u_bulk_endp.u_ltx4_async_data_in_data_q_7_LC_18_18_7/clk
Setup Constraint : 5210p
Path slack       : 427p

Capture Clock Arrival Time (clk_app:R#2)   5210
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                  682
- Setup Time                               -235
----------------------------------------   ---- 
End-of-path required time (ps)             5657

Launch Clock Arrival Time (clk_app:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                  682
+ Clock To Q                               796
+ Data Path Delay                         3752
---------------------------------------   ---- 
End-of-path arrival time (ps)             5230
 
Launch Clock Path
pin name                                                               model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                     SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__1645/I                                                              GlobalMux                               0                 0  RISE       1
I__1645/O                                                              GlobalMux                             227               227  RISE       1
I__1648/I                                                              ClkMux                                  0               227  RISE       1
I__1648/O                                                              ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endp.u_ltx4_async_data_data_rstn_sq_0_LC_16_18_0/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1

Data path
pin name                                                                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endp.u_ltx4_async_data_data_rstn_sq_0_LC_16_18_0/lcout          LogicCell40_SEQ_MODE_1010    796              1478    426  RISE       1
I__1452/I                                                                        LocalMux                       0              1478    426  RISE       1
I__1452/O                                                                        LocalMux                     486              1964    426  RISE       1
I__1453/I                                                                        InMux                          0              1964    426  RISE       1
I__1453/O                                                                        InMux                        382              2346    426  RISE       1
u_usb_cdc.u_bulk_endp.u_ltx4_async_data_data_rstn_sq_RNIQIDB_0_LC_17_17_2/in3    LogicCell40_SEQ_MODE_0000      0              2346    426  RISE       1
u_usb_cdc.u_bulk_endp.u_ltx4_async_data_data_rstn_sq_RNIQIDB_0_LC_17_17_2/lcout  LogicCell40_SEQ_MODE_0000    424              2770    426  FALL      14
I__1630/I                                                                        Odrv4                          0              2770    426  FALL       1
I__1630/O                                                                        Odrv4                        548              3318    426  FALL       1
I__1632/I                                                                        Span4Mux_h                     0              3318    426  FALL       1
I__1632/O                                                                        Span4Mux_h                   465              3783    426  FALL       1
I__1636/I                                                                        Span4Mux_h                     0              3783    426  FALL       1
I__1636/O                                                                        Span4Mux_h                   465              4248    426  FALL       1
I__1639/I                                                                        LocalMux                       0              4248    426  FALL       1
I__1639/O                                                                        LocalMux                     455              4703    426  FALL       1
I__1640/I                                                                        SRMux                          0              4703    426  FALL       1
I__1640/O                                                                        SRMux                        527              5230    426  FALL       1
u_usb_cdc.u_bulk_endp.u_ltx4_async_data_in_data_q_7_LC_18_18_7/sr                LogicCell40_SEQ_MODE_1010      0              5230    426  FALL       1

Capture Clock Path
pin name                                                            model name                          delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__1645/I                                                           GlobalMux                               0                 0  RISE       1
I__1645/O                                                           GlobalMux                             227               227  RISE       1
I__1651/I                                                           ClkMux                                  0               227  RISE       1
I__1651/O                                                           ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endp.u_ltx4_async_data_in_data_q_7_LC_18_18_7/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1


===================================================================== 
4.2::Critical Path Report for clk_usb
*************************************
Clock: clk_usb
Frequency: 89.49 MHz | Target: 48.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_1_LC_17_32_5/lcout
Path End         : u_usb_cdc.u_sie.data_q_2_LC_16_22_6/ce
Capture Clock    : u_usb_cdc.u_sie.data_q_2_LC_16_22_6/clk
Setup Constraint : 20830p
Path slack       : 9656p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3535
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             24365

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3535
+ Clock To Q                                796
+ Data Path Delay                         10378
---------------------------------------   ----- 
End-of-path arrival time (ps)             14709
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_17_15_3/lcout         LogicCell40_SEQ_MODE_1010      0                 0  RISE       2
I__1392/I                                            Odrv12                         0                 0  RISE       1
I__1392/O                                            Odrv12                       724               724  RISE       1
I__1394/I                                            Span12Mux_s5_v                 0               724  RISE       1
I__1394/O                                            Span12Mux_s5_v               351              1075  RISE       1
I__1395/I                                            LocalMux                       0              1075  RISE       1
I__1395/O                                            LocalMux                     486              1561  RISE       1
I__1396/I                                            IoInMux                        0              1561  RISE       1
I__1396/O                                            IoInMux                      382              1943  RISE       1
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER       ICE_GB                         0              1943  RISE       1
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT             ICE_GB                       910              2853  RISE     386
I__10069/I                                           gio2CtrlBuf                    0              2853  RISE       1
I__10069/O                                           gio2CtrlBuf                    0              2853  RISE       1
I__10070/I                                           GlobalMux                      0              2853  RISE       1
I__10070/O                                           GlobalMux                    227              3080  RISE       1
I__10166/I                                           ClkMux                         0              3080  RISE       1
I__10166/O                                           ClkMux                       455              3535  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_1_LC_17_32_5/clk  LogicCell40_SEQ_MODE_1010      0              3535  RISE       1

Data path
pin name                                                                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_1_LC_17_32_5/lcout                      LogicCell40_SEQ_MODE_1010    796              4331   9656  RISE       2
I__1614/I                                                                  LocalMux                       0              4331   9656  RISE       1
I__1614/O                                                                  LocalMux                     486              4817   9656  RISE       1
I__1615/I                                                                  InMux                          0              4817   9656  RISE       1
I__1615/O                                                                  InMux                        382              5199   9656  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_RNILRDG_1_LC_17_32_4/in1                LogicCell40_SEQ_MODE_0000      0              5199   9656  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_RNILRDG_1_LC_17_32_4/lcout              LogicCell40_SEQ_MODE_0000    589              5789   9656  RISE       1
I__1568/I                                                                  LocalMux                       0              5789   9656  RISE       1
I__1568/O                                                                  LocalMux                     486              6275   9656  RISE       1
I__1569/I                                                                  IoInMux                        0              6275   9656  RISE       1
I__1569/O                                                                  IoInMux                      382              6657   9656  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_RNILRDG_0_1/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              6657   9656  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_RNILRDG_0_1/GLOBALBUFFEROUTPUT          ICE_GB                       910              7567   9656  RISE      37
I__4461/I                                                                  gio2CtrlBuf                    0              7567   9656  RISE       1
I__4461/O                                                                  gio2CtrlBuf                    0              7567   9656  RISE       1
I__4462/I                                                                  GlobalMux                      0              7567   9656  RISE       1
I__4462/O                                                                  GlobalMux                    227              7794   9656  RISE       1
I__4463/I                                                                  Glb2LocalMux                   0              7794   9656  RISE       1
I__4463/O                                                                  Glb2LocalMux                 662              8456   9656  RISE       1
I__4478/I                                                                  LocalMux                       0              8456   9656  RISE       1
I__4478/O                                                                  LocalMux                     486              8941   9656  RISE       1
I__4484/I                                                                  InMux                          0              8941   9656  RISE       1
I__4484/O                                                                  InMux                        382              9324   9656  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNI6VSI4_3_LC_11_29_5/in3              LogicCell40_SEQ_MODE_0000      0              9324   9656  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNI6VSI4_3_LC_11_29_5/lcout            LogicCell40_SEQ_MODE_0000    465              9789   9656  RISE       1
I__1233/I                                                                  Odrv12                         0              9789   9656  RISE       1
I__1233/O                                                                  Odrv12                       724             10513   9656  RISE       1
I__1234/I                                                                  Span12Mux_v                    0             10513   9656  RISE       1
I__1234/O                                                                  Span12Mux_v                  724             11236   9656  RISE       1
I__1235/I                                                                  Span12Mux_s9_h                 0             11236   9656  RISE       1
I__1235/O                                                                  Span12Mux_s9_h               579             11815   9656  RISE       1
I__1236/I                                                                  LocalMux                       0             11815   9656  RISE       1
I__1236/O                                                                  LocalMux                     486             12301   9656  RISE       1
I__1237/I                                                                  IoInMux                        0             12301   9656  RISE       1
I__1237/O                                                                  IoInMux                      382             12683   9656  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNI6VSI4_1_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             12683   9656  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNI6VSI4_1_3/GLOBALBUFFEROUTPUT        ICE_GB                       910             13593   9656  RISE      56
I__10037/I                                                                 gio2CtrlBuf                    0             13593   9656  RISE       1
I__10037/O                                                                 gio2CtrlBuf                    0             13593   9656  RISE       1
I__10038/I                                                                 GlobalMux                      0             13593   9656  RISE       1
I__10038/O                                                                 GlobalMux                    227             13820   9656  RISE       1
I__10039/I                                                                 CEMux                          0             13820   9656  RISE       1
I__10039/O                                                                 CEMux                        889             14709   9656  RISE       1
u_usb_cdc.u_sie.data_q_2_LC_16_22_6/ce                                     LogicCell40_SEQ_MODE_1010      0             14709   9656  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_17_15_3/lcout    LogicCell40_SEQ_MODE_1010      0                 0  RISE       2
I__1392/I                                       Odrv12                         0                 0  RISE       1
I__1392/O                                       Odrv12                       724               724  RISE       1
I__1394/I                                       Span12Mux_s5_v                 0               724  RISE       1
I__1394/O                                       Span12Mux_s5_v               351              1075  RISE       1
I__1395/I                                       LocalMux                       0              1075  RISE       1
I__1395/O                                       LocalMux                     486              1561  RISE       1
I__1396/I                                       IoInMux                        0              1561  RISE       1
I__1396/O                                       IoInMux                      382              1943  RISE       1
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              1943  RISE       1
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT        ICE_GB                       910              2853  RISE     386
I__10069/I                                      gio2CtrlBuf                    0              2853  RISE       1
I__10069/O                                      gio2CtrlBuf                    0              2853  RISE       1
I__10070/I                                      GlobalMux                      0              2853  RISE       1
I__10070/O                                      GlobalMux                    227              3080  RISE       1
I__10097/I                                      ClkMux                         0              3080  RISE       1
I__10097/O                                      ClkMux                       455              3535  RISE       1
u_usb_cdc.u_sie.data_q_2_LC_16_22_6/clk         LogicCell40_SEQ_MODE_1010      0              3535  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (clk_app:R vs. clk_app:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endp.u_ltx4_async_data_data_rstn_sq_0_LC_16_18_0/lcout
Path End         : u_usb_cdc.u_bulk_endp.u_ltx4_async_data_in_data_q_7_LC_18_18_7/sr
Capture Clock    : u_usb_cdc.u_bulk_endp.u_ltx4_async_data_in_data_q_7_LC_18_18_7/clk
Setup Constraint : 5210p
Path slack       : 427p

Capture Clock Arrival Time (clk_app:R#2)   5210
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                  682
- Setup Time                               -235
----------------------------------------   ---- 
End-of-path required time (ps)             5657

Launch Clock Arrival Time (clk_app:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                  682
+ Clock To Q                               796
+ Data Path Delay                         3752
---------------------------------------   ---- 
End-of-path arrival time (ps)             5230
 
Launch Clock Path
pin name                                                               model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                     SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__1645/I                                                              GlobalMux                               0                 0  RISE       1
I__1645/O                                                              GlobalMux                             227               227  RISE       1
I__1648/I                                                              ClkMux                                  0               227  RISE       1
I__1648/O                                                              ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endp.u_ltx4_async_data_data_rstn_sq_0_LC_16_18_0/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1

Data path
pin name                                                                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endp.u_ltx4_async_data_data_rstn_sq_0_LC_16_18_0/lcout          LogicCell40_SEQ_MODE_1010    796              1478    426  RISE       1
I__1452/I                                                                        LocalMux                       0              1478    426  RISE       1
I__1452/O                                                                        LocalMux                     486              1964    426  RISE       1
I__1453/I                                                                        InMux                          0              1964    426  RISE       1
I__1453/O                                                                        InMux                        382              2346    426  RISE       1
u_usb_cdc.u_bulk_endp.u_ltx4_async_data_data_rstn_sq_RNIQIDB_0_LC_17_17_2/in3    LogicCell40_SEQ_MODE_0000      0              2346    426  RISE       1
u_usb_cdc.u_bulk_endp.u_ltx4_async_data_data_rstn_sq_RNIQIDB_0_LC_17_17_2/lcout  LogicCell40_SEQ_MODE_0000    424              2770    426  FALL      14
I__1630/I                                                                        Odrv4                          0              2770    426  FALL       1
I__1630/O                                                                        Odrv4                        548              3318    426  FALL       1
I__1632/I                                                                        Span4Mux_h                     0              3318    426  FALL       1
I__1632/O                                                                        Span4Mux_h                   465              3783    426  FALL       1
I__1636/I                                                                        Span4Mux_h                     0              3783    426  FALL       1
I__1636/O                                                                        Span4Mux_h                   465              4248    426  FALL       1
I__1639/I                                                                        LocalMux                       0              4248    426  FALL       1
I__1639/O                                                                        LocalMux                     455              4703    426  FALL       1
I__1640/I                                                                        SRMux                          0              4703    426  FALL       1
I__1640/O                                                                        SRMux                        527              5230    426  FALL       1
u_usb_cdc.u_bulk_endp.u_ltx4_async_data_in_data_q_7_LC_18_18_7/sr                LogicCell40_SEQ_MODE_1010      0              5230    426  FALL       1

Capture Clock Path
pin name                                                            model name                          delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__1645/I                                                           GlobalMux                               0                 0  RISE       1
I__1645/O                                                           GlobalMux                             227               227  RISE       1
I__1651/I                                                           ClkMux                                  0               227  RISE       1
I__1651/O                                                           ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endp.u_ltx4_async_data_in_data_q_7_LC_18_18_7/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1


5.2::Critical Path Report for (clk_usb:R vs. clk_usb:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_1_LC_17_32_5/lcout
Path End         : u_usb_cdc.u_sie.data_q_2_LC_16_22_6/ce
Capture Clock    : u_usb_cdc.u_sie.data_q_2_LC_16_22_6/clk
Setup Constraint : 20830p
Path slack       : 9656p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3535
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             24365

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3535
+ Clock To Q                                796
+ Data Path Delay                         10378
---------------------------------------   ----- 
End-of-path arrival time (ps)             14709
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_17_15_3/lcout         LogicCell40_SEQ_MODE_1010      0                 0  RISE       2
I__1392/I                                            Odrv12                         0                 0  RISE       1
I__1392/O                                            Odrv12                       724               724  RISE       1
I__1394/I                                            Span12Mux_s5_v                 0               724  RISE       1
I__1394/O                                            Span12Mux_s5_v               351              1075  RISE       1
I__1395/I                                            LocalMux                       0              1075  RISE       1
I__1395/O                                            LocalMux                     486              1561  RISE       1
I__1396/I                                            IoInMux                        0              1561  RISE       1
I__1396/O                                            IoInMux                      382              1943  RISE       1
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER       ICE_GB                         0              1943  RISE       1
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT             ICE_GB                       910              2853  RISE     386
I__10069/I                                           gio2CtrlBuf                    0              2853  RISE       1
I__10069/O                                           gio2CtrlBuf                    0              2853  RISE       1
I__10070/I                                           GlobalMux                      0              2853  RISE       1
I__10070/O                                           GlobalMux                    227              3080  RISE       1
I__10166/I                                           ClkMux                         0              3080  RISE       1
I__10166/O                                           ClkMux                       455              3535  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_1_LC_17_32_5/clk  LogicCell40_SEQ_MODE_1010      0              3535  RISE       1

Data path
pin name                                                                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_1_LC_17_32_5/lcout                      LogicCell40_SEQ_MODE_1010    796              4331   9656  RISE       2
I__1614/I                                                                  LocalMux                       0              4331   9656  RISE       1
I__1614/O                                                                  LocalMux                     486              4817   9656  RISE       1
I__1615/I                                                                  InMux                          0              4817   9656  RISE       1
I__1615/O                                                                  InMux                        382              5199   9656  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_RNILRDG_1_LC_17_32_4/in1                LogicCell40_SEQ_MODE_0000      0              5199   9656  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_RNILRDG_1_LC_17_32_4/lcout              LogicCell40_SEQ_MODE_0000    589              5789   9656  RISE       1
I__1568/I                                                                  LocalMux                       0              5789   9656  RISE       1
I__1568/O                                                                  LocalMux                     486              6275   9656  RISE       1
I__1569/I                                                                  IoInMux                        0              6275   9656  RISE       1
I__1569/O                                                                  IoInMux                      382              6657   9656  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_RNILRDG_0_1/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              6657   9656  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_RNILRDG_0_1/GLOBALBUFFEROUTPUT          ICE_GB                       910              7567   9656  RISE      37
I__4461/I                                                                  gio2CtrlBuf                    0              7567   9656  RISE       1
I__4461/O                                                                  gio2CtrlBuf                    0              7567   9656  RISE       1
I__4462/I                                                                  GlobalMux                      0              7567   9656  RISE       1
I__4462/O                                                                  GlobalMux                    227              7794   9656  RISE       1
I__4463/I                                                                  Glb2LocalMux                   0              7794   9656  RISE       1
I__4463/O                                                                  Glb2LocalMux                 662              8456   9656  RISE       1
I__4478/I                                                                  LocalMux                       0              8456   9656  RISE       1
I__4478/O                                                                  LocalMux                     486              8941   9656  RISE       1
I__4484/I                                                                  InMux                          0              8941   9656  RISE       1
I__4484/O                                                                  InMux                        382              9324   9656  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNI6VSI4_3_LC_11_29_5/in3              LogicCell40_SEQ_MODE_0000      0              9324   9656  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNI6VSI4_3_LC_11_29_5/lcout            LogicCell40_SEQ_MODE_0000    465              9789   9656  RISE       1
I__1233/I                                                                  Odrv12                         0              9789   9656  RISE       1
I__1233/O                                                                  Odrv12                       724             10513   9656  RISE       1
I__1234/I                                                                  Span12Mux_v                    0             10513   9656  RISE       1
I__1234/O                                                                  Span12Mux_v                  724             11236   9656  RISE       1
I__1235/I                                                                  Span12Mux_s9_h                 0             11236   9656  RISE       1
I__1235/O                                                                  Span12Mux_s9_h               579             11815   9656  RISE       1
I__1236/I                                                                  LocalMux                       0             11815   9656  RISE       1
I__1236/O                                                                  LocalMux                     486             12301   9656  RISE       1
I__1237/I                                                                  IoInMux                        0             12301   9656  RISE       1
I__1237/O                                                                  IoInMux                      382             12683   9656  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNI6VSI4_1_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             12683   9656  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNI6VSI4_1_3/GLOBALBUFFEROUTPUT        ICE_GB                       910             13593   9656  RISE      56
I__10037/I                                                                 gio2CtrlBuf                    0             13593   9656  RISE       1
I__10037/O                                                                 gio2CtrlBuf                    0             13593   9656  RISE       1
I__10038/I                                                                 GlobalMux                      0             13593   9656  RISE       1
I__10038/O                                                                 GlobalMux                    227             13820   9656  RISE       1
I__10039/I                                                                 CEMux                          0             13820   9656  RISE       1
I__10039/O                                                                 CEMux                        889             14709   9656  RISE       1
u_usb_cdc.u_sie.data_q_2_LC_16_22_6/ce                                     LogicCell40_SEQ_MODE_1010      0             14709   9656  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_17_15_3/lcout    LogicCell40_SEQ_MODE_1010      0                 0  RISE       2
I__1392/I                                       Odrv12                         0                 0  RISE       1
I__1392/O                                       Odrv12                       724               724  RISE       1
I__1394/I                                       Span12Mux_s5_v                 0               724  RISE       1
I__1394/O                                       Span12Mux_s5_v               351              1075  RISE       1
I__1395/I                                       LocalMux                       0              1075  RISE       1
I__1395/O                                       LocalMux                     486              1561  RISE       1
I__1396/I                                       IoInMux                        0              1561  RISE       1
I__1396/O                                       IoInMux                      382              1943  RISE       1
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              1943  RISE       1
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT        ICE_GB                       910              2853  RISE     386
I__10069/I                                      gio2CtrlBuf                    0              2853  RISE       1
I__10069/O                                      gio2CtrlBuf                    0              2853  RISE       1
I__10070/I                                      GlobalMux                      0              2853  RISE       1
I__10070/O                                      GlobalMux                    227              3080  RISE       1
I__10097/I                                      ClkMux                         0              3080  RISE       1
I__10097/O                                      ClkMux                       455              3535  RISE       1
u_usb_cdc.u_sie.data_q_2_LC_16_22_6/clk         LogicCell40_SEQ_MODE_1010      0              3535  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: usb_n:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_n:in
Clock Port        : u_prescaler.prescaler_cnt_1_LC_17_15_3/lcout
Clock Reference   : clk_usb:R
Setup Time        : 812


Data Path Delay                3944
+ Setup Time                    403
- Capture Clock Path Delay    -3535
---------------------------- ------
Setup to Clock                  812

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_n:in                                        loopback                   0      0                  RISE  1       
u_usb_n_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  RISE  1       
u_usb_n_iopad/DOUT                              IO_PAD                     760    760                RISE  1       
u_usb_n_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      760                RISE  1       
u_usb_n_preio/DIN0                              PRE_IO_PIN_TYPE_101001     910    1670               RISE  1       
I__1283/I                                       Odrv4                      0      1670               RISE  1       
I__1283/O                                       Odrv4                      517    2186               RISE  1       
I__1284/I                                       Span4Mux_h                 0      2186               RISE  1       
I__1284/O                                       Span4Mux_h                 444    2631               RISE  1       
I__1285/I                                       Span4Mux_h                 0      2631               RISE  1       
I__1285/O                                       Span4Mux_h                 444    3075               RISE  1       
I__1286/I                                       LocalMux                   0      3075               RISE  1       
I__1286/O                                       LocalMux                   486    3561               RISE  1       
I__1287/I                                       InMux                      0      3561               RISE  1       
I__1287/O                                       InMux                      382    3944               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_14_32_6/in3  LogicCell40_SEQ_MODE_1010  0      3944               RISE  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_1_LC_17_15_3/lcout    LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__1392/I                                       Odrv12                     0      0                  RISE  1       
I__1392/O                                       Odrv12                     724    724                RISE  1       
I__1394/I                                       Span12Mux_s5_v             0      724                RISE  1       
I__1394/O                                       Span12Mux_s5_v             351    1075               RISE  1       
I__1395/I                                       LocalMux                   0      1075               RISE  1       
I__1395/O                                       LocalMux                   486    1561               RISE  1       
I__1396/I                                       IoInMux                    0      1561               RISE  1       
I__1396/O                                       IoInMux                    382    1943               RISE  1       
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      1943               RISE  1       
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT        ICE_GB                     910    2853               RISE  386     
I__10069/I                                      gio2CtrlBuf                0      2853               RISE  1       
I__10069/O                                      gio2CtrlBuf                0      2853               RISE  1       
I__10070/I                                      GlobalMux                  0      2853               RISE  1       
I__10070/O                                      GlobalMux                  227    3080               RISE  1       
I__10194/I                                      ClkMux                     0      3080               RISE  1       
I__10194/O                                      ClkMux                     455    3535               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_14_32_6/clk  LogicCell40_SEQ_MODE_1010  0      3535               RISE  1       

6.1.2::Path details for port: usb_p:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_p:in
Clock Port        : u_prescaler.prescaler_cnt_1_LC_17_15_3/lcout
Clock Reference   : clk_usb:R
Setup Time        : 1080


Data Path Delay                3923
+ Setup Time                    693
- Capture Clock Path Delay    -3535
---------------------------- ------
Setup to Clock                 1080

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_p:in                                        loopback                   0      0                  RISE  1       
u_usb_p_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  RISE  1       
u_usb_p_iopad/DOUT                              IO_PAD                     760    760                RISE  1       
u_usb_p_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      760                RISE  1       
u_usb_p_preio/DIN0                              PRE_IO_PIN_TYPE_101001     910    1670               RISE  1       
I__1312/I                                       Odrv4                      0      1670               RISE  1       
I__1312/O                                       Odrv4                      517    2186               RISE  1       
I__1313/I                                       IoSpan4Mux                 0      2186               RISE  1       
I__1313/O                                       IoSpan4Mux                 424    2610               RISE  1       
I__1314/I                                       Span4Mux_h                 0      2610               RISE  1       
I__1314/O                                       Span4Mux_h                 444    3055               RISE  1       
I__1315/I                                       LocalMux                   0      3055               RISE  1       
I__1315/O                                       LocalMux                   486    3541               RISE  1       
I__1316/I                                       InMux                      0      3541               RISE  1       
I__1316/O                                       InMux                      382    3923               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_15_31_3/in0  LogicCell40_SEQ_MODE_1010  0      3923               RISE  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_1_LC_17_15_3/lcout    LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__1392/I                                       Odrv12                     0      0                  RISE  1       
I__1392/O                                       Odrv12                     724    724                RISE  1       
I__1394/I                                       Span12Mux_s5_v             0      724                RISE  1       
I__1394/O                                       Span12Mux_s5_v             351    1075               RISE  1       
I__1395/I                                       LocalMux                   0      1075               RISE  1       
I__1395/O                                       LocalMux                   486    1561               RISE  1       
I__1396/I                                       IoInMux                    0      1561               RISE  1       
I__1396/O                                       IoInMux                    382    1943               RISE  1       
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      1943               RISE  1       
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT        ICE_GB                     910    2853               RISE  386     
I__10069/I                                      gio2CtrlBuf                0      2853               RISE  1       
I__10069/O                                      gio2CtrlBuf                0      2853               RISE  1       
I__10070/I                                      GlobalMux                  0      2853               RISE  1       
I__10070/O                                      GlobalMux                  227    3080               RISE  1       
I__10175/I                                      ClkMux                     0      3080               RISE  1       
I__10175/O                                      ClkMux                     455    3535               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_15_31_3/clk  LogicCell40_SEQ_MODE_1010  0      3535               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: usb_n:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_n:out
Clock Port         : u_prescaler.prescaler_cnt_1_LC_17_15_3/lcout
Clock Reference    : clk_usb:R
Clock to Out Delay : 14386


Launch Clock Path Delay        3535
+ Clock To Q Delay              796
+ Data Path Delay             10055
---------------------------- ------
Clock To Out Delay            14386

Launch Clock Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_1_LC_17_15_3/lcout         LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__1392/I                                            Odrv12                     0      0                  RISE  1       
I__1392/O                                            Odrv12                     724    724                RISE  1       
I__1394/I                                            Span12Mux_s5_v             0      724                RISE  1       
I__1394/O                                            Span12Mux_s5_v             351    1075               RISE  1       
I__1395/I                                            LocalMux                   0      1075               RISE  1       
I__1395/O                                            LocalMux                   486    1561               RISE  1       
I__1396/I                                            IoInMux                    0      1561               RISE  1       
I__1396/O                                            IoInMux                    382    1943               RISE  1       
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER       ICE_GB                     0      1943               RISE  1       
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT             ICE_GB                     910    2853               RISE  386     
I__10069/I                                           gio2CtrlBuf                0      2853               RISE  1       
I__10069/O                                           gio2CtrlBuf                0      2853               RISE  1       
I__10070/I                                           GlobalMux                  0      2853               RISE  1       
I__10070/O                                           GlobalMux                  227    3080               RISE  1       
I__10160/I                                           ClkMux                     0      3080               RISE  1       
I__10160/O                                           ClkMux                     455    3535               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.data_qZ0Z_0_LC_19_29_0/clk  LogicCell40_SEQ_MODE_1010  0      3535               RISE  1       

Data Path
pin name                                                    model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.data_qZ0Z_0_LC_19_29_0/lcout       LogicCell40_SEQ_MODE_1010  796    4331               RISE  4       
I__2364/I                                                   Odrv4                      0      4331               RISE  1       
I__2364/O                                                   Odrv4                      517    4848               RISE  1       
I__2366/I                                                   Span4Mux_h                 0      4848               RISE  1       
I__2366/O                                                   Span4Mux_h                 444    5293               RISE  1       
I__2368/I                                                   LocalMux                   0      5293               RISE  1       
I__2368/O                                                   LocalMux                   486    5778               RISE  1       
I__2370/I                                                   InMux                      0      5778               RISE  1       
I__2370/O                                                   InMux                      382    6161               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNI6LMR_0_LC_13_29_3/in1    LogicCell40_SEQ_MODE_0000  0      6161               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNI6LMR_0_LC_13_29_3/lcout  LogicCell40_SEQ_MODE_0000  589    6750               RISE  1       
I__1259/I                                                   Odrv4                      0      6750               RISE  1       
I__1259/O                                                   Odrv4                      517    7267               RISE  1       
I__1260/I                                                   Span4Mux_s3_v              0      7267               RISE  1       
I__1260/O                                                   Span4Mux_s3_v              465    7732               RISE  1       
I__1261/I                                                   LocalMux                   0      7732               RISE  1       
I__1261/O                                                   LocalMux                   486    8218               RISE  1       
I__1262/I                                                   IoInMux                    0      8218               RISE  1       
I__1262/O                                                   IoInMux                    382    8600               RISE  1       
u_usb_n_preio/DOUT0                                         PRE_IO_PIN_TYPE_101001     0      8600               RISE  1       
u_usb_n_preio/PADOUT                                        PRE_IO_PIN_TYPE_101001     3297   11898              FALL  1       
u_usb_n_iopad/DIN                                           IO_PAD                     0      11898              FALL  1       
u_usb_n_iopad/PACKAGEPIN:out                                IO_PAD                     2488   14386              FALL  1       
usb_n:out                                                   loopback                   0      14386              FALL  1       

6.2.2::Path details for port: usb_p:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_p:out
Clock Port         : u_prescaler.prescaler_cnt_1_LC_17_15_3/lcout
Clock Reference    : clk_usb:R
Clock to Out Delay : 14665


Launch Clock Path Delay        3535
+ Clock To Q Delay              796
+ Data Path Delay             10334
---------------------------- ------
Clock To Out Delay            14665

Launch Clock Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_1_LC_17_15_3/lcout         LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__1392/I                                            Odrv12                     0      0                  RISE  1       
I__1392/O                                            Odrv12                     724    724                RISE  1       
I__1394/I                                            Span12Mux_s5_v             0      724                RISE  1       
I__1394/O                                            Span12Mux_s5_v             351    1075               RISE  1       
I__1395/I                                            LocalMux                   0      1075               RISE  1       
I__1395/O                                            LocalMux                   486    1561               RISE  1       
I__1396/I                                            IoInMux                    0      1561               RISE  1       
I__1396/O                                            IoInMux                    382    1943               RISE  1       
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER       ICE_GB                     0      1943               RISE  1       
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT             ICE_GB                     910    2853               RISE  386     
I__10069/I                                           gio2CtrlBuf                0      2853               RISE  1       
I__10069/O                                           gio2CtrlBuf                0      2853               RISE  1       
I__10070/I                                           GlobalMux                  0      2853               RISE  1       
I__10070/O                                           GlobalMux                  227    3080               RISE  1       
I__10160/I                                           ClkMux                     0      3080               RISE  1       
I__10160/O                                           ClkMux                     455    3535               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.data_qZ0Z_0_LC_19_29_0/clk  LogicCell40_SEQ_MODE_1010  0      3535               RISE  1       

Data Path
pin name                                                  model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.data_qZ0Z_0_LC_19_29_0/lcout     LogicCell40_SEQ_MODE_1010  796    4331               RISE  4       
I__2364/I                                                 Odrv4                      0      4331               RISE  1       
I__2364/O                                                 Odrv4                      517    4848               RISE  1       
I__2366/I                                                 Span4Mux_h                 0      4848               RISE  1       
I__2366/O                                                 Span4Mux_h                 444    5293               RISE  1       
I__2368/I                                                 LocalMux                   0      5293               RISE  1       
I__2368/O                                                 LocalMux                   486    5778               RISE  1       
I__2371/I                                                 InMux                      0      5778               RISE  1       
I__2371/O                                                 InMux                      382    6161               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNI6LMR_LC_13_29_7/in1    LogicCell40_SEQ_MODE_0000  0      6161               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNI6LMR_LC_13_29_7/lcout  LogicCell40_SEQ_MODE_0000  589    6750               RISE  1       
I__1239/I                                                 Odrv4                      0      6750               RISE  1       
I__1239/O                                                 Odrv4                      517    7267               RISE  1       
I__1240/I                                                 Span4Mux_h                 0      7267               RISE  1       
I__1240/O                                                 Span4Mux_h                 444    7711               RISE  1       
I__1241/I                                                 Span4Mux_s0_v              0      7711               RISE  1       
I__1241/O                                                 Span4Mux_s0_v              300    8011               RISE  1       
I__1242/I                                                 LocalMux                   0      8011               RISE  1       
I__1242/O                                                 LocalMux                   486    8497               RISE  1       
I__1243/I                                                 IoInMux                    0      8497               RISE  1       
I__1243/O                                                 IoInMux                    382    8879               RISE  1       
u_usb_p_preio/DOUT0                                       PRE_IO_PIN_TYPE_101001     0      8879               RISE  1       
u_usb_p_preio/PADOUT                                      PRE_IO_PIN_TYPE_101001     3297   12177              FALL  1       
u_usb_p_iopad/DIN                                         IO_PAD                     0      12177              FALL  1       
u_usb_p_iopad/PACKAGEPIN:out                              IO_PAD                     2488   14665              FALL  1       
usb_p:out                                                 loopback                   0      14665              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: usb_n:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_n:in
Clock Port        : u_prescaler.prescaler_cnt_1_LC_17_15_3/lcout
Clock Reference   : clk_usb:R
Hold Time         : 139


Capture Clock Path Delay       3535
+ Hold  Time                      0
- Data Path Delay             -3396
---------------------------- ------
Hold Time                       139

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_n:in                                        loopback                   0      0                  FALL  1       
u_usb_n_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  FALL  1       
u_usb_n_iopad/DOUT                              IO_PAD                     460    460                FALL  1       
u_usb_n_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_n_preio/DIN0                              PRE_IO_PIN_TYPE_101001     682    1142               FALL  1       
I__1283/I                                       Odrv4                      0      1142               FALL  1       
I__1283/O                                       Odrv4                      548    1690               FALL  1       
I__1284/I                                       Span4Mux_h                 0      1690               FALL  1       
I__1284/O                                       Span4Mux_h                 465    2155               FALL  1       
I__1285/I                                       Span4Mux_h                 0      2155               FALL  1       
I__1285/O                                       Span4Mux_h                 465    2620               FALL  1       
I__1286/I                                       LocalMux                   0      2620               FALL  1       
I__1286/O                                       LocalMux                   455    3075               FALL  1       
I__1287/I                                       InMux                      0      3075               FALL  1       
I__1287/O                                       InMux                      320    3396               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_14_32_6/in3  LogicCell40_SEQ_MODE_1010  0      3396               FALL  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_1_LC_17_15_3/lcout    LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__1392/I                                       Odrv12                     0      0                  RISE  1       
I__1392/O                                       Odrv12                     724    724                RISE  1       
I__1394/I                                       Span12Mux_s5_v             0      724                RISE  1       
I__1394/O                                       Span12Mux_s5_v             351    1075               RISE  1       
I__1395/I                                       LocalMux                   0      1075               RISE  1       
I__1395/O                                       LocalMux                   486    1561               RISE  1       
I__1396/I                                       IoInMux                    0      1561               RISE  1       
I__1396/O                                       IoInMux                    382    1943               RISE  1       
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      1943               RISE  1       
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT        ICE_GB                     910    2853               RISE  386     
I__10069/I                                      gio2CtrlBuf                0      2853               RISE  1       
I__10069/O                                      gio2CtrlBuf                0      2853               RISE  1       
I__10070/I                                      GlobalMux                  0      2853               RISE  1       
I__10070/O                                      GlobalMux                  227    3080               RISE  1       
I__10194/I                                      ClkMux                     0      3080               RISE  1       
I__10194/O                                      ClkMux                     455    3535               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_14_32_6/clk  LogicCell40_SEQ_MODE_1010  0      3535               RISE  1       

6.4.2::Path details for port: usb_p:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_p:in
Clock Port        : u_prescaler.prescaler_cnt_1_LC_17_15_3/lcout
Clock Reference   : clk_usb:R
Hold Time         : 129


Capture Clock Path Delay       3535
+ Hold  Time                      0
- Data Path Delay             -3406
---------------------------- ------
Hold Time                       129

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_p:in                                        loopback                   0      0                  FALL  1       
u_usb_p_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  FALL  1       
u_usb_p_iopad/DOUT                              IO_PAD                     460    460                FALL  1       
u_usb_p_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_p_preio/DIN0                              PRE_IO_PIN_TYPE_101001     682    1142               FALL  1       
I__1312/I                                       Odrv4                      0      1142               FALL  1       
I__1312/O                                       Odrv4                      548    1690               FALL  1       
I__1313/I                                       IoSpan4Mux                 0      1690               FALL  1       
I__1313/O                                       IoSpan4Mux                 475    2166               FALL  1       
I__1314/I                                       Span4Mux_h                 0      2166               FALL  1       
I__1314/O                                       Span4Mux_h                 465    2631               FALL  1       
I__1315/I                                       LocalMux                   0      2631               FALL  1       
I__1315/O                                       LocalMux                   455    3086               FALL  1       
I__1316/I                                       InMux                      0      3086               FALL  1       
I__1316/O                                       InMux                      320    3406               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_15_31_3/in0  LogicCell40_SEQ_MODE_1010  0      3406               FALL  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_1_LC_17_15_3/lcout    LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__1392/I                                       Odrv12                     0      0                  RISE  1       
I__1392/O                                       Odrv12                     724    724                RISE  1       
I__1394/I                                       Span12Mux_s5_v             0      724                RISE  1       
I__1394/O                                       Span12Mux_s5_v             351    1075               RISE  1       
I__1395/I                                       LocalMux                   0      1075               RISE  1       
I__1395/O                                       LocalMux                   486    1561               RISE  1       
I__1396/I                                       IoInMux                    0      1561               RISE  1       
I__1396/O                                       IoInMux                    382    1943               RISE  1       
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      1943               RISE  1       
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT        ICE_GB                     910    2853               RISE  386     
I__10069/I                                      gio2CtrlBuf                0      2853               RISE  1       
I__10069/O                                      gio2CtrlBuf                0      2853               RISE  1       
I__10070/I                                      GlobalMux                  0      2853               RISE  1       
I__10070/O                                      GlobalMux                  227    3080               RISE  1       
I__10175/I                                      ClkMux                     0      3080               RISE  1       
I__10175/O                                      ClkMux                     455    3535               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_15_31_3/clk  LogicCell40_SEQ_MODE_1010  0      3535               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: usb_n:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_n:out
Clock Port         : u_prescaler.prescaler_cnt_1_LC_17_15_3/lcout
Clock Reference    : clk_usb:R
Clock to Out Delay : 12620


Launch Clock Path Delay        3535
+ Clock To Q Delay              796
+ Data Path Delay              8289
---------------------------- ------
Clock To Out Delay            12620

Launch Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_1_LC_17_15_3/lcout    LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__1392/I                                       Odrv12                     0      0                  RISE  1       
I__1392/O                                       Odrv12                     724    724                RISE  1       
I__1394/I                                       Span12Mux_s5_v             0      724                RISE  1       
I__1394/O                                       Span12Mux_s5_v             351    1075               RISE  1       
I__1395/I                                       LocalMux                   0      1075               RISE  1       
I__1395/O                                       LocalMux                   486    1561               RISE  1       
I__1396/I                                       IoInMux                    0      1561               RISE  1       
I__1396/O                                       IoInMux                    382    1943               RISE  1       
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      1943               RISE  1       
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT        ICE_GB                     910    2853               RISE  386     
I__10069/I                                      gio2CtrlBuf                0      2853               RISE  1       
I__10069/O                                      gio2CtrlBuf                0      2853               RISE  1       
I__10070/I                                      GlobalMux                  0      2853               RISE  1       
I__10070/O                                      GlobalMux                  227    3080               RISE  1       
I__10174/I                                      ClkMux                     0      3080               RISE  1       
I__10174/O                                      ClkMux                     455    3535               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_LC_13_29_2/clk  LogicCell40_SEQ_MODE_1011  0      3535               RISE  1       

Data Path
pin name                                                    model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_LC_13_29_2/lcout            LogicCell40_SEQ_MODE_1011  796    4331               FALL  3       
I__1245/I                                                   LocalMux                   0      4331               FALL  1       
I__1245/O                                                   LocalMux                   455    4786               FALL  1       
I__1247/I                                                   InMux                      0      4786               FALL  1       
I__1247/O                                                   InMux                      320    5106               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNI6LMR_0_LC_13_29_3/in3    LogicCell40_SEQ_MODE_0000  0      5106               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNI6LMR_0_LC_13_29_3/lcout  LogicCell40_SEQ_MODE_0000  424    5530               FALL  1       
I__1259/I                                                   Odrv4                      0      5530               FALL  1       
I__1259/O                                                   Odrv4                      548    6078               FALL  1       
I__1260/I                                                   Span4Mux_s3_v              0      6078               FALL  1       
I__1260/O                                                   Span4Mux_s3_v              496    6574               FALL  1       
I__1261/I                                                   LocalMux                   0      6574               FALL  1       
I__1261/O                                                   LocalMux                   455    7029               FALL  1       
I__1262/I                                                   IoInMux                    0      7029               FALL  1       
I__1262/O                                                   IoInMux                    320    7350               FALL  1       
u_usb_n_preio/DOUT0                                         PRE_IO_PIN_TYPE_101001     0      7350               FALL  1       
u_usb_n_preio/PADOUT                                        PRE_IO_PIN_TYPE_101001     2956   10306              RISE  1       
u_usb_n_iopad/DIN                                           IO_PAD                     0      10306              RISE  1       
u_usb_n_iopad/PACKAGEPIN:out                                IO_PAD                     2314   12620              RISE  1       
usb_n:out                                                   loopback                   0      12620              RISE  1       

6.5.2::Path details for port: usb_p:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_p:out
Clock Port         : u_prescaler.prescaler_cnt_1_LC_17_15_3/lcout
Clock Reference    : clk_usb:R
Clock to Out Delay : 12868


Launch Clock Path Delay        3535
+ Clock To Q Delay              796
+ Data Path Delay              8537
---------------------------- ------
Clock To Out Delay            12868

Launch Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_1_LC_17_15_3/lcout    LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__1392/I                                       Odrv12                     0      0                  RISE  1       
I__1392/O                                       Odrv12                     724    724                RISE  1       
I__1394/I                                       Span12Mux_s5_v             0      724                RISE  1       
I__1394/O                                       Span12Mux_s5_v             351    1075               RISE  1       
I__1395/I                                       LocalMux                   0      1075               RISE  1       
I__1395/O                                       LocalMux                   486    1561               RISE  1       
I__1396/I                                       IoInMux                    0      1561               RISE  1       
I__1396/O                                       IoInMux                    382    1943               RISE  1       
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      1943               RISE  1       
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT        ICE_GB                     910    2853               RISE  386     
I__10069/I                                      gio2CtrlBuf                0      2853               RISE  1       
I__10069/O                                      gio2CtrlBuf                0      2853               RISE  1       
I__10070/I                                      GlobalMux                  0      2853               RISE  1       
I__10070/O                                      GlobalMux                  227    3080               RISE  1       
I__10174/I                                      ClkMux                     0      3080               RISE  1       
I__10174/O                                      ClkMux                     455    3535               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_LC_13_29_2/clk  LogicCell40_SEQ_MODE_1011  0      3535               RISE  1       

Data Path
pin name                                                  model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_LC_13_29_2/lcout          LogicCell40_SEQ_MODE_1011  796    4331               FALL  3       
I__1245/I                                                 LocalMux                   0      4331               FALL  1       
I__1245/O                                                 LocalMux                   455    4786               FALL  1       
I__1248/I                                                 InMux                      0      4786               FALL  1       
I__1248/O                                                 InMux                      320    5106               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNI6LMR_LC_13_29_7/in3    LogicCell40_SEQ_MODE_0000  0      5106               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNI6LMR_LC_13_29_7/lcout  LogicCell40_SEQ_MODE_0000  424    5530               FALL  1       
I__1239/I                                                 Odrv4                      0      5530               FALL  1       
I__1239/O                                                 Odrv4                      548    6078               FALL  1       
I__1240/I                                                 Span4Mux_h                 0      6078               FALL  1       
I__1240/O                                                 Span4Mux_h                 465    6543               FALL  1       
I__1241/I                                                 Span4Mux_s0_v              0      6543               FALL  1       
I__1241/O                                                 Span4Mux_s0_v              279    6822               FALL  1       
I__1242/I                                                 LocalMux                   0      6822               FALL  1       
I__1242/O                                                 LocalMux                   455    7277               FALL  1       
I__1243/I                                                 IoInMux                    0      7277               FALL  1       
I__1243/O                                                 IoInMux                    320    7598               FALL  1       
u_usb_p_preio/DOUT0                                       PRE_IO_PIN_TYPE_101001     0      7598               FALL  1       
u_usb_p_preio/PADOUT                                      PRE_IO_PIN_TYPE_101001     2956   10554              RISE  1       
u_usb_p_iopad/DIN                                         IO_PAD                     0      10554              RISE  1       
u_usb_p_iopad/PACKAGEPIN:out                              IO_PAD                     2314   12868              RISE  1       
usb_p:out                                                 loopback                   0      12868              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

