Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Feb  6 12:18:57 2023
| Host         : ensipc408 running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_timing -file auto_timing.rpt
| Design       : auto
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             6.246ns  (required time - arrival time)
  Source:                 compo_reggene/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            compo_reggene/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.603ns  (logic 0.779ns (48.596%)  route 0.824ns (51.404%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.138ns = ( 10.138 - 8.000 ) 
    Source Clock Delay      (SCD):    2.467ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.982     0.982 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.782    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.101     1.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, unplaced)         0.584     2.467    compo_reggene/clk_IBUF_BUFG
                         FDRE                                         r  compo_reggene/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     2.923 r  compo_reggene/q_reg[0]/Q
                         net (fo=3, unplaced)         0.824     3.747    compo_reggene/Etat_courant[0]
                         LUT5 (Prop_lut5_I0_O)        0.323     4.070 r  compo_reggene/q[1]_i_1/O
                         net (fo=1, unplaced)         0.000     4.070    compo_reggene/q[1]_i_1_n_0
                         FDRE                                         r  compo_reggene/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
                                                      0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
                         IBUF (Prop_ibuf_I_O)         0.849     8.849 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     9.608    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     9.699 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, unplaced)         0.439    10.138    compo_reggene/clk_IBUF_BUFG
                         FDRE                                         r  compo_reggene/q_reg[1]/C
                         clock pessimism              0.184    10.322    
                         clock uncertainty           -0.035    10.287    
                         FDRE (Setup_fdre_C_D)        0.029    10.316    compo_reggene/q_reg[1]
  -------------------------------------------------------------------
                         required time                         10.316    
                         arrival time                          -4.070    
  -------------------------------------------------------------------
                         slack                                  6.246    




