{"vcs1":{"timestamp_begin":1694993995.337772251, "rt":0.55, "ut":0.28, "st":0.21}}
{"vcselab":{"timestamp_begin":1694993995.948856465, "rt":0.58, "ut":0.43, "st":0.09}}
{"link":{"timestamp_begin":1694993996.562523481, "rt":0.53, "ut":0.24, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1694993994.833050598}
{"VCS_COMP_START_TIME": 1694993994.833050598}
{"VCS_COMP_END_TIME": 1694993997.876976680}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R hw2prob1.sv"}
{"vcs1": {"peak_mem": 336244}}
{"stitch_vcselab": {"peak_mem": 222564}}
