# Design: Design CRC already active.
# 
# DESIGN: Default Design Language: VHDL
# DESIGN: Default BDE Language: VHDL
# DESIGN: Flow Manager: Not Defined
acom -reorder -O3 -work CRC -2002  $dsn/src/MAIN.vhd
# Compile with File Reorder...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\My_Designs\Lab3\CRC\src\MAIN.vhd
# Compile Entity "CRC"
# Compile Architecture "BEH" of Entity "CRC"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# File: d:\My_Designs\Lab3\CRC\src\MAIN.vhd
# Error: COMP96_0016: MAIN.vhd : (1, 1): Design unit declaration expected.
# Compile Entity "CRC"
# Error: COMP96_0078: MAIN.vhd : (2, 5): Unknown identifier "ieee".
# Error: COMP96_0078: MAIN.vhd : (7, 8): Unknown identifier "std_logic".
# Error: COMP96_0064: MAIN.vhd : (7, 8): Unknown type.
# Error: COMP96_0078: MAIN.vhd : (8, 13): Unknown identifier "std_logic".
# Error: COMP96_0064: MAIN.vhd : (8, 13): Unknown type.
# Error: COMP96_0015: MAIN.vhd : (33, 13): ';' expected.
# Error: COMP96_0019: MAIN.vhd : (36, 8): Keyword 'end' expected.
# Compile failure 8 Errors 0 Warnings  Analysis time :  2.0 [s]
acom -reorder -O3 -work CRC -2002  $dsn/src/MAIN.vhd
# Compile with File Reorder...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\My_Designs\Lab3\CRC\src\MAIN.vhd
# Compile Entity "CRC"
# Compile Architecture "BEH" of Entity "CRC"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# File: d:\My_Designs\Lab3\CRC\src\MAIN.vhd
# Error: COMP96_0016: MAIN.vhd : (1, 1): Design unit declaration expected.
# Compile Entity "CRC"
# Error: COMP96_0078: MAIN.vhd : (2, 5): Unknown identifier "ieee".
# Error: COMP96_0078: MAIN.vhd : (8, 8): Unknown identifier "std_logic".
# Error: COMP96_0064: MAIN.vhd : (8, 8): Unknown type.
# Error: COMP96_0078: MAIN.vhd : (9, 13): Unknown identifier "std_logic".
# Error: COMP96_0064: MAIN.vhd : (9, 13): Unknown type.
# Error: COMP96_0015: MAIN.vhd : (34, 13): ';' expected.
# Error: COMP96_0019: MAIN.vhd : (37, 8): Keyword 'end' expected.
# Compile failure 8 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -reorder -O3 -work CRC -2002  $dsn/src/MAIN.vhd
# Compile with File Reorder...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\My_Designs\Lab3\CRC\src\MAIN.vhd
# Compile Entity "CRC"
# Compile Architecture "BEH" of Entity "CRC"
# Error: COMP96_0015: MAIN.vhd : (34, 13): ';' expected.
# Error: COMP96_0019: MAIN.vhd : (37, 8): Keyword 'end' expected.
# Compile failure 2 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -work CRC -2002  $dsn/src/MAIN.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\My_Designs\Lab3\CRC\src\MAIN.vhd
# Compile Entity "CRC"
# Compile Architecture "BEH" of Entity "CRC"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
acom -O3 -work CRC -2002  $dsn/src/MAIN.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\My_Designs\Lab3\CRC\src\MAIN.vhd
# Compile Entity "CRC"
# Compile Architecture "BEH" of Entity "CRC"
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+CRC CRC BEH
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
acom -O3 -work CRC -2002  $dsn/src/MAIN.vhd $dsn/src/MAIN.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\My_Designs\Lab3\CRC\src\MAIN.vhd
# Compile Entity "CRC"
# Compile Architecture "BEH" of Entity "CRC"
# File: d:\My_Designs\Lab3\CRC\src\MAIN.vhd
# Compile Entity "CRC"
# Compile Architecture "BEH" of Entity "CRC"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6135 kB (elbread=1023 elab2=4957 kernel=154 sdf=0)
# KERNEL: ASDB file was created in location d:\My_Designs\Lab3\CRC\src\wave.asdb
#  11:10, 1 квітня 2019 р.
#  Simulation has been initialized
#  Selected Top-Level: CRC (BEH)
# File: d:\My_Designs\Lab3\CRC\src\MAIN.vhd
# Compile Entity "CRC"
# Compile Architecture "BEH" of Entity "CRC"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# 3 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/My_Designs/Lab3/CRC/src/wave.asdb'.
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
run 100 ns
# KERNEL: stopped at time: 400 ns
run 100 ns
# KERNEL: stopped at time: 500 ns
run 100 ns
# KERNEL: stopped at time: 600 ns
run 100 ns
# KERNEL: stopped at time: 700 ns
run 100 ns
# KERNEL: stopped at time: 800 ns
run 100 ns
# KERNEL: stopped at time: 900 ns
endsim
#  Simulation has been stopped
acom -O3 -work CRC -2002  $dsn/src/MAIN.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\My_Designs\Lab3\CRC\src\MAIN.vhd
# Compile Entity "CRC"
# Compile Architecture "BEH" of Entity "CRC"
# Error: COMP96_0617: MAIN.vhd : (25, 11): Assignment target incompatible with right side. Cannot convert 'BIT' to 'STD_ULOGIC'.
# Error: COMP96_0617: MAIN.vhd : (29, 13): Assignment target incompatible with right side. Cannot convert 'BIT' to 'STD_ULOGIC'.
# Compile failure 2 Errors 0 Warnings  Analysis time :  16.0 [ms]
# ULM: Warning: ULM_0021 Architecture `beh' of entity `CRC.crc' is not up-to-date. Please recompile file `d:\My_Designs\Lab3\CRC/src/MAIN.vhd'.
acom -O3 -work CRC -2002  $dsn/src/MAIN.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\My_Designs\Lab3\CRC\src\MAIN.vhd
# Compile Entity "CRC"
# Error: COMP96_0078: MAIN.vhd : (9, 13): Unknown identifier "unsigned".
# Error: COMP96_0064: MAIN.vhd : (9, 13): Unknown type.
# Compile Architecture "BEH" of Entity "CRC"
# Error: COMP96_0078: MAIN.vhd : (15, 13): Unknown identifier "unsigned".
# Error: COMP96_0064: MAIN.vhd : (15, 13): Unknown type.
# Error: COMP96_0289: MAIN.vhd : (23, 7): Prefix of index must be an array.
# Error: COMP96_0077: MAIN.vhd : (23, 7): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0289: MAIN.vhd : (25, 5): Prefix of index must be an array.
# Error: COMP96_0289: MAIN.vhd : (29, 7): Prefix of index must be an array.
# Compile failure 8 Errors 0 Warnings  Analysis time :  0.0 [ms]
# ULM: Warning: ULM_0021 Architecture `beh' of entity `CRC.crc' is not up-to-date. Please recompile file `d:\My_Designs\Lab3\CRC/src/MAIN.vhd'.
acom -O3 -work CRC -2002  $dsn/src/MAIN.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\My_Designs\Lab3\CRC\src\MAIN.vhd
# Compile Entity "CRC"
# Error: COMP96_0078: MAIN.vhd : (9, 13): Unknown identifier "unsigned".
# Error: COMP96_0064: MAIN.vhd : (9, 13): Unknown type.
# Compile Architecture "BEH" of Entity "CRC"
# Error: COMP96_0078: MAIN.vhd : (15, 13): Unknown identifier "unsigned".
# Error: COMP96_0064: MAIN.vhd : (15, 13): Unknown type.
# Error: COMP96_0289: MAIN.vhd : (23, 7): Prefix of index must be an array.
# Error: COMP96_0077: MAIN.vhd : (23, 7): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0289: MAIN.vhd : (25, 5): Prefix of index must be an array.
# Error: COMP96_0289: MAIN.vhd : (29, 7): Prefix of index must be an array.
# Compile failure 8 Errors 0 Warnings  Analysis time :  2.0 [s]
# ULM: Warning: ULM_0021 Architecture `beh' of entity `CRC.crc' is not up-to-date. Please recompile file `d:\My_Designs\Lab3\CRC/src/MAIN.vhd'.
acom -O3 -work CRC -2002  $dsn/src/MAIN.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\My_Designs\Lab3\CRC\src\MAIN.vhd
# Compile Entity "CRC"
# Error: COMP96_0078: MAIN.vhd : (9, 13): Unknown identifier "unsigned".
# Error: COMP96_0064: MAIN.vhd : (9, 13): Unknown type.
# Compile Architecture "BEH" of Entity "CRC"
# Error: COMP96_0078: MAIN.vhd : (15, 13): Unknown identifier "unsigned".
# Error: COMP96_0064: MAIN.vhd : (15, 13): Unknown type.
# Error: COMP96_0289: MAIN.vhd : (23, 7): Prefix of index must be an array.
# Error: COMP96_0077: MAIN.vhd : (23, 7): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0289: MAIN.vhd : (25, 5): Prefix of index must be an array.
# Error: COMP96_0289: MAIN.vhd : (29, 7): Prefix of index must be an array.
# Compile failure 8 Errors 0 Warnings  Analysis time :  0.0 [ms]
# ULM: Warning: ULM_0021 Architecture `beh' of entity `CRC.crc' is not up-to-date. Please recompile file `d:\My_Designs\Lab3\CRC/src/MAIN.vhd'.
open -vhdl {D:\My_Designs\Lab2\Gen\src\LFSR.vhd}
acom -O3 -work CRC -2002  $dsn/src/MAIN.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\My_Designs\Lab3\CRC\src\MAIN.vhd
# Compile Entity "CRC"
# Compile Architecture "BEH" of Entity "CRC"
# Error: COMP96_0617: MAIN.vhd : (25, 11): Assignment target incompatible with right side. Cannot convert 'UNSIGNED' to 'STD_ULOGIC'.
# Error: COMP96_0071: MAIN.vhd : (26, 15): Operator "xor" is not defined for such operands.
# Error: COMP96_0077: MAIN.vhd : (26, 9): Undefined type of expression. Expected type 'UNSIGNED'.
# Error: COMP96_0617: MAIN.vhd : (29, 13): Assignment target incompatible with right side. Cannot convert 'UNSIGNED' to 'STD_ULOGIC'.
# Compile failure 4 Errors 0 Warnings  Analysis time :  0.0 [ms]
# ULM: Warning: ULM_0021 Architecture `beh' of entity `CRC.crc' is not up-to-date. Please recompile file `d:\My_Designs\Lab3\CRC/src/MAIN.vhd'.
acom -O3 -work CRC -2002  $dsn/src/MAIN.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\My_Designs\Lab3\CRC\src\MAIN.vhd
# Compile Entity "CRC"
# Compile Architecture "BEH" of Entity "CRC"
# Error: COMP96_0071: MAIN.vhd : (22, 20): Operator "=" is not defined for such operands.
# Error: COMP96_0077: MAIN.vhd : (22, 6): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0617: MAIN.vhd : (25, 11): Assignment target incompatible with right side. Cannot convert 'UNSIGNED' to 'STD_ULOGIC'.
# Error: COMP96_0071: MAIN.vhd : (26, 15): Operator "xor" is not defined for such operands.
# Error: COMP96_0077: MAIN.vhd : (26, 9): Undefined type of expression. Expected type 'UNSIGNED'.
# Error: COMP96_0617: MAIN.vhd : (29, 13): Assignment target incompatible with right side. Cannot convert 'UNSIGNED' to 'STD_ULOGIC'.
# Compile failure 6 Errors 0 Warnings  Analysis time :  16.0 [ms]
# ULM: Warning: ULM_0021 Architecture `beh' of entity `CRC.crc' is not up-to-date. Please recompile file `d:\My_Designs\Lab3\CRC/src/MAIN.vhd'.
acom -O3 -work CRC -2002  $dsn/src/MAIN.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\My_Designs\Lab3\CRC\src\MAIN.vhd
# Compile Entity "CRC"
# Compile Architecture "BEH" of Entity "CRC"
# Error: COMP96_0617: MAIN.vhd : (25, 11): Assignment target incompatible with right side. Cannot convert 'UNSIGNED' to 'STD_ULOGIC'.
# Error: COMP96_0071: MAIN.vhd : (26, 15): Operator "xor" is not defined for such operands.
# Error: COMP96_0077: MAIN.vhd : (26, 9): Undefined type of expression. Expected type 'UNSIGNED'.
# Error: COMP96_0617: MAIN.vhd : (29, 13): Assignment target incompatible with right side. Cannot convert 'UNSIGNED' to 'STD_ULOGIC'.
# Compile failure 4 Errors 0 Warnings  Analysis time :  15.0 [ms]
# ULM: Warning: ULM_0021 Architecture `beh' of entity `CRC.crc' is not up-to-date. Please recompile file `d:\My_Designs\Lab3\CRC/src/MAIN.vhd'.
acom -O3 -work CRC -2002  $dsn/src/MAIN.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\My_Designs\Lab3\CRC\src\MAIN.vhd
# Compile Entity "CRC"
# Compile Architecture "BEH" of Entity "CRC"
# Error: COMP96_0049: MAIN.vhd : (26, 15): Syntax error in expression.
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.0 [ms]
# ULM: Warning: ULM_0021 Architecture `beh' of entity `CRC.crc' is not up-to-date. Please recompile file `d:\My_Designs\Lab3\CRC/src/MAIN.vhd'.
acom -O3 -work CRC -2002  $dsn/src/MAIN.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\My_Designs\Lab3\CRC\src\MAIN.vhd
# Compile Entity "CRC"
# Compile Architecture "BEH" of Entity "CRC"
# Error: COMP96_0617: MAIN.vhd : (25, 11): Assignment target incompatible with right side. Cannot convert 'UNSIGNED' to 'STD_ULOGIC'.
# Error: COMP96_0071: MAIN.vhd : (26, 15): Operator "xor" is not defined for such operands.
# Error: COMP96_0077: MAIN.vhd : (26, 9): Undefined type of expression. Expected type 'UNSIGNED'.
# Error: COMP96_0617: MAIN.vhd : (29, 13): Assignment target incompatible with right side. Cannot convert 'UNSIGNED' to 'STD_ULOGIC'.
# Compile failure 4 Errors 0 Warnings  Analysis time :  15.0 [ms]
# ULM: Warning: ULM_0021 Architecture `beh' of entity `CRC.crc' is not up-to-date. Please recompile file `d:\My_Designs\Lab3\CRC/src/MAIN.vhd'.
acom -O3 -work CRC -2002  $dsn/src/MAIN.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\My_Designs\Lab3\CRC\src\MAIN.vhd
# Compile Entity "CRC"
# Compile Architecture "BEH" of Entity "CRC"
# Compile success 0 Errors 0 Warnings  Analysis time :  2.0 [s]
asim -O5 +access +r +m+CRC CRC BEH
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6136 kB (elbread=1023 elab2=4957 kernel=154 sdf=0)
# KERNEL: ASDB file was created in location d:\My_Designs\Lab3\CRC\src\wave.asdb
#  11:18, 1 квітня 2019 р.
#  Simulation has been initialized
#  Selected Top-Level: CRC (BEH)
# Waveform file 'untitled.awc' connected to 'd:/My_Designs/Lab3/CRC/src/wave.asdb'.
# 3 signal(s) traced.
run 100 ns
# KERNEL: stopped at time: 100 ns
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6136 kB (elbread=1023 elab2=4957 kernel=154 sdf=0)
# KERNEL: ASDB file was created in location d:\My_Designs\Lab3\CRC\src\wave.asdb
#  11:19, 1 квітня 2019 р.
#  Simulation has been initialized
#  Selected Top-Level: CRC (BEH)
# Waveform file 'untitled.awc' connected to 'd:/My_Designs/Lab3/CRC/src/wave.asdb'.
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
# force -freeze /CRC/INPUT 0
run 100 ns
# KERNEL: stopped at time: 400 ns
run 100 ns
# KERNEL: stopped at time: 500 ns
run 100 ns
# KERNEL: stopped at time: 600 ns
run 100 ns
# KERNEL: stopped at time: 700 ns
# force -freeze /CRC/INPUT 1
# force -freeze /CRC/INPUT 0
# force -freeze /CRC/INPUT 1
run 100 ns
# KERNEL: stopped at time: 800 ns
# force -freeze /CRC/INPUT 0
run 100 ns
# KERNEL: stopped at time: 900 ns
# force -freeze /CRC/INPUT 1
run 100 ns
# KERNEL: stopped at time: 1 us
run 100 ns
# KERNEL: stopped at time: 1100 ns
# force -freeze /CRC/INPUT 0
run 100 ns
# KERNEL: stopped at time: 1200 ns
# force -freeze /CRC/INPUT 1
run 100 ns
# KERNEL: stopped at time: 1300 ns
# force -freeze /CRC/INPUT 0
run 100 ns
# KERNEL: stopped at time: 1400 ns
# force -freeze /CRC/INPUT 1
run 100 ns
# KERNEL: stopped at time: 1500 ns
# force -freeze /CRC/INPUT 0
run 100 ns
# KERNEL: stopped at time: 1600 ns
run 100 ns
# KERNEL: stopped at time: 1700 ns
acom -O3 -work CRC -2002  $dsn/src/MAIN.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\My_Designs\Lab3\CRC\src\MAIN.vhd
# Compile Entity "CRC"
# Compile Architecture "BEH" of Entity "CRC"
# Error: COMP96_0015: MAIN.vhd : (16, 13): '; or is' expected.
# Error: COMP96_0019: MAIN.vhd : (39, 3): Keyword 'begin' expected.
# Compile failure 2 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -work CRC -2002  $dsn/src/MAIN.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\My_Designs\Lab3\CRC\src\MAIN.vhd
# Compile Entity "CRC"
# Compile Architecture "BEH" of Entity "CRC"
# Error: COMP96_0026: MAIN.vhd : (16, 16): Type definition expected.
# Error: COMP96_0019: MAIN.vhd : (39, 3): Keyword 'begin' expected.
# Compile failure 2 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -work CRC -2002  $dsn/src/MAIN.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\My_Designs\Lab3\CRC\src\MAIN.vhd
# Compile Entity "CRC"
# Compile Architecture "BEH" of Entity "CRC"
# Error: COMP96_0019: MAIN.vhd : (39, 3): Keyword 'begin' expected.
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -work CRC -2002  $dsn/src/MAIN.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\My_Designs\Lab3\CRC\src\MAIN.vhd
# Compile Entity "CRC"
# Compile Architecture "BEH" of Entity "CRC"
# Error: COMP96_0019: MAIN.vhd : (53, 3): Keyword 'end' expected.
# Error: COMP96_0019: MAIN.vhd : (53, 4): Keyword 'case' expected.
# Error: COMP96_0019: MAIN.vhd : (54, 6): Keyword 'process' expected.
# Error: COMP96_0015: MAIN.vhd : (55, 5): ';' expected.
# Error: COMP96_0016: MAIN.vhd : (55, 12): Design unit declaration expected.
# Compile failure 5 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -work CRC -2002  $dsn/src/MAIN.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\My_Designs\Lab3\CRC\src\MAIN.vhd
# Compile Entity "CRC"
# Compile Architecture "BEH" of Entity "CRC"
# Error: COMP96_0019: MAIN.vhd : (55, 3): Keyword 'end' expected.
# Error: COMP96_0015: MAIN.vhd : (65, 6): ';' expected.
# Error: COMP96_0016: MAIN.vhd : (65, 13): Design unit declaration expected.
# Compile failure 3 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -work CRC -2002  $dsn/src/MAIN.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\My_Designs\Lab3\CRC\src\MAIN.vhd
# Compile Entity "CRC"
# Compile Architecture "BEH" of Entity "CRC"
# Error: COMP96_0015: MAIN.vhd : (66, 6): ';' expected.
# Error: COMP96_0016: MAIN.vhd : (66, 13): Design unit declaration expected.
# Compile failure 2 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -work CRC -2002  $dsn/src/MAIN.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\My_Designs\Lab3\CRC\src\MAIN.vhd
# Compile Entity "CRC"
# Compile Architecture "BEH" of Entity "CRC"
# Error: COMP96_0301: MAIN.vhd : (45, 2): The choice 'others' must be present when all alternatives are not covered.
# Compile failure 1 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -work CRC -2002  $dsn/src/MAIN.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\My_Designs\Lab3\CRC\src\MAIN.vhd
# Compile Entity "CRC"
# Compile Architecture "BEH" of Entity "CRC"
# Compile success 0 Errors 0 Warnings  Analysis time :  2.0 [s]
acom -O3 -work CRC -2002  $dsn/src/MAIN.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\My_Designs\Lab3\CRC\src\MAIN.vhd
# Compile Entity "CRC"
# Compile Architecture "BEH" of Entity "CRC"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -work CRC -2002  $dsn/src/MAIN.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\My_Designs\Lab3\CRC\src\MAIN.vhd
# Compile Entity "CRC"
# Compile Architecture "BEH" of Entity "CRC"
# Error: COMP96_0019: MAIN.vhd : (63, 4): Keyword 'when' expected.
# Error: COMP96_0015: MAIN.vhd : (63, 4): ';' expected.
# Error: COMP96_0019: MAIN.vhd : (64, 1): Keyword 'when' expected.
# Error: COMP96_0015: MAIN.vhd : (64, 1): ';' expected.
# Compile failure 4 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -work CRC -2002  $dsn/src/MAIN.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\My_Designs\Lab3\CRC\src\MAIN.vhd
# Compile Entity "CRC"
# Compile Architecture "BEH" of Entity "CRC"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -work CRC -2002  $dsn/src/MAIN.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\My_Designs\Lab3\CRC\src\MAIN.vhd
# Compile Entity "CRC"
# Compile Architecture "BEH" of Entity "CRC"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
endsim
#  Simulation has been stopped
asim -O5 +access +r +m+CRC CRC BEH
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7161 kB (elbread=1023 elab2=5982 kernel=154 sdf=0)
# KERNEL: ASDB file was created in location d:\My_Designs\Lab3\CRC\src\wave.asdb
# force -freeze /CRC/INPUT 0
#  11:59, 1 квітня 2019 р.
#  Simulation has been initialized
#  Selected Top-Level: CRC (BEH)
# Waveform file 'untitled.awc' connected to 'd:/My_Designs/Lab3/CRC/src/wave.asdb'.
# 7 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/My_Designs/Lab3/CRC/src/wave.asdb'.
run 100 ns
# KERNEL: Stopped at time 0 ps + 5000.
# KERNEL: Error: KERNEL_0160 Delta count overflow. Increase the iteration limit using -i argument for asim or the matching entry in simulation preferences.
# Error: Fatal error occurred during simulation.
# force -freeze /CRC/INPUT 1
run 100 ns
run 100 ns
run 100 ns
run 100 ns
endsim
#  Simulation has been stopped
asim -O5 +access +r +m+CRC CRC BEH
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7161 kB (elbread=1023 elab2=5982 kernel=154 sdf=0)
# KERNEL: ASDB file was created in location d:\My_Designs\Lab3\CRC\src\wave.asdb
# force -freeze /CRC/INPUT 0
#  12:00, 1 квітня 2019 р.
#  Simulation has been initialized
#  Selected Top-Level: CRC (BEH)
# Waveform file 'untitled.awc' connected to 'd:/My_Designs/Lab3/CRC/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'd:/My_Designs/Lab3/CRC/src/wave.asdb'.
# 7 signal(s) traced.
run 100 ns
# KERNEL: Stopped at time 0 ps + 5000.
# KERNEL: Error: KERNEL_0160 Delta count overflow. Increase the iteration limit using -i argument for asim or the matching entry in simulation preferences.
# Error: Fatal error occurred during simulation.
endsim
#  Simulation has been stopped
acom -O3 -work CRC -2002  $dsn/src/MAIN.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\My_Designs\Lab3\CRC\src\MAIN.vhd
# Compile Entity "CRC"
# Compile Architecture "BEH" of Entity "CRC"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
asim -O5 +access +r +m+CRC CRC BEH
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7161 kB (elbread=1023 elab2=5982 kernel=154 sdf=0)
# KERNEL: ASDB file was created in location d:\My_Designs\Lab3\CRC\src\wave.asdb
#  12:01, 1 квітня 2019 р.
#  Simulation has been initialized
#  Selected Top-Level: CRC (BEH)
# Waveform file 'untitled.awc' connected to 'd:/My_Designs/Lab3/CRC/src/wave.asdb'.
# 7 signal(s) traced.
# force -freeze /CRC/INPUT 0
run 100 ns
# KERNEL: stopped at time: 100 ns
endsim
#  Simulation has been stopped
acom -O3 -work CRC -2002  $dsn/src/MAIN.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\My_Designs\Lab3\CRC\src\MAIN.vhd
# Compile Entity "CRC"
# Compile Architecture "BEH" of Entity "CRC"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
asim -O5 +access +r +m+CRC CRC BEH
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7161 kB (elbread=1023 elab2=5982 kernel=154 sdf=0)
# KERNEL: ASDB file was created in location d:\My_Designs\Lab3\CRC\src\wave.asdb
# force -freeze /CRC/INPUT 0
#  12:02, 1 квітня 2019 р.
#  Simulation has been initialized
#  Selected Top-Level: CRC (BEH)
# Waveform file 'untitled.awc' connected to 'd:/My_Designs/Lab3/CRC/src/wave.asdb'.
# 7 signal(s) traced.
run 100 ns
# KERNEL: Stopped at time 0 ps + 5000.
# KERNEL: Error: KERNEL_0160 Delta count overflow. Increase the iteration limit using -i argument for asim or the matching entry in simulation preferences.
# Error: Fatal error occurred during simulation.

run 100 ns
z
# Error: invalid command name z
endsim
#  Simulation has been stopped
acom -O3 -work CRC -2002  $dsn/src/MAIN.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\My_Designs\Lab3\CRC\src\MAIN.vhd
# Compile Entity "CRC"
# Compile Architecture "BEH" of Entity "CRC"
# Compile success 0 Errors 0 Warnings  Analysis time :  2.0 [s]
asim -O5 +access +r +m+CRC CRC BEH
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7162 kB (elbread=1023 elab2=5983 kernel=154 sdf=0)
# KERNEL: ASDB file was created in location d:\My_Designs\Lab3\CRC\src\wave.asdb
# force -freeze /CRC/INPUT 0
#  12:04, 1 квітня 2019 р.
#  Simulation has been initialized
#  Selected Top-Level: CRC (BEH)
# Waveform file 'untitled.awc' connected to 'd:/My_Designs/Lab3/CRC/src/wave.asdb'.
# 7 signal(s) traced.
run 100 ns
# KERNEL: stopped at time: 100 ns
endsim
#  Simulation has been stopped
acom -O3 -work CRC -2002  $dsn/src/MAIN.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\My_Designs\Lab3\CRC\src\MAIN.vhd
# Compile Entity "CRC"
# Compile Architecture "BEH" of Entity "CRC"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
asim -O5 +access +r +m+CRC CRC BEH
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7162 kB (elbread=1023 elab2=5983 kernel=154 sdf=0)
# KERNEL: ASDB file was created in location d:\My_Designs\Lab3\CRC\src\wave.asdb
# force -freeze /CRC/INPUT 0
#  12:04, 1 квітня 2019 р.
#  Simulation has been initialized
#  Selected Top-Level: CRC (BEH)
# Waveform file 'untitled.awc' connected to 'd:/My_Designs/Lab3/CRC/src/wave.asdb'.
acom -O3 -work CRC -2002  $dsn/src/MAIN.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\My_Designs\Lab3\CRC\src\MAIN.vhd
# Compile Entity "CRC"
# Compile Architecture "BEH" of Entity "CRC"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
# 7 signal(s) traced.
run 100 ns
# KERNEL: stopped at time: 100 ns
# force -freeze /CRC/INPUT 1
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
# force -freeze /CRC/INPUT 0
run 100 ns
# KERNEL: stopped at time: 400 ns
run 100 ns
# KERNEL: stopped at time: 500 ns
# force -freeze /CRC/INPUT 1
run 100 ns
# KERNEL: stopped at time: 600 ns
run 100 ns
# KERNEL: stopped at time: 700 ns
# force -freeze /CRC/INPUT 0
run 100 ns
# KERNEL: stopped at time: 800 ns
# force -freeze /CRC/INPUT 1
run 100 ns
# KERNEL: stopped at time: 900 ns
run 100 ns
# KERNEL: stopped at time: 1 us
# force -freeze /CRC/INPUT 0
run 100 ns
# KERNEL: stopped at time: 1100 ns
# force -freeze /CRC/INPUT 1
run 100 ns
# KERNEL: stopped at time: 1200 ns
run 100 ns
# KERNEL: stopped at time: 1300 ns
# force -freeze /CRC/INPUT 0
run 100 ns
# KERNEL: stopped at time: 1400 ns
# force -freeze /CRC/INPUT 1
run 100 ns
# KERNEL: stopped at time: 1500 ns
run 100 ns
# KERNEL: stopped at time: 1600 ns
run 100 ns
# KERNEL: stopped at time: 1700 ns
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7162 kB (elbread=1023 elab2=5983 kernel=154 sdf=0)
# KERNEL: ASDB file was created in location d:\My_Designs\Lab3\CRC\src\wave.asdb
# force -freeze /CRC/INPUT 0
#  12:08, 1 квітня 2019 р.
#  Simulation has been initialized
#  Selected Top-Level: CRC (BEH)
# Waveform file 'untitled.awc' connected to 'd:/My_Designs/Lab3/CRC/src/wave.asdb'.
acom -O3 -work CRC -2002  $dsn/src/MAIN.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\My_Designs\Lab3\CRC\src\MAIN.vhd
# Compile Entity "CRC"
# Compile Architecture "BEH" of Entity "CRC"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
endsim
#  Simulation has been stopped
asim -O5 +access +r +m+CRC CRC BEH
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7162 kB (elbread=1023 elab2=5983 kernel=154 sdf=0)
# KERNEL: ASDB file was created in location d:\My_Designs\Lab3\CRC\src\wave.asdb
# force -freeze /CRC/INPUT 0
#  12:08, 1 квітня 2019 р.
#  Simulation has been initialized
#  Selected Top-Level: CRC (BEH)
# Waveform file 'untitled.awc' connected to 'd:/My_Designs/Lab3/CRC/src/wave.asdb'.
# 7 signal(s) traced.
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
# force -freeze /CRC/INPUT 1
run 100 ns
# KERNEL: stopped at time: 300 ns
run 100 ns
# KERNEL: stopped at time: 400 ns
run 100 ns
# KERNEL: stopped at time: 500 ns
# force -freeze /CRC/INPUT 0
run 100 ns
# KERNEL: stopped at time: 600 ns
# force -freeze /CRC/INPUT 1
run 100 ns
# KERNEL: stopped at time: 700 ns
# force -freeze /CRC/INPUT 0
run 100 ns
# KERNEL: stopped at time: 800 ns
# force -freeze /CRC/INPUT 1
run 100 ns
# KERNEL: stopped at time: 900 ns
run 100 ns
# KERNEL: stopped at time: 1 us
# force -freeze /CRC/INPUT 0
run 100 ns
# KERNEL: stopped at time: 1100 ns
run 100 ns
# KERNEL: stopped at time: 1200 ns
# force -freeze /CRC/INPUT 1
run 100 ns
# KERNEL: stopped at time: 1300 ns
# force -freeze /CRC/INPUT 0
run 100 ns
# KERNEL: stopped at time: 1400 ns
# force -freeze /CRC/INPUT 1
run 100 ns
# KERNEL: stopped at time: 1500 ns
run 100 ns
# KERNEL: stopped at time: 1600 ns
run 100 ns
# KERNEL: stopped at time: 1700 ns
run 100 ns
# KERNEL: stopped at time: 1800 ns
run 100 ns
# KERNEL: stopped at time: 1900 ns
run 100 ns
# KERNEL: stopped at time: 2 us
run 100 ns
# KERNEL: stopped at time: 2100 ns
run 100 ns
# KERNEL: stopped at time: 2200 ns
run 100 ns
# KERNEL: stopped at time: 2300 ns
run 100 ns
# KERNEL: stopped at time: 2400 ns
run 100 ns
# KERNEL: stopped at time: 2500 ns
run 100 ns
# KERNEL: stopped at time: 2600 ns
run 100 ns
# KERNEL: stopped at time: 2700 ns
run 100 ns
# KERNEL: stopped at time: 2800 ns
run 100 ns
# KERNEL: stopped at time: 2900 ns
run 100 ns
# KERNEL: stopped at time: 3 us
run 100 ns
# KERNEL: stopped at time: 3100 ns
run 100 ns
# KERNEL: stopped at time: 3200 ns
run 100 ns
# KERNEL: stopped at time: 3300 ns
run 100 ns
# KERNEL: stopped at time: 3400 ns
run 100 ns
# KERNEL: stopped at time: 3500 ns
run 100 ns
# KERNEL: stopped at time: 3600 ns
run
endsim
# KERNEL: stopped at time: 1177464850 ns
#  Simulation has been stopped
acom -O3 -work CRC -2002  $dsn/src/MAIN.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\My_Designs\Lab3\CRC\src\MAIN.vhd
# Compile Entity "CRC"
# Compile Architecture "BEH" of Entity "CRC"
# Compile success 0 Errors 0 Warnings  Analysis time :  2.0 [s]
asim -O5 +access +r +m+CRC CRC BEH
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7162 kB (elbread=1023 elab2=5983 kernel=154 sdf=0)
# KERNEL: ASDB file was created in location d:\My_Designs\Lab3\CRC\src\wave.asdb
# force -freeze /CRC/INPUT 0
#  12:13, 1 квітня 2019 р.
#  Simulation has been initialized
#  Selected Top-Level: CRC (BEH)
# Waveform file 'untitled.awc' connected to 'd:/My_Designs/Lab3/CRC/src/wave.asdb'.
# 7 signal(s) traced.
run 100 ns
# KERNEL: stopped at time: 100 ns
run 10000 ns
# KERNEL: stopped at time: 10100 ns
run 10000 ns
# KERNEL: stopped at time: 20100 ns
run 10000 ns
# KERNEL: stopped at time: 30100 ns
run 10000 ns
# KERNEL: stopped at time: 40100 ns
run 10000 ns
# KERNEL: stopped at time: 50100 ns
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7162 kB (elbread=1023 elab2=5983 kernel=154 sdf=0)
# KERNEL: ASDB file was created in location d:\My_Designs\Lab3\CRC\src\wave.asdb
# force -freeze /CRC/INPUT 0
#  12:17, 1 квітня 2019 р.
#  Simulation has been initialized
#  Selected Top-Level: CRC (BEH)
# Waveform file 'untitled.awc' connected to 'd:/My_Designs/Lab3/CRC/src/wave.asdb'.
run 10000 ns
# KERNEL: stopped at time: 10 us
# force -freeze /CRC/INPUT 1
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7162 kB (elbread=1023 elab2=5983 kernel=154 sdf=0)
# KERNEL: ASDB file was created in location d:\My_Designs\Lab3\CRC\src\wave.asdb
# force -freeze /CRC/INPUT 0
#  12:18, 1 квітня 2019 р.
#  Simulation has been initialized
#  Selected Top-Level: CRC (BEH)
# Waveform file 'untitled.awc' connected to 'd:/My_Designs/Lab3/CRC/src/wave.asdb'.
run 50 ns
# KERNEL: stopped at time: 50 ns
run 50 ns
# KERNEL: stopped at time: 100 ns
# force -freeze /CRC/INPUT 1
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7162 kB (elbread=1023 elab2=5983 kernel=154 sdf=0)
# KERNEL: ASDB file was created in location d:\My_Designs\Lab3\CRC\src\wave.asdb
# force -freeze /CRC/INPUT 0
#  12:18, 1 квітня 2019 р.
#  Simulation has been initialized
#  Selected Top-Level: CRC (BEH)
# Waveform file 'untitled.awc' connected to 'd:/My_Designs/Lab3/CRC/src/wave.asdb'.
run 50 ns
# KERNEL: stopped at time: 50 ns
run 50 ns
# KERNEL: stopped at time: 100 ns
# force -freeze /CRC/INPUT 1
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7162 kB (elbread=1023 elab2=5983 kernel=154 sdf=0)
# KERNEL: ASDB file was created in location d:\My_Designs\Lab3\CRC\src\wave.asdb
# force -freeze /CRC/INPUT 0
#  12:18, 1 квітня 2019 р.
#  Simulation has been initialized
#  Selected Top-Level: CRC (BEH)
# Waveform file 'untitled.awc' connected to 'd:/My_Designs/Lab3/CRC/src/wave.asdb'.
# force -freeze /CRC/INPUT 1
run 50 ns
# KERNEL: stopped at time: 50 ns
run 50 ns
# KERNEL: stopped at time: 100 ns
# force -freeze /CRC/INPUT 0
run 50 ns
# KERNEL: stopped at time: 150 ns
run 50 ns
# KERNEL: stopped at time: 200 ns
run 50 ns
# KERNEL: stopped at time: 250 ns
run 50 ns
# KERNEL: stopped at time: 300 ns
# force -freeze /CRC/INPUT 1
run 50 ns
# KERNEL: stopped at time: 350 ns
run 50 ns
# KERNEL: stopped at time: 400 ns
run 50 ns
# KERNEL: stopped at time: 450 ns
run 50 ns
# KERNEL: stopped at time: 500 ns
# force -freeze /CRC/INPUT 0
run 50 ns
# KERNEL: stopped at time: 550 ns
run 50 ns
# KERNEL: stopped at time: 600 ns
# force -freeze /CRC/INPUT 1
run 50 ns
# KERNEL: stopped at time: 650 ns
run 50 ns
# KERNEL: stopped at time: 700 ns
run 50 ns
# KERNEL: stopped at time: 750 ns
run 50 ns
# KERNEL: stopped at time: 800 ns
# force -freeze /CRC/INPUT 0
run 50 ns
# KERNEL: stopped at time: 850 ns
run 50 ns
# KERNEL: stopped at time: 900 ns
run 50 ns
# KERNEL: stopped at time: 950 ns
run 50 ns
# KERNEL: stopped at time: 1 us
run 50 ns
# KERNEL: stopped at time: 1050 ns
run 50 ns
# KERNEL: stopped at time: 1100 ns
run 50 ns
# KERNEL: stopped at time: 1150 ns
run 50 ns
# KERNEL: stopped at time: 1200 ns
# force -freeze /CRC/INPUT 1
run 50 ns
# KERNEL: stopped at time: 1250 ns
run 50 ns
# KERNEL: stopped at time: 1300 ns
run 50 ns
# KERNEL: stopped at time: 1350 ns
run 50 ns
# KERNEL: stopped at time: 1400 ns
run 50 ns
# KERNEL: stopped at time: 1450 ns
run 50 ns
# KERNEL: stopped at time: 1500 ns
# force -freeze /CRC/INPUT 0
run 50 ns
# KERNEL: stopped at time: 1550 ns
run 50 ns
# KERNEL: stopped at time: 1600 ns
run 100 ns
# KERNEL: stopped at time: 1700 ns
run 100 ns
# KERNEL: stopped at time: 1800 ns
run 100 ns
# KERNEL: stopped at time: 1900 ns
run 100 ns
# KERNEL: stopped at time: 2 us
run 100 ns
# KERNEL: stopped at time: 2100 ns
run 100 ns
# KERNEL: stopped at time: 2200 ns
run 100 ns
# KERNEL: stopped at time: 2300 ns
run 100 ns
# KERNEL: stopped at time: 2400 ns
run 100 ns
# KERNEL: stopped at time: 2500 ns
run 100 ns
# KERNEL: stopped at time: 2600 ns
run 100 ns
# KERNEL: stopped at time: 2700 ns
run 100 ns
# KERNEL: stopped at time: 2800 ns
run 100 ns
# KERNEL: stopped at time: 2900 ns
run 100 ns
# KERNEL: stopped at time: 3 us
run 100 ns
# KERNEL: stopped at time: 3100 ns
run 100 ns
# KERNEL: stopped at time: 3200 ns
run 100 ns
# KERNEL: stopped at time: 3300 ns
run 100 ns
# KERNEL: stopped at time: 3400 ns
run 100 ns
# KERNEL: stopped at time: 3500 ns
run 100 ns
# KERNEL: stopped at time: 3600 ns
run 100 ns
# KERNEL: stopped at time: 3700 ns
run 100 ns
# KERNEL: stopped at time: 3800 ns
run 100 ns
# KERNEL: stopped at time: 3900 ns
run 100 ns
# KERNEL: stopped at time: 4 us
run 100 ns
# KERNEL: stopped at time: 4100 ns
run 100 ns
# KERNEL: stopped at time: 4200 ns
run 100 ns
# KERNEL: stopped at time: 4300 ns
run 100 ns
# KERNEL: stopped at time: 4400 ns
run 100 ns
# KERNEL: stopped at time: 4500 ns
run 100 ns
# KERNEL: stopped at time: 4600 ns
run 100 ns
# KERNEL: stopped at time: 4700 ns
run 100 ns
# KERNEL: stopped at time: 4800 ns
run 100 ns
# KERNEL: stopped at time: 4900 ns
run 100 ns
# KERNEL: stopped at time: 5 us
run 100 ns
# KERNEL: stopped at time: 5100 ns
run 100 ns
# KERNEL: stopped at time: 5200 ns
run 100 ns
# KERNEL: stopped at time: 5300 ns
endsim
#  Simulation has been stopped
acom -O3 -work CRC -2002  $dsn/src/MAIN.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\My_Designs\Lab3\CRC\src\MAIN.vhd
# Compile Entity "CRC"
# Compile Architecture "BEH" of Entity "CRC"
# Compile success 0 Errors 0 Warnings  Analysis time :  46.0 [ms]
acom -O3 -work CRC -2002  $dsn/src/MAIN.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\My_Designs\Lab3\CRC\src\MAIN.vhd
# Compile Entity "CRC"
# Compile Architecture "BEH" of Entity "CRC"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
acom -O3 -work CRC -2002  $dsn/src/MAIN.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\My_Designs\Lab3\CRC\src\MAIN.vhd
# Compile Entity "CRC"
# Compile Architecture "BEH" of Entity "CRC"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
asim -O5 +access +r +m+CRC CRC BEH
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7162 kB (elbread=1023 elab2=5983 kernel=154 sdf=0)
# KERNEL: ASDB file was created in location d:\My_Designs\Lab3\CRC\src\wave.asdb
# force -freeze /CRC/INPUT 0
#  12:23, 1 квітня 2019 р.
#  Simulation has been initialized
#  Selected Top-Level: CRC (BEH)
# Waveform file 'untitled.awc' connected to 'd:/My_Designs/Lab3/CRC/src/wave.asdb'.
# 7 signal(s) traced.
acom -O3 -work CRC -2002  $dsn/src/MAIN.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\My_Designs\Lab3\CRC\src\MAIN.vhd
# Compile Entity "CRC"
# Compile Architecture "BEH" of Entity "CRC"
# Error: COMP96_0015: MAIN.vhd : (22, 1): ';' expected.
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -work CRC -2002  $dsn/src/MAIN.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\My_Designs\Lab3\CRC\src\MAIN.vhd
# Compile Entity "CRC"
# Compile Architecture "BEH" of Entity "CRC"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
endsim
#  Simulation has been stopped
asim -O5 +access +r +m+CRC CRC BEH
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7162 kB (elbread=1023 elab2=5983 kernel=154 sdf=0)
# KERNEL: ASDB file was created in location d:\My_Designs\Lab3\CRC\src\wave.asdb
# force -freeze /CRC/INPUT 0
#  12:25, 1 квітня 2019 р.
#  Simulation has been initialized
#  Selected Top-Level: CRC (BEH)
# Waveform file 'untitled.awc' connected to 'd:/My_Designs/Lab3/CRC/src/wave.asdb'.
# 8 signal(s) traced.
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
run 100 ns
# KERNEL: stopped at time: 400 ns
run 100 ns
# KERNEL: stopped at time: 500 ns
run 100 ns
# KERNEL: stopped at time: 600 ns
run 100 ns
# KERNEL: stopped at time: 700 ns
run 100 ns
# KERNEL: stopped at time: 800 ns
run 100 ns
# KERNEL: stopped at time: 900 ns
run 100 ns
# KERNEL: stopped at time: 1 us
run 100 ns
# KERNEL: stopped at time: 1100 ns
run 100 ns
# KERNEL: stopped at time: 1200 ns
run 100 ns
# KERNEL: stopped at time: 1300 ns
run 100 ns
# KERNEL: stopped at time: 1400 ns
run 100 ns
# KERNEL: stopped at time: 1500 ns
run 100 ns
# KERNEL: stopped at time: 1600 ns
run 100 ns
# KERNEL: stopped at time: 1700 ns
run 100 ns
# KERNEL: stopped at time: 1800 ns
run 100 ns
# KERNEL: stopped at time: 1900 ns
run 100 ns
# KERNEL: stopped at time: 2 us
run 100 ns
# KERNEL: stopped at time: 2100 ns
run 100 ns
# KERNEL: stopped at time: 2200 ns
run 100 ns
# KERNEL: stopped at time: 2300 ns
run 100 ns
# KERNEL: stopped at time: 2400 ns
run 100 ns
# KERNEL: stopped at time: 2500 ns
run 100 ns
# KERNEL: stopped at time: 2600 ns
run 100 ns
# KERNEL: stopped at time: 2700 ns
run 100 ns
# KERNEL: stopped at time: 2800 ns
run 100 ns
# KERNEL: stopped at time: 2900 ns
run 100 ns
# KERNEL: stopped at time: 3 us
run 100 ns
# KERNEL: stopped at time: 3100 ns
run 100 ns
# KERNEL: stopped at time: 3200 ns
run 100 ns
# KERNEL: stopped at time: 3300 ns
run 100 ns
# KERNEL: stopped at time: 3400 ns
run 100 ns
# KERNEL: stopped at time: 3500 ns
run 100 ns
# KERNEL: stopped at time: 3600 ns
run 100 ns
# KERNEL: stopped at time: 3700 ns
run 100 ns
# KERNEL: stopped at time: 3800 ns
run 100 ns
# KERNEL: stopped at time: 3900 ns
run 100 ns
# KERNEL: stopped at time: 4 us
run 100 ns
# KERNEL: stopped at time: 4100 ns
run 100 ns
# KERNEL: stopped at time: 4200 ns
run 100 ns
# KERNEL: stopped at time: 4300 ns
run 100 ns
# KERNEL: stopped at time: 4400 ns
run 100 ns
# KERNEL: stopped at time: 4500 ns
run 100 ns
# KERNEL: stopped at time: 4600 ns
run 100 ns
# KERNEL: stopped at time: 4700 ns
run 100 ns
# KERNEL: stopped at time: 4800 ns
run 100 ns
# KERNEL: stopped at time: 4900 ns
run 100 ns
# KERNEL: stopped at time: 5 us
run 100 ns
# KERNEL: stopped at time: 5100 ns
run 100 ns
# KERNEL: stopped at time: 5200 ns
run 100 ns
# KERNEL: stopped at time: 5300 ns
run 100 ns
# KERNEL: stopped at time: 5400 ns
run 100 ns
# KERNEL: stopped at time: 5500 ns
run 100 ns
# KERNEL: stopped at time: 5600 ns
run 100 ns
# KERNEL: stopped at time: 5700 ns
run 100 ns
# KERNEL: stopped at time: 5800 ns
run 100 ns
# KERNEL: stopped at time: 5900 ns
run 100 ns
# KERNEL: stopped at time: 6 us
run 100 ns
# KERNEL: stopped at time: 6100 ns
run 100 ns
# KERNEL: stopped at time: 6200 ns
run 100 ns
# KERNEL: stopped at time: 6300 ns
run 100 ns
# KERNEL: stopped at time: 6400 ns
run 100 ns
# KERNEL: stopped at time: 6500 ns
run 100 ns
# KERNEL: stopped at time: 6600 ns
run 100 ns
# KERNEL: stopped at time: 6700 ns
run 100 ns
# KERNEL: stopped at time: 6800 ns
run 100 ns
# KERNEL: stopped at time: 6900 ns
run 100 ns
# KERNEL: stopped at time: 7 us
run 100 ns
# RUNTIME: Fatal Error: RUNTIME_0047 MAIN.vhd (31): Index 48 out of range (0 to 47).
# KERNEL: Time: 7050 ns,  Iteration: 0,  Instance: /CRC,  Process: CRC.
# KERNEL: Stopped at time 7050 ns + 0.
# Error: Fatal error occurred during simulation.
run 100 ns
endsim
#  Simulation has been stopped
asim -O5 +access +r +m+CRC CRC BEH
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
acom -O3 -work CRC -2002  $dsn/src/MAIN.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\My_Designs\Lab3\CRC\src\MAIN.vhd
# Compile Entity "CRC"
# Compile Architecture "BEH" of Entity "CRC"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7162 kB (elbread=1023 elab2=5983 kernel=154 sdf=0)
# KERNEL: ASDB file was created in location d:\My_Designs\Lab3\CRC\src\wave.asdb
# force -freeze /CRC/INPUT 0
#  12:28, 1 квітня 2019 р.
#  Simulation has been initialized
#  Selected Top-Level: CRC (BEH)
# Waveform file 'untitled.awc' connected to 'd:/My_Designs/Lab3/CRC/src/wave.asdb'.
# 8 signal(s) traced.
run 1000 ns
# KERNEL: stopped at time: 1 us
run 1000 ns
# KERNEL: stopped at time: 2 us
run 1000 ns
# KERNEL: stopped at time: 3 us
run 1000 ns
# KERNEL: stopped at time: 4 us
run 1000 ns
# KERNEL: stopped at time: 5 us
run 1000 ns
# KERNEL: stopped at time: 6 us
run 100 ns
# KERNEL: stopped at time: 6100 ns
run 100 ns
# KERNEL: stopped at time: 6200 ns
run 100 ns
# KERNEL: stopped at time: 6300 ns
run 100 ns
# KERNEL: stopped at time: 6400 ns
run 100 ns
# KERNEL: stopped at time: 6500 ns
run 100 ns
# KERNEL: stopped at time: 6600 ns
run 100 ns
# KERNEL: stopped at time: 6700 ns
run 100 ns
# KERNEL: stopped at time: 6800 ns
run 100 ns
# KERNEL: stopped at time: 6900 ns
run 100 ns
# KERNEL: stopped at time: 7 us
run 100 ns
# RUNTIME: Fatal Error: RUNTIME_0047 MAIN.vhd (31): Index 48 out of range (0 to 47).
# KERNEL: Time: 7050 ns,  Iteration: 0,  Instance: /CRC,  Process: CRC.
# KERNEL: Stopped at time 7050 ns + 0.
# Error: Fatal error occurred during simulation.
run 100 ns
acom -O3 -work CRC -2002  $dsn/src/MAIN.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\My_Designs\Lab3\CRC\src\MAIN.vhd
# Compile Entity "CRC"
# Compile Architecture "BEH" of Entity "CRC"
# Error: COMP96_0664: MAIN.vhd : (31, 7): Value 15 out of range 3 downto 0.
# Error: COMP96_0664: MAIN.vhd : (31, 23): Value 14 out of range 3 downto 0.
# Error: COMP96_0259: MAIN.vhd : (55, 9): Index value in the reference to the array object is out of the array type range.
# Compile failure 3 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -work CRC -2002  $dsn/src/MAIN.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\My_Designs\Lab3\CRC\src\MAIN.vhd
# Compile Entity "CRC"
# Compile Architecture "BEH" of Entity "CRC"
# Error: COMP96_0259: MAIN.vhd : (55, 9): Index value in the reference to the array object is out of the array type range.
# Compile failure 1 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -work CRC -2002  $dsn/src/MAIN.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\My_Designs\Lab3\CRC\src\MAIN.vhd
# Compile Entity "CRC"
# Compile Architecture "BEH" of Entity "CRC"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
endsim
#  Simulation has been stopped
asim -O5 +access +r +m+CRC CRC BEH
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7161 kB (elbread=1023 elab2=5983 kernel=154 sdf=0)
# KERNEL: ASDB file was created in location d:\My_Designs\Lab3\CRC\src\wave.asdb
# force -freeze /CRC/INPUT 0
#  12:33, 1 квітня 2019 р.
#  Simulation has been initialized
#  Selected Top-Level: CRC (BEH)
# Waveform file 'untitled.awc' connected to 'd:/My_Designs/Lab3/CRC/src/wave.asdb'.
# 8 signal(s) traced.
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
run 100 ns
# KERNEL: stopped at time: 400 ns
run 100 ns
# KERNEL: stopped at time: 500 ns
run 100 ns
# KERNEL: FAILURE: arguments of overloaded 'xor' operator are not of the same length
# KERNEL: Time: 550 ns,  Iteration: 0,  Instance: /CRC,  Process: CRC.
# KERNEL: Stopped at time 550 ns + 0.
run 100 ns
# KERNEL: FAILURE: arguments of overloaded 'xor' operator are not of the same length
# KERNEL: Time: 550 ns,  Iteration: 0,  Instance: /CRC,  Process: CRC.
# KERNEL: Stopped at time 550 ns + 0.
run 100 ns
# KERNEL: FAILURE: arguments of overloaded 'xor' operator are not of the same length
# KERNEL: Time: 550 ns,  Iteration: 0,  Instance: /CRC,  Process: CRC.
# KERNEL: Stopped at time 550 ns + 0.
run 100 ns
# KERNEL: FAILURE: arguments of overloaded 'xor' operator are not of the same length
# KERNEL: Time: 550 ns,  Iteration: 0,  Instance: /CRC,  Process: CRC.
# KERNEL: Stopped at time 550 ns + 0.
run 100 ns
# KERNEL: FAILURE: arguments of overloaded 'xor' operator are not of the same length
# KERNEL: Time: 550 ns,  Iteration: 0,  Instance: /CRC,  Process: CRC.
# KERNEL: Stopped at time 550 ns + 0.
run 100 ns
# KERNEL: FAILURE: arguments of overloaded 'xor' operator are not of the same length
# KERNEL: Time: 550 ns,  Iteration: 0,  Instance: /CRC,  Process: CRC.
# KERNEL: Stopped at time 550 ns + 0.
run 100 ns
# KERNEL: FAILURE: arguments of overloaded 'xor' operator are not of the same length
# KERNEL: Time: 550 ns,  Iteration: 0,  Instance: /CRC,  Process: CRC.
# KERNEL: Stopped at time 550 ns + 0.
endsim
#  Simulation has been stopped
asim -O5 +access +r +m+CRC CRC BEH
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7161 kB (elbread=1023 elab2=5983 kernel=154 sdf=0)
# KERNEL: ASDB file was created in location d:\My_Designs\Lab3\CRC\src\wave.asdb
# force -freeze /CRC/INPUT 0
#  12:35, 1 квітня 2019 р.
#  Simulation has been initialized
#  Selected Top-Level: CRC (BEH)
# Waveform file 'untitled.awc' connected to 'd:/My_Designs/Lab3/CRC/src/wave.asdb'.
# 8 signal(s) traced.
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
run 100 ns
# KERNEL: stopped at time: 400 ns
run 100 ns
# KERNEL: stopped at time: 500 ns
acom -O3 -work CRC -2002  $dsn/src/MAIN.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\My_Designs\Lab3\CRC\src\MAIN.vhd
# Compile Entity "CRC"
# Compile Architecture "BEH" of Entity "CRC"
endsim
#  Simulation has been stopped
# Compile success 0 Errors 0 Warnings  Analysis time :  2.0 [s]
asim -O5 +access +r +m+CRC CRC BEH
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7162 kB (elbread=1023 elab2=5983 kernel=154 sdf=0)
# KERNEL: ASDB file was created in location d:\My_Designs\Lab3\CRC\src\wave.asdb
# force -freeze /CRC/INPUT 0
#  12:37, 1 квітня 2019 р.
#  Simulation has been initialized
#  Selected Top-Level: CRC (BEH)
# Waveform file 'untitled.awc' connected to 'd:/My_Designs/Lab3/CRC/src/wave.asdb'.
# 8 signal(s) traced.
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
run 100 ns
# KERNEL: stopped at time: 400 ns
run 100 ns
# KERNEL: stopped at time: 500 ns
run 100 ns
# KERNEL: stopped at time: 600 ns
run 100 ns
# KERNEL: stopped at time: 700 ns
run 100 ns
# KERNEL: stopped at time: 800 ns
run 100 ns
# KERNEL: stopped at time: 900 ns
run 100 ns
# KERNEL: stopped at time: 1 us
run 100 ns
# KERNEL: stopped at time: 1100 ns
run 100 ns
# KERNEL: stopped at time: 1200 ns
run 100 ns
# KERNEL: stopped at time: 1300 ns
run 100 ns
# KERNEL: stopped at time: 1400 ns
run 100 ns
# KERNEL: stopped at time: 1500 ns
run 100 ns
# KERNEL: stopped at time: 1600 ns
run 100 ns
# KERNEL: stopped at time: 1700 ns
run 100 ns
# KERNEL: stopped at time: 1800 ns
run 100 ns
# KERNEL: stopped at time: 1900 ns
run 100 ns
# KERNEL: stopped at time: 2 us
run 100 ns
# KERNEL: stopped at time: 2100 ns
run 100 ns
# RUNTIME: Fatal Error: RUNTIME_0047 MAIN.vhd (34): Index 16 out of range (0 to 15).
# KERNEL: Time: 2150 ns,  Iteration: 0,  Instance: /CRC,  Process: CRC.
# KERNEL: Stopped at time 2150 ns + 0.
# Error: Fatal error occurred during simulation.
endsim
#  Simulation has been stopped
acom -O3 -work CRC -2002  $dsn/src/MAIN.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\My_Designs\Lab3\CRC\src\MAIN.vhd
# Compile Entity "CRC"
# Compile Architecture "BEH" of Entity "CRC"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
asim -O5 +access +r +m+CRC CRC BEH
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7162 kB (elbread=1023 elab2=5983 kernel=154 sdf=0)
# KERNEL: ASDB file was created in location d:\My_Designs\Lab3\CRC\src\wave.asdb
# force -freeze /CRC/INPUT 0
#  12:47, 1 квітня 2019 р.
#  Simulation has been initialized
#  Selected Top-Level: CRC (BEH)
# Waveform file 'untitled.awc' connected to 'd:/My_Designs/Lab3/CRC/src/wave.asdb'.
# 8 signal(s) traced.
run 100 ns
acom -O3 -work CRC -2002  $dsn/src/MAIN.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\My_Designs\Lab3\CRC\src\MAIN.vhd
# Compile Entity "CRC"
# Compile Architecture "BEH" of Entity "CRC"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7162 kB (elbread=1023 elab2=5983 kernel=154 sdf=0)
# KERNEL: ASDB file was created in location d:\My_Designs\Lab3\CRC\src\wave.asdb
# force -freeze /CRC/INPUT 0
#  12:47, 1 квітня 2019 р.
#  Simulation has been initialized
#  Selected Top-Level: CRC (BEH)
# Waveform file 'untitled.awc' connected to 'd:/My_Designs/Lab3/CRC/src/wave.asdb'.
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
run 100 ns
# KERNEL: stopped at time: 400 ns
run 100 ns
# KERNEL: stopped at time: 500 ns
run 100 ns
# KERNEL: stopped at time: 600 ns
run 100 ns
# KERNEL: stopped at time: 700 ns
run 100 ns
# KERNEL: stopped at time: 800 ns
run 100 ns
# KERNEL: stopped at time: 900 ns
run 100 ns
# KERNEL: stopped at time: 1 us
run 100 ns
# KERNEL: stopped at time: 1100 ns
run 100 ns
# KERNEL: stopped at time: 1200 ns
run 100 ns
# KERNEL: stopped at time: 1300 ns
run 100 ns
# KERNEL: stopped at time: 1400 ns
run 100 ns
# KERNEL: stopped at time: 1500 ns
run 100 ns
# KERNEL: stopped at time: 1600 ns
run 100 ns
# RUNTIME: Fatal Error: RUNTIME_0047 MAIN.vhd (34): Index 12 out of range (0 to 11).
# KERNEL: Time: 1650 ns,  Iteration: 0,  Instance: /CRC,  Process: CRC.
# KERNEL: Stopped at time 1650 ns + 0.
# Error: Fatal error occurred during simulation.
acom -O3 -work CRC -2002  $dsn/src/MAIN.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\My_Designs\Lab3\CRC\src\MAIN.vhd
# Compile Entity "CRC"
# Compile Architecture "BEH" of Entity "CRC"
# Compile success 0 Errors 0 Warnings  Analysis time :  2.0 [s]
acom -O3 -work CRC -2002  $dsn/src/MAIN.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\My_Designs\Lab3\CRC\src\MAIN.vhd
# Compile Entity "CRC"
# Compile Architecture "BEH" of Entity "CRC"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
endsim
#  Simulation has been stopped
asim -O5 +access +r +m+CRC CRC BEH
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7162 kB (elbread=1023 elab2=5983 kernel=154 sdf=0)
# KERNEL: ASDB file was created in location d:\My_Designs\Lab3\CRC\src\wave.asdb
# force -freeze /CRC/INPUT 0
#  12:51, 1 квітня 2019 р.
#  Simulation has been initialized
#  Selected Top-Level: CRC (BEH)
# Waveform file 'untitled.awc' connected to 'd:/My_Designs/Lab3/CRC/src/wave.asdb'.
# 8 signal(s) traced.
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
run 100 ns
# KERNEL: stopped at time: 400 ns
run 100 ns
# KERNEL: stopped at time: 500 ns
run 100 ns
# KERNEL: stopped at time: 600 ns
run 100 ns
# KERNEL: stopped at time: 700 ns
run 100 ns
# KERNEL: stopped at time: 800 ns
run 100 ns
# KERNEL: stopped at time: 900 ns
run 100 ns
# KERNEL: stopped at time: 1 us
run 100 ns
# KERNEL: stopped at time: 1100 ns
run 100 ns
# KERNEL: stopped at time: 1200 ns
run 100 ns
# KERNEL: stopped at time: 1300 ns
run 100 ns
# KERNEL: stopped at time: 1400 ns
run 100 ns
# KERNEL: stopped at time: 1500 ns
run 100 ns
# KERNEL: stopped at time: 1600 ns
run 100 ns
# KERNEL: stopped at time: 1700 ns
run 100 ns
# KERNEL: stopped at time: 1800 ns
run 100 ns
# KERNEL: stopped at time: 1900 ns
run 100 ns
# KERNEL: stopped at time: 2 us
run 100 ns
# KERNEL: stopped at time: 2100 ns
run 100 ns
# KERNEL: stopped at time: 2200 ns
run 100 ns
# KERNEL: stopped at time: 2300 ns
run 100 ns
# KERNEL: stopped at time: 2400 ns
run 100 ns
# KERNEL: stopped at time: 2500 ns
run 100 ns
# KERNEL: stopped at time: 2600 ns
run 100 ns
# KERNEL: stopped at time: 2700 ns
run 100 ns
# KERNEL: stopped at time: 2800 ns
run 100 ns
# KERNEL: stopped at time: 2900 ns
run 100 ns
# KERNEL: stopped at time: 3 us
run 100 ns
# KERNEL: stopped at time: 3100 ns
run 100 ns
# KERNEL: stopped at time: 3200 ns
run 100 ns
# KERNEL: stopped at time: 3300 ns
run 100 ns
# KERNEL: stopped at time: 3400 ns
run 100 ns
# KERNEL: stopped at time: 3500 ns
run 100 ns
# KERNEL: stopped at time: 3600 ns
run 100 ns
# KERNEL: stopped at time: 3700 ns
run 100 ns
# KERNEL: stopped at time: 3800 ns
run 100 ns
# KERNEL: stopped at time: 3900 ns
run 100 ns
# KERNEL: stopped at time: 4 us
run 100 ns
# KERNEL: stopped at time: 4100 ns
run 100 ns
# KERNEL: stopped at time: 4200 ns
run 100 ns
# KERNEL: stopped at time: 4300 ns
run 100 ns
# KERNEL: stopped at time: 4400 ns
run 100 ns
# KERNEL: stopped at time: 4500 ns
run 100 ns
# KERNEL: stopped at time: 4600 ns
run 100 ns
# KERNEL: stopped at time: 4700 ns
run 100 ns
# KERNEL: stopped at time: 4800 ns
run 100 ns
# KERNEL: stopped at time: 4900 ns
run 100 ns
# KERNEL: stopped at time: 5 us
run 100 ns
# KERNEL: stopped at time: 5100 ns
run 100 ns
# KERNEL: stopped at time: 5200 ns
run 100 ns
# KERNEL: stopped at time: 5300 ns
run 100 ns
# KERNEL: stopped at time: 5400 ns
run 100 ns
# KERNEL: stopped at time: 5500 ns
run 100 ns
# KERNEL: stopped at time: 5600 ns
run 100 ns
# KERNEL: stopped at time: 5700 ns
run 100 ns
# KERNEL: stopped at time: 5800 ns
run 100 ns
# KERNEL: stopped at time: 5900 ns
run 100 ns
# KERNEL: stopped at time: 6 us
run 100 ns
# KERNEL: stopped at time: 6100 ns
run 100 ns
# KERNEL: stopped at time: 6200 ns
run 100 ns
# KERNEL: stopped at time: 6300 ns
run 100 ns
# KERNEL: stopped at time: 6400 ns
run 100 ns
# KERNEL: stopped at time: 6500 ns
run 100 ns
# KERNEL: stopped at time: 6600 ns
run 100 ns
# KERNEL: stopped at time: 6700 ns
run 100 ns
# KERNEL: stopped at time: 6800 ns
run 100 ns
# KERNEL: stopped at time: 6900 ns
run 100 ns
# KERNEL: stopped at time: 7 us
run 100 ns
# RUNTIME: Fatal Error: RUNTIME_0047 MAIN.vhd (33): Index 48 out of range (0 to 47).
# KERNEL: Time: 7050 ns,  Iteration: 0,  Instance: /CRC,  Process: CRC.
# KERNEL: Stopped at time 7050 ns + 0.
# Error: Fatal error occurred during simulation.
run 100 ns
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7162 kB (elbread=1023 elab2=5983 kernel=154 sdf=0)
# KERNEL: ASDB file was created in location d:\My_Designs\Lab3\CRC\src\wave.asdb
# force -freeze /CRC/INPUT 0
#  12:52, 1 квітня 2019 р.
#  Simulation has been initialized
#  Selected Top-Level: CRC (BEH)
# Waveform file 'untitled.awc' connected to 'd:/My_Designs/Lab3/CRC/src/wave.asdb'.
acom -O3 -work CRC -2002  $dsn/src/MAIN.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\My_Designs\Lab3\CRC\src\MAIN.vhd
# Compile Entity "CRC"
# Compile Architecture "BEH" of Entity "CRC"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7162 kB (elbread=1023 elab2=5983 kernel=154 sdf=0)
# KERNEL: ASDB file was created in location d:\My_Designs\Lab3\CRC\src\wave.asdb
# force -freeze /CRC/INPUT 0
#  12:52, 1 квітня 2019 р.
#  Simulation has been initialized
#  Selected Top-Level: CRC (BEH)
# Waveform file 'untitled.awc' connected to 'd:/My_Designs/Lab3/CRC/src/wave.asdb'.
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
run 100 ns
# KERNEL: stopped at time: 400 ns
run 1000 ns
# KERNEL: stopped at time: 1400 ns
run 1000 ns
# KERNEL: stopped at time: 2400 ns
run 1000 ns
# KERNEL: stopped at time: 3400 ns
run 1000 ns
# KERNEL: stopped at time: 4400 ns
run 1000 ns
# KERNEL: stopped at time: 5400 ns
run 1000 ns
# KERNEL: stopped at time: 6400 ns
run 1000 ns
# RUNTIME: Fatal Error: RUNTIME_0047 MAIN.vhd (33): Index 48 out of range (0 to 47).
# KERNEL: Time: 7050 ns,  Iteration: 0,  Instance: /CRC,  Process: CRC.
# KERNEL: Stopped at time 7050 ns + 0.
# Error: Fatal error occurred during simulation.
endsim
#  Simulation has been stopped
acom -O3 -work CRC -2002  $dsn/src/MAIN.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\My_Designs\Lab3\CRC\src\MAIN.vhd
# Compile Entity "CRC"
# Compile Architecture "BEH" of Entity "CRC"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
acom -O3 -work CRC -2002  $dsn/src/MAIN.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\My_Designs\Lab3\CRC\src\MAIN.vhd
# Compile Entity "CRC"
# Compile Architecture "BEH" of Entity "CRC"
# Compile success 0 Errors 0 Warnings  Analysis time :  2.0 [s]
acom -O3 -work CRC -2002  $dsn/src/MAIN.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\My_Designs\Lab3\CRC\src\MAIN.vhd
# Compile Entity "CRC"
# Compile Architecture "BEH" of Entity "CRC"
# Compile success 0 Errors 0 Warnings  Analysis time :  2.0 [s]
asim -O5 +access +r +m+CRC CRC BEH
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7162 kB (elbread=1023 elab2=5983 kernel=154 sdf=0)
# KERNEL: ASDB file was created in location d:\My_Designs\Lab3\CRC\src\wave.asdb
# force -freeze /CRC/INPUT 0
#  13:26, 1 квітня 2019 р.
#  Simulation has been initialized
#  Selected Top-Level: CRC (BEH)
# Waveform file 'untitled.awc' connected to 'd:/My_Designs/Lab3/CRC/src/wave.asdb'.
# 8 signal(s) traced.
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
run 100 ns
# KERNEL: stopped at time: 400 ns
run 100 ns
# KERNEL: stopped at time: 500 ns
run 100 ns
# KERNEL: stopped at time: 600 ns
run 100 ns
# KERNEL: stopped at time: 700 ns
run 100 ns
# KERNEL: stopped at time: 800 ns
run 100 ns
# KERNEL: stopped at time: 900 ns
run 100 ns
# KERNEL: stopped at time: 1 us
run 100 ns
# KERNEL: stopped at time: 1100 ns
run 100 ns
# KERNEL: stopped at time: 1200 ns
run 100 ns
# KERNEL: stopped at time: 1300 ns
run 100 ns
# KERNEL: stopped at time: 1400 ns
run 100 ns
# KERNEL: stopped at time: 1500 ns
run 100 ns
# KERNEL: stopped at time: 1600 ns
run 100 ns
# KERNEL: stopped at time: 1700 ns
acom -O3 -work CRC -2002  $dsn/src/MAIN.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\My_Designs\Lab3\CRC\src\MAIN.vhd
# Compile Entity "CRC"
# Compile Architecture "BEH" of Entity "CRC"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
endsim
#  Simulation has been stopped
asim -O5 +access +r +m+CRC CRC BEH
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6135 kB (elbread=1023 elab2=4957 kernel=154 sdf=0)
# KERNEL: ASDB file was created in location d:\My_Designs\Lab3\CRC\src\wave.asdb
# force -freeze /CRC/INPUT 0
#  13:32, 1 квітня 2019 р.
#  Simulation has been initialized
#  Selected Top-Level: CRC (BEH)
# Waveform file 'untitled.awc' connected to 'd:/My_Designs/Lab3/CRC/src/wave.asdb'.
# 8 signal(s) traced.
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
run 100 ns
# KERNEL: stopped at time: 400 ns
run 100 ns
# KERNEL: stopped at time: 500 ns
run 100 ns
# KERNEL: stopped at time: 600 ns
run 100 ns
# KERNEL: stopped at time: 700 ns
run 100 ns
# KERNEL: stopped at time: 800 ns
run 100 ns
# KERNEL: stopped at time: 900 ns
run 100 ns
# KERNEL: stopped at time: 1 us
run 100 ns
# KERNEL: stopped at time: 1100 ns
run 100 ns
# KERNEL: stopped at time: 1200 ns
run 100 ns
# KERNEL: stopped at time: 1300 ns
run 100 ns
# KERNEL: stopped at time: 1400 ns
run 100 ns
# KERNEL: stopped at time: 1500 ns
run 100 ns
# KERNEL: stopped at time: 1600 ns
run 100 ns
# KERNEL: stopped at time: 1700 ns
run 100 ns
# KERNEL: stopped at time: 1800 ns
run 100 ns
# KERNEL: stopped at time: 1900 ns
run 100 ns
# KERNEL: stopped at time: 2 us
run 100 ns
# KERNEL: stopped at time: 2100 ns
run 100 ns
# KERNEL: stopped at time: 2200 ns
run 100 ns
# KERNEL: stopped at time: 2300 ns
run 100 ns
# KERNEL: stopped at time: 2400 ns
run 100 ns
# KERNEL: stopped at time: 2500 ns
run 100 ns
# KERNEL: stopped at time: 2600 ns
run 100 ns
# KERNEL: stopped at time: 2700 ns
run 100 ns
# KERNEL: stopped at time: 2800 ns
run 100 ns
# KERNEL: stopped at time: 2900 ns
run 100 ns
# KERNEL: stopped at time: 3 us
run 100 ns
# KERNEL: stopped at time: 3100 ns
run 100 ns
# KERNEL: stopped at time: 3200 ns
run 100 ns
# KERNEL: stopped at time: 3300 ns
run 100 ns
# KERNEL: stopped at time: 3400 ns
run 100 ns
# KERNEL: stopped at time: 3500 ns
run 100 ns
# KERNEL: stopped at time: 3600 ns
run 100 ns
# KERNEL: stopped at time: 3700 ns
run 100 ns
# KERNEL: stopped at time: 3800 ns
run 100 ns
# KERNEL: stopped at time: 3900 ns
run 100 ns
# KERNEL: stopped at time: 4 us
run 100 ns
# KERNEL: stopped at time: 4100 ns
run 100 ns
# KERNEL: stopped at time: 4200 ns
run 100 ns
# KERNEL: stopped at time: 4300 ns
run 100 ns
# KERNEL: stopped at time: 4400 ns
run 100 ns
# KERNEL: stopped at time: 4500 ns
run 100 ns
# KERNEL: stopped at time: 4600 ns
run 100 ns
# KERNEL: stopped at time: 4700 ns
run 100 ns
# KERNEL: stopped at time: 4800 ns
run 100 ns
# RUNTIME: Fatal Error: RUNTIME_0047 MAIN.vhd (31): Index 48 out of range (0 to 47).
# KERNEL: Time: 4850 ns,  Iteration: 0,  Instance: /CRC,  Process: CRC.
# KERNEL: Stopped at time 4850 ns + 0.
# Error: Fatal error occurred during simulation.
endsim
#  Simulation has been stopped
acom -O3 -work CRC -2002  $dsn/src/MAIN.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\My_Designs\Lab3\CRC\src\MAIN.vhd
# Compile Entity "CRC"
# Compile Architecture "BEH" of Entity "CRC"
# Error: COMP96_0019: MAIN.vhd : (38, 6): Keyword 'if' expected.
# Error: COMP96_0015: MAIN.vhd : (38, 6): ';' expected.
# Error: COMP96_0019: MAIN.vhd : (40, 5): Keyword 'process' expected.
# Error: COMP96_0019: MAIN.vhd : (40, 8): Keyword 'end' expected.
# Compile failure 4 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -work CRC -2002  $dsn/src/MAIN.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\My_Designs\Lab3\CRC\src\MAIN.vhd
# Compile Entity "CRC"
# Compile Architecture "BEH" of Entity "CRC"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
asim -O5 +access +r +m+CRC CRC BEH
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6135 kB (elbread=1023 elab2=4957 kernel=154 sdf=0)
# KERNEL: ASDB file was created in location d:\My_Designs\Lab3\CRC\src\wave.asdb
# force -freeze /CRC/INPUT 0
#  13:35, 1 квітня 2019 р.
#  Simulation has been initialized
#  Selected Top-Level: CRC (BEH)
# Waveform file 'untitled.awc' connected to 'd:/My_Designs/Lab3/CRC/src/wave.asdb'.
# 8 signal(s) traced.
run 100 ns
# KERNEL: stopped at time: 100 ns
run 1000 ns
# KERNEL: stopped at time: 1100 ns
run 1000 ns
# KERNEL: stopped at time: 2100 ns
run 1000 ns
# KERNEL: stopped at time: 3100 ns
run 1000 ns
# KERNEL: stopped at time: 4100 ns
run 1000 ns
# KERNEL: FAILURE: arguments of overloaded 'and' operator are not of the same length
# KERNEL: Time: 4850 ns,  Iteration: 0,  Instance: /CRC,  Process: CRC.
# KERNEL: Stopped at time 4850 ns + 0.
run 100 ns
# KERNEL: FAILURE: arguments of overloaded 'and' operator are not of the same length
# KERNEL: Time: 4850 ns,  Iteration: 0,  Instance: /CRC,  Process: CRC.
# KERNEL: Stopped at time 4850 ns + 0.
run 100 ns
# KERNEL: FAILURE: arguments of overloaded 'and' operator are not of the same length
# KERNEL: Time: 4850 ns,  Iteration: 0,  Instance: /CRC,  Process: CRC.
# KERNEL: Stopped at time 4850 ns + 0.
run 100 ns
# KERNEL: FAILURE: arguments of overloaded 'and' operator are not of the same length
# KERNEL: Time: 4850 ns,  Iteration: 0,  Instance: /CRC,  Process: CRC.
# KERNEL: Stopped at time 4850 ns + 0.
acom -O3 -work CRC -2002  $dsn/src/MAIN.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\My_Designs\Lab3\CRC\src\MAIN.vhd
# Compile Entity "CRC"
# Compile Architecture "BEH" of Entity "CRC"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6135 kB (elbread=1023 elab2=4957 kernel=154 sdf=0)
# KERNEL: ASDB file was created in location d:\My_Designs\Lab3\CRC\src\wave.asdb
# force -freeze /CRC/INPUT 0
#  13:35, 1 квітня 2019 р.
#  Simulation has been initialized
#  Selected Top-Level: CRC (BEH)
# Waveform file 'untitled.awc' connected to 'd:/My_Designs/Lab3/CRC/src/wave.asdb'.
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
run 100 ns
# KERNEL: stopped at time: 400 ns
run 100 ns
# KERNEL: stopped at time: 500 ns
run 100 ns
# KERNEL: stopped at time: 600 ns
run 100 ns
# KERNEL: stopped at time: 700 ns
run 100 ns
# KERNEL: stopped at time: 800 ns
run 100 ns
# KERNEL: stopped at time: 900 ns
run 100 ns
# KERNEL: stopped at time: 1 us
run 1000 ns
# KERNEL: stopped at time: 2 us
run 1000 ns
# KERNEL: stopped at time: 3 us
run 1000 ns
# KERNEL: stopped at time: 4 us
run 1000 ns
# RUNTIME: Fatal Error: RUNTIME_0046 MAIN.vhd (36): Incompatible ranges; left: (0 to 47), right: (0 to 63).
# KERNEL: Time: 4850 ns,  Iteration: 0,  Instance: /CRC,  Process: CRC.
# KERNEL: Stopped at time 4850 ns + 0.
# Error: Fatal error occurred during simulation.
run 1000 ns
endsim
#  Simulation has been stopped
asim -O5 +access +r +m+CRC CRC BEH
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
acom -O3 -work CRC -2002  $dsn/src/MAIN.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\My_Designs\Lab3\CRC\src\MAIN.vhd
# Compile Entity "CRC"
# Compile Architecture "BEH" of Entity "CRC"
# Error: COMP96_0284: MAIN.vhd : (36, 7): Direction of the discrete range must be the same as that of the prefix of the slice name.
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6135 kB (elbread=1023 elab2=4957 kernel=154 sdf=0)
# KERNEL: ASDB file was created in location d:\My_Designs\Lab3\CRC\src\wave.asdb
# force -freeze /CRC/INPUT 0
#  13:36, 1 квітня 2019 р.
#  Simulation has been initialized
#  Selected Top-Level: CRC (BEH)
# Waveform file 'untitled.awc' connected to 'd:/My_Designs/Lab3/CRC/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
acom -O3 -work CRC -2002  $dsn/src/MAIN.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\My_Designs\Lab3\CRC\src\MAIN.vhd
# Compile Entity "CRC"
# Compile Architecture "BEH" of Entity "CRC"
# Error: COMP96_0284: MAIN.vhd : (36, 7): Direction of the discrete range must be the same as that of the prefix of the slice name.
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.0 [ms]
endsim
#  Simulation has been stopped
acom -O3 -work CRC -2002  $dsn/src/MAIN.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\My_Designs\Lab3\CRC\src\MAIN.vhd
# Compile Entity "CRC"
# Compile Architecture "BEH" of Entity "CRC"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
asim -O5 +access +r +m+CRC CRC BEH
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6135 kB (elbread=1023 elab2=4957 kernel=154 sdf=0)
# KERNEL: ASDB file was created in location d:\My_Designs\Lab3\CRC\src\wave.asdb
# force -freeze /CRC/INPUT 0
#  13:37, 1 квітня 2019 р.
#  Simulation has been initialized
#  Selected Top-Level: CRC (BEH)
# Waveform file 'untitled.awc' connected to 'd:/My_Designs/Lab3/CRC/src/wave.asdb'.
# 8 signal(s) traced.
run 1000 ns
# KERNEL: stopped at time: 1 us
run 1000 ns
# KERNEL: stopped at time: 2 us
run 1000 ns
# KERNEL: stopped at time: 3 us
run 1000 ns
# KERNEL: stopped at time: 4 us
run 1000 ns
# KERNEL: stopped at time: 5 us
acom -O3 -work CRC -2002  $dsn/src/MAIN.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\My_Designs\Lab3\CRC\src\MAIN.vhd
# Compile Entity "CRC"
# Compile Architecture "BEH" of Entity "CRC"
# Error: COMP96_0019: MAIN.vhd : (49, 4): Keyword 'end' expected.
# Error: COMP96_0019: MAIN.vhd : (49, 9): Keyword 'case' expected.
# Error: COMP96_0019: MAIN.vhd : (51, 3): Keyword 'end' expected.
# Error: COMP96_0019: MAIN.vhd : (53, 6): Keyword 'process' expected.
# Error: COMP96_0015: MAIN.vhd : (54, 6): ';' expected.
# Error: COMP96_0016: MAIN.vhd : (54, 8): Design unit declaration expected.
# Compile failure 6 Errors 0 Warnings  Analysis time :  2.0 [s]
acom -O3 -work CRC -2002  $dsn/src/MAIN.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\My_Designs\Lab3\CRC\src\MAIN.vhd
# Compile Entity "CRC"
# Compile Architecture "BEH" of Entity "CRC"
# Error: ELBWRITE_0028: MAIN.vhd : (56, 0): The unresolved signal "COUNT" received values from multiple sources at 56 and 34 lines.
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -work CRC -2002  $dsn/src/MAIN.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\My_Designs\Lab3\CRC\src\MAIN.vhd
# Compile Entity "CRC"
# Compile Architecture "BEH" of Entity "CRC"
# Error: COMP96_0015: MAIN.vhd : (51, 4): ';' expected.
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -work CRC -2002  $dsn/src/MAIN.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\My_Designs\Lab3\CRC\src\MAIN.vhd
# Compile Entity "CRC"
# Compile Architecture "BEH" of Entity "CRC"
# Error: ELBWRITE_0028: MAIN.vhd : (49, 0): The unresolved signal "COUNT" received values from multiple sources at 49 and 34 lines.
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -work CRC -2002  $dsn/src/MAIN.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\My_Designs\Lab3\CRC\src\MAIN.vhd
# Compile Entity "CRC"
# Compile Architecture "BEH" of Entity "CRC"
# Error: COMP96_0019: MAIN.vhd : (43, 6): Keyword 'if' expected.
# Error: COMP96_0015: MAIN.vhd : (43, 6): ';' expected.
# Error: COMP96_0019: MAIN.vhd : (47, 2): Keyword 'end' expected.
# Error: COMP96_0019: MAIN.vhd : (54, 3): Keyword 'end' expected.
# Error: COMP96_0016: MAIN.vhd : (54, 8): Design unit declaration expected.
# Compile failure 5 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -work CRC -2002  $dsn/src/MAIN.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\My_Designs\Lab3\CRC\src\MAIN.vhd
# Compile Entity "CRC"
# Compile Architecture "BEH" of Entity "CRC"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -work CRC -2002  $dsn/src/MAIN.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\My_Designs\Lab3\CRC\src\MAIN.vhd
# Compile Entity "CRC"
# Compile Architecture "BEH" of Entity "CRC"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
endsim
#  Simulation has been stopped
asim -O5 +access +r +m+CRC CRC BEH
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
acom -O3 -work CRC -2002  $dsn/src/MAIN.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\My_Designs\Lab3\CRC\src\MAIN.vhd
# Compile Entity "CRC"
# Compile Architecture "BEH" of Entity "CRC"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7161 kB (elbread=1023 elab2=5982 kernel=154 sdf=0)
# KERNEL: ASDB file was created in location d:\My_Designs\Lab3\CRC\src\wave.asdb
# force -freeze /CRC/INPUT 0
#  13:51, 1 квітня 2019 р.
#  Simulation has been initialized
#  Selected Top-Level: CRC (BEH)
# Waveform file 'untitled.awc' connected to 'd:/My_Designs/Lab3/CRC/src/wave.asdb'.
# 8 signal(s) traced.
run 1000 ns
# KERNEL: stopped at time: 1 us
run 1000 ns
# KERNEL: stopped at time: 2 us
run 1000 ns
# KERNEL: stopped at time: 3 us
run 100 ns
# KERNEL: stopped at time: 3100 ns
run 100 ns
# KERNEL: stopped at time: 3200 ns
run 100 ns
# KERNEL: stopped at time: 3300 ns
run 100 ns
# KERNEL: stopped at time: 3400 ns
run 100 ns
# KERNEL: stopped at time: 3500 ns
run 100 ns
# KERNEL: stopped at time: 3600 ns
run 100 ns
# KERNEL: stopped at time: 3700 ns
run 100 ns
# KERNEL: stopped at time: 3800 ns
run 100 ns
# KERNEL: stopped at time: 3900 ns
run 100 ns
# KERNEL: stopped at time: 4 us
run 100 ns
# KERNEL: stopped at time: 4100 ns
run 100 ns
# KERNEL: stopped at time: 4200 ns
run 100 ns
# KERNEL: stopped at time: 4300 ns
run 100 ns
# KERNEL: stopped at time: 4400 ns
run 100 ns
# KERNEL: stopped at time: 4500 ns
run 100 ns
# KERNEL: stopped at time: 4600 ns
run 100 ns
# KERNEL: stopped at time: 4700 ns
run 100 ns
# KERNEL: stopped at time: 4800 ns
run 100 ns
# RUNTIME: Fatal Error: RUNTIME_0047 MAIN.vhd (32): Index 48 out of range (0 to 47).
# KERNEL: Time: 4850 ns,  Iteration: 0,  Instance: /CRC,  Process: CRC.
# KERNEL: Stopped at time 4850 ns + 0.
# Error: Fatal error occurred during simulation.
acom -O3 -work CRC -2002  $dsn/src/MAIN.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\My_Designs\Lab3\CRC\src\MAIN.vhd
# Compile Entity "CRC"
# Compile Architecture "BEH" of Entity "CRC"
# Compile success 0 Errors 0 Warnings  Analysis time :  2.0 [s]
endsim
#  Simulation has been stopped
asim -O5 +access +r +m+CRC CRC BEH
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7161 kB (elbread=1023 elab2=5982 kernel=154 sdf=0)
# KERNEL: ASDB file was created in location d:\My_Designs\Lab3\CRC\src\wave.asdb
# force -freeze /CRC/INPUT 0
#  13:53, 1 квітня 2019 р.
#  Simulation has been initialized
#  Selected Top-Level: CRC (BEH)
# Waveform file 'untitled.awc' connected to 'd:/My_Designs/Lab3/CRC/src/wave.asdb'.
# 6 signal(s) traced.
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
run 100 ns
# KERNEL: stopped at time: 400 ns
run 100 ns
# KERNEL: stopped at time: 500 ns
run 100 ns
# KERNEL: stopped at time: 600 ns
run 100 ns
# KERNEL: stopped at time: 700 ns
run 100 ns
# KERNEL: stopped at time: 800 ns
run 100 ns
# KERNEL: stopped at time: 900 ns
run 100 ns
# KERNEL: stopped at time: 1 us
run 100 ns
# KERNEL: stopped at time: 1100 ns
run 1000 ns
# KERNEL: stopped at time: 2100 ns
run 1000 ns
# KERNEL: stopped at time: 3100 ns
run 1000 ns
# KERNEL: stopped at time: 4100 ns
run 100 ns
# KERNEL: stopped at time: 4200 ns
run 100 ns
# KERNEL: stopped at time: 4300 ns
run 100 ns
# KERNEL: stopped at time: 4400 ns
run 100 ns
# KERNEL: stopped at time: 4500 ns
run 100 ns
# KERNEL: stopped at time: 4600 ns
run 100 ns
# KERNEL: stopped at time: 4700 ns
run 100 ns
# KERNEL: stopped at time: 4800 ns
run 100 ns
# RUNTIME: Fatal Error: RUNTIME_0047 MAIN.vhd (32): Index 48 out of range (0 to 47).
# KERNEL: Time: 4850 ns,  Iteration: 0,  Instance: /CRC,  Process: CRC.
# KERNEL: Stopped at time 4850 ns + 0.
# Error: Fatal error occurred during simulation.
run 100 ns
acom -O3 -work CRC -2002  $dsn/src/MAIN.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\My_Designs\Lab3\CRC\src\MAIN.vhd
# Compile Entity "CRC"
# Compile Architecture "BEH" of Entity "CRC"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7160 kB (elbread=1023 elab2=5982 kernel=154 sdf=0)
# KERNEL: ASDB file was created in location d:\My_Designs\Lab3\CRC\src\wave.asdb
# force -freeze /CRC/INPUT 0
#  13:56, 1 квітня 2019 р.
#  Simulation has been initialized
#  Selected Top-Level: CRC (BEH)
# Waveform file 'untitled.awc' connected to 'd:/My_Designs/Lab3/CRC/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
run 1000 ns
# KERNEL: stopped at time: 2 us
run 1000 ns
# KERNEL: stopped at time: 3 us
run 1000 ns
# KERNEL: stopped at time: 4 us
run 100 ns
# KERNEL: stopped at time: 4100 ns
run 100 ns
# KERNEL: stopped at time: 4200 ns
run 100 ns
# KERNEL: stopped at time: 4300 ns
run 100 ns
# KERNEL: stopped at time: 4400 ns
run 100 ns
# KERNEL: stopped at time: 4500 ns
run 100 ns
# KERNEL: stopped at time: 4600 ns
run 100 ns
# KERNEL: stopped at time: 4700 ns
run 100 ns
# KERNEL: stopped at time: 4800 ns
run 100 ns
# KERNEL: stopped at time: 4900 ns
endsim
#  Simulation has been stopped
acom -O3 -work CRC -2002  $dsn/src/MAIN.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\My_Designs\Lab3\CRC\src\MAIN.vhd
# Compile Entity "CRC"
# Compile Architecture "BEH" of Entity "CRC"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
asim -O5 +access +r +m+CRC CRC BEH
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7160 kB (elbread=1023 elab2=5982 kernel=154 sdf=0)
# KERNEL: ASDB file was created in location d:\My_Designs\Lab3\CRC\src\wave.asdb
# force -freeze /CRC/INPUT 0
#  13:57, 1 квітня 2019 р.
#  Simulation has been initialized
#  Selected Top-Level: CRC (BEH)
# Waveform file 'untitled.awc' connected to 'd:/My_Designs/Lab3/CRC/src/wave.asdb'.
# 6 signal(s) traced.
run 1000 ns
# KERNEL: stopped at time: 1 us
run 1000 ns
# KERNEL: stopped at time: 2 us
run 1000 ns
# KERNEL: stopped at time: 3 us
run 1000 ns
# KERNEL: stopped at time: 4 us
run 100 ns
# KERNEL: stopped at time: 4100 ns
run 100 ns
# KERNEL: stopped at time: 4200 ns
run 100 ns
# KERNEL: stopped at time: 4300 ns
run 100 ns
# KERNEL: stopped at time: 4400 ns
run 100 ns
# KERNEL: stopped at time: 4500 ns
run 100 ns
# KERNEL: stopped at time: 4600 ns
run 100 ns
# KERNEL: stopped at time: 4700 ns
run 100 ns
# KERNEL: stopped at time: 4800 ns
run 100 ns
# KERNEL: stopped at time: 4900 ns
run 100 ns
# KERNEL: stopped at time: 5 us
run 100 ns
# KERNEL: stopped at time: 5100 ns
run 100 ns
# KERNEL: stopped at time: 5200 ns
run 100 ns
# KERNEL: stopped at time: 5300 ns
run 100 ns
# KERNEL: stopped at time: 5400 ns
run 100 ns
# KERNEL: stopped at time: 5500 ns
run 100 ns
# KERNEL: stopped at time: 5600 ns
run 100 ns
# KERNEL: stopped at time: 5700 ns
run 100 ns
# KERNEL: stopped at time: 5800 ns
run 100 ns
# KERNEL: stopped at time: 5900 ns
run 100 ns
# KERNEL: stopped at time: 6 us
run 100 ns
# KERNEL: stopped at time: 6100 ns
run 100 ns
# KERNEL: stopped at time: 6200 ns
run 100 ns
# KERNEL: stopped at time: 6300 ns
run 100 ns
# KERNEL: stopped at time: 6400 ns
run 1000 ns
# KERNEL: stopped at time: 7400 ns
run 1000 ns
# KERNEL: stopped at time: 8400 ns
run 1000 ns
# KERNEL: stopped at time: 9400 ns
run 100 ns
# KERNEL: stopped at time: 9500 ns
run 100 ns
# KERNEL: stopped at time: 9600 ns
run 100 ns
# KERNEL: stopped at time: 9700 ns
run 100 ns
# KERNEL: stopped at time: 9800 ns
acom -O3 -work CRC -2002  $dsn/src/MAIN.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\My_Designs\Lab3\CRC\src\MAIN.vhd
# Compile Entity "CRC"
# Compile Architecture "BEH" of Entity "CRC"
# Compile success 0 Errors 0 Warnings  Analysis time :  2.0 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7160 kB (elbread=1023 elab2=5982 kernel=154 sdf=0)
# KERNEL: ASDB file was created in location d:\My_Designs\Lab3\CRC\src\wave.asdb
# force -freeze /CRC/INPUT 0
#  14:01, 1 квітня 2019 р.
#  Simulation has been initialized
#  Selected Top-Level: CRC (BEH)
# Waveform file 'untitled.awc' connected to 'd:/My_Designs/Lab3/CRC/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
run 1000 ns
# KERNEL: stopped at time: 2 us
run 1000 ns
# KERNEL: stopped at time: 3 us
run 1000 ns
# KERNEL: stopped at time: 4 us
run 100 ns
# KERNEL: stopped at time: 4100 ns
run 100 ns
# KERNEL: stopped at time: 4200 ns
run 100 ns
# KERNEL: stopped at time: 4300 ns
run 100 ns
# KERNEL: stopped at time: 4400 ns
run 100 ns
# KERNEL: stopped at time: 4500 ns
run 100 ns
# KERNEL: stopped at time: 4600 ns
run 100 ns
# KERNEL: stopped at time: 4700 ns
run 100 ns
# KERNEL: stopped at time: 4800 ns
run 100 ns
# KERNEL: stopped at time: 4900 ns
run 1000 ns
# KERNEL: stopped at time: 5900 ns
run 1000 ns
# KERNEL: stopped at time: 6900 ns
run 1000 ns
# KERNEL: stopped at time: 7900 ns
run 1000 ns
# KERNEL: stopped at time: 8900 ns
run 100 ns
# KERNEL: stopped at time: 9 us
run 100 ns
# KERNEL: stopped at time: 9100 ns
run 100 ns
# KERNEL: stopped at time: 9200 ns
run 100 ns
# KERNEL: stopped at time: 9300 ns
run 100 ns
# KERNEL: stopped at time: 9400 ns
run 100 ns
# KERNEL: stopped at time: 9500 ns
run 100 ns
# KERNEL: stopped at time: 9600 ns
run 100 ns
# KERNEL: stopped at time: 9700 ns
endsim
#  Simulation has been stopped
acom -O3 -work CRC -2002  $dsn/src/MAIN.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\My_Designs\Lab3\CRC\src\MAIN.vhd
# Compile Entity "CRC"
# Compile Architecture "BEH" of Entity "CRC"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
asim -O5 +access +r +m+CRC CRC BEH
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7160 kB (elbread=1023 elab2=5981 kernel=154 sdf=0)
# KERNEL: ASDB file was created in location d:\My_Designs\Lab3\CRC\src\wave.asdb
# force -freeze /CRC/INPUT 0
#  14:13, 1 квітня 2019 р.
#  Simulation has been initialized
#  Selected Top-Level: CRC (BEH)
# Waveform file 'untitled.awc' connected to 'd:/My_Designs/Lab3/CRC/src/wave.asdb'.
# 7 signal(s) traced.
run 1000 ns
# KERNEL: stopped at time: 1 us
run 1000 ns
# KERNEL: stopped at time: 2 us
run 1000 ns
# KERNEL: stopped at time: 3 us
run 1000 ns
# KERNEL: stopped at time: 4 us
endsim
#  Simulation has been stopped
acom -O3 -work CRC -2002  $dsn/src/MAIN.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\My_Designs\Lab3\CRC\src\MAIN.vhd
# Compile Entity "CRC"
# Compile Architecture "BEH" of Entity "CRC"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
asim -O5 +access +r +m+CRC CRC BEH
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7160 kB (elbread=1023 elab2=5981 kernel=154 sdf=0)
# KERNEL: ASDB file was created in location d:\My_Designs\Lab3\CRC\src\wave.asdb
# force -freeze /CRC/INPUT 0
#  14:16, 1 квітня 2019 р.
#  Simulation has been initialized
#  Selected Top-Level: CRC (BEH)
# Waveform file 'untitled.awc' connected to 'd:/My_Designs/Lab3/CRC/src/wave.asdb'.
# 7 signal(s) traced.
# KERNEL: Warning: KERNEL_0291 Signal '/CRC/C' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/CRC/INPUT' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/CRC/R' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/CRC/st' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/CRC/COUNT' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/CRC/MAX' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/CRC/M' has already been traced.
# 0 signal(s) traced.
# KERNEL: Warning: KERNEL_0291 Signal '/CRC/C' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/CRC/INPUT' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/CRC/R' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/CRC/st' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/CRC/COUNT' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/CRC/MAX' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/CRC/M' has already been traced.
# 0 signal(s) traced.
run 1000 ns
# KERNEL: stopped at time: 1 us
run 1000 ns
# KERNEL: stopped at time: 2 us
run 1000 ns
# KERNEL: stopped at time: 3 us
run 1000 ns
# KERNEL: stopped at time: 4 us
run 100 ns
# KERNEL: stopped at time: 4100 ns
run 100 ns
# KERNEL: stopped at time: 4200 ns
run 100 ns
# KERNEL: stopped at time: 4300 ns
run 100 ns
# KERNEL: stopped at time: 4400 ns
run 100 ns
# KERNEL: stopped at time: 4500 ns
run 100 ns
# KERNEL: stopped at time: 4600 ns
run 100 ns
# KERNEL: stopped at time: 4700 ns
run 100 ns
# KERNEL: stopped at time: 4800 ns
run 100 ns
# KERNEL: stopped at time: 4900 ns
run 100 ns
# KERNEL: stopped at time: 5 us
run 100 ns
# KERNEL: stopped at time: 5100 ns
run 100 ns
# KERNEL: stopped at time: 5200 ns
run 100 ns
# KERNEL: stopped at time: 5300 ns
endsim
#  Simulation has been stopped
acom -O3 -work CRC -2002  $dsn/src/MAIN.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\My_Designs\Lab3\CRC\src\MAIN.vhd
# Compile Entity "CRC"
# Compile Architecture "BEH" of Entity "CRC"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
asim -O5 +access +r +m+CRC CRC BEH
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7160 kB (elbread=1023 elab2=5981 kernel=154 sdf=0)
# KERNEL: ASDB file was created in location d:\My_Designs\Lab3\CRC\src\wave.asdb
# force -freeze /CRC/INPUT 0
#  14:20, 1 квітня 2019 р.
#  Simulation has been initialized
#  Selected Top-Level: CRC (BEH)
# Waveform file 'untitled.awc' connected to 'd:/My_Designs/Lab3/CRC/src/wave.asdb'.
# 7 signal(s) traced.
run 1000 ns
# KERNEL: stopped at time: 1 us
run 1000 ns
# KERNEL: stopped at time: 2 us
run 1000 ns
# KERNEL: stopped at time: 3 us
run 1000 ns
# KERNEL: stopped at time: 4 us
run 100 ns
# KERNEL: stopped at time: 4100 ns
run 100 ns
# KERNEL: stopped at time: 4200 ns
run 100 ns
# KERNEL: stopped at time: 4300 ns
run 100 ns
# KERNEL: stopped at time: 4400 ns
run 100 ns
# KERNEL: stopped at time: 4500 ns
run 100 ns
# KERNEL: stopped at time: 4600 ns
run 100 ns
# KERNEL: stopped at time: 4700 ns
run 100 ns
# KERNEL: stopped at time: 4800 ns
run 100 ns
# KERNEL: stopped at time: 4900 ns
run 100 ns
# KERNEL: stopped at time: 5 us
run 100 ns
# KERNEL: stopped at time: 5100 ns
run 100 ns
# KERNEL: stopped at time: 5200 ns
run 100 ns
# KERNEL: stopped at time: 5300 ns
run 1000 ns
# KERNEL: stopped at time: 6300 ns
run 1000 ns
# KERNEL: stopped at time: 7300 ns
run 1000 ns
# KERNEL: stopped at time: 8300 ns
run 1000 ns
# KERNEL: stopped at time: 9300 ns
run 100 ns
# KERNEL: stopped at time: 9400 ns
run 100 ns
# KERNEL: stopped at time: 9500 ns
run 100 ns
# KERNEL: stopped at time: 9600 ns
run 100 ns
# KERNEL: stopped at time: 9700 ns
#  Simulation has been stopped
