4 bit ALU in VHDL
=================

VHDL Code
+++++++++

RST Directive
*************

.. code-block:: rst
   :linenos:

   .. no-license:: ../code/vhdl/alu.vhdl
      :language: vhdl
      :linenos:


Result
******

.. no-license:: ../code/vhdl/alu.vhdl
   :language: vhdl
   :linenos:

Yosys BlackBox Diagram
++++++++++++++++++++++

RST Directive
*************

.. code-block:: rst
   :linenos:
   :emphasize-lines: 2

   .. hdl-diagram:: ../code/vhdl/alu.vhdl
      :type: yosys-bb
      :module: alu

Result
******

.. hdl-diagram:: ../code/vhdl/alu.vhdl
   :type: yosys-bb
   :module: alu


Yosys AIG Diagram
+++++++++++++++++

RST Directive
*************

.. code-block:: rst
   :linenos:
   :emphasize-lines: 2

   .. hdl-diagram:: ../code/vhdl/alu.vhdl
      :type: yosys-aig
      :module: alu

Result
******

.. hdl-diagram:: ../code/vhdl/alu.vhdl
   :type: yosys-aig
   :module: alu


NetlistSVG Diagram
++++++++++++++++++

RST Directive
*************

.. code-block:: rst
   :linenos:
   :emphasize-lines: 2

   .. hdl-diagram:: ../code/vhdl/alu.vhdl
      :type: netlistsvg
      :module: alu


Result
******

.. hdl-diagram:: ../code/vhdl/alu.vhdl
   :type: netlistsvg
   :module: alu
