Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3.1 (lin64) Build 1056140 Thu Oct 30 16:30:39 MDT 2014
| Date         : Wed Sep  6 15:07:42 2017
| Host         : leopard-ubuntu running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_control_sets -verbose -file system_design_control_sets_placed.rpt
| Design       : system_design
| Device       : xc7vx690t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    74 |
| Minimum Number of register sites lost to control set restrictions |   223 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             223 |           86 |
| No           | No                    | Yes                    |               7 |            4 |
| No           | Yes                   | No                     |             339 |          140 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              10 |            3 |
| Yes          | Yes                   | No                     |            2230 |          604 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  Clock Signal  |                                                                                                                Enable Signal                                                                                                                |                                                                                    Set/Reset Signal                                                                                   | Slice Load Count | Bel Load Count |
+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                                                                                                                                                                                                                             | dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/n_0_GEN_SYNC_WRITE.axi2ip_wrce[4]_i_1                                                                                       |                1 |              1 |
|  clk_IBUF_BUFG | dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                 |                                                                                                                                                                                       |                1 |              2 |
|  clk_IBUF_BUFG | dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_wr_fifo                                                                                                                          |                                                                                                                                                                                       |                1 |              3 |
|  clk_IBUF_BUFG | dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                    | dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sig_stream_rst                                                                                                                         |                1 |              4 |
|  clk_IBUF_BUFG | controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/n_0_rd_data_sm_cs[3]_i_1                                                                                                                                             | controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/O4                                                                                                 |                3 |              4 |
|  clk_IBUF_BUFG | dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                    | dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sig_stream_rst                                                                                                                         |                1 |              4 |
|  clk_IBUF_BUFG |                                                                                                                                                                                                                                             | dma/U0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_1                                                               |                2 |              4 |
|  clk_IBUF_BUFG | dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                 | dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                              |                1 |              4 |
|  clk_IBUF_BUFG | sg_bram_controller_inst/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/n_0_rd_data_sm_cs[3]_i_1                                                                                                                                | sg_bram_controller_inst/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/O4                                                                                    |                2 |              4 |
|  clk_IBUF_BUFG |                                                                                                                                                                                                                                             | dma/U0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/n_0_mm2s_error_i_1                                                                                                          |                1 |              5 |
|  clk_IBUF_BUFG | dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                               | dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/n_0_sig_coelsc_reg_full_i_1                                                                                 |                3 |              5 |
|  clk_IBUF_BUFG | dma/U0/I_MM2S_DMA_MNGR/mm2s_all_idle                                                                                                                                                                                                        | dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                      |                1 |              6 |
|  clk_IBUF_BUFG | dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                               | dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/n_0_sig_rd_sts_interr_reg_i_1__0                                            |                2 |              6 |
|  clk_IBUF_BUFG | dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2mstr_cmd_ready                                                                                                              | dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/n_0_sig_next_calc_error_reg_i_1                                                |                1 |              6 |
|  clk_IBUF_BUFG | dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg             | dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1                            |                1 |              6 |
|  clk_IBUF_BUFG | dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                            | dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/n_0_sig_rd_sts_tag_reg[0]_i_1                                                                            |                1 |              6 |
|  clk_IBUF_BUFG |                                                                                                                                                                                                                                             | dma/U0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                2 |              7 |
|  clk_IBUF_BUFG | dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_load_input_cmd                                                                                                                       | dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/SR[0]                                                                             |                2 |              7 |
|  clk_IBUF_BUFG |                                                                                                                                                                                                                                             | wbram/O1                                                                                                                                                                              |                4 |              7 |
|  clk_IBUF_BUFG | dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/O2                                                                                                                                                                                           | dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/n_0_counter[7]_i_1                                                                                                                  |                1 |              7 |
|  clk_IBUF_BUFG | dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/n_0_sig_dbeat_cntr[7]_i_1__0                                                                                                         | dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sig_stream_rst                                                                                                                         |                2 |              8 |
|  clk_IBUF_BUFG | dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/O3[0] | dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                              |                2 |              8 |
|  clk_IBUF_BUFG | dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/n_0_sig_dbeat_cntr[7]_i_1                                                                                                                                         | dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                              |                2 |              8 |
|  clk_IBUF_BUFG | dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                            | dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sig_stream_rst                                                                                                                         |                3 |              8 |
|  clk_IBUF_BUFG |                                                                                                                                                                                                                                             | sg_bram_controller_inst/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/O7                                                                                                |                3 |             10 |
|  clk_IBUF_BUFG |                                                                                                                                                                                                                                             | controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/O2                                                                                                             |                4 |             10 |
|  clk_IBUF_BUFG | sg_bram_controller_inst/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                   | sg_bram_controller_inst/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/O4                                                                                    |                5 |             10 |
|  clk_IBUF_BUFG | comp_unit/O2                                                                                                                                                                                                                                | wbram/O1                                                                                                                                                                              |                3 |             10 |
|  clk_IBUF_BUFG |                                                                                                                                                                                                                                             | dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/O1                                                                                                              |                5 |             10 |
|  clk_IBUF_BUFG | dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_load_input_cmd                                                                                                                       | dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/SR[0]                                                                          |                3 |             11 |
|  clk_IBUF_BUFG | dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                            | dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sig_stream_rst                                                                                                                         |                5 |             12 |
|  clk_IBUF_BUFG | dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_push_addr_reg1_out                                                                                                                   | dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/n_0_sig_next_addr_reg[31]_i_1__0                                                  |                4 |             13 |
|  clk_IBUF_BUFG | sg_bram_controller_inst/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                   | sg_bram_controller_inst/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/O4                                                                                    |                8 |             14 |
|  clk_IBUF_BUFG | dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_push_addr_reg1_out                                                                                                                   | dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/n_0_sig_next_addr_reg[31]_i_1__1                                                  |                4 |             14 |
|  clk_IBUF_BUFG | controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                | controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/O4                                                                                                 |                6 |             14 |
|  clk_IBUF_BUFG | dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/n_0_sig_btt_cntr_im0[13]_i_1                                                                                                                                          | dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/O1                                                                                                              |                5 |             14 |
|  clk_IBUF_BUFG | dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/O13[0]                                                                                                                                                                | dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/O1                                                                                                              |                5 |             15 |
|  clk_IBUF_BUFG | dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/E[0]                                                                                                                                                                  | dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/O1                                                                                                              |                8 |             15 |
|  clk_IBUF_BUFG | dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]  | dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                              |                3 |             16 |
|  clk_IBUF_BUFG | dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/n_0_sig_addr_cntr_lsh_im0[15]_i_1                                                                                                                                     | dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/O1                                                                                                              |                5 |             16 |
|  clk_IBUF_BUFG | dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_dout_valid                                                                                                                                                   |                                                                                                                                                                                       |                3 |             23 |
|  clk_IBUF_BUFG | dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]  | dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                              |                6 |             24 |
|  clk_IBUF_BUFG | dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_cmnd_wr                                                                                                                                                    | dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/I2[0]                                                                                                                                  |                5 |             26 |
|  clk_IBUF_BUFG | dma/U0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/n_0_updt_desc_reg0[31]_i_2                                                                                                                                 | dma/U0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                6 |             26 |
|  clk_IBUF_BUFG | dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1                                                                                                                            | dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/I2[0]                                                                                                                                  |                8 |             26 |
|  clk_IBUF_BUFG | dma/U0/I_MM2S_DMA_MNGR/I18[0]                                                                                                                                                                                                               | dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/I2[0]                                                                                                                                  |                8 |             26 |
|  clk_IBUF_BUFG | dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/E[0]                                                                                                                                                 | dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/n_0_sig_next_addr_reg[31]_i_1                                                                                  |               11 |             26 |
|  clk_IBUF_BUFG | dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/lsbnxtdesc_tready                                                                                                                                                                         | dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/I2[0]                                                                                                                                  |                5 |             26 |
|  clk_IBUF_BUFG |                                                                                                                                                                                                                                             | dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sig_stream_rst                                                                                                                         |               14 |             26 |
|  clk_IBUF_BUFG | dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/E[0]                                                                                                                                                                             | dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/I2[0]                                                                                                                                  |                7 |             26 |
|  clk_IBUF_BUFG | dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/current_bd0                                                                                                                                                        | dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/n_0_current_bd[31]_i_1                                                                                       |                7 |             26 |
|  clk_IBUF_BUFG | dma/U0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/n_0_updt_desc_reg2[32]_i_1                                                                                                                                 | dma/U0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                5 |             27 |
|  clk_IBUF_BUFG | dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/E[0]                                                                                                                                         | dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/I2[0]                                                                                                                                  |                7 |             28 |
|  clk_IBUF_BUFG | dma/U0/I_MM2S_DMA_MNGR/I20[0]                                                                                                                                                                                                               | dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/I2[0]                                                                                                                                  |                7 |             29 |
|  clk_IBUF_BUFG | sg_bram_controller_inst/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                          | sg_bram_controller_inst/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/O4                                                                                    |                7 |             32 |
|  clk_IBUF_BUFG | dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter[6]                                                                                                                                                                                | dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/I2[0]                                                                                                                                  |                7 |             32 |
|  clk_IBUF_BUFG | sg_bram_controller_inst/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                            | sg_bram_controller_inst/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1                                          |                7 |             32 |
|  clk_IBUF_BUFG | dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter[2]                                                                                                                                                                                | dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/I2[0]                                                                                                                                  |                9 |             32 |
|  clk_IBUF_BUFG | dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                         | dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                              |                7 |             33 |
|  clk_IBUF_BUFG | dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                   | dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/O1                                                                                                              |                9 |             33 |
|  clk_IBUF_BUFG | dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_rden                                                                                                                                     | dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/I2[0]                                                                                                                                  |               11 |             34 |
|  clk_IBUF_BUFG |                                                                                                                                                                                                                                             | sg_bram_controller_inst/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/O4                                                                                    |               25 |             48 |
|  clk_IBUF_BUFG |                                                                                                                                                                                                                                             | dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                              |               20 |             56 |
|  clk_IBUF_BUFG |                                                                                                                                                                                                                                             | controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/O4                                                                                                 |               28 |             59 |
|  clk_IBUF_BUFG | dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/O1                                                                                                                                                                | dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/n_0_sig_next_cmd_cmplt_reg_i_1                                                                              |               18 |             69 |
|  clk_IBUF_BUFG | dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/O2[0]                                                                                                                                                                 | dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/O1                                                                                                              |               20 |             80 |
|  clk_IBUF_BUFG | dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren_new                                                                                                                                                     | dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/n_0_GEN_MM2S.reg1[90]_i_1                                                                                    |               17 |             91 |
|  clk_IBUF_BUFG | dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/n_0_GEN_MM2S.queue_dout_new[90]_i_1                                                                                                                                | dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/n_0_GEN_MM2S.reg1[90]_i_1                                                                                    |               15 |             91 |
|  clk_IBUF_BUFG |                                                                                                                                                                                                                                             | dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/I2[0]                                                                                                                                  |               35 |            103 |
|  clk_IBUF_BUFG |                                                                                                                                                                                                                                             |                                                                                                                                                                                       |               86 |            223 |
|  clk_IBUF_BUFG | controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                         | controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/n_0_GEN_RDATA_NO_ECC.GEN_RDATA[255].axi_rdata_int[255]_i_1                                                     |               55 |            256 |
|  clk_IBUF_BUFG | controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                       | controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/O4                                                                                                 |               63 |            256 |
|  clk_IBUF_BUFG | dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                             | dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                         |              101 |            289 |
|  clk_IBUF_BUFG | dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                 | dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                              |               86 |            289 |
+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


