  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir C:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=FIR_HLS.cpp' from C:/HLS-multirate-DSP/HLS_Project/FIR_v5/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'C:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_HLS.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=FIR_HLS.h' from C:/HLS-multirate-DSP/HLS_Project/FIR_v5/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'C:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_HLS.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/HLS-multirate-DSP/Matlab/FIR_multirate_HLS.h' from C:/HLS-multirate-DSP/HLS_Project/FIR_v5/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file 'C:/HLS-multirate-DSP/Matlab/FIR_multirate_HLS.h' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=FIR_HLS_TB.cpp' from C:/HLS-multirate-DSP/HLS_Project/FIR_v5/hls_config.cfg(10)
INFO: [HLS 200-10] Adding test bench file 'C:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_HLS_TB.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/HLS-multirate-DSP/Matlab/TS_HLS_multirate.dat' from C:/HLS-multirate-DSP/HLS_Project/FIR_v5/hls_config.cfg(11)
INFO: [HLS 200-10] Adding test bench file 'C:/HLS-multirate-DSP/Matlab/TS_HLS_multirate.dat' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/HLS-multirate-DSP/Matlab/TS_HLS_multirate.res' from C:/HLS-multirate-DSP/HLS_Project/FIR_v5/hls_config.cfg(12)
INFO: [HLS 200-10] Adding test bench file 'C:/HLS-multirate-DSP/Matlab/TS_HLS_multirate.res' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=FIR_HLS' from C:/HLS-multirate-DSP/HLS_Project/FIR_v5/hls_config.cfg(13)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/HLS-multirate-DSP/HLS_Project/FIR_v5/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xck26-sfvc784-2LV-c' from C:/HLS-multirate-DSP/HLS_Project/FIR_v5/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/HLS-multirate-DSP/HLS_Project/FIR_v5/hls_config.cfg(5)
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.038 seconds; current allocated memory: 272.492 MB.
INFO: [HLS 200-10] Analyzing design file 'FIR_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.001 seconds; current allocated memory: 275.562 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 6,059 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,050 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 491 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 468 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 468 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 368 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 368 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 368 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 368 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,288 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,035 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,035 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 963 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 963 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 965 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 952 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_69_2' is marked as complete unroll implied by the pipeline pragma (FIR_HLS.cpp:69:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_65_1' is marked as complete unroll implied by the pipeline pragma (FIR_HLS.cpp:65:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_69_2' (FIR_HLS.cpp:69:19) in function 'FIR_filter' completely with a factor of 4 (FIR_HLS.cpp:56:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_65_1' (FIR_HLS.cpp:65:19) in function 'FIR_filter' completely with a factor of 5 (FIR_HLS.cpp:56:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_69_2' (FIR_HLS.cpp:69:19) in function 'FIR_filter' completely with a factor of 116 (FIR_HLS.cpp:56:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_65_1' (FIR_HLS.cpp:65:19) in function 'FIR_filter' completely with a factor of 117 (FIR_HLS.cpp:56:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_69_2' (FIR_HLS.cpp:69:19) in function 'FIR_filter' completely with a factor of 5 (FIR_HLS.cpp:56:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_65_1' (FIR_HLS.cpp:65:19) in function 'FIR_filter' completely with a factor of 6 (FIR_HLS.cpp:56:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZL16b_FIR_dec_int_43' dimension 1 completely based on constant index. (c:/HLS-multirate-DSP/Matlab/FIR_multirate_HLS.h:66:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZL16b_FIR_dec_int_42' dimension 1 completely based on constant index. (c:/HLS-multirate-DSP/Matlab/FIR_multirate_HLS.h:63:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZL16b_FIR_dec_int_41' dimension 1 completely based on constant index. (c:/HLS-multirate-DSP/Matlab/FIR_multirate_HLS.h:60:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZL19H_filter_FIR_dec_40' dimension 1 completely based on constant index. (c:/HLS-multirate-DSP/Matlab/FIR_multirate_HLS.h:26:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZL19H_filter_FIR_int_40' dimension 1 completely based on constant index. (c:/HLS-multirate-DSP/Matlab/FIR_multirate_HLS.h:30:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZL19H_filter_FIR_dec_43' dimension 1 completely based on constant index. (c:/HLS-multirate-DSP/Matlab/FIR_multirate_HLS.h:29:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZL19H_filter_FIR_int_41' dimension 1 completely based on constant index. (c:/HLS-multirate-DSP/Matlab/FIR_multirate_HLS.h:31:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZL19H_filter_FIR_dec_42' dimension 1 completely based on constant index. (c:/HLS-multirate-DSP/Matlab/FIR_multirate_HLS.h:28:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZL19H_filter_FIR_int_42' dimension 1 completely based on constant index. (c:/HLS-multirate-DSP/Matlab/FIR_multirate_HLS.h:32:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZL19H_filter_FIR_dec_41' dimension 1 completely based on constant index. (c:/HLS-multirate-DSP/Matlab/FIR_multirate_HLS.h:27:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZL19H_filter_FIR_int_43' dimension 1 completely based on constant index. (c:/HLS-multirate-DSP/Matlab/FIR_multirate_HLS.h:33:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'b_FIR_dec_int_41' due to pipeline pragma (c:/HLS-multirate-DSP/Matlab/FIR_multirate_HLS.h:60:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'b_FIR_dec_int_42' due to pipeline pragma (c:/HLS-multirate-DSP/Matlab/FIR_multirate_HLS.h:63:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'b_FIR_dec_int_43' due to pipeline pragma (c:/HLS-multirate-DSP/Matlab/FIR_multirate_HLS.h:66:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'H_filter_FIR_dec_40' due to pipeline pragma (c:/HLS-multirate-DSP/Matlab/FIR_multirate_HLS.h:26:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'H_filter_FIR_dec_41' due to pipeline pragma (c:/HLS-multirate-DSP/Matlab/FIR_multirate_HLS.h:27:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'H_filter_FIR_dec_42' due to pipeline pragma (c:/HLS-multirate-DSP/Matlab/FIR_multirate_HLS.h:28:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'H_filter_FIR_dec_43' due to pipeline pragma (c:/HLS-multirate-DSP/Matlab/FIR_multirate_HLS.h:29:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'H_filter_FIR_int_40' due to pipeline pragma (c:/HLS-multirate-DSP/Matlab/FIR_multirate_HLS.h:30:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'H_filter_FIR_int_41' due to pipeline pragma (c:/HLS-multirate-DSP/Matlab/FIR_multirate_HLS.h:31:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'H_filter_FIR_int_42' due to pipeline pragma (c:/HLS-multirate-DSP/Matlab/FIR_multirate_HLS.h:32:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'H_filter_FIR_int_43' due to pipeline pragma (c:/HLS-multirate-DSP/Matlab/FIR_multirate_HLS.h:33:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'H_filter_FIR_kernel' due to pipeline pragma (c:/HLS-multirate-DSP/Matlab/FIR_multirate_HLS.h:25:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL19H_filter_FIR_kernel': Complete partitioning on dimension 1. (c:/HLS-multirate-DSP/Matlab/FIR_multirate_HLS.h:25:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL19H_filter_FIR_int_43': Complete partitioning on dimension 1. (c:/HLS-multirate-DSP/Matlab/FIR_multirate_HLS.h:33:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL19H_filter_FIR_int_42': Complete partitioning on dimension 1. (c:/HLS-multirate-DSP/Matlab/FIR_multirate_HLS.h:32:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL19H_filter_FIR_int_41': Complete partitioning on dimension 1. (c:/HLS-multirate-DSP/Matlab/FIR_multirate_HLS.h:31:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL19H_filter_FIR_int_40': Complete partitioning on dimension 1. (c:/HLS-multirate-DSP/Matlab/FIR_multirate_HLS.h:30:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL19H_filter_FIR_dec_43': Complete partitioning on dimension 1. (c:/HLS-multirate-DSP/Matlab/FIR_multirate_HLS.h:29:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL19H_filter_FIR_dec_42': Complete partitioning on dimension 1. (c:/HLS-multirate-DSP/Matlab/FIR_multirate_HLS.h:28:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL19H_filter_FIR_dec_41': Complete partitioning on dimension 1. (c:/HLS-multirate-DSP/Matlab/FIR_multirate_HLS.h:27:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL19H_filter_FIR_dec_40': Complete partitioning on dimension 1. (c:/HLS-multirate-DSP/Matlab/FIR_multirate_HLS.h:26:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL16b_FIR_dec_int_43': Complete partitioning on dimension 1. (c:/HLS-multirate-DSP/Matlab/FIR_multirate_HLS.h:66:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL16b_FIR_dec_int_42': Complete partitioning on dimension 1. (c:/HLS-multirate-DSP/Matlab/FIR_multirate_HLS.h:63:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL16b_FIR_dec_int_41': Complete partitioning on dimension 1. (c:/HLS-multirate-DSP/Matlab/FIR_multirate_HLS.h:60:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 11.137 seconds; current allocated memory: 278.004 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 278.004 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 282.742 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 284.906 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'FIR_filter.1' (FIR_HLS.cpp:56:34)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'FIR_filter' (FIR_HLS.cpp:56:1)...64 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'FIR_HLS' (FIR_HLS.cpp:13:1)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.62 seconds; current allocated memory: 306.961 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 328.418 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FIR_HLS' ...
WARNING: [SYN 201-103] Legalizing function name 'FIR_filter.1' to 'FIR_filter_1'.
WARNING: [SYN 201-103] Legalizing function name 'FIR_filter.2' to 'FIR_filter_2'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FIR_filter_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'FIR_filter.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, function 'FIR_filter.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.318 seconds; current allocated memory: 331.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 332.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FIR_filter_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=FIR_accu32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'FIR_filter.2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, function 'FIR_filter.2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 333.211 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 333.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FIR_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=FIR_accu32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp92) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp64) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp22) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'FIR_filter'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, function 'FIR_filter'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.441 seconds; current allocated memory: 338.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 338.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FIR_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 339.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 339.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FIR_filter_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_10s_28s_28_4_0': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_14ns_28s_30_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_13s_28_1_0': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FIR_filter_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 342.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FIR_filter_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16s_16s_13ns_30_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_12s_30s_30_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_8ns_30s_30_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FIR_filter_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.289 seconds; current allocated memory: 344.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FIR_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_0' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FIR_filter' pipeline 'FIR_filter' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16s_16s_10ns_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16s_16s_10s_27_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16s_16s_11ns_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16s_16s_11s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16s_16s_14ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16s_16s_7ns_25_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16s_16s_9ns_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16s_16s_9ns_27_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16s_16s_9s_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_10ns_28s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_10s_26s_27_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_10s_27s_27_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_11s_28s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_11s_29s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_11s_31s_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_12s_28s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_13s_29s_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_4ns_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_6ns_25s_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_7ns_23s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_7ns_25ns_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_7s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_7s_25s_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_8ns_25s_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_8ns_26s_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_8ns_27s_27_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_8s_25ns_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_8s_25s_25_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_8s_26s_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_9ns_27s_27_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_9ns_27s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_9ns_28s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_9s_24s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_9s_27s_27_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_17s_17s_10ns_27s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_17s_17s_6s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_mul_sub_16s_15ns_16s_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_18s_7ns_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FIR_filter'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.956 seconds; current allocated memory: 350.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FIR_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'FIR_HLS/input_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FIR_HLS/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'FIR_HLS' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'mod_value' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'y2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_dec_40_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_dec_40_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_dec_40_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_dec_40_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_dec_40_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'y1_phase1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'y1_phase2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'y1_phase3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_int_40_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_int_40_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_int_40_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_int_40_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_int_40_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_dec_43_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_dec_43_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_dec_43_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_dec_43_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_int_41_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_int_41_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_int_41_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_int_41_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_dec_42_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_dec_42_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_dec_42_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_dec_42_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_int_42_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_int_42_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_int_42_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_int_42_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_dec_41_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_dec_41_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_dec_41_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_dec_41_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_int_43_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_int_43_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_int_43_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_int_43_3' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'FIR_HLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.999 seconds; current allocated memory: 360.422 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.652 seconds; current allocated memory: 365.277 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.807 seconds; current allocated memory: 370.039 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for FIR_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for FIR_HLS.
INFO: [HLS 200-789] **** Estimated Fmax: 200.95 MHz
INFO: [HLS 200-112] Total CPU user time: 9 seconds. Total CPU system time: 3 seconds. Total elapsed time: 40.052 seconds; peak allocated memory: 370.945 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 0m 45s
