{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.098,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09946,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00199587,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00181383,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000804446,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00181383,
	"finish__design__instance__count__class:buffer": 11,
	"finish__design__instance__area__class:buffer": 13.832,
	"finish__design__instance__count__class:clock_buffer": 6,
	"finish__design__instance__area__class:clock_buffer": 7.448,
	"finish__design__instance__count__class:timing_repair_buffer": 21,
	"finish__design__instance__area__class:timing_repair_buffer": 16.758,
	"finish__design__instance__count__class:inverter": 9,
	"finish__design__instance__area__class:inverter": 5.32,
	"finish__design__instance__count__class:clock_inverter": 2,
	"finish__design__instance__area__class:clock_inverter": 1.596,
	"finish__design__instance__count__class:sequential_cell": 33,
	"finish__design__instance__area__class:sequential_cell": 150.822,
	"finish__design__instance__count__class:multi_input_combinational_cell": 113,
	"finish__design__instance__area__class:multi_input_combinational_cell": 167.846,
	"finish__design__instance__count": 195,
	"finish__design__instance__area": 363.622,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.365259,
	"finish__clock__skew__setup": 0.000774332,
	"finish__clock__skew__hold": 0.000774332,
	"finish__timing__drv__max_slew_limit": 0.644629,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.891034,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000309623,
	"finish__power__switching__total": 9.54768e-05,
	"finish__power__leakage__total": 7.33089e-06,
	"finish__power__total": 0.000412431,
	"finish__design__io": 25,
	"finish__design__die__area": 1470.72,
	"finish__design__core__area": 1263.5,
	"finish__design__instance__count": 245,
	"finish__design__instance__area": 376.922,
	"finish__design__instance__count__stdcell": 245,
	"finish__design__instance__area__stdcell": 376.922,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.298316,
	"finish__design__instance__utilization__stdcell": 0.298316,
	"finish__design__rows": 25,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 25,
	"finish__design__sites": 4750,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 4750,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}