
*** Running vivado
    with args -log CU_DP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CU_DP.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source CU_DP.tcl -notrace
Command: synth_design -top CU_DP -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16748 
WARNING: [Synth 8-2611] redeclaration of ansi port lt1 is not allowed [C:/Users/damie/Documents/GitHub/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/dp.v:10]
WARNING: [Synth 8-2611] redeclaration of ansi port gt12 is not allowed [C:/Users/damie/Documents/GitHub/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/dp.v:10]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 446.430 ; gain = 155.371
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CU_DP' [C:/Users/damie/Documents/GitHub/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/cu_dp.v:1]
INFO: [Synth 8-6157] synthesizing module 'CU' [C:/Users/damie/Documents/GitHub/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/cu.v:1]
INFO: [Synth 8-6155] done synthesizing module 'CU' (1#1) [C:/Users/damie/Documents/GitHub/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/cu.v:1]
WARNING: [Synth 8-7023] instance 'cu' of module 'CU' has 13 connections declared, but only 11 given [C:/Users/damie/Documents/GitHub/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/cu_dp.v:11]
INFO: [Synth 8-6157] synthesizing module 'DP' [C:/Users/damie/Documents/GitHub/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/dp.v:1]
INFO: [Synth 8-6157] synthesizing module 'CNT' [C:/Users/damie/Documents/GitHub/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/cnt.v:1]
INFO: [Synth 8-6155] done synthesizing module 'CNT' (2#1) [C:/Users/damie/Documents/GitHub/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/cnt.v:1]
INFO: [Synth 8-6157] synthesizing module 'CMP' [C:/Users/damie/Documents/GitHub/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/cmp.v:1]
INFO: [Synth 8-6155] done synthesizing module 'CMP' (3#1) [C:/Users/damie/Documents/GitHub/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/cmp.v:1]
WARNING: [Synth 8-689] width (36) of port connection 'a' does not match port width (32) of module 'CMP' [C:/Users/damie/Documents/GitHub/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/dp.v:15]
INFO: [Synth 8-6157] synthesizing module 'MUL' [C:/Users/damie/Documents/GitHub/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/mul.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MUL' (4#1) [C:/Users/damie/Documents/GitHub/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/mul.v:1]
INFO: [Synth 8-6157] synthesizing module 'MUX' [C:/Users/damie/Documents/GitHub/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/mux.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MUX' (5#1) [C:/Users/damie/Documents/GitHub/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/mux.v:1]
INFO: [Synth 8-6157] synthesizing module 'REG' [C:/Users/damie/Documents/GitHub/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/reg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'REG' (6#1) [C:/Users/damie/Documents/GitHub/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/reg.v:1]
WARNING: [Synth 8-689] width (36) of port connection 'a' does not match port width (32) of module 'CMP' [C:/Users/damie/Documents/GitHub/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/dp.v:25]
INFO: [Synth 8-6155] done synthesizing module 'DP' (7#1) [C:/Users/damie/Documents/GitHub/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/dp.v:1]
INFO: [Synth 8-6155] done synthesizing module 'CU_DP' (8#1) [C:/Users/damie/Documents/GitHub/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/cu_dp.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 485.125 ; gain = 194.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 485.125 ; gain = 194.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 485.125 ; gain = 194.066
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 485.125 ; gain = 194.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CU 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module CNT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module MUL 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module MUX 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module REG 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/damie/Documents/GitHub/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/mul.v:7]
DSP Report: Generating DSP dp/mul/z, operation Mode is: A*B2.
DSP Report: register dp/mul/z is absorbed into DSP dp/mul/z.
DSP Report: operator dp/mul/z is absorbed into DSP dp/mul/z.
DSP Report: operator dp/mul/z is absorbed into DSP dp/mul/z.
DSP Report: Generating DSP dp/mul/z, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register dp/mul/z is absorbed into DSP dp/mul/z.
DSP Report: operator dp/mul/z is absorbed into DSP dp/mul/z.
DSP Report: operator dp/mul/z is absorbed into DSP dp/mul/z.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dp/cnt/n0_inferred /\dp/cnt/n_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dp/cnt/n0_inferred /\dp/cnt/n_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dp/cnt/n0_inferred /\dp/cnt/n_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dp/cnt/n0_inferred /\dp/cnt/n_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dp/reg_1/mem_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dp/reg_1/mem_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dp/reg_1/mem_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dp/reg_1/mem_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dp/reg_1/mem_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dp/reg_1/mem_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dp/reg_1/mem_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dp/reg_1/mem_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dp/reg_1/mem_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dp/reg_1/mem_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dp/reg_1/mem_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dp/reg_1/mem_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dp/reg_1/mem_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dp/reg_1/mem_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dp/reg_1/mem_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dp/reg_1/mem_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dp/reg_1/mem_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dp/reg_1/mem_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dp/reg_1/mem_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dp/reg_1/mem_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dp/reg_1/mem_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dp/reg_1/mem_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dp/reg_1/mem_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dp/reg_1/mem_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dp/reg_1/mem_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dp/reg_1/mem_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dp/reg_1/mem_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dp/reg_1/mem_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dp/reg_1/mem_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dp/reg_1/mem_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dp/reg_1/mem_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dp/reg_1/mem_reg[31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 644.359 ; gain = 353.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|CU_DP       | A*B2            | 18     | 5      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|CU_DP       | (PCIN>>17)+A*B2 | 16     | 5      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 645.297 ; gain = 354.238
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 645.484 ; gain = 354.426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 645.484 ; gain = 354.426
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin cu/ns_reg_n_0_[1] with 1st driver pin 'cu/ns_reg[1]/Q' [C:/Users/damie/Documents/GitHub/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/cu.v:21]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin cu/ns_reg_n_0_[1] with 2nd driver pin 'cu/cs_reg[1]/Q' [C:/Users/damie/Documents/GitHub/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/cu.v:13]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin cu/ns_reg_n_0_[0] with 1st driver pin 'cu/ns_reg[0]/Q' [C:/Users/damie/Documents/GitHub/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/cu.v:21]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin cu/ns_reg_n_0_[0] with 2nd driver pin 'cu/cs_reg[0]/Q' [C:/Users/damie/Documents/GitHub/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/cu.v:13]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        2|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 645.484 ; gain = 354.426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 645.484 ; gain = 354.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 645.484 ; gain = 354.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 645.484 ; gain = 354.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 645.484 ; gain = 354.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |     5|
|3     |LUT3 |     1|
|4     |LUT4 |     1|
|5     |LUT5 |     1|
|6     |FDRE |     5|
|7     |IBUF |     6|
|8     |OBUF |    34|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    54|
|2     |  cu     |CU     |    13|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 645.484 ; gain = 354.426
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 4 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 645.484 ; gain = 354.426
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 645.484 ; gain = 354.426
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 760.949 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
60 Infos, 5 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 760.949 ; gain = 469.891
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 760.949 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/damie/Documents/GitHub/cmpe_140/assignment_1/assignment_1.runs/synth_1/CU_DP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CU_DP_utilization_synth.rpt -pb CU_DP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb 11 09:25:20 2020...
