================================================================================ 
Commit: f768cfd60f32ca71e0b835c701220ac575c3c631 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:58:35 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3165_81

Hsd-es-id: N/A
Original commit date: Sat Apr 22 21:46:58 2023 -0700
Original commit hash: 90c94ae0d7f0adf40d505133818a29fcc679c2e6

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 419ad36d206b7eb3c38186b831d175d61b9b4c21 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:58:29 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M][MTL-P]:CAT error observed while and after preloading the OS with BIOS ( Regression )

[Issue Description]
[MTL-M][MTL-P]:CAT error observed while and after preloading the OS with BIOS ( Regression )

[Resolution]
Revert [MTL-S MTL-M MTL-P | DDR5 LP5] Enable Opportunistic SR by default in the" by default

Package/Module: Intel/MeteorLakePlatSamplePkg/Setup

[Impacted Platform]
ALL

Hsd-es-id: 22018038956
Original commit date: Sat Apr 22 17:44:59 2023 +0530
Change-Id: Id5d682592520993fdb6c1ec9beb6809b99e44fc1
Original commit hash: 96c470a696be5fb772c8a1f7564052905c47bf39

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: d5859b6e44d420f2658c1362a0cc259b1f1c3134 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:58:22 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3165_80

Hsd-es-id: N/A
Original commit date: Fri Apr 21 12:49:20 2023 -0700
Original commit hash: 3a62aa26fdff080524b4eb3bd878cd1d3752acc5

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f7a5374f65f1552ad36a6ee5343bdbb8596ff7a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:58:16 2023 +0530 
-------------------------------------------------------------------------------- 
MTL Program branch Update Minor Version of BIOS ID

[Feature Description]
MTL Program branch Update Minor Version of BIOS ID

Package/Module:MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: N/A
Original commit date: Sat Apr 22 01:10:39 2023 +0530
Change-Id: I5b133165e6024560575de7397742922445032baa
Original commit hash: 40c2b015b3a9b35af8ee4a408c1546885e326d82

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 25280faa7cf97d3aaf8bed9eb128e372ab9c291b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:58:09 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3165_00

Hsd-es-id: N/A
Original commit date: Fri Apr 21 12:02:11 2023 -0700
Original commit hash: 5f99609a201095420649eb969142a33cf9578956

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: dcea706ee351452f53db53a39503f94ab9780739 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:58:03 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Enable Opportunistic SR by default in the
BIOS menu

[Feature Description]
This feature is to make sure if that Opportunistic Self Refresh is
enabled by default

Package/Module: Intel/MeteorLakePlatSamplePkg/Setup

[Impacted Platform]
ALL

Hsd-es-id: 14019103141
Original commit date: Tue Apr 4 17:29:37 2023 -0700
Change-Id: I18e585879632f2bb1b4df90a68f1ecc4a9929ec1
Original commit hash: 8174ce0b5ae106fd4f31ff60253761acf1517f6d

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: b892579bee0893bed7cd3109a9fa77e6069e80d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:57:56 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.14.1

(cherry picked from commit 25dcf2dee387d80e77b5517b838def76cec925b3)

Thu Apr 20 13:31:04 2023 -0700
Original commit date: Thu Apr 20 13:31:04 2023 -0700
Original commit hash: 9ac3fef0963a9d41e3da71f0640ee9219baf237e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0d724c0cca40161b7ca1e458c44ceef1583398d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:57:50 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P | DDR5] REFPIFSMControl MinWidth Set to 8 for DDR5

Package/Module: SiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P

Hsd-es-id: 22018026492
Original commit date: Thu Apr 20 12:36:13 2023 -0700
Change-Id: Ic09d1913ac743e2c99523dbea1d30e36eec8bc1f
Original commit hash: c499f7794b96533458c240c035a433c8909ba4e2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfigPrivate.h

================================================================================ 
Commit: 30dfb360472a7c4971c5628b4651ed78975d588b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:57:43 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.14.0

Original commit date: Fri Apr 14 02:39:14 2023 -0700
Change-Id: Ic3aa3174c69d3f7d7c575634f7d1e73d1ac645b8
Original commit hash: b63924a08961daac9b22d2e3798492f8702dcbd5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d030079dd85e8215281a9dee87854f322fcbb636 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:57:36 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.13.48

(cherry picked from commit 3f90f8ee72b815eea6004e22a2e1275dca91491f)

Thu Apr 20 13:18:15 2023 -0700
Original commit date: Thu Apr 20 13:18:15 2023 -0700
Original commit hash: f281c3a9f5f50609692f5364b543d424b0b1eb74

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fe3e550a806dcd4807488f1254a532c91a0ceb65 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:57:30 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5 DDR5] Change refpifsm minwidth to 6

[Feature Description]
Minwidth = 4 was enough to mitigate VccSA Vmin issue at high temp.
Although value of 4 was fine in HVM data, it is causing speckle in
different systems. Changing Minwidth value to 6 helps to fix the
speckle issue.

Package/Module: SiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22017918980
Original commit date: Thu Apr 13 17:50:01 2023 -0700
Change-Id: Ie65ca625c707901e754776e24ce128fbb33a89a9
Original commit hash: a14a71214ed3da1a7328130842aca5241ef0e27f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 143b1f6561ffc2242a15989c9fd2d6bb72ea8234 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:57:23 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.13.47

(cherry picked from commit 69ae2b8fd6985d836fe44a8c6efe6a29ad717e4e)

Thu Apr 20 13:16:05 2023 -0700
Original commit date: Thu Apr 20 13:16:05 2023 -0700
Original commit hash: fb10369f20a618280c0b5e30aa8f51fbcc34136a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c96cfc61f5915b100a36d80c0df53928ee032cdd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:57:17 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] Turn Off WRTRETRAIN

Package/Module: SiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22017951178
Original commit date: Mon Apr 17 17:17:33 2023 -0700
Change-Id: I7174819da888ad907207bbf403a72c45aa44b5bd
Original commit hash: 446388fb53779e0f25474d3cdbfafb291cf0afdb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 0175af1cb8dd0e9faba935cde6cdb0e2859e80b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:57:10 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.13.46

(cherry picked from commit d2c8d74f1e2725b3e76dda1e1211a8e74f7be969)

Thu Apr 20 13:14:55 2023 -0700
Original commit date: Thu Apr 20 13:14:55 2023 -0700
Original commit hash: 5afcfb086c6cde21137eca636494c11b9f18911d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4d6f9b44f220be463d8c336bd7e8ea4bf11dfe7c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:57:04 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] MTL DDR DCC optimization

[Feature Description]
The following changes are needed to improve convergence and prevent
failure in DCC init mainly at 2133-G4.
MRC must do:
1) PhClk size equation should use +/-31 for frequency < 3200
and +/-15 for freq >= 3200
2) Increase number of iteration allowed to 15 for PHCLK
3) Any QCLK DccSize calculation with "Min_Ave1 > Max_Ave2" should be
just a warning
4) WAM Iterations should check if DCC/PhDelay Error is out of spec
(not just if Iteration Delta is below the limit) and continue
until all 3 requirements are met (or max Iterations reached).

Package/Module: SiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22017922919
Original commit date: Fri Apr 14 01:17:48 2023 -0700
Change-Id: Id6c3036767bf0a4afa593b2b9cd198435427a934
Original commit hash: bcabf70d336948d6d7e83c041dc0560b73759b53

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfigPrivate.h

================================================================================ 
Commit: 10fb00061811dedad05c9d943d5c909e23a9d762 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:56:57 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.13.45

(cherry picked from commit c4d247710e0a2733d5a04a8cb2746b999ff3d2ea)

Fri Apr 14 02:30:58 2023 -0700
Original commit date: Fri Apr 14 02:30:58 2023 -0700
Original commit hash: ac725c42f4c3c9e91dace635586336a327b3cf06

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3d9e043baddba456f329698a42ebec682f312067 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:56:51 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S ARL-S| DDR5] Fix for MC tRRD_DG minimum
timing in Gear 4.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 22017895042
Original commit date: Thu Apr 13 10:28:31 2023 -0700
Change-Id: I9de94fd1d17848488b419b7a3d86bc821d1aefc8
Original commit hash: f8a7eb02bd2a5e565aaccfd1613e7583814c1da5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMcConfiguration.c

================================================================================ 
Commit: 1bf5537fbce64eb42cda6525b36b35d71bc49e62 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:56:45 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.13.44

(cherry picked from commit 76e2e1c260cfe556d07f1d742821c91e53d42b99)

Fri Apr 14 02:26:30 2023 -0700
Original commit date: Fri Apr 14 02:26:30 2023 -0700
Original commit hash: 56b39f0ff75848db5a3322707846a546fbda8e2b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8d4c9c2f098a03493c57619842244afd3a477767 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:56:37 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] 2DPC RVP not able to boot to WOS using
2nd and 4th DIMM slot

[Feature Description]
Broadcast TXControl and RXControl to reset value
Only program initial value for populated ranks

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
ALL

Hsd-es-id: 15013178490
Original commit date: Mon Apr 10 21:12:55 2023 +0800
Change-Id: I4dee40e3c0a7265316747d08a6f1e160a9504aa8
Original commit hash: 189d8ade3b76c3dc0e6c36f63b9dfa1ba98b4712

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.h

================================================================================ 
Commit: f9604b0e54e360d8417859489e942325498aa635 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:56:30 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.13.43

(cherry picked from commit 7451d7b252c422f846680695d849bb3ba3ab5694)

Fri Apr 7 17:07:45 2023 -0700
Original commit date: Fri Apr 7 17:07:45 2023 -0700
Original commit hash: 90b1e436f794adaa2051524ff99afb6520da15a4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d42fa266dfae5b5e73abb70cf8f1bd261674f947 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:56:24 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5] DDR5 5600 G2 CA and CS. Ron and ODT
Optimization

[Feature Description]
In order to enable DDR5 5600-G2 data rate:
- Update from 30 to 25 the DDR5 Rcomp Targets
Write Ron(CA) and Write Ron(CS) for WrDSCmd and WrDSCtl respectively.
- Update CCC ODT RttCa from 80 to 60 and RttCs from 40 to 60
for Ddr5CccOdtTable1Dpc_OC array.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 14019131396
Original commit date: Thu Apr 6 23:55:35 2023 -0700
Change-Id: I6b7f8834a4593bfd14cecd997cd601ee8df1b2a7
Original commit hash: 3c2d2f76ee961684fe2ba31035dd42223a35679f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: 48b6f6e647580c83b52a6cfc307e14ad5910c97e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:56:17 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.13.42

Hsd-es-id: N/A
Original commit date: Fri Apr 7 16:48:22 2023 -0700
Original commit hash: e3a7c4b78f385fdaecc2b5bc558f688805b87a05

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f275f75be16ea67c117c29831056af64df5878f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:56:10 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Enable Opportunistic SR by default in the
BIOS menu

[Feature Description]
This feature is to make sure if that Opportunistic Self Refresh is
enabled, then to disable it by force if CKD is supported.

Package/Module: Intel/ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14019049200
Original commit date: Tue Apr 4 16:31:22 2023 -0700
Change-Id: I66831236e57b2dd2ca2108a9e3ac4849171c8b42
Original commit hash: f3ef27ad294c992c9705719382df6b4efc8aa5d1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtInputs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: a0a83b0bd381a70d0c68694e0b6521ccfccdaa58 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:56:04 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.13.41

Hsd-es-id: N/A
Original commit date: Fri Apr 7 15:43:22 2023 -0700
Original commit hash: f9efafc9ac5242c453a928249a811212a15f2c76

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 398f0133b51cc067c2887b6d89c213af406d9840 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:55:59 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Feature Request for SAGV Points Enablement
in Bios/MRC

[Feature Description]
This is to enable SAGV point table for MTL-S based on
dimm configurations below:

Configurations SAGV Frequency and Gear
1DPC 1R (1R_1R) 4000G4 5600G4 5200G2 5200G2
1DPC 2R (2R_2R) UDIMM 4000G4 5200G4 5200G2 5200G2
1DPC 2R (2R_2R) SODIMM 4000G4 4800G4 4800G2 4800G2
2DPC 1R (0R1R_0R1R 1dpc config) 4000G4 4800G4 4800G2 4800G2
2DPC 2R (0R2R_0R2R 1dpc config) 4000G4 4800G4 4800G2 4800G2
2DPC 2R (1R1R_1R1R 2dpc config) 4000G4 4000G4 4000G2 4000G2
2DPC 4R (2R2R_2R2R 2dpc config) 3200G4 3200G4 3200G2 3200G2
1DPC mixed rank and mixed width 4000G4 4000G4 4000G4 4000G4
2DPC mixed rank and mixed width 4000G4 4000G4 4000G4 4000G4

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 14019086748
Original commit date: Wed Apr 5 17:29:46 2023 -0700
Change-Id: I60cf9e94a5a7a8e0a193fc1dcfb02c3afa685378
Original commit hash: 1cfbf31025c5c83493670cceb966fc8fcaa67261

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 8c71e57ffb8a785de1df889d5297b0b79b451808 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:55:53 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.13.40

(cherry picked from commit e26111644024f71582ba1b9e5178250e21f87192)

Fri Apr 7 14:52:02 2023 -0700
Original commit date: Fri Apr 7 14:52:02 2023 -0700
Original commit hash: f444091c855f1c575864aba965dcaa4dfad0aa57

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4b896fd8cb256900bdc3ca2b380cf2fb2a3d5bf5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:55:47 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] WCK in ShiftDqPI function is being offset for each
rank, while it should only be offset once for all ranks

[Issue Description]
WCK is shared across all ranks, but ShiftDQPI function is offsetting
WCK Pi for each rank, resulting in WCK being shifted twice in 2R
configs

[Resolution]
Pull the Rank loop inside of ShiftDqPI and update WCK outside of
the rank loop.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P

Hsd-es-id: 14018980915
Original commit date: Thu Mar 23 08:34:07 2023 -0600
Change-Id: I78855fd520255c50ec4649b3e3be6844646945d7
Original commit hash: ec1f2716ef8a053c6147c16e4adb9c868c3d419c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 0c554d42be99a4a739aa97ca788790b5cc20c355 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:55:40 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.13.39

(cherry picked from commit 65b56fc387874ce46c294ce427837d4322966017)

Fri Apr 7 14:50:32 2023 -0700
Original commit date: Fri Apr 7 14:50:32 2023 -0700
Original commit hash: 071e03b3476832d5df67437a24b132b36b1d556d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c2a193f482a486a9a01f9a8c7daca3e714aaf6b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:55:34 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] MCSafemode from 0x80 to 0x0 (LP5 WCK Mode)

[Feature Description]
Remove MC_SAFE_LP5_WCK_MODE from McSafeMode in MTL-M/P for C and B units

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 14019086542
Original commit date: Fri Apr 7 00:08:59 2023 -0700
Change-Id: If278e0b959eed575b37cf8f8755160d997728cf6
Original commit hash: e85f850a8401fdad108e095e8bc07ec677b0c159

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 8e738b55112e679900d74f396a20281175c1b063 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:55:29 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.13.38

Hsd-es-id: N/A
Original commit date: Fri Apr 7 14:09:40 2023 -0700
Original commit hash: d79ed9f0db4dae0e8372cc8d30cd1c1055fa8701

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 329bbad884085ba15bd3037f96adec194c2e166b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:55:23 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] Replace 3200G4 with 2133G4 SAGV WP[0] Speed

[Feature Description]
Replace LP5 SAGV WP[0] 3200G4 with 2133G4 frequency for MTL-P and MTL-M.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22016682852
Original commit date: Thu Feb 16 20:21:08 2023 -0800
Change-Id: I55c629bb65294454ca73d5695208843d0aeae9de
Original commit hash: 3c2bec8676ee278fdb70b12f03c6f602e68cec5f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: db97239702c56935266a6a0240a98a13e798ac53 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:55:18 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.13.37

Hsd-es-id: N/A
Original commit date: Thu Apr 6 12:47:26 2023 -0700
Original commit hash: 61dc89331b97eaa14d95095500f10de32ad60d84

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3beda1b9bbe47ed679ec2fcb2345fbe9d1f91469 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:55:12 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] Issue IoReset between Pi OEMx during enter/exit
of CBT mode

[Feature Description]
When entering and exiting LP5 CBT mode for CA Parity, Issue an IoReset
when shifting the CCC Pi's before and after the MRW CBT MRW.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 14019108754
Original commit date: Wed Apr 5 12:16:54 2023 -0600
Change-Id: Ie09e36656131e25f72522336b9c2c49d22ad9936
Original commit hash: e5b803818538da55fa234568df6977f6796012c3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 486854beb1571621ab95d3f645f3048cbb5bfec3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:55:06 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.13.36

Hsd-es-id: N/A
Original commit date: Thu Apr 6 08:55:24 2023 -0700
Original commit hash: c4eddefbd2c8c6937e29ff5098b1a9821f64e26c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6e504c57d4226b50e14ab562327f8f655753c345 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:55:01 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] Comp Optimization lacks accuracy due to
integer math

[Issue Description]
The integer math in Comp Optimization can cause too much
truncation, limiting the algos accuracy too much.

[Resolution]
Update variables to use UINT16 instead of UINT8 and use
TEN_MULTIPLIER in OptimizeCompOffset() calculation to avoid
integer math truncation.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14018955551
Original commit date: Thu Mar 30 10:39:19 2023 -0700
Change-Id: Ifc38c4c2ab14b2f59f4c1fdc04a0f9746aba5ab6
Original commit hash: 90e407bd7ad623c758a2697959891b06a96d296e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 0b9491a00a495595af21a66091ef3b0aef80662b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:54:55 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.13.35

Hsd-es-id: N/A
Original commit date: Wed Apr 5 15:46:10 2023 -0700
Original commit hash: 353e97551126746121855075a34e0cd64604cddb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 76bbb4506f4da0650214a9037cd07ac08dadf995 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:54:50 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] CAMM SPD support - Part 2

[Feature Description]
SPD CAMM support to interpret module as either LP-CAMM or DDR-CAMM.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14019065927
Original commit date: Tue Apr 4 14:49:25 2023 -0700
Change-Id: I1beb5417b93ab7c8ada280b03fbf4d418cd5f1da
Original commit hash: 8962fe101485fa42077637f8fcf6b136289a3656

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 961f21e7ed178a1ff6b0c76699dad6fc4514f031 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:54:44 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.13.34

Hsd-es-id: N/A
Original commit date: Wed Apr 5 11:53:50 2023 -0700
Original commit hash: ac81248c1b174d1c6c06a2d7db73c851de569311

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ecb9da0ae7d96e3424c405e4ea7028adb7aa4e38 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:54:38 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Dram Timings for Overclocking needs to
use 6400 timing limit values

[Issue Description]
For MTLS, When the DRAM is overclocked we will cap the timings to
match to 6400mHZ There are some DRAM Turnaround timings mismatch
during MCInit

[Resolution]
Add checks to cap the timing values based on spreadsheet

Package/Module: Intel/ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 14018958207
Original commit date: Fri Mar 24 17:49:12 2023 -0700
Change-Id: I2d78ac8e31d48fec9b66416b722de61cb297d61d
Original commit hash: 0d6f8f7f5847668927a744e5298e92568f2d11ba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.h

================================================================================ 
Commit: dad811b31a6db878256910cfb491ef12132b4fb6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:54:31 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.13.33

Hsd-es-id: N/A
Original commit date: Tue Apr 4 10:37:05 2023 -0700
Original commit hash: 90276c394b851ab6b0e955a6d4cb90baf8f88838

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 13430912ad98805c295ed9432a73d95c2067a019 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:54:20 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.13.32

Hsd-es-id: N/A
Original commit date: Mon Apr 3 16:55:33 2023 -0700
Original commit hash: e6366b80455eae16aa4cd69ac6a1ea70bbacb2ae

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: dc88f43b82b2f24db3738510993f8d3514fa2d78 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:54:15 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Add Chip and Dram level functions for CS 2N Gear Down
Mode

[Feature Description]
Add Functions that uses DDRIO, MC and DRAM functions to support CS 2N
Gear Down

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit

[Impacted Platform]
S

Hsd-es-id: 22016772993
Original commit date: Wed Mar 8 18:01:24 2023 -0800
Change-Id: I619ed9af060f1c90cd7b485247aee5e29f4aa785
Original commit hash: 01d54dd0972e318bc383f19545ed1d9c3eb23b75

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcModeRegisterHandler.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcMemoryServices.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMemoryServices.c

================================================================================ 
Commit: 44f6afba60f094a1719b03f0424a4add4d38b009 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:54:09 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.13.31

(cherry picked from commit c0b1cb9ad7cca989d4094bbd32d26cdca98ee528)

Fri Mar 31 18:20:55 2023 -0700
Original commit date: Fri Mar 31 18:20:55 2023 -0700
Original commit hash: 72cb2e00cc6e01feb277bc3974af6c09c01c7423

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 307f5bc8dacd9f46cfd9623001e41885512e2171 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:54:03 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL | DDR5 LP5] DLL lock being lost and fails relock with DLL reset

[Issue Description]
Random DLL reset failures being seen due to missing DLL resets that were
not clear in the documentation.

[Resolution]
Added required DLL resets.

Package/Module:
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14018955515
Original commit date: Wed Mar 22 10:49:12 2023 -0700
Change-Id: I438c8c28634af82d83ca471a69ef0c57ad5374fd
Original commit hash: c04ef165690022c460b1e91996de03ace28c3c33

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 2294bb52b8757a2cd83308262f30f6b47cad3896 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:53:57 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.13.30

(cherry picked from commit 4c555e570094c4d030c79b287c0f64d44f595dde)

Fri Mar 31 18:20:07 2023 -0700
Original commit date: Fri Mar 31 18:20:07 2023 -0700
Original commit hash: 5e20a9c9d4c9d1d01f6117b0498b96cfa209ebcb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bbe1d25c5d52dd818f1293636dfee4ae716d719e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:53:51 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5] CaOdt training Sweep Range change

[Issue Description]
After DDR5 CaODT, CAC margins look strange and some channels show better
CAC margins than others. This indicates something is wrong with the way
the sweep or final settings are being done.

[Resolution]
Limit the sweep range of Ca ODT, so that it does not go outside of the
valid range for any bus.

Package/Module:
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14018789809
Original commit date: Tue Mar 7 10:23:24 2023 -0700
Change-Id: If60e57a490daa85296aa822d1514a71229f5dd98
Original commit hash: 1ff6f4eb75de4c967d8d9f67f08428846e88d221

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 21f40a92e8c2c56d7bee675a98e28a3f267724f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:53:46 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.13.29

(cherry picked from commit dbc9ccdb382b74e540911ecf60d64b44a5168187)

Fri Mar 31 18:19:02 2023 -0700
Original commit date: Fri Mar 31 18:19:02 2023 -0700
Original commit hash: 890992f70ed8188e12db3d91633469f4469aa5fe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6eb010a019d014f915985bfaa7baa41e0a7bd587 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:53:40 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Refresh disabled after Memory Scrub
flow incorrectly

[Issue Description]
Disabling refreshers at the end of the Memory Scrubbing flow can
cause a hang (sporadic occurrence) upon entering Normal mode where
the MRH fsm can become unresponsive due to busy bit waiting for
refreshes to complete.

[Resolution]
refresh_enable is set before the clean flow starts but to aviod
the hang it does not need to be restored(set back to 0) at the
end of flow.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14018914153
Original commit date: Mon Mar 27 13:40:59 2023 -0700
Change-Id: If3717025e51397145cc1717abe407d4027cf70e9
Original commit hash: eb3cf506e5b22db2538da094cd69f061f44005c6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c

================================================================================ 
Commit: e286717415e7ea8794cca48d47c2e03ea266adf7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:53:34 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.13.28

(cherry picked from commit 550866edf51b2c20cfc5a683dc31040545076ce0)

Wed Mar 29 18:47:13 2023 -0700
Original commit date: Wed Mar 29 18:47:13 2023 -0700
Original commit hash: 3e0d0624a826af8975efb7dc0d3625368ed7d9fb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 85e7755de9c255644d303d494f6defe133645bc6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:53:29 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.13.27

(cherry picked from commit 702e87b1f9505cc5d2bfa9505856548a9fac1926)

Fri Mar 31 18:05:06 2023 -0700
Original commit date: Fri Mar 31 18:05:06 2023 -0700
Original commit hash: 9552085c9056abd21ba6a1e3776087a4a2b8b3db

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 923b8e580e837a322fcd5b41a7a7127d7696519a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:53:23 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Wrap code in build flags for IpClean

[Feature Description]
Certain code needs to be wrapped in build flag to be stripped
by IpClean

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 14019041357
Original commit date: Tue Mar 28 16:35:50 2023 +0800
Change-Id: Ibae3f7dfea699d547f77d27d09214f026512d419
Original commit hash: 1a34e3e21b6a94e77e9fc4359ce45b53085c4c67

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h

================================================================================ 
Commit: c6dc9f1246267a44a952e2c5255e8f6fd895871c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:53:14 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.13.26

(cherry picked from commit 81f456fa317c7eb9bc8ff2af6faf99d293a5a312)

Fri Mar 31 18:03:11 2023 -0700
Original commit date: Fri Mar 31 18:03:11 2023 -0700
Original commit hash: 4a0ebbe54d7d8f1e2445e8ec687e7154efafc27d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 631cd1049df80d4dbe4ab198a03189e2b8fa6aa1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:53:09 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] LP5 MR18 value not being saved in the MR host
structure properly

[Issue Description]
MRC is not properly programming the host structure after writing to
MR18. WckSafeMode is not correctly being reflected within the host
structure which is then resulting in Sagv Finalize programming the
incorrect value in MR18.

[Resolution]
Create a pointer to the MR18 MR structure, and update the MR value
through the pointer to ensure the value is updated properly.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P

Hsd-es-id: 14019044255
Original commit date: Tue Mar 28 14:15:31 2023 -0600
Change-Id: If692b4e87e0538e1c2cdcb98cab365ae2e30121d
Original commit hash: f00537d8937bc2d1f20dec62dc5f1ce11dca693f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c

================================================================================ 
Commit: a2bf5e83071c990edc6448e365057da80bf09faf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:53:03 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.13.25

(cherry picked from commit ace1f450645a2af192d9c75b6560c144ab07af6d)

Fri Mar 31 17:59:59 2023 -0700
Original commit date: Fri Mar 31 17:59:59 2023 -0700
Original commit hash: f1e7e97af035fcf8e7c1e853b99f6b314ca24fc5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: dedbe0c45f26df4443ada3259d8bde899f08b957 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:52:53 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.13.24

(cherry picked from commit cfbde06ff075d2d3e2284cf8d277de2e0a5e8754)

Fri Mar 31 17:58:34 2023 -0700
Original commit date: Fri Mar 31 17:58:34 2023 -0700
Original commit hash: 9c6dd3f0d1bd81d07a18035f1d794d7f63b27dad

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b2a8f453de6e70080f0afa872412e5f365b464be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:52:48 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] Need to switch Ca ODT from 60 -> 80 ohms in
CMOS mode (6400, 7467)

[Feature Description]
There is spotty eye issue with CA ODT = 60 ohms, observed on
some memory types at high speeds (6400,7467). So changing CA
ODT to 80 ohms is better and the right spot based on test data
collected on different memory types/vendors (see comments in
sighting).

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P, M

Hsd-es-id: 14018955266
Original commit date: Wed Mar 22 16:20:18 2023 -0700
Change-Id: Idc6c0aca4c61acda0883442ea97c514fbf45def8
Original commit hash: a3c67a3373f1431ab11b156dd3d2cdf213141f6f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c

================================================================================ 
Commit: 00947dd71a67c112368cb4f9efb0027316debde1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:52:42 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.13.23

(cherry picked from commit 823db6566be41f36453e16fff0eec5161bf3ed4a)

Fri Mar 31 17:58:07 2023 -0700
Original commit date: Fri Mar 31 17:58:07 2023 -0700
Original commit hash: ddc21c0af4da7ebcef86c9ffc985759e42676d46

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9a6670665e6fea626b686618e5b6abeff3b6d3e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:52:37 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5] CaVref GetBerMargins showing similar
behaviour to CaVref 1D algorithm, locking up on the high side of the sweep.

[Feature Description]
In GetBerMargins algo, CaVref 1D is locking up on the high side of the
sweep. This results in random CaVref margining failures.
The fix is to issue a JEDEC reset for every sweep point instead of
restricting it to only the low side.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14018955445
Original commit date: Wed Mar 22 21:07:03 2023 -0700
Change-Id: I90353ad67e964ddd11c293088cefc086a6e0ded8
Original commit hash: 4e13a83ffdde25e7ef265e95fe921a5c7d78fe75

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 6dbf0ecb09b631e7e6e65918c3c99444686fcc3b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:52:31 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.13.22

(cherry picked from commit 0d6b73eef121510f03cea68d6e250f84484ec5ff)

Fri Mar 31 17:57:44 2023 -0700
Original commit date: Fri Mar 31 17:57:44 2023 -0700
Original commit hash: 8494dd13f800a5a62f64a28ea116c7c7bf005931

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 74ab1952bf624112daccfef478f4386e3ddc3533 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:52:20 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.13.21

(cherry picked from commit 52527ea85c6b6cbf0a4ecbf37e851a143fa77ee6)

Fri Mar 31 17:56:43 2023 -0700
Original commit date: Fri Mar 31 17:56:43 2023 -0700
Original commit hash: f92207828ca3d558c7cc7a3315c0d4539171b14b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1ae5af2659fc1e10e23903dc19da7553cfb40c86 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:52:14 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] RxDqsOdt being mis-trained

[Issue Description]
There is an error in the CRIF file parsed by MRC for the
DqsOdtCompOffset register. The register is a 2's complement register,
but the CRIF doesn't show this. Thus, we are often saturating the
RxDqsODT comp during training, and optimizing RdDQ/RxDqs ODT to bad
locations.

[Resolution]
Set DqsOdtCompOffset register to the correct 2's complement values.

Package/Module:
ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl\

[Impacted Platform]
ALL

Hsd-es-id: 14018955490
Original commit date: Tue Mar 21 14:31:32 2023 -0700
Change-Id: I18d4ad945f993a92beca655724e83714417d5c3e
Original commit hash: 3a4cb66bef223fc7883484d124f32b36e0eb8926

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterMtl0xxx.h

================================================================================ 
Commit: 8ef76f2a2cfe97ef89ded8b351bcd8f490e8ab8b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:52:09 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.13.20

(cherry picked from commit c9087690a75d6865aa685c26da460d1d8571f06c)

Fri Mar 31 17:55:23 2023 -0700
Original commit date: Fri Mar 31 17:55:23 2023 -0700
Original commit hash: 92f2db30e44afb386ac1408d6c081c21f943f88e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c60303e6460e08471709c32e60e9133ed7766909 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:51:58 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.13.19

(cherry picked from commit 2c9da7cddb61cb02e058c1821efe6df9cde79260)

Fri Mar 31 17:54:05 2023 -0700
Original commit date: Fri Mar 31 17:54:05 2023 -0700
Original commit hash: 3e0048c35c7ec82aafca2c70e122dca795e56258

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e49e6b44147227daaf1186d2c457b9374f94e0d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:51:53 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Support DDR5 Auto Precharge command

[Feature Description]
Add MC support for auto precharge

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 22016630317
Original commit date: Thu Mar 9 07:58:33 2023 -0700
Change-Id: I6317e36faa1ce8498d6ce349c6180992789e9836
Original commit hash: 5f821c86aec71097a8a5f18a85eb1cf3063194db

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c

================================================================================ 
Commit: 462eadfe4fbf63349cb797631eddbe8875b9f865 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:51:45 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.13.18

(cherry picked from commit bc2a9d9414aeda3fa471658a41ab6bce3742105c)

Fri Mar 31 17:33:08 2023 -0700
Original commit date: Fri Mar 31 17:33:08 2023 -0700
Original commit hash: 567786ee7292c54d9c99e60582300b918c31ebcb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 709dd55d0663628967cd20de5ca786c3e5941c85 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:51:40 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P | DDR5] 1R SAGV point change from 4400 G2 to 5600 G2

[Feature Description]
DDR5 1R need to change SAGV last WP from 4400 G2 to 5600 G2

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P

Hsd-es-id: 22017005974
Original commit date: Fri Mar 24 14:19:49 2023 -0700
Change-Id: I6bca0e1e6a7941456b3a82f9b0567689eed500b0
Original commit hash: c3b48c81df0c7a1fab85ccc894a98a14329b02f3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 014e3666515813dcde69de10f106834d48264416 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:51:34 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.13.17

(cherry picked from commit ccbc8a91c92cd2ea4f9bf1d9e7eafc10714306d4)

Fri Mar 31 17:32:50 2023 -0700
Original commit date: Fri Mar 31 17:32:50 2023 -0700
Original commit hash: f75e7505738a49334fec9bbf3a134ff663ffaa17

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: dd585eb0f9cd33346d52e3b89ac973b4cc254c29 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:51:28 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Refpi minwidth CR update

[Feature Description]
Based on findings from the LP5 ECT failures, REFPIFSMControl_0.MinWidth
default value need to change from 16 to 4

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14018981408
Original commit date: Fri Mar 24 13:37:18 2023 -0700
Change-Id: Ice3cc0c7f1a34848705c15ca51516ccd9ce9761c
Original commit hash: 1cd59da31b3b2a8dc13aac1d154959923ae45b63

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 085187b5c83a9baed4919ec57aa5dab97f2fa16e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:51:22 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.13.16

(cherry picked from commit 2fc1c68841f10477a88f293b659a8d37edcaad05)

Fri Mar 31 17:31:44 2023 -0700
Original commit date: Fri Mar 31 17:31:44 2023 -0700
Original commit hash: be534747393a4eb0ccb775c90002c38f8a7855d2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6e69ac374187eaba74ca56d5081d37dbe9094226 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:51:17 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] PHCLK DCC not converging over volume in
some LP5 configurations

[Feature Description]
Due to large variation in DCC stepsize, the original MAS stepsize algo
is resulting in stepsize railing out (31) which causes poor convergence
when used in the Wack-a-mole PhClk Dcc algo.

New change is to take the smallest PhClk DCC stepsize possible
by min/maxing the results instead of averaging them.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22017004115
Original commit date: Fri Mar 24 14:38:06 2023 -0700
Change-Id: Ifdf164794736884dcca5ee2a2982f30323b7354c
Original commit hash: 2dc462104b63d6f58d64a85c8e0e41b864b6a924

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 66fe057d6b1c5e8426170649881d4b79d817822d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:51:10 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.13.15

(cherry picked from commit 44829b48e68368d9892ce4bf655581d8fc7a885a)

Fri Mar 31 17:31:25 2023 -0700
Original commit date: Fri Mar 31 17:31:25 2023 -0700
Original commit hash: 36f17d0f677d6efcd8b915603c8e5239396a4f8f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 09ea1d6d8746cf828ff161e327d67260568a927a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:51:05 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | LP5 DDR5] add RefPI training after MRC PI DCC LUT

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22016781128
Original commit date: Fri Mar 10 18:44:05 2023 -0800
Change-Id: I38d921ed89261819c3abb24bbefddfa4d5c523c9
Original commit hash: 4141af0dae49728b2896439ae766d68a8333ca07

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: f34d1152df8af42e70f4cecd6e8b9a28e70f1e31 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:50:59 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.13.14

(cherry picked from commit 0e535a6c0ad95bf055f9f0fa8e5e29ba999cb1e7)

Fri Mar 31 17:30:39 2023 -0700
Original commit date: Fri Mar 31 17:30:39 2023 -0700
Original commit hash: 541eef6677198b55b2f393c5268e18e42658f2b4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 47e074fa4197ee8ba58ddda764934075b097c5e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:50:53 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] Enable Wr Retraining MRC task by default

[Feature Description]
Enable Wr Retraining (MRC training task) by default for LP5 and DDR5

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22016975941
Original commit date: Fri Mar 24 14:10:34 2023 -0700
Change-Id: I9382f6d59f503b868e5eba0726061d232c78baec
Original commit hash: d06c5654edad3c0dc22fc602ca748f4d98c650e6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: bd7b33e9c34995711d8c8b98ac1f373b2b32550b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:50:48 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.13.13

(cherry picked from commit 313586862fae2d1818515efc667891f2fc06a7f3)

Wed Mar 22 23:56:48 2023 -0700
Original commit date: Wed Mar 22 23:56:48 2023 -0700
Original commit hash: 464ade7baa79b35289068d0bd0c67e7652f0f428

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0ccd700ceebe79e6b33ffdac7dcf74d36b2fc18b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:50:42 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.13.12

(cherry picked from commit c124113bd96fa5041dec13f78bbdfbc2e6fa9307)

Fri Mar 31 17:16:04 2023 -0700
Original commit date: Fri Mar 31 17:16:04 2023 -0700
Original commit hash: 5397e2031fe12b706146c8b0f144e9e28487a12f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 66889a2748444f927fc54011d1d48a215760e745 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:50:31 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.13.11

(cherry picked from commit de40b33d4573f1423267bd5b39bdb28c624b5773)

Fri Mar 31 17:15:46 2023 -0700
Original commit date: Fri Mar 31 17:15:46 2023 -0700
Original commit hash: 824086590e1c659866f6884969c4294b7ccd430d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8e6be219a5f1b78a14e15ceed6205bb43c5b8b18 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:50:25 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-P MTL-M | DDR5 LP5] Revert Print MR's
Post Training

[Feature Description]
Need to revert the changes made in HSD 22016158932 so that EV/FV
don't get flooded with debug messages.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22016990471
Original commit date: Tue Mar 21 14:17:28 2023 -0700
Change-Id: If5ab5b1d90c3ffb79f551f415a4f7a091262a231
Original commit hash: 352d56e7be81c4bb95b0c5dcfb641fa72cc1a54c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: 8cc9a62df92fd59eaf5058ee0f03edb58324264c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:50:20 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.13.10

(cherry picked from commit 475b776159e55e78e5fee1e8da81d4c4fb886cb1)

Fri Mar 31 17:15:18 2023 -0700
Original commit date: Fri Mar 31 17:15:18 2023 -0700
Original commit hash: a74b78d04bbd1c6b7ab60d858f65bb0a7110243c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d4fbb69e984f5cbe089f61fad887996778c085c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:50:14 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Add MC base functions for CS 2N Gear Down Mode

[Feature Description]
MC related functions for support of CS 2N Gear Down mode

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit

[Impacted Platform]
S

Hsd-es-id: 22016773137
Original commit date: Wed Mar 8 14:02:22 2023 -0800
Change-Id: Ib524e372fa72dd6778628c04f28335923663e6d5
Original commit hash: 9d3b32b9615b6f8abd33106fb3ca31febdd4c734

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.c

================================================================================ 
Commit: 25174b0b3218b5ea65c580e7986fe3dee7105bab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:50:08 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.13.9

(cherry picked from commit cf63f4942b9e382be4766cce3f2a1ef213a323a4)

Fri Mar 31 17:14:54 2023 -0700
Original commit date: Fri Mar 31 17:14:54 2023 -0700
Original commit hash: 81302432844e8bc5d75ae8523b2ee16b0c89c53d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3ade430518b6d374abfd3b607d0aeea066813ec7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:50:02 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Add DdrIo base functions for CS 2N Gear Down mode

[Feature Description]
DDRIO related functions for support of CS 2N Gear Down mode

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit

[Impacted Platform]
S

Hsd-es-id: 22016772952
Original commit date: Tue Mar 7 10:59:59 2023 -0800
Change-Id: I9176aa104f7969f9d9e9eb0bfb349c0927847ebb
Original commit hash: 002fa4f4972f95927491b2ffd1948fcc7cc0db06

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.c

================================================================================ 
Commit: d5d15aa7376ba8763568a515a7d57947e403c969 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:49:56 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.13.8

(cherry picked from commit aab9e240c9097f730fd58ae23a99dd47f158480a)

Fri Mar 31 17:14:25 2023 -0700
Original commit date: Fri Mar 31 17:14:25 2023 -0700
Original commit hash: bf09135d2ec03b52aa3f33e5817ea286ac285c6f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1ce5d25ee1f767b1e206ca4fef79afdb0cacdda0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:49:51 2023 +0530 
-------------------------------------------------------------------------------- 
Update MC IP Register Data

[Feature Description]
Update to the MC IP register data.

Package/Module:
Intel/ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 14018922831
Original commit date: Thu Mar 16 09:36:29 2023 -0700
Change-Id: I2125e18ecca92b50b4d9c5b8246efa9d237840a9
Original commit hash: 18fd451c6ba94853cd007af0c2fc66ef480e573c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterMtlDxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterMtlExxx.h

================================================================================ 
Commit: e8b8b82543df8e5e69a42e385d8b0f592ee56644 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:49:44 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.13.7

(cherry picked from commit 7cb101e1f5692aab26e7fb97bdf974271843de8b)

Fri Mar 31 17:14:04 2023 -0700
Original commit date: Fri Mar 31 17:14:04 2023 -0700
Original commit hash: b0b11101bb4e7860d86c6a3266c13b895c910249

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 78a8f9f7cd8bf3d2f1721909a2f51474efd1ee73 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:49:39 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5 ] Support additional PHY IP versions

[Feature Description]
MRC needs to decode IP register to differentiate additional PHY Ip
versions

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 22016630645
Original commit date: Mon Mar 13 09:15:01 2023 -0700
Change-Id: I36efac5de844cac507ccb68bae38dcdc2d221073
Original commit hash: bbc06c234a90236bec2d00b67a0e5ee6a6313220

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 95eb53448c84b17a1be77e3efda3ab61ddcbec09 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:49:33 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.13.6

(cherry picked from commit 933a2b4a9d3e76bd96a34d280e3bac9720e3b905)

Fri Mar 31 17:12:47 2023 -0700
Original commit date: Fri Mar 31 17:12:47 2023 -0700
Original commit hash: 62c72660e13c26da0d88edfca257677398e53690

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: de30b031570703a80b7a21b65d70f2e3ab56b9b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:49:27 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5] RFM 1DPC (DIMM1) EN

[Feature Description]
Both RH_ENABLED_DIMM0 and RH_ENABLED_DIMM1 needs to be set to 1 when
1DPC (DIMM1) is enabled on DDR5. Currently, the MC is not doing any
mitigation since the RH counter is not enabled in this config.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14018774618
Original commit date: Wed Mar 15 10:55:58 2023 -0700
Change-Id: Ic55019d869b1bb74131830ffc07f6472f2e72863
Original commit hash: 156327bba3bb346c7b313f0d6b86581c4a7f8974

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcSchedulerParameters.c

================================================================================ 
Commit: 84e6cc0dfc6cf3e77cc6f068e21c3d4025c931ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:49:22 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.13.5

(cherry picked from commit 352ee2608feda98fee93dc93a225b97946599db8)

Fri Mar 31 17:11:22 2023 -0700
Original commit date: Fri Mar 31 17:11:22 2023 -0700
Original commit hash: 090b4c655fb9a8ffdbdcb7d2350867848eb88fa0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 03eb246e589a567a1cccf1e9cc1275add37b87e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:49:16 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Memory limp home mode feature

[Feature Description]
With this feature MRC will retrain to working channels and boot the
system in case of one non working DDR Channel. The code changes cover -
Disable one non-working channel and retrigger cold boot
Detect Failing Channel during cold boot
Disable Failing channel and retrigger Mrc cold boot

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014634724
Original commit date: Wed Sep 28 14:43:08 2022 +0530
Change-Id: I7f93f3200030e81e18dc208087fc8831203b0f9e
Original commit hash: 29210e084aa104e8ce4459864ddd4046add9bf0e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MemoryInit.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtInputs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterStructMtl5xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: c9e50bf8d8ddeac71531f5edb8bc1233ad3d7e6a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:49:08 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.13.4

(cherry picked from commit 0c236bc7c47e0989cbccdaa94e29ff5055ab8408)

Fri Mar 31 17:10:51 2023 -0700
Original commit date: Fri Mar 31 17:10:51 2023 -0700
Original commit hash: 17f88de15eb087f141dad4e17bb57207fdca70c0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 952441b19cc158980ec594966575ad16f6c69bb9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:49:02 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] CAMM SPD support

[Feature Description]
SPD CAMM support to interpret module as either LP-CAMM or DDR-CAMM.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14018814667
Original commit date: Wed Mar 8 10:29:03 2023 -0700
Change-Id: I5477ed3d756261afe905a1b2eae149b7f8f4037a
Original commit hash: 35f2c5c239942247a8765f5bb28a67294ae20b6f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 9a639dfadde4f20f8e94387d080939767c0ba28a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:48:55 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.13.3

(cherry picked from commit 93af9a2be131a2b45ed5ba97b86d971cb064419c)

Fri Mar 31 17:10:09 2023 -0700
Original commit date: Fri Mar 31 17:10:09 2023 -0700
Original commit hash: 065a6a033d284fca48c05bdf578bfed18c5dcd42

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 03d9285f1163313e062536488025c26f9395281d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:48:50 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LPDDR5 DDR5] Remove Transformer Safemode for M and P

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22016964721
Original commit date: Thu Mar 16 11:58:58 2023 -0700
Change-Id: Ied7f665d6c2f159bac4fb1984b3cc4250c4a4427
Original commit hash: 113b723fb0761c99c6de833ca37544b7bdf73580

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 48003fbb818b3e746a3d4e50b0b719d8988e8b2a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:48:44 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.13.2

(cherry picked from commit 3e2e3e2d40ce66d5e30c474dedae5887eafe6d7f)

Fri Mar 31 17:09:48 2023 -0700
Original commit date: Fri Mar 31 17:09:48 2023 -0700
Original commit hash: b10fa03b9abf4af101674d8461429c9d70bfc285

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3b9c6eb4e04625d9bf69fd1498d4e8a640d05213 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:48:38 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Observing poor DCC results from Gear 2 Data

[Issue Description]
Documentation error led to an incorrect setting in the DCC calibration
order.

[Resolution]
Corrected the DCC calibration order value.

Package/Module:
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 14018735983
Original commit date: Fri Feb 24 09:00:37 2023 -0700
Change-Id: Iafc2114fc3be3cdafe1106fdfb9f0af70063647e
Original commit hash: d2e310efc790c808d83ee4ac485c6087f84747cf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 3f268535ef4fe51ac17ff3a865963c9210e475c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:48:32 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.13.1

(cherry picked from commit 0401e6b424b6766b4121a59e8c7e3a5dc46026d1)

Fri Mar 31 17:06:04 2023 -0700
Original commit date: Fri Mar 31 17:06:04 2023 -0700
Original commit hash: 8c168fc4a5e43c216022a4d29ea8f379a91cc9c8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5c34c708d71a9026f303f3a47e12deaf66bfb41e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:48:26 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Cleanup Memory Config Block Alignment /
add Rsvd Bits

[Feature Description]
Add Rsvd Bits for External Inputs
Clean up Input Offsets

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P,S

Hsd-es-id: 14018911602
Original commit date: Mon Mar 13 14:25:13 2023 -0600
Change-Id: I24f23315ba1e1db4e6ed0bd4fef17fb53636730f
Original commit hash: 736afed4345aa42193c7918fac1c3e885799ae56

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtInputs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.h

================================================================================ 
Commit: f4aea103b0d42c4192d63aad972a0046d15a82e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:48:21 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.13.0

Original commit date: Fri Mar 31 17:04:33 2023 -0700
Change-Id: I1e0087d9e88f39240a666bb8d64be919986a8a06
Original commit hash: a219adf30d1914f27614fe63a742ce84a044c08c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 12016c587fda76676a007df74d12ba292dcecf4c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:48:16 2023 +0530 
-------------------------------------------------------------------------------- 
Code clean up of un-approved keywords

[Issue Description]
Codebase should not maintain any un-approved keywords.

[Resolution]
Removed and added required tags.

Package/Module:
OneSiliconPkg

[Impacted Platform]
New Program

Hsd-es-id: 16020443710
Original commit date: Wed Apr 19 14:24:34 2023 +0530
Change-Id: Ie137502226a8651e65811edaf38cab54d6dda9f5
Original commit hash: 822e5aa334f5f83adebeda1efb3f968eb652e7f6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/Defines/HostBridgeDefines.h
ClientOneSiliconPkg/Fsp/BuildFsp.sh
ClientOneSiliconPkg/Include/Register/GpioV2ChipsetId.h
ClientOneSiliconPkg/Pch/Include/Library/PchInfoDefs.h
ClientOneSiliconPkg/Pch/Include/Library/PchInfoLib.h

================================================================================ 
Commit: 1a8b6706133a2cf733b82f214a644a1fa7f08122 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:48:10 2023 +0530 
-------------------------------------------------------------------------------- 
Refine VF code quality

[Feature Description]
1. Fix wrong help description for NGU domain.
2. Check and fix OC related Global mCpuSetup and local CpuSetup using.
3. Fix MemSSMaxOcRatio Maximum to be 108.
4. Remove unused ATOM OC Max Ratio related callback.
5. Make sure Core Max OC Ratio callback works.

Package/Module: ClientOneSiliconPkg, MeteorLakePlatSamplePkg

[Impacted Platform]
S

Hsd-es-id: 22016992737
Original commit date: Thu Apr 20 14:47:25 2023 +0800
Change-Id: I36e41184692d4ca015304101d3d37cbb0166ea17
Original commit hash: ad2e1649ba890a24a0531619c389fb70d3f9f4d0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/OcMailboxLib.h
ClientOneSiliconPkg/Include/OcDataHob.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c
MeteorLakePlatSamplePkg/Setup/OverClockSetup.c
MeteorLakePlatSamplePkg/Setup/OverClockSetup.hfr
MeteorLakePlatSamplePkg/Setup/OverClockSetup.uni
MeteorLakePlatSamplePkg/Setup/SetupCallbackExList.h
MeteorLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: 3d26ca913b7c4a523aaf7818bc72f0a0b951b6bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:48:03 2023 +0530 
-------------------------------------------------------------------------------- 
[MTLS] Allow the access to MTP PCH specific IO ports inside SMM

[Feature Description]
Allow the access to MTP PCH specific IO ports inside SMM
when ISRD/ISSR enabled.
Enabled ISRD/ISSR by default for MTLS.

Package/Module: DGR

[Impacted Platform]
MTL

Hsd-es-id: 16020429199
Original commit date: Fri Apr 14 12:40:51 2023 +0530
Change-Id: Ibe048ffe7f9bcaa647bb8f2c48cefbe3bc1556d3
Original commit hash: 3465ad11130c1f6a5cd5138379e853d9828f65ab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/Mtls/PchSmiDispatcher.inf
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/Mtls/PchSmmCore.c
MeteorLakePlatSamplePkg/Features/NiftyRock/PpamPlatformSmm/PpamPlatformSmm.c
MeteorLakePlatSamplePkg/Features/NiftyRock/PpamPlatformSmm/PpamPlatformSmm.inf

================================================================================ 
Commit: 26e268fe15f0122294c13be527397085de70c724 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:47:57 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3164_00

Hsd-es-id: N/A
Original commit date: Thu Apr 20 21:31:06 2023 -0700
Original commit hash: eb1e4957ca02673bb812800c7227487c2725617e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 04593d0e065d651ce45bd7ec58c228d6bd4e3acb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:47:51 2023 +0530 
-------------------------------------------------------------------------------- 
Correct timestamp format in the PSR event

[Issue Description]
1. The timestamp format is not correct in the PSR event.
2. Some data lost during processing.

[Resolution]
1. Modify algorithm of UnixTimeStampToDate.
2. Corret data type.

Package/Module: PsrFeaturePkg/PsrSetup

[Impacted Platform]
MTL

Hsd-es-id: 15013287625
Original commit date: Mon Apr 17 14:13:17 2023 +0800
Change-Id: Iebb3c4579192638c838d315d26047518cf39d711
Original commit hash: 407c358b072abc06583329ed5c96b0960a59f7b1

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrSettings.c
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrSetup.c

================================================================================ 
Commit: 839cadadcb5ff60184b2901b3a96a3337e96a1fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:47:45 2023 +0530 
-------------------------------------------------------------------------------- 
Incorrect PCH description in Platform Information Menu

[Issue Description]
Incorrect PCH description in Platform Information Menu

[Resolution]
Use correct Pch function to update BIOS information menu

Package/Module: MtlPchInfoLib

[Impacted Platform]
S

Hsd-es-id: 16020427316
Original commit date: Wed Apr 19 15:39:03 2023 -0700
Change-Id: I4e2d4366bc7258cd7df42d40b63d5f56c5e446d5
Original commit hash: 3461645bba09e69373d8a2e9fd64471820edec25

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Library/MtlPchInfoLib/MtlPchInfoLibCommon.c
MeteorLakePlatSamplePkg/Setup/PchSetup.c

================================================================================ 
Commit: 00a4837f5efeb9600da17a66dfddd1af3329e3ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:47:39 2023 +0530 
-------------------------------------------------------------------------------- 
[Overclocking]System fails to boot with voltage set in override mode

[Issue Description]
MRC takes long time while retraining causes WDT expired

[Resolution]
Extend Watchdog Timer to 120s

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
MeteorLake S

Hsd-es-id: 16019916651
Original commit date: Thu Apr 20 09:51:35 2023 +0800
Change-Id: Ib2d89a42239e39f8c215b8fe6735839e7fa8ce60
Original commit hash: 8f4c09b6c344ceb3371cc3d34f9b23264026093a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Ppi/Wdt.h

================================================================================ 
Commit: 234e04e269ba2f300e52faf539691746a87e6c08 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:47:33 2023 +0530 
-------------------------------------------------------------------------------- 
MTL: BIOS to disable FPB capability in all TBT RPs

[Issue Description]
BIOS shall disable FPB capability in all TBT RPs.
There is capability register available to disable (by BIOS) FPB in RP

[Resolution]
Add one option for enable/disable FPB function.
The option is disable by default.

Package/Module:
MeteorLakePlatSamplePkg, ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 15013007346
Original commit date: Fri Mar 17 15:08:39 2023 +0800
Change-Id: I9f5ace966069b2fabe70e9f2f40a4fb4d4d3fafe
Original commit hash: aba8b94bf995fedeca3931beeb43989705213b59

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiItbtPcieRpInitLib/ItbtPcieRpInitLib.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c

================================================================================ 
Commit: 8ed99e72461e746d054f7905e34c2057cf9e8872 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:47:27 2023 +0530 
-------------------------------------------------------------------------------- 
[CVE-2023-25756] Multiple OOB Memory Reads When Parsing HCI Events

[Issue Description]
As per finding NCC-2022-92Y, Malformed arguments passed to the HCI
packets can lead to out-of-bounds memory reads.
To aviod this this adding check.

[Resolution]
Mentioned Above

Package/Module:
Features/BluetoothPkg

[Impacted Platform]
MTL

Hsd-es-id: 14018912630
Original commit date: Wed Apr 12 11:26:11 2023 +0800
Change-Id: I339c0f40c14cb5334a37933bfc6404dcbb10ffa9
Original commit hash: f494bacb6daf9be99953b9f9ff6d9f92da5d0671

-------------------------------------------------------------------------------- 
[Changed Files]
Features/BluetoothPkg/BluetoothBusDxe/iLE/core/src/gap.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/core/src/hci.c

================================================================================ 
Commit: 71096a14dc6cd7db7c8574da82507149eb573460 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:47:20 2023 +0530 
-------------------------------------------------------------------------------- 
[CVE-2023-22329] Remote Denial of Service In iLE GATT Client

[Issue Description]
As per finding NCC-2022-YRB, This adds additional check
before using the length of each element and avoids divide-by-zero.

[Resolution]
Mentioned Above

Package/Module:
Features/BluetoothPkg

[Impacted Platform]
MTL

Hsd-es-id: 14018912630
Original commit date: Wed Apr 12 11:17:46 2023 +0800
Change-Id: If7bfbfe428acc3fddb54149fdc3912d1b12e8740
Original commit hash: 5cdbd2b3de604f221d9bd7ad1e9f704d5f5680e7

-------------------------------------------------------------------------------- 
[Changed Files]
Features/BluetoothPkg/BluetoothBusDxe/iLE/core/src/gatt_client.c

================================================================================ 
Commit: 7a8754e8feb993e27244d24300115a2ac8741197 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:47:15 2023 +0530 
-------------------------------------------------------------------------------- 
[CVE-2023-25546] Fix to OOB Read In HCI2ILE Adaptation Layer

[Issue Description]
As per finding NCC-2022-N3E, To avoid malicious of Bluetooth
controller firmware, Adding additional check for indexing
arrays out of bounds.

[Resolution]
Mentioned Above

Package/Module:
Features/BluetoothPkg

[Impacted Platform]
MTL

Hsd-es-id: 14018912630
Original commit date: Wed Apr 12 11:13:45 2023 +0800
Change-Id: I20543ebc9cdddd34c9480d480df17d43d462b268
Original commit hash: 2af53032f4287414987c7662e6b0bb4250acb941

-------------------------------------------------------------------------------- 
[Changed Files]
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/src/hci2ile_adaptation.c

================================================================================ 
Commit: 6571f0246b7e6a5ac8833e8f03276ba17ea25209 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:47:08 2023 +0530 
-------------------------------------------------------------------------------- 
[CVE-2023-22351] Memory Corruption In HCI2ILE Adaption Layer

[Issue Description]
As per finding NCC-2022-4JM, Malformed arguments
passed to the HCI2ILE adaptation layer can lead to
memory corruption and a loss of integrity or availability.
To avoid this adding check.

[Resolution]
Mentioned Above

Package/Module:
Features/BluetoothPkg

[Impacted Platform]
MTL

Hsd-es-id: 14018912630
Original commit date: Tue Apr 11 18:01:31 2023 +0800
Change-Id: I3d41c115cc64c2f505e4c5e94bcb051207f9f0e6
Original commit hash: 44abe4d2aa09e4f6af8846c43f9dee2730cde400

-------------------------------------------------------------------------------- 
[Changed Files]
Features/BluetoothPkg/BluetoothBusDxe/iLE/core/src/gap.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/mgr/src/device_mgr.c

================================================================================ 
Commit: 822953b6c2fd1eb76f2236b81b6fe3a252721968 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:47:02 2023 +0530 
-------------------------------------------------------------------------------- 
[CVE-2023-23904] Near NULL Writes In HCI2ILE Adaption Layer

[Issue Description]
As per finding NCC-2022-LDB, the HCI2ILE adapation
layer are impacted by near-NULL writes. These problems
may occur when a dynamic memory allocation fails due
to lack of error handling. To aviod this adding NULL check.

[Resolution]
Mentioned Above

Package/Module:
Features/BluetoothPkg

[Impacted Platform]
MTL

Hsd-es-id: 14018912630
Original commit date: Tue Apr 11 17:53:48 2023 +0800
Change-Id: I1051796c025442dea185edca1fc2842ddf5b667b
Original commit hash: 064c76adf8c2edb56b6720f24c3dfbf0000c9d95

-------------------------------------------------------------------------------- 
[Changed Files]
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/src/hci2ile_adaptation.c

================================================================================ 
Commit: 381e9b3512d92315ce5667f0b0388c7b96e8b427 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:46:55 2023 +0530 
-------------------------------------------------------------------------------- 
BIOS_ACPI_ERROR When Touch PAD knob is enabled in BIOS.

[Issue Description]
SUT reports Bugcheck BIOS_ACPI_ERROR When Touch PAD knob is
enabled in BIOS.

[Resolution]
Updated the method calls to fetch correct data for PCH GPIOs.

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
S

Hsd-es-id: 16020338249
Original commit date: Wed Apr 19 16:40:05 2023 +0530
Change-Id: I800d8085a1c0884da91ae589c1da7c57f474d99a
Original commit hash: 5d86f3506fa6aef96315675516cc8159a7c97110

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/I2cTouchPad.asl

================================================================================ 
Commit: e885da757d03bf6708653a67408e6373b5d82f43 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:46:50 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Fix the Capsule Build failed

[Issue Description]
- Capsule build toolkit should be located under BoardPkg.
- Resolve the build error and enhance the build flow.

[Resolution]
- Remove all the capsule build script under PlatSamplePkg
- Move all the capsule build script under BoardPkg
- Refine the capsule build toolkit and flow

Package/Module:
BoardPkg/Features/CapsuleUpdate
PlatSamplePkg/Features/CapsuleUpdate
Features/FirmwareGuard/CapsuleUpdate

[Impacted Platform]
ALL

Hsd-es-id: 15013263437
Original commit date: Mon Apr 17 13:20:00 2023 +0800
Change-Id: I0293576559b515ac198104bf141bab1b9a8f5372
Original commit hash: 8e0f8c4e1934b1e8fb45b7a67e8ec6cea512201e

-------------------------------------------------------------------------------- 
[Changed Files]
Features/FirmwareGuard/CapsuleFeaturePkg/SigningKeys/TestRoot3K.cer
MeteorLakeBoardPkg/CapsuleBuild.bat
MeteorLakeBoardPkg/CapsulePkg.dsc
MeteorLakeBoardPkg/CapsulePkg.fdf
MeteorLakeBoardPkg/CapsuleUpdateConfig/.gitignore
MeteorLakeBoardPkg/CapsuleUpdateConfig/Readme.md
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleCommon/BaseLib.py
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleCommon/BiosGuardLib.py
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleCommon/ByteBuffer.py
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleCommon/ByteBufferIo.py
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleCommon/DebugLib.py
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleCommon/ExceptionLib.py
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleCommon/FlashMapLib.py
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleCommon/StructParserLib.py
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleCommon/__init__.py
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleGenerate/Bios/BiosUpdateConfig.ini
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleGenerate/Bios/BiosUpdateConfigRes.ini
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleGenerate/Bios/GenBiosBgsl.py
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleGenerate/Bios/GenBiosIniCfg.py
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleGenerate/Bios/GenBiosUpdateImages.bat
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleGenerate/Bios/GenCapsuleSysFwBios.bat
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleGenerate/Bios/GetBiosIdFromBin.py
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleGenerate/BtGAcm/BtGAcmUpdateConfig.ini
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleGenerate/BtGAcm/GenBtGAcmBgsl.py
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleGenerate/BtGAcm/GenBtGAcmIniCfg.py
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleGenerate/BtGAcm/GenBtGAcmUpdateImages.bat
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleGenerate/BtGAcm/GenCapsuleSysFwBtGAcm.bat
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleGenerate/BtGAcm/GetBtGAcmVerFromBin/AcmInfoTableParser.py
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleGenerate/BtGAcm/GetBtGAcmVerFromBin/AcmVersionInfoTableParser.py
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleGenerate/BtGAcm/GetBtGAcmVerFromBin/GetBtGAcmVersion.py
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleGenerate/Ec/GenCapsuleSysFwEc.bat
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleGenerate/Ec/GetEcVerFromBin.py
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleGenerate/GenWinDriverUpd.bat
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleGenerate/IshPdt/GenCapsuleSysFwIshPdt.bat
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleGenerate/Me/GenCapsuleSysFwMe.bat
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleGenerate/Monolithic/GenCapsuleSysFwMonolithic.bat
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleGenerate/Ucode/.gitignore
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleGenerate/Ucode/GenUcodeCap.py
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleGenerate/Ucode/MicrocodeFv.dsc
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleGenerate/Ucode/MicrocodeFv.fdf
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/ToolScripts/GenAligned.py
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/ToolScripts/GenXdr.py
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/ToolScripts/WinDriverUpd/GenWinCat.py
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/ToolScripts/WinDriverUpd/GenWinInf.py
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/ToolScripts/WinDriverUpd/SignWinCat.py
MeteorLakePlatSamplePkg/BtGAcmCapsulePkg.dsc
MeteorLakePlatSamplePkg/BtGAcmCapsulePkg.fdf
MeteorLakePlatSamplePkg/CapsulePkg.dsc
MeteorLakePlatSamplePkg/CapsulePkg.fdf
MeteorLakePlatSamplePkg/CapsulePkgRes.dsc
MeteorLakePlatSamplePkg/CapsulePkgRes.fdf
MeteorLakePlatSamplePkg/Features/CapsuleUpdate/BiosUpdateConfig/BiosUpdateConfig.ini
MeteorLakePlatSamplePkg/Features/CapsuleUpdate/BiosUpdateConfig/BiosUpdateConfigRes.ini
MeteorLakePlatSamplePkg/Features/CapsuleUpdate/BiosUpdateConfig/BtGAcmUpdateConfig.ini
MeteorLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/CapsuleRecoveryGen/FitBpmGen.bat
MeteorLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/CapsuleRecoveryGen/FvBinaryRebase.py
MeteorLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/CapsuleRecoveryGen/ProcessFvRebase.py
MeteorLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/CapsuleRecoveryGen/SplitFv.py
MeteorLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/GenBiosUpdateImages.bat
MeteorLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/GenBtGAcmUpdateImages.bat
MeteorLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/CreateWindowsCapsule.py
MeteorLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/CreateWindowsInf.py
MeteorLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleSysFwBios.bat
MeteorLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleSysFwBtGAcm.bat
MeteorLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleSysFwEc.bat
MeteorLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleSysFwIshPdt.bat
MeteorLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleSysFwMe.bat
MeteorLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleSysFwMonolithic.bat
MeteorLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/SAMPLE_DEVELOPMENT.pfx
MeteorLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GetFwVersionFromBin/GetBiosIdFromBin.py
MeteorLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GetFwVersionFromBin/GetBtGAcmIdFromBin.py
MeteorLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GetFwVersionFromBin/GetEcVerFromBin.py
MeteorLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/MicrocodeFv/MicrocodeFv.dsc
MeteorLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/MicrocodeFv/MicrocodeFv.fdf
MeteorLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/NewGenCap.py
MeteorLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/PyScript/GenAligned.py
MeteorLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/PyScript/GenBgup.py
MeteorLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/PyScript/GenMicrocodeVersion.py
MeteorLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/PyScript/GenXdr.py
MeteorLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/ReadMe.txt
MeteorLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/WindowsCapsule/CreateWindowsCapsule.py
MeteorLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/WindowsCapsule/SAMPLE_DEVELOPMENT.pfx
MeteorLakePlatSamplePkg/capsulebuild.bat

================================================================================ 
Commit: 9706b1ff4a1ee6fe0cba808e42ba288d763e1b21 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:46:43 2023 +0530 
-------------------------------------------------------------------------------- 
UPDMI PTM Pipe Stage Delay Manual Measurement Data.

[Issue Description]
PTM values are not programmed for UPDMI.

[Resolution]
This change adds programming of PTM values for UPDMI.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL.

Hsd-es-id: 15013062858
Original commit date: Thu Mar 30 11:55:28 2023 +0200
Change-Id: Ibea3a6aeae57d75c6533d22e4988ac066be6550f
Original commit hash: 56e4e2040f2bcb0260005d1cc7e4a79c16a9ab2a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchDmiInit.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiDmiSipInitLib.c

================================================================================ 
Commit: 8a31ed39a202b3a538f6a8eb8b892a70cbe40d4a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:46:37 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3163_01

Hsd-es-id: N/A
Original commit date: Wed Apr 19 21:31:04 2023 -0700
Original commit hash: 3f72866674914e76b1ad8c7f78f3f74101d2f8b5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: d9fcaa446e96774ed0ad462ba541fc3e427d2999 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:46:31 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S]Invalid P2Sb MMIO access in PEI

[Issue Description]
In MtlPchPmcGetSocConfig P2SB access is created with MMIO method which
is not available at this point. P2SB lib is most likely performing
access to invalid MMIO address so the logic which depends on those
accesses is broken.

[Resolution]
Change P2SbMmioAccess to P2SbMsgAccess.

Package/Module:
PeiMtlPchInitLib

[Impacted Platform]
MTL-S

Hsd-es-id: 18028314956
Original commit date: Thu Apr 6 08:51:51 2023 +0200
Change-Id: I2aeeb32b8656386b6e99a1bdc267cb0125ad790d
Original commit hash: 4337d76c8ee298e5c6b1cacf21da1e5c069d2a9c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchPmc.c

================================================================================ 
Commit: 5cbabc70fc769d15e326c2cb6ad1777acf8232b4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:46:24 2023 +0530 
-------------------------------------------------------------------------------- 
SyncScript: Revert override commits.

Fri Apr 21 12:16:53 2023 -0700
Original commit date: Fri Apr 21 12:16:53 2023 -0700
Original commit hash: c8ffe37fdd61fd6fbd4eb669b508eb708ff1940b

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 583567be950c77b064aa8ab59462be09f87dfb65 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:46:18 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3163_80

Hsd-es-id: N/A
Original commit date: Wed Apr 19 05:27:10 2023 -0700
Original commit hash: 84d246b18d8cb49bac7b22c1e7596193a9e6af12

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: fc6fefbaf57b47afaed54fabddf54999b2480d21 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:46:13 2023 +0530 
-------------------------------------------------------------------------------- 
MTL Update BIOS ID Minor update - Program Branch

[Feature Description]
MTL Update BIOS ID Minor update - Program Branch

Package/Module:MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: NA
Original commit date: Wed Apr 19 17:11:08 2023 +0530
Change-Id: I39057628835dd5be0c19e9a19c2dfd154ccde38a
Original commit hash: c6b116dd814cc855e421c369f449323d7d22d06a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c1d86b6cf3a52c54cff5e067387ceacfb22bc308 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:46:07 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3163_00

Hsd-es-id: N/A
Original commit date: Wed Apr 19 03:54:08 2023 -0700
Original commit hash: 287f0c027394c2f8e8cbc10bc380027b68391ab4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 235fdab3f226054b58198d03bf1f7046eb503d04 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:46:01 2023 +0530 
-------------------------------------------------------------------------------- 
OneSiliconPkg/Mtl: Move root port function swap earlier

[Issue Description]
Root port function swap is done after PEI enumeration flow
which causes the PEI enumeration to miss some devices during
scan.

[Resolution]
Move root port function swap before SiInitDone event. PEI
enumeration is dependent on the SiInitDone signal so this
should solve the issue.

Package/Module:
OneSiliconPkg/Mtl

[Impacted Platform]
MTL-S

Hsd-es-id: 16020375102
Original commit date: Mon Apr 17 14:36:39 2023 +0200
Original commit hash: 6331f584402d7a21619f32b616284d7930acaaa0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Library/PeiMtlPchInitLib.h
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchEndOfPei.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInit.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Library/PeiMtlSocInitLib.h
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocEndOfPei.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocInitPei.h
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: ff599f296959b0f7eb125ffab09a910b3e86cef7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:45:55 2023 +0530 
-------------------------------------------------------------------------------- 
USB programming updates

[Feature Description]
Updates for rev23 of USB BIOS Guide.
Switching for MTL xHCI from NDE to LTR.
Updated LTV limit parameters for all ranges.
Added clearing of HSII in xHCI _DSM method if HSII setting is needed.
Enabled xHC HS Async Active Propagation.

Package/Module:
ClientOneSiliconPkg/Fru/MtlPch/PchInit
ClientOneSiliconPkg/Fru/MtlSoc/MtlSocInit
ClientOneSiliconPkg/IpBlock/Usb/AcpiTables
ClientOneSiliconPkg/IpBlock/Usb/.../UsbHostControllerInitLib

[Impacted Platform]
MTL

Hsd-es-id: 18028724872
Original commit date: Fri Mar 31 18:26:48 2023 +0200
Original commit hash: 4fbb0aeeca4c4775799e698f26a4d5332fdd4bc6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocUsb.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: 0b56c431805956b76515902c9f0d3988e26fa884 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:45:49 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3162_01

Hsd-es-id: N/A
Original commit date: Tue Apr 18 23:22:15 2023 -0700
Original commit hash: 5327e47ed850d36205851249fa1d99f8cbe58e71

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 2d92e3bbd8c852ffcbc8373184ebd50b21f14af3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:45:43 2023 +0530 
-------------------------------------------------------------------------------- 
S0i2.0,S0i2.1 and S0i2.2 Values are not asserting.

[Issue Description]
System not entering S0ix

[Resolution]
Revert Fixed DMI EQ flow
This reverts commit c5c9fb2c196ce867c26ee95eb69fe88173abe5dc.

Package/Module: ClientOneSilicon

[Impacted Platform]
S, H

Hsd-es-id: 16020390372
Original commit date: Tue Apr 18 15:57:41 2023 -0700
Change-Id: I1c687baf7f5a6c7a5f9c2417bcdee406d203b207
Original commit hash: 581b4b21f91f814b08bf7b86de3362552041ce47

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PchDmiExtLib/PchDmiExtLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchDmiInit.c
ClientOneSiliconPkg/Fru/MtlSoc/Include/PchLimits.h
ClientOneSiliconPkg/Include/PchDmiHob.h
ClientOneSiliconPkg/IpBlock/Dmi/IncludePrivate/Library/PeiDmiInitLib.h
ClientOneSiliconPkg/IpBlock/Dmi/IncludePrivate/Register/DmiRegs.h
ClientOneSiliconPkg/IpBlock/Dmi/LibraryPrivate/PeiDmiInitLib/PeiDmiInitLib.c
ClientOneSiliconPkg/IpBlock/Dmi/LibraryPrivate/PeiDmiPolicyLib/PeiDmiPolicyLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiDmiSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiDmiSipInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.inf
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInit.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/DmiSetup.hfr
MeteorLakePlatSamplePkg/Setup/Setup.c
MeteorLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: d9f57a707a879ec7505eaa2ac7ee3b8a3c8e5fb3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:45:36 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S+MTP-S][UDIMM 2DPC][P0][TCSS]: UCM-UCSI ACPI Device YB
is observed under DMwhen UCSI is enabled in BIOS on UDIMM 2DPC board

[Issue Description]
YB should not be observed under UCSI after enabling UCSI in Bios.

[Resolution]
UCSI only supports TypeC port with PD, correct the
VpdPcdTypeCPortsSupported and VpdPcdUsbTypeCPort settings.

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTLS

Hsd-es-id: 15013269443
Original commit date: Wed Apr 5 20:42:34 2023 -0700
Change-Id: Ifca16c0df5fdcbbb97f0f8805524b7fa7cdbee6c
Original commit hash: d18a684e63717ab72b2617d91d8b279644922395

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlSSD02Rvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlSU1DOC04Rvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlSU2D03Rvp.asl
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSOcRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm2DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm2DEvcrb.dsc

================================================================================ 
Commit: 18444171904757d739236af401ccc0acb822733d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:45:24 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3162_00

Hsd-es-id: N/A
Original commit date: Tue Apr 18 21:31:50 2023 -0700
Original commit hash: 6654cce5ec3e45698f8c46a0782ed1c5e058bda0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 0948eb9521b4c0a15d0b953f373e98156d8a6ee2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:45:13 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.12.2

Hsd-es-id: N/A
Original commit date: Tue Apr 18 11:29:38 2023 -0700
Original commit hash: 7669fff26795fbdebb1908c90234d134ddef0933

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c33585dc2dde64dd92480a27bd6dc3f73e34b907 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:45:07 2023 +0530 
-------------------------------------------------------------------------------- 
BIOS MRC support for LP5x 7500 1R SPD on MTL-M PPV Boards

[Issue Description]
MTL-M LP5x 7500 1R PPV board SPD is not corrent

[Resolution]
Correct SPD values for memory used by PPV on MTL-M LP5/x CONF1

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTL-M

Hsd-es-id: 13010665626
Original commit date: Thu Mar 2 19:21:33 2023 +0200
Change-Id: Ib426eb97ea89d38a6e65a8bff26899ca0ed197cb
Original commit hash: c02e8a99eb1820093d08cc0387bee7004125aea9

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/Include/PlatformBoardId.h
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdMtlMLp5xConf1PpvRvp.dsc

================================================================================ 
Commit: 4bd379ee2c0f5913791b58570156f5df183ebfd2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:45:01 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL_S][Storage] Yellow Bang with Code10 error
(ACPI Power Object failed to transition state) observed for RAID volume
when D3 cold from BIOS is enabled for storage

[Issue Description]
Yellow bang is observed for RAID Volume with Storage D3 is set as D3cold

[Resolution]
Updated Raid VOLUME _ON/_OFF methods

Package/Module:ClientOneSiliconPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 16020389279
Original commit date: Mon Apr 17 12:35:20 2023 -0700
Change-Id: I438169850d2721b5c141f807bdafb4448743d4a8
Original commit hash: 7f7141b7e2d2a56a8a47e263333fe66a6b405bec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/VmdMtlS.asl

================================================================================ 
Commit: 4a44f7ccd727d798bb5f1ae3e0d0c2c70105d71e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:44:55 2023 +0530 
-------------------------------------------------------------------------------- 
USB programming updates

[Feature Description]
Updates for rev23 of USB BIOS Guide.
Updated LTV limit parameters for all ranges.
Added clearing of HSII in xHCI _DSM method if HSII setting is needed.
Enabled xHC HS Async Active Propagation.

Package/Module:
ClientOneSiliconPkg/Fru/MtlPch/PchInit
ClientOneSiliconPkg/IpBlock/Usb/AcpiTables
ClientOneSiliconPkg/IpBlock/Usb/.../UsbHostControllerInitLib

[Impacted Platform]
MTL-S

Hsd-es-id: 18029232257
Original commit date: Mon Apr 17 16:10:21 2023 +0200
Original commit hash: efecee7a119f3a2d37fbce60d451f436aaa5e04c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchUsb.c
ClientOneSiliconPkg/IpBlock/Usb/AcpiTables/PchXhci.asl
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: 195a1e13dee303b1bbc434341571b5c0071bbd1c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:44:49 2023 +0530 
-------------------------------------------------------------------------------- 
OneSiliconPkg/MtlSoc: Exclude SOC-M code from MTL-S

[Feature Description]
Statically remvoe SOC-M code at build time by returning FALSE
from MtlIsSocM function when PcdMtlSSupport is set. This will
optimize out all SOC-M code in build time which will reduce
flash usage. Runtime support for both SOC-M and SOC-S is not
needed.

Package/Module:
OneSiliconPkg/MtlSoc

[Impacted Platform]
MTL-S

Hsd-es-id: 14018880552
Original commit date: Mon Mar 20 15:28:37 2023 +0100
Original commit hash: 7941ae5351265454661e1883474b7bcacba567d2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocInfoLib/MtlSocInfoLibCommon.c

================================================================================ 
Commit: 338ee27031ebbafa2610af0ce237f495cd27276b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:44:44 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3161_00

Hsd-es-id: N/A
Original commit date: Mon Apr 17 21:31:06 2023 -0700
Original commit hash: 2ba00c6ddb08c5138788a71ce5f050c2b9818c4e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 942e7783e2bcdf2e93d66fc65a3a7bfa5e05e0c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:44:36 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL][NEX] Fix S5 Postcode is not showing up due to I2C3 BAR address
has been reset

[Issue Description]
NEX puts up Postcode via I2C3 as NEX board does not have EC. And the
post code is not showing up upon performing S5 on Windows due to I2C3
BAR address has been cleared.

[Resolution]
Updated I2cBoothandler not to clear the BAR address for NEX, as well
as updated SerialIoI2cController D3 function not to clear the BAR
address.

Package/Module:I2c

[Impacted Platform]
MTL

Hsd-es-id: 15013249068
Original commit date: Mon Apr 10 17:58:34 2023 +0800
Change-Id: Ib8e36fc49ad79c9ca2bd7abae30ff486e58219f1
Original commit hash: d0e885f498c71af4ddf786bb56d81f0e8da4e216

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/SerialIoI2cMtl.asl
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchInitDxe.inf
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchInitFsp.inf
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchSerialIo.c
ClientOneSiliconPkg/IpBlock/SerialIo/AcpiTables/SerialIoI2cControllerNEX.asl

================================================================================ 
Commit: 9639c7f0721f5f4a6e0e83ea07987b020e90afb3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:44:31 2023 +0530 
-------------------------------------------------------------------------------- 
PCH DMI PHY does not power gate in x4 - update.

[Issue Description]
After further tests it became apparent that clearing
ducfgpgpdctl and ducfgnopgpdctl is not enough, and
setting of updlphycp.txcmmdislnctl is necessary.

[Resolution]
This change adds missing programming for updlphycp.txcmmdislnctl.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
MTLS.

Hsd-es-id: 18029156661
Original commit date: Fri Apr 14 10:21:38 2023 +0200
Change-Id: I6801d2461527bd2ab5748ebccc058bcaec3ca4fc
Original commit hash: c0c4f62f814ef635a11c16978b8fd20d43f4567f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiDmiSipInitLib.c

================================================================================ 
Commit: 2d73791e2e69baa38b0c61b3bd94460ea7112654 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:44:17 2023 +0530 
-------------------------------------------------------------------------------- 
Mac address pass through doesn't work properly after resetting.

[Issue Description]
SimpleNetworkProtocol retrieves current MAC address before
BIOS sends AMT MAC passthrough command. The SNP MAC address
is not updated.

[Resolution]
Move sending AMT MAC passthrough command to EndOfDxe event.

Package/Module:
Features/Manageability/AmtMacPassThroughFeaturePkg/AmtMacPassThrough

[Impacted Platform]
ALL

Hsd-es-id: 15013264629
Original commit date: Mon Apr 17 15:20:26 2023 +0800
Change-Id: I3d21ce49373a9dae8f9ffb1c44d0eda9de0ebdd3
Original commit hash: 8ffd339fb2efa80d6d8758b1527cfad12e1d3b8a

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Manageability/AmtMacPassThroughFeaturePkg/AmtMacPassThrough/AmtMacPassThrough.c
Features/Manageability/AmtMacPassThroughFeaturePkg/AmtMacPassThrough/AmtMacPassThrough.inf

================================================================================ 
Commit: 2cbbc8fe9c2898af7e3d0f888b14e6db14e07789 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:44:10 2023 +0530 
-------------------------------------------------------------------------------- 
Bwg changes Rev 2.17 for MTL

[Feature Description]
ADVMCTRL.F10BTSE = 0x0

Package/Module: PCIe

[Impacted Platform]
MTL

Hsd-es-id: 16020386805
Original commit date: Fri Apr 14 02:07:36 2023 +0530
Change-Id: Ic260d3d751fbdb6d2344ef0cc15b7c161abe3113
Original commit hash: b9aed2a47c9e39ac23ac6af54048b6dd395daeb1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 984b6d3561f4b4dbf3a42e8deef9f6ec5434c911 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:44:03 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3157_00

Hsd-es-id: N/A
Original commit date: Sun Apr 16 21:31:09 2023 -0700
Original commit hash: 6685ded67175f43dc653741aeb956023000c7eaf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: e3ee75e27e7f817b8d7dd108f6ee525aea0b7bb6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:43:57 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S][OC]: OCMB command 0x20 reports 00 after setting
voltage guardband scale factor to 200 in BIOS

[Issue Description]
Due to formula calculation cause corner risk when BIOS input 200, but
result in 0

[Resolution]
Refine BIOS formula for PCODE U1.7 format, BIOS should consider
to add or subtract rounding errors (50) depends on BIOS inputs

Package/Module: ClientOneSiliconPkg/Overclocking

[Impacted Platform]
S

Hsd-es-id: 22017921939
Original commit date: Thu Apr 13 19:33:43 2023 -0700
Change-Id: Idb6ce4aef6fde1d15dcefe0a10b13640ca676702
Original commit hash: cdf3c39a6044b8cdae70b31e2048df9d4105ff91

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c

================================================================================ 
Commit: c02ec7d2636e889551f2354422615276448be44b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:43:50 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3156_00

Hsd-es-id: N/A
Original commit date: Sat Apr 15 21:31:11 2023 -0700
Original commit hash: 493cfe5c515f9ad3ec8a7691e0b31db8f741004a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: d301d3bac19991832cefc46959781739510d216d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:43:44 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3155_01

Hsd-es-id: N/A
Original commit date: Fri Apr 14 21:31:06 2023 -0700
Original commit hash: 16e4d907196a8e1f704b623692250d73315213bf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 93d02798ee6afce657fc7e526741f1f487d255c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:43:38 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S/M/P | DDR5 LP5] PORT from ADL: Memory Address Encode Decode

[Feature Description]
1) Initial Address Encode Decode DXE
2) Add uefi application AddrDecodeEncode
3) Add build support
4) Add AddrDecodeEncode to PlatformPkg

Package/Module: mtlboardpkg, mtlfsppkg, mtlPlatSamplePkg, C1S/SiInit/Dxe

[Impacted Platform]
MTL

Hsd-es-id: 15012997962
Original commit date: Wed Feb 1 08:22:29 2023 +0800
Change-Id: I1aace3620fc5fac0f0b3a324495299d77e07a304
Original commit hash: 03332e192242ac4a53fc41f6f1d312b2255df538

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Dxe/SiInitDxe.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Dxe/SiInitDxe.h
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Dxe/SiInitDxe.inf
ClientOneSiliconPkg/Product/MeteorLake/SiPkgCommonLib.dsc
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeFspPkg/MeteorLakeFspPkg.dsc
MeteorLakePlatSamplePkg/Library/DxeDriverAddrDecodeTest/AddrDecodeEncodeTest0.inf
MeteorLakePlatSamplePkg/Library/DxeDriverAddrDecodeTest/MrcMcAddrDecodeEntryPoint.c
MeteorLakePlatSamplePkg/PlatformPkg.dsc

================================================================================ 
Commit: f2376d0d75d92da4a9db65e6fa158cda5a5a41ac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:43:31 2023 +0530 
-------------------------------------------------------------------------------- 
Remove detailed PEI PCIe perf markers

[Issue Description]
A previous change added detailed perf markers to PEI PCIe code, which
caused memory limit issues for some platforms.

[Resolution]
Remove these detailed perf markers for now by commenting them
out. Investigate increasing the buffer size in a later change
and uncommenting the performance markers. Add perf markers that
indicate overall performance for each root port.

Package/Module:
ClientOneSiliconPkg\Fru\MtlPch\LibraryPrivate\PeiMtlPchInitLib\
ClientOneSiliconPkg\IpBlock\PcieRp\LibraryPrivate\PeiPcieSipInitLib\

[Impacted Platform]
MTL

Hsd-es-id: 16020036607
Original commit date: Mon Apr 3 13:38:49 2023 -0700
Change-Id: I30e44cabe43163ccf4dc57e3cc508fd538b9c0a2
Original commit hash: 8952257dabfefd1b7cdb10ad58d8cacb1b3cfadd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchRootPorts.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipEqLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: a58c0867014b1b1a7547ee8dc09e4942d926078d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:43:25 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3155_00

Hsd-es-id: N/A
Original commit date: Fri Apr 14 09:11:18 2023 -0700
Original commit hash: a6c24d5cc4e55c280378c23993bb89daaa62f93c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 8664b6c4b6bfb56c0bddd9047c06c12855741849 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:43:19 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S][S02][BIOS]: GPE1 support option is Disabled by default
in BIOS page.

[Issue Description]
GPE1 support option is Disabled by default in BIOS page, But it
should be Enabled for Post-Silicon

[Resolution]
Enable GPE1 support as default.

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 15013031846
Original commit date: Thu Mar 23 18:48:45 2023 -0700
Change-Id: I219cb4fabf67a9485c88d816ea79faaad71ce138
Original commit hash: df9458ab0a1a05bbccb98a10978dd619b78349ce

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeSRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 6f6220a9e27406e59e30d0931ff4ff8e6c310b4e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:43:07 2023 +0530 
-------------------------------------------------------------------------------- 
MMIO32 rebalancing feature for MTL-S

[Feature Description]
This commit introduces flow which is performing MEM32 resources
calculation and assignment in order to split available MEM32 space
between SoC and PCH taking underlying devices requirements into
consideration.

Package/Module: ClientOneSiliconPkg/PeiMmioAssignmentLib

[Impacted Platform]
MTL-S

Hsd-es-id: 14015434034
Original commit date: Mon Mar 20 10:08:01 2023 +0100
Change-Id: Ib014fb247825ccf2049d9a1269efca79c71fc347
Original commit hash: ae2c65c2a5ad78622f8144516a94957879a3fef5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/HostBridge/Ver2/HostBridgeConfig.h
ClientOneSiliconPkg/IpBlock/Ioc/IncludePrivate/Library/IocLib.h
ClientOneSiliconPkg/IpBlock/Ioc/LibraryPrivate/IocLib/IocLib.c
ClientOneSiliconPkg/Product/MeteorLake/IncludePrivate/Library/PeiMmioAssignmentLib.h
ClientOneSiliconPkg/Product/MeteorLake/LibraryPrivate/PeiMmioAssignmentLib/PeiMmioAssignmentLib.c
ClientOneSiliconPkg/Product/MeteorLake/LibraryPrivate/PeiMmioAssignmentLib/PeiMmioAssignmentLib.inf
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInit.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInit.inf
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitFsp.inf
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitPreMem.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitPreMem.inf
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitPreMemFsp.inf
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPeiLib.dsc
Features/Tcss/DTbtFeaturePkg/Include/Library/DTbtCommonPublicLib.h
Features/Tcss/DTbtFeaturePkg/Library/DTbtCommonPublicLib/DTbtCommonPublicLib.c
Features/Tcss/DTbtFeaturePkg/Library/DTbtCommonPublicNullLib/DTbtCommonPublicNullLib.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/MeteorLakeFspPkg.dsc
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: 91e93e5b4ba62a42a3003e6ec233c8d1151234eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:43:00 2023 +0530 
-------------------------------------------------------------------------------- 
Change BIOS Menu string for Debug Token BIOS Payload presence.

[Feature Description]
Change BIOS menu string from 'Debug Token is present'
to 'Debug token BIOS payload present'.
The current setup menu string 'Debug Token is Present' reflects
only the the valid token for 'BIOS Payload'.
Changing the string appropriately to avoid ambiguity as we can
also have a Debug Token without BIOS payload.

Package/Module:
PlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 16020282576
Original commit date: Fri Apr 14 10:14:13 2023 +0530
Change-Id: Ic981601a215b30ad65d095f860e653d71818d312
Original commit hash: f061b28023bd07e27f2c655c3c8294012b31cbe3

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/DebugSetup.uni

================================================================================ 
Commit: 904aa0223d1cd4260b183b4053562db61006f88d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:42:54 2023 +0530 
-------------------------------------------------------------------------------- 
Reset R_PCH_PSF_PCR_ROOTSPACE_CONFIG_RS0 and
R_PCH_PSF_PCR_ROOTSPACE_CONFIG_RS3 register values for all PCH PSFs
after all types of reset

[Feature Description]
PSF registers reset is connected to global reset, so registers did not
resets their values after BIOS soft reset. Add resetting
R_PCH_PSF_PCR_ROOTSPACE_CONFIG_RS0 registers values after all BIOS
resets and before PSF programming.

Package/Module:
ClientOneSiliconPkg/Fru/MtlSoc
ClientOneSiliconPkg/Fru/MtlPch

[Impacted Platform]
MTL

Hsd-es-id: 18027652801
Original commit date: Tue Feb 21 17:03:16 2023 +0100
Original commit hash: 658bc36f2aad41989aa8d34408fb6be468627074

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Register/PsfRegsMtlPch.h
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiDxeSmmMtlPchPsfLib/MtlPchPsfLib.c
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Library/PsfSocLib.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/PsfRegsMtlSoc.h
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiDxeSmmPsfSocLib/PsfSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocInitPreMem.c

================================================================================ 
Commit: fc93571baf5f7dd356ff80f54a42b072a5c64b93 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:42:48 2023 +0530 
-------------------------------------------------------------------------------- 
Enable Policy Check to ensure Client Reference Code coding guideline
for MTL Family branch

[Feature Description]
remove empty revision

Package/Module:
Features

[Impacted Platform]
All

Hsd-es-id: 15013248158
Original commit date: Fri Apr 14 13:57:43 2023 +0800
Change-Id: Ie8765ab8349e7940c7038743db771d24066ac18e
Original commit hash: beb027f689fa12937d8c385004d2e3f8da6ea5ee

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Audio/NhltFeaturePkg/Include/NhltEndpointsConfigurationVariable.h

================================================================================ 
Commit: 0cb4ec663f202c2ee53f6bb11de9e86f65124bc4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:42:42 2023 +0530 
-------------------------------------------------------------------------------- 
Update power management policies for longer DMI3
exit latencies.

[Feature Description]
PMC registers need to be updated to reflect the post-silicon
measurements showing longer DMI3 low power exit latencies.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
MTLS.

Hsd-es-id: 14019123937
Original commit date: Fri Apr 7 09:34:29 2023 +0200
Change-Id: I0aa0c9dc70f5ccd6b1dfe47f5fe157c6c8f5f218
Original commit hash: ca159028b6a64a1577624be5e47c36cbc87d1553

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchPmc.c

================================================================================ 
Commit: eb50b94da08b91f2f4bf6b7d9b64b21cc25b74d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:42:30 2023 +0530 
-------------------------------------------------------------------------------- 
[Issue Description]
Various errors observed on DMI link over Sx cycles

[Resolution]
Fixed DMI EQ flow

Package/Module: ClientOneSilicon

[Impacted Platform]
S, H

Hsd-es-id: 15012957474, 15013014760
Original commit date: Mon Apr 3 11:57:28 2023 +0530
Change-Id: I24ae23bf9abf4143451425b2c1d44af05ded8220
Original commit hash: e8207340d57e17d62ab4829884ca85daecea7036

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PchDmiExtLib/PchDmiExtLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchDmiInit.c
ClientOneSiliconPkg/Fru/MtlSoc/Include/PchLimits.h
ClientOneSiliconPkg/Include/PchDmiHob.h
ClientOneSiliconPkg/IpBlock/Dmi/IncludePrivate/Library/PeiDmiInitLib.h
ClientOneSiliconPkg/IpBlock/Dmi/IncludePrivate/Register/DmiRegs.h
ClientOneSiliconPkg/IpBlock/Dmi/LibraryPrivate/PeiDmiInitLib/PeiDmiInitLib.c
ClientOneSiliconPkg/IpBlock/Dmi/LibraryPrivate/PeiDmiPolicyLib/PeiDmiPolicyLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiDmiSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiDmiSipInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.inf
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInit.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/DmiSetup.hfr
MeteorLakePlatSamplePkg/Setup/Setup.c
MeteorLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: 84dadb866dde5f4fd5b822baaf09da2871b69d10 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:42:22 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3154_02

Hsd-es-id: N/A
Original commit date: Thu Apr 13 21:31:13 2023 -0700
Original commit hash: a57c0c09fe0bb0ed83dc3f4dd652a41aa6105335

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: e023ef5097c4c8f537c275935e30fa7c856f7632 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:42:11 2023 +0530 
-------------------------------------------------------------------------------- 
Policy Check error

[Issue Description]
Policy check build is failing

[Resolution]
Update NHLT_ENDPOINTS_TABLE_CONFIGURATION_VARIABLE_REVISION

Package/Module: NhltFeaturePkg

[Impacted Platform]
ALL

Hsd-es-id: 22017920293
Original commit date: Thu Apr 13 16:38:00 2023 -0700
Change-Id: I30a0b79279384f1bf906aa1068e4957f68e0d71f
Original commit hash: 22553c9f34fd2d931908b9d50abda611edd5a728

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Audio/NhltFeaturePkg/Include/NhltEndpointsConfigurationVariable.h

================================================================================ 
Commit: a6a00fc0e17a57ee194b0d06586090923d671ef9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:42:06 2023 +0530 
-------------------------------------------------------------------------------- 
SyncScript: Revert override commits.

Wed Apr 19 04:16:04 2023 -0700
Original commit date: Wed Apr 19 04:16:04 2023 -0700
Original commit hash: 85a2bae2d1a4709136ac3245d7ce0a21f1444c31

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 07cf69724725e379d0fdeeb88c01eeaee0cfd3c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:42:00 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3154_80

Hsd-es-id: N/A
Original commit date: Thu Apr 13 11:02:53 2023 -0700
Original commit hash: 0aa5fbfdbf352a1c6a6b9d7c607009533c0159ca

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: aaab7084bd7621629e953c4545a570a3a730c88d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:41:54 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Update Program Branch Minor Version

[Feature Description]
Update Program Branch Minor Version

Package/Module: BIOS ID

[Impacted Platform]
MTL

Hsd-es-id: N/A
Original commit date: Thu Apr 13 23:18:51 2023 +0530
Change-Id: Id144de301cd033830207ab7ff20d8a6b386ad03f
Original commit hash: 40d47aeb3c3041a4527265255835e2d8efacdcb6

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a216d2e0fbce0bb0db0e7e46da3eb24d57f05933 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:41:49 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3154_01

Hsd-es-id: N/A
Original commit date: Thu Apr 13 09:05:57 2023 -0700
Original commit hash: 98fe892842616d698f28782d7ced4ae0a61add96

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 67928ba3764bbf5bbd49b69f136363572eaac35d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:41:43 2023 +0530 
-------------------------------------------------------------------------------- 
PSF C3 and deeper states Setup option

[Feature Description]
Temporary change to limit
PSF powergating to C3 and deeper states

Package/Module:ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 16020377103
Original commit date: Thu Apr 13 16:20:54 2023 +0530
Change-Id: I668b1e3703e344e7b83a1cb382911bb18d68c9fa
Original commit hash: d2a780efe635a22d8e5cad845919fb3744eb983f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocPmc.c
MeteorLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
MeteorLakeFspPkg/Upd/FspsUpd.dsc

================================================================================ 
Commit: b762caec605373647813105960ae24dca596645f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:41:35 2023 +0530 
-------------------------------------------------------------------------------- 
System can not boot when configured with single core(no enabled APs)

[Issue Description]
System can not boot when configured with single core(no enabled APs).
Actually, the system can not boot when only BSP exists in the system,
since one core only simulates 1 BSP(no AP) on the submitter's Simics
environment.

[Resolution]
"StartupAllAPs" MP service returns EFI_NOT_STARTED if no enabled APs
exist in the system, it causes the DXE_ASSERT occur and prevents the
system from booting. BIOS need to treat EFI_NOT_STARTED as EFI_SUCCESS
and let the system continue to boot.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 18029090175
Original commit date: Thu Apr 13 14:43:55 2023 +0800
Change-Id: Ibec5532d8acdfb64da724ae86791fb726a47d0b5
Original commit hash: 46afa020e096543d1239ca0b9ad4ee6c75eb7e5f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/Dxe/CpuNvsAreaInit.c

================================================================================ 
Commit: 9cd02f4ba9c203823abc8150ef5d61497a5e2df2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:41:29 2023 +0530 
-------------------------------------------------------------------------------- 
Hitting low S0ix percentage with latest IFWI + BIOS 3147_00

[Issue Description]
Hitting low S0ix percentage with latest IFWI + BIOS 3147_00

[Resolution]
Reverted 477211dc449bcd4e4f3620e72db8c4e89624dd33

Package/Module: MTL

[Impacted Platform]
ALL

Hsd-es-id: 16020340079
Original commit date: Thu Apr 13 16:58:32 2023 +0530
Change-Id: I1bbb18d9eae5b16abe22e22b0fd9804892970cbd
Original commit hash: 17b44315471a276ebbed1be0762f4b337d8f62fd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchDmiInit.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInit.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInit.h
ClientOneSiliconPkg/Fru/MtlSoc/Library/SecSocLib/SecSocLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiDmiSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/DmiSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiDmiSipInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: c31f26011a99a1abf3d9cbea20aa6c566affde70 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:41:18 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S]: Audio playback is not working with bluetooth headset

[Issue Description]
Audio Playback is not working with Bluetooth headset

[Resolution]
Add NHLT configured to SSP0.
Allow to enable NHLT configured to SSP0 in BIOS setup.

Package/Module:
NhltFeaturePkg

[Impacted Platform]
MTL

Hsd-es-id: 16020093006
Original commit date: Wed Apr 12 13:39:23 2023 +0200
Change-Id: I96017dda4a6325e5aec9f0142f4c45f1c455dd7d
Original commit hash: 0e0e7a061fc51e9891690f0a5bc3f688f4ad6bf4

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Audio/NhltFeaturePkg/Include/NhltEndpointsConfigurationVariable.h
Features/Audio/NhltFeaturePkg/IncludePrivate/NhltConfiguration.h
Features/Audio/NhltFeaturePkg/LibraryPrivate/GetNhltConfigurationEfiVariableLib/GetNhltConfigurationEfiVariableLib.c
Features/Audio/NhltFeaturePkg/LibraryPrivate/GetNhltConfigurationPcdLib/GetNhltConfigurationPcdLib.c
Features/Audio/NhltFeaturePkg/LibraryPrivate/GetNhltConfigurationPcdLib/GetNhltConfigurationPcdLib.inf
MeteorLakePlatSamplePkg/Setup/ConnectivitySetup.c
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr
MeteorLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: 78846f466b4a43f90192019d47642b925634040c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:41:06 2023 +0530 
-------------------------------------------------------------------------------- 
Enable PolicyCheck Backward Check for MTL Family branch

[Feature Description]
Ensure Client Reference Code coding guideline for MTL Family branch

Package/Module:
SiliconPkg FspPkg BoardPkg PlatformPkg

[Impacted Platform]
ALL

Hsd-es-id: 15013245562
Original commit date: Thu Apr 13 16:08:30 2023 +0800
Change-Id: I3e9f79bfcadb066f6532d298af3c83e5d59ef65c
Original commit hash: f901310d4486e04759097cd7fe9f1d287f57455b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Cnvi/CnviConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Espi/EspiConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Fusa/FusaConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Graphics/Gen13/GraphicsConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Hda/HdAudioConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/HostBridge/Ver2/HostBridgeConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Hsio/HsioConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/HybridGraphics/HybridGraphicsConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Ish/IshConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PchPcieRp/PchPcieRpConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Pmc/PmConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/SerialIo/SerialIoConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Tbt/DxeITbtConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Tbt/PeiITbtConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Tcss/TcssPeiConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Thc/ThcConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Tsn/TsnConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Usb/Usb3HsioConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Usb/UsbConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Vtd/VtdConfig.h
ClientOneSiliconPkg/Pch/Include/ConfigBlock/PchGeneralConfig.h
Features/Connectivity/CnvFeaturePkg/CnvDxe/CnvDxe.c
Features/Connectivity/CnvFeaturePkg/CnvVfrSetupMenu/CnvVfrSetupMenu.c
Features/Connectivity/CnvFeaturePkg/CnvVfrSetupMenu/CnvVfrSetupMenuHiiConfigAccess.c
Features/Connectivity/CnvFeaturePkg/Include/CnvVfrSetupMenuHii.h
Features/Security/VtioFeaturePkg/Include/VtioSetup.h
Features/Storage/NvmeFeaturePkg/Include/NvmeSetup.h
Features/Tcss/DTbtFeaturePkg/Include/DTbtVfrSetupMenuHii.h
Features/Thermal/DptfFeaturePkg/Include/DptfConfig.h
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakePlatSamplePkg/Features/UiApp/BootMaint/FormGuid.h
MeteorLakePlatSamplePkg/Include/IccSetupData.h
MeteorLakePlatSamplePkg/Include/OemSetup.h
MeteorLakePlatSamplePkg/Include/Setup.h
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Include/Tcg2ConfigNvData.h
MeteorLakePlatSamplePkg/Include/TcgSetup.h
MeteorLakePlatSamplePkg/Setup/MeSetup.h
MeteorLakePlatSamplePkg/Setup/SioNat87393VSetup.h
MeteorLakePlatSamplePkg/Setup/SioWPCN381USetup.h

================================================================================ 
Commit: a9c74ec834f0f56ae1985ac987633cfaa2adaecd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:40:58 2023 +0530 
-------------------------------------------------------------------------------- 
[MTLP] [GCS] Disable unused ITBT root ports

[Feature Description]
Disable unused ITBT root ports:
ITBT2
ITBT3

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTLP GCS

Hsd-es-id: 16020361443
Original commit date: Wed Apr 12 16:01:20 2023 +0800
Change-Id: I87cdd14c58f6ebfeb96039afc2cb124985e146b6
Original commit hash: aa8b78dce615119eb68b9540d06c3d95af52fe66

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 757226776b414ef5598343cc3d3e6fa530b7b2eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:40:52 2023 +0530 
-------------------------------------------------------------------------------- 
Aligning EAH programming to BWG

[Issue Description]
BIOS programs EAH registers that don't exist.

[Resolution]
Removed non existing register programming from BIOS.

Package/Module:
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib

[Impacted Platform]
MTL PCH

Hsd-es-id: 18028471959
Original commit date: Wed Apr 12 14:04:06 2023 +0200
Original commit hash: 49f555dbd3b6813653ba79e47041d6de40ed5973

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchEah.c

================================================================================ 
Commit: 534fb2ed39b0e23d1915c00e3142124e5bef80e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:40:46 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3154_00

Hsd-es-id: N/A
Original commit date: Thu Apr 13 01:15:50 2023 -0700
Original commit hash: 8cfc2d52c60035b55f31d59acd7db909dba7033a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: ab78bc7b7053b8a135d21ddb0c1155f4a9e6ab49 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:40:40 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3153_01

Hsd-es-id: N/A
Original commit date: Wed Apr 12 21:31:02 2023 -0700
Original commit hash: c8e8eca7505e4945bf119890b5a8b1db4e4927b1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 6b582d49d86daeaf2944ffad23bbd5345b7396b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:40:35 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] BIOS code update for VR spec update in WW12'23

[Feature Description]
BIOS code update for VR spec update in WW12'23

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 15013152222
Original commit date: Wed Apr 5 18:01:25 2023 +0800
Change-Id: I626ee8d6d5a0cf694115e4046034f0bba706b205
Original commit hash: a305e36393b0ce4d6ae6d067fa47259fc265adc3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/MtlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: ee363d6054f886286b43e20bb8feb35500f711d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:40:29 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3153_00

Hsd-es-id: N/A
Original commit date: Wed Apr 12 11:43:52 2023 -0700
Original commit hash: c5b430f3424c7b4b56a9229c6eb65eb7aa93c4d9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 39ad976c3bf6b4e584d8d449cfcc10f1c3a2771e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:40:23 2023 +0530 
-------------------------------------------------------------------------------- 
Update LTR Threshold Programming

[Feature Description]
Update LTR Threshold Programming to allow S0i2.2 and PSON

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTLS

Hsd-es-id: 14019019293
Original commit date: Mon Apr 10 09:38:48 2023 -0700
Change-Id: I6a19fe5b9cf2665f34fc51446a158bd727d8a1a0
Original commit hash: d7afd0483aa7f5c958672d2f6e8cb68fd1b3c830

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchPmc.c
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/PmcRegsMtlSoc.h
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocPmc.c

================================================================================ 
Commit: 61bd028eecd9b021c21d0f626095684b332bfec9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:40:17 2023 +0530 
-------------------------------------------------------------------------------- 
[ARL] Add suport for ARL Bios Guard module

[Feature Description]
Add code support for ARL Bios Guard module

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
MTL, ARL

Hsd-es-id: 22016316629
Original commit date: Wed Apr 5 03:01:47 2023 -0700
Change-Id: I87dd00c0fa895d97d140cdf4b5c75d430fd692e6
Original commit hash: cc0f3a9ebcb8d9dbd805e2bb5869324debb210a6

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf

================================================================================ 
Commit: 82f029af7e18959ad1e971d1f54bbecd01c9594a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:40:11 2023 +0530 
-------------------------------------------------------------------------------- 
References to undefined objects in ASL _WAK method

[Issue Description]
In _WAK method some of the RPXX objects do not exist on MTL-S.
This is suspected to cause issues with USB wakes
from S4 reported to Windows.

[Resolution]
Added a wrap with CondRefOf the different RPs.

Package/Module:
MeteorLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt

[Impacted Platform]
MTL.

Hsd-es-id: 18028912507
Original commit date: Thu Apr 6 13:25:43 2023 +0200
Original commit hash: e76a0b85fd37aac73a1b19a95ccec64d2248623b

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/Platform.asl

================================================================================ 
Commit: ae6b1e05d9e38cb083df0ffe6b1c51514769a9c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:40:05 2023 +0530 
-------------------------------------------------------------------------------- 
Missing cmd_ssv flow on MTP-S.

[Issue Description]
XHCI USB2 debug mode back to back WR support is required
for PCH products.
Currently it is just done in SoC projects and skipped in PCH.
P2SB access is also not implemented for PCH.

[Resolution]
Added a check to detect if it is MTP-S. If so,
the MTP-S segment and bus numbers are taken from mMtlPchConfig.
Added P2SB access for MTP-S.

Package/Module:
OneSiliconPkg/Fru/MtlSoc/SocInit/Smm

[Impacted Platform]
MTL.

Hsd-es-id: 18028725736
Original commit date: Mon Mar 20 13:39:30 2023 +0100
Original commit hash: e9d7550125bd070b355f04a85f606d95c2ee028d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Smm/PchInitSmm.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Smm/PchInitSmm.inf

================================================================================ 
Commit: 488cfe1907fa6623428243f2445fceec0195e905 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:39:55 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Update the option texts of BIOS Setup knob "Steps Down Mode"

[Feature Description]
Use Aggressive and Standard instead of enabled and disabled.

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 15013157517
Original commit date: Thu Apr 6 15:38:43 2023 +0800
Change-Id: Ie0606c88d72e38132f6da63c0b183fcad0ddc583
Original commit hash: e9871f2b8e9a0a060c39c5c183855d7a00f4854c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: a52062e114565c17d6788cefef052af79ef26fa8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:39:49 2023 +0530 
-------------------------------------------------------------------------------- 
PDM DMIC BIOS Options on MTL-P & MTL-M BIOS

[Issue Description]
Too many DMIC BIOS options exposed creating
a lot of confusion on what is the appropriate
BIOS option for the platform/silicon
version/Mic config they are enabling.
Enabling wrong BIOS option has so far caused DMIC
enumeration issues, glitches on recorded file etc..

[Resolution]
Remove 16bit format.
Reduce BIOS options for enabling NHLT tables.

Package/Module:
NhltFeaturePkg

[Impacted Platform]
All

Hsd-es-id: 14019074003
Original commit date: Wed Apr 5 15:55:54 2023 +0200
Change-Id: I02c118ba617d14fb443adeb37bfeee50b0d9032a
Original commit hash: 9e518bbcffa749c9417033ec4ed8b9dfa482d12e

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Audio/NhltFeaturePkg/Include/NhltEndpointsConfigurationVariable.h
Features/Audio/NhltFeaturePkg/IncludePrivate/Nhlt.h
Features/Audio/NhltFeaturePkg/IncludePrivate/NhltConfiguration.h
Features/Audio/NhltFeaturePkg/LibraryPrivate/GetNhltConfigurationEfiVariableLib/GetNhltConfigurationEfiVariableLib.c
Features/Audio/NhltFeaturePkg/LibraryPrivate/GetNhltConfigurationEfiVariableLib/GetNhltConfigurationEfiVariableLib.inf
Features/Audio/NhltFeaturePkg/LibraryPrivate/GetNhltConfigurationPcdLib/GetNhltConfigurationPcdLib.c
Features/Audio/NhltFeaturePkg/LibraryPrivate/GetNhltConfigurationPcdLib/GetNhltConfigurationPcdLib.inf
Features/Audio/NhltFeaturePkg/NhltFeaturePkg.dec
Features/Audio/NhltFeaturePkg/NhltInstallTable/NhltInstallTable.inf
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakePlatSamplePkg/Setup/ConnectivitySetup.c
MeteorLakePlatSamplePkg/Setup/PchSetup.c
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr
MeteorLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: e6eb23ea22832317855e59bc28889672389c5814 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:39:43 2023 +0530 
-------------------------------------------------------------------------------- 
MTP-S: BIOS not masking LAN unused clkreq

[Feature Description]
Disable CLK REQ assigned to GBE when LAN BIOS option
is disabled.

Package/Module: PeiMtlPchInitLib

[Impacted Platform]
S

Hsd-es-id: 16020346329
Original commit date: Tue Apr 11 12:00:55 2023 -0700
Change-Id: Icff53d10b1105187f166d0676fda0bc9d5ab7dcf
Original commit hash: 1beee4cc6b22cc84242c81e825525e77406da1cc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchGbe.c

================================================================================ 
Commit: 16591d0855c55454d98b945adfbaaebb18b14555 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:39:37 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P]Performance data increase with EXT_Performance BIOS

[Issue Description]
Performance data increased by about 1.3sec,
which is over the beta criteria.

[Resolution]
Do not send WDT IPC for SOC-M cases.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 15013161939
Original commit date: Tue Apr 11 14:41:02 2023 -0700
Change-Id: I9c0cfa59acebbbbe68b7c8cd474704985b8345b6
Original commit hash: c64ca1a1762b499757d1e49d2b041b09d618632a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchPmc.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocPmc.c
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/PmcSocConfig.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib2/PeiPmcPrivateLib.c
ClientOneSiliconPkg/Product/MeteorLake/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c

================================================================================ 
Commit: a8e2eef6e91e22ff5d9c049af63b4b2e0115a667 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:39:31 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3152_00

Hsd-es-id: N/A
Original commit date: Tue Apr 11 21:31:27 2023 -0700
Original commit hash: 242a7f0bdc40eb8106aa8853c04cf7425b46d5e0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: d3e6956ac68b821a4ef2eeebf694247ae830d023 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:39:26 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] modify hardcode to disable SSP link

[Feature Description]
Use I2S port to select instead of hard one to disable SSP link

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
All

Hsd-es-id: 16020190925
Original commit date: Tue Apr 11 15:53:21 2023 +0800
Change-Id: I7382f95fa9d453c9098081943c1ec6f269b4d173
Original commit hash: b83d8cccfdb291b2b59bf32ebc581ea47e42e57b

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c

================================================================================ 
Commit: 51043587e7dda8a4b645003de855d0298f01b030 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:39:20 2023 +0530 
-------------------------------------------------------------------------------- 
RTD3 Configuration for PCH SATA.

[Issue Description]
PCH SATA RTD3 flow not following BGW

[Resolution]
Updated the RTD3 flow to be aligned with BWG.

Package/Module: ClientOneSiliconPkg/Fru/MtlPch

[Impacted Platform]
S

Hsd-es-id: 16020290640
Original commit date: Thu Apr 6 13:55:45 2023 +0530
Change-Id: Ib259c87eac93718a316ed8077e4f4f8073f397bf
Original commit hash: d16f25e5842d818a0fcf51f9dc15ba68218142b2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/MtlPchSata.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Sata.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3SataPort.asl
MeteorLakePlatSamplePkg/Features/Acpi/AcpiTables/zpodd/zpodd.asl

================================================================================ 
Commit: 06d90656f2158128854de87b594db5fca2dfd9cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:39:15 2023 +0530 
-------------------------------------------------------------------------------- 
Fix wrong VwIndex and Bit Position for GPIO GPPE on MTL-P/M

[Issue Description] or [Feature Description]
VwIndex and Bit Position of GPPE are not alligned with GPIO HAS.

[Resolution]
Align VwIndex and Bit Position values for GPPE with GPIO HAS.

Package/Module:ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 15012854644
Original commit date: Thu Apr 6 06:13:47 2023 -0700
Change-Id: I1b99d28672301d985bf380ca5ab5ab15e3522f0b
Original commit hash: fd016739f0a64e223bbea07f29a2f343f5c5940e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Tcss/LibraryPrivate/PeiTcssInitFruLib/PeiTcssInitFruLib.c

================================================================================ 
Commit: 3c123fb66a2f9b014e4fc037d9775f2f03fcab9d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:39:10 2023 +0530 
-------------------------------------------------------------------------------- 
Fix grayout option in ISH SETUP menu

[Issue Description]
In ISH Setup menu there are grayout options to prevent mismatched
configuration due to shared pins. These options was not updated
since previous generation.

[Resolution]
Update grayout options according to CorrectMismatchConfig function
in PeiPchPolicyUpdate.c in MeteorLakePlatSamplePkg

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 16020234913
Original commit date: Thu Apr 6 18:06:03 2023 +0200
Original commit hash: 674bb249f33b913a936e18dbb600afd624e7adf8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiIshInitSocLib/PeiIshInitSocLib.c
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 9d42aa458200ac7e38aa130ce2bc77f77451ad3e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:39:04 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Fixing Build Error after Enabling PcdBootToShellOnly

[Issue Description]
Fixing Build Error after Enabling PcdBootToShellOnly
stage3 build(PcdBootToShellOnly)

[Resolution]
Fixed Build Error after Enabling PcdBootToShellOnly

Package/Module: MeteorLakeBoardPkg, MeteorLakePlatSamplePkg,
ClientOneSiliconPkg, Features

[Impacted Platform]
ALL

Hsd-es-id: 16019683866
Original commit date: Wed Feb 8 17:52:01 2023 +0530
Change-Id: I183496d5c2d1fea66980573547227ce2346405f7
Original commit hash: fa4f21ebf16060160f7c83300746433dd81d0e6b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRootPorts.c
ClientOneSiliconPkg/IpBlock/Psmi/LibraryPrivate/PeiPsmiInitLibNull/PeiPsmiInitLib.c
ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/MkTmeLib/MkTmeLib.c
ClientOneSiliconPkg/Library/DxeAslUpdateLibNull/DxeAslUpdateLibNull.c
ClientOneSiliconPkg/Product/MeteorLake/MeteorLakeSiliconPkg.dsc
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateNullLib/TbtRetimerNvmUpdateLib.c
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateNullLib/TbtRetimerNvmUpdateLib.h
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateNullLib/TbtRetimerNvmUpdateNullLib.inf
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/BoardPkg.fdf
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
MeteorLakePlatSamplePkg/PlatformDxeLib.dsc
MeteorLakePlatSamplePkg/PlatformPeiLib.dsc
MeteorLakePlatSamplePkg/PlatformPkg.dsc

================================================================================ 
Commit: 5c008144b302fb5488eb5e3a3b498f173092b862 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:38:57 2023 +0530 
-------------------------------------------------------------------------------- 
[MTLP] [GCS] Enable reading serial number from PSS chip

[Issue Description]
Unable to get the Serial Number by using "wmic bios get serial number"
command in GCS system not like RVP

[Resolution]
Enable reading serial number from PSS chip

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTLP GCS

Hsd-es-id: 22017706984
Original commit date: Mon Apr 10 16:46:18 2023 +0800
Change-Id: Ic24c8e1f10e9f021e71cdf3a740be2f213aea05f
Original commit hash: bdc7ef76ee2fc7db551143de6ffdf0ec4bcf6012

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5Gcs.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5GcsFab2.dsc

================================================================================ 
Commit: 5bdebf37f55010080e21b3128e49d14a73a55175 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:38:52 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3151_00

Hsd-es-id: N/A
Original commit date: Mon Apr 10 21:31:00 2023 -0700
Original commit hash: 3b3e8b093b03003e6eafbb95fdf19cb12f661efd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 97e1a985c6f6fc0183c96373fed29f9965d0f238 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:38:47 2023 +0530 
-------------------------------------------------------------------------------- 
[MTLS][SoC][PS_ON] PXPA1 PWREN drops after BIOS hand-off control to WOS

[Issue Description]
PEG_SLOT2_PWREN, which is gpio pch.gpio.com4.sb.pad_cfg_dw0_gpp_f_4,
drops after BIOS hand-off control to Windows with storage D3 BIOS setup
menu set as D3cold.

[Resolution]
Power Enable Gpio Pin Polarity for PEG_SLOT2 is configured correctly.

Package/Module:MeteorLakeBoardPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 15013070750
Original commit date: Mon Apr 10 16:34:44 2023 -0700
Change-Id: I42ef0038d6beecabd8cab93a694c8597b0a85340
Original commit hash: 6acdf6fac78c7ddcd2678b2c60ce3e309a56a0bf

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSOcRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm2DEvcrb.dsc

================================================================================ 
Commit: 242aac1425b4907bd045cc4f148cbae53ff2b78b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:38:42 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Fixing boot issue after Enabling PcdBootToShellOnly

[Issue Description]
Fixing boot issue after Enabling PcdBootToShellOnly
(Stage3 Build)

[Resolution]
Fixed boot issue after Enabling PcdBootToShellOnly

Package/Module: MeteorLakeBoardPkg, MeteorLakePlatSamplePkg,
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 15013078350
Original commit date: Wed Feb 8 17:52:01 2023 +0530
Change-Id: I43763faba999bb12cd82f0b9f7e2978d6e69127a
Original commit hash: 08b28036f5562c428c15643753a9b0f7105a51df

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchInitDxe.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchInitDxe.inf
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/BoardPkg.fdf
MeteorLakeBoardPkg/prebuild.bat
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Library/SerialIoUartDebugPropertyLib/DxeSmmSerialIoUartDebugPropertyLib.c
MeteorLakePlatSamplePkg/Library/SerialIoUartDebugPropertyLib/DxeSmmSerialIoUartDebugPropertyLib.inf

================================================================================ 
Commit: 00a50c8ecff2d1227d54297b19f695a36e5a5b9c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:38:36 2023 +0530 
-------------------------------------------------------------------------------- 
Add reserved space in ConfigBlock

[Feature Description]
Add reserved space in ConfigBlock
for support extension

Package/Module:ConfigBlock

[Impacted Platform]
MTL

Hsd-es-id: 16020292473
Original commit date: Thu Apr 6 13:48:39 2023 +0530
Change-Id: If8fa006998a5e01443727ae3f52caa60e02e8711
Original commit hash: cece3b58a0899e4fbae0a8ec197f1dc2604290de

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Dmi/PeiDmiConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Graphics/Gen13/GraphicsConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/HostBridge/Ver2/HostBridgeConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Ipu/IpuPreMemConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PcieConfig.h

================================================================================ 
Commit: 42a09b09b5f64866c56bf5ee1ec14975d5051579 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:38:31 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Add BIOS support to default to RTC Build Year -- Part 2

[Feature Description]
Add BIOS support to default RTC Build Year to support all time formats

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 16020032432
Original commit date: Thu Apr 6 18:10:38 2023 +0530
Change-Id: I0ea19754361fcd750b9d030bc019817da6b71d23
Original commit hash: 6bfd20db2d98bb24a049a57fdeb53a44bfa3b3a6

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/prep.bat

================================================================================ 
Commit: d26673fef846c3b92b2ff96d763dbad140c4a82a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:38:26 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL][OC] Reserve more OC Configblock spaces

[Feature Description]
Due to API lock will lock configblock size,
so we have to reserve more spaces for OC features

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
S

Hsd-es-id: 22017847503
Original commit date: Sun Apr 9 23:32:39 2023 -0700
Change-Id: I16916115eee9261d017e51204d429046a15f2d57
Original commit hash: 8cb6b90298497b936bb03b37f41463068c7bd9b0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h

================================================================================ 
Commit: b6a3313aaf2ad2f6cba8dc3a79d616d9f46bc810 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:38:20 2023 +0530 
-------------------------------------------------------------------------------- 
[MTLP] [GCS] Update the GDDV BIOS data vault

[Feature Description]
Update the GDDV BIOS data vault provided by the thermal team

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
MTLP GCS

Hsd-es-id: 15013171502
Original commit date: Thu Apr 6 18:58:26 2023 +0800
Change-Id: I65fb7685a705334011aaeef0d2fa4694d765a59e
Original commit hash: 79381d0530ade6a0841c9b4a4be804a7451cb861

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Dptf/AcpiTables/BiosDataVaultGcs.asl

================================================================================ 
Commit: dfba5930629060c52a6f69da757641497bd34faa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:38:14 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3147_00

Hsd-es-id: N/A
Original commit date: Sun Apr 9 21:31:11 2023 -0700
Original commit hash: 4fff5ef2e2b93460e694044d27f7b984f29b5571

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: d5a6500700ffe04c48a7a1a974c4d543648b6854 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:38:08 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3146_00

Hsd-es-id: N/A
Original commit date: Sat Apr 8 21:31:10 2023 -0700
Original commit hash: a287b8cea28cf264f979a9cf6da197b0386f1215

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: cf16e1d62911146c4bca8b74bff956911115929d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:38:02 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3145_00

Hsd-es-id: N/A
Original commit date: Fri Apr 7 21:31:05 2023 -0700
Original commit hash: 91188db3f676aa3c6b155cfffdda0ed71ce29204

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 7e60ac430ff6d46e1c3fda400b6c1293f88f557a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:37:56 2023 +0530 
-------------------------------------------------------------------------------- 
Adding support for ICC Max SA

[Feature Description]
Similar to IA and GT ICC Max, BIOS also need to add support to
configure VCCSA ICC Max for OC mode using OCMB ICC max interface
commands 0x16/0x17.

Package/Module: ClientOneSiliconPkg, MeteorLakePlatSamplePkg, MeteorLakeFspPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 14018880055
Original commit date: Mon Mar 20 07:55:47 2023 -0700
Change-Id: I913db161f407c126f3f0078e9c8ea81ce4b513e2
Original commit hash: cca5a00b7a0b2e87a18502b598d09d92814194e9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/Include/Library/OcMailboxLib.h
ClientOneSiliconPkg/Include/OcDataHob.h
ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/Library/PeiOcLib.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/OverClockSetup.c
MeteorLakePlatSamplePkg/Setup/OverClockSetup.hfr
MeteorLakePlatSamplePkg/Setup/OverClockSetup.uni
MeteorLakePlatSamplePkg/Setup/SetupCallbackExList.h
MeteorLakePlatSamplePkg/Setup/SetupId.h
MeteorLakePlatSamplePkg/Setup/VoltageRegulatorSetup.hfr

================================================================================ 
Commit: 3b4e2503fdb5aba7c89c9a393e9e4750e2465b07 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:37:50 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S] Change default AET destination to PCH

[Feature Description]
In order to debug boot issues with AET, it's required AET
to be streamed to USB2.Dbc from the beggining.
USB2.Dbc supported only by PCH Trace Hub.
Change default AET Trace Hub Destination to PCH for Desktop SKUs only.

Package/Module:
MeteorLakePlatSamplePkg/Setup

[Impacted Platform]
MTL-S

Hsd-es-id: 15013075816
Original commit date: Wed Mar 29 20:28:27 2023 +0800
Change-Id: I8edc04c055cffa3f7ce14c0cea09396dae0f1e61
Original commit hash: c543c19946021d3bed3b24de76ba50177df3257d

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/DebugSetup.c

================================================================================ 
Commit: 605d1b91596836ee83f26b938cf48a3d29889197 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:37:45 2023 +0530 
-------------------------------------------------------------------------------- 
[TCSS][MTL] Update Usb30Port to PciePort part-2

[Feature Description]
Remove dead code in BoardConfig. Update Usb30Port
to PciePort and decrease risk.

Package/Module:
MeteorLakeBoardPkg, MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 15013052126
Original commit date: Fri Apr 7 11:25:16 2023 +0800
Change-Id: Iff2e73a69932cdb07d763e1b2daaef16826b4744
Original commit hash: fa4d75474dfe4bdcfc988b7c0f4b2b86431610fe

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfigPreMem.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/SaSetup.c
MeteorLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: 1672ab8c2628483590dcc6a49536c539848055dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:37:40 2023 +0530 
-------------------------------------------------------------------------------- 
PCH DMI GEN 3 remote Rx overwrite failing.

[Issue Description]
DMI Remote Rx overwrite is not performing correctly on PCH
die at GEN 3, presets are being changed for the controller,
however, these changes are not being reflected in the
Tx_cursors registers.

[Resolution]
This change adds missing programming for Tx_Cursors registers.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
MTLS.

Hsd-es-id: 18028698592
Original commit date: Wed Feb 22 11:55:49 2023 +0100
Change-Id: I65a22c63b771d4f04129eaa261f54859de3d186a
Original commit hash: 37b6356e2db13d7d86c61c4623fb465f3dfe3795

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PchPcieRp/PchPcieRpConfig.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiDmiSipInitLib.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPreMemPolicyLib.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c

================================================================================ 
Commit: 5cd8a49d1869fe73669abc9cf6cc0d07fbc9baad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:37:34 2023 +0530 
-------------------------------------------------------------------------------- 
Port 8xh decode programming on MTL-S

[Issue Description]
There is incorrect programming being performed while Port8xh decode
option is enabled.

[Resolution]
Modified existing flows and added missing steps for Port8xh decode.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 18028722946
Original commit date: Fri Mar 31 14:07:52 2023 +0200
Original commit hash: 868dd3fb432186b7df716f6c93f83f1b42f01e36

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Library/PeiMtlPchInitLib.h
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchDmiInit.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchRootPorts.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/PeiDxeSmmPchCycleDecodingLib/PchCycleDecodingLib.c
ClientOneSiliconPkg/IpBlock/Dmi/IncludePrivate/Library/PeiDmiInitLib.h
ClientOneSiliconPkg/IpBlock/Dmi/IncludePrivate/Register/DmiRegs.h
ClientOneSiliconPkg/IpBlock/Dmi/LibraryPrivate/PeiDmiInitLib/PeiDmiInitLib.c
ClientOneSiliconPkg/IpBlock/Ioc/IncludePrivate/Library/IocLib.h
ClientOneSiliconPkg/IpBlock/Ioc/LibraryPrivate/IocLib/IocLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiDmiSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiDmiSipInitLib.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: ecaa58092bef97b75643e295a7a01f104e54832c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:37:29 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S] BIOS needs to drive POWER_STATE GPIO of
PD-less Retimer when platform enters a Low Power state.

[Issue Description]
Can't config the retimer power state GPIO , due to use
the wrong SOC SGOV method.But the GPIO is on PCH side.

[Resolution]
Use \_SB.PGPI.SGOV to config PCH GPIOs.

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTLS

Hsd-es-id: 16020203997
Original commit date: Wed Mar 29 06:47:15 2023 -0700
Change-Id: I50a74cf4bb490f413f51d50662e3a5e91bf3dfe2
Original commit hash: 65a29a00f3b67503a14b0e96cb99410fa221c8b3

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformEcMethods.asl

================================================================================ 
Commit: b68ef924e3bee2820f125fa554fc60c12f656ad4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:37:24 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3144_00

Hsd-es-id: N/A
Original commit date: Thu Apr 6 21:31:09 2023 -0700
Original commit hash: 13b65bfee9888748ff966703f042311004ebd7dd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 160fb6d1f5a24d4745a56c732b9dbe965d958a01 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:37:18 2023 +0530 
-------------------------------------------------------------------------------- 
Request to add new HWID for Int Watchdog Timer

[Feature Description]
Request to add new HWID for Intel Watchdog Timer on ARL

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
S

Hsd-es-id: 14019091820
Original commit date: Tue Apr 4 02:51:46 2023 -0700
Change-Id: Ib5e73269b2317504b1c6b09db2a338c576c21c6a
Original commit hash: d16271d52c367f91d3b6d50be7cda7579a6cd623

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/CpuRegs.h
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/LpcB.asl
MeteorLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/LpcB.asl

================================================================================ 
Commit: 9124b3ad33dd5117281993c0e29bcc5e10451aa2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:37:13 2023 +0530 
-------------------------------------------------------------------------------- 
MTL-S DPDMI/UPDMI settings mismatches
on BIOS 2511_09 with r2p12 BWG.

[Issue Description]
Register values are not programmed as expected.

[Resolution]
This change corrects programming as per BWG2.12

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL.

Hsd-es-id: 18027504899
Original commit date: Tue Feb 14 10:36:22 2023 +0100
Change-Id: I0dc939b2f10e019081e1d768920844c0d5ed03ef
Original commit hash: 331c0a41cb1e1535e09c8ac857cbff59e2975c0a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchDmiInit.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInit.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInit.h
ClientOneSiliconPkg/Fru/MtlSoc/Library/SecSocLib/SecSocLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiDmiSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/DmiSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiDmiSipInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: ea13d00b55921a3b19c42eddc93a122b34f5e164 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:37:07 2023 +0530 
-------------------------------------------------------------------------------- 
Fix Code quality issue from new platform.

[Issue Description] or [Feature Description]
Code quality issues reported from new platform code base.

[Resolution]
Fix code quality issues with this PR.
CID: 2672900, 2672932, 2654279, 2883554

Package/Module: Features/MacUpdate/GbeFwUpdateHw

[Impacted Platform]
ALL

Hsd-es-id: 16018012204
Original commit date: Tue Mar 21 14:10:11 2023 +0530
Change-Id: I27c28bacef3858d8e092d5cd9cfc6855b015deb8
Original commit hash: 5e85e1925307c1952402d61c117c0399e0ceb9cd

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/MacUpdate/GbeFwUpdateHw.c
MeteorLakePlatSamplePkg/Features/Pmic/PmicNvm/CastroCove/CastroCovePmicNvm.c

================================================================================ 
Commit: 90f631c6ae521b4704d6cd5df67400bf74c77f88 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:37:02 2023 +0530 
-------------------------------------------------------------------------------- 
MTL-P DDR5 Mem Solder down dTBT RVP
board Display Mux support

[Feature Description]
MTL-P DDR5 Mem Solder down dTBT RVP
board Display Mux support

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
MeteorLake

Hsd-es-id: 16020288419
Original commit date: Wed Apr 5 16:27:06 2023 +0530
Change-Id: I95b13415d08dbe1535c8a1868ae523c03028db36
Original commit hash: 73e030ae038e71de902061a8b692c811caba5989

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPDdr5MemSolderDowndTBTRvp.dsc

================================================================================ 
Commit: 49f9b2d97d870bcfcd7b4db788a8b27d3fc1b9ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:36:57 2023 +0530 
-------------------------------------------------------------------------------- 
Overclocking - BIOS sends VNNAON voltage level to SoC/PCODE

[Feature Description]
Handle fused equalization VID to match VNNAON level

Package/Module:
ClientOneSiliconPkg
MeteorLakeBoardPkg
MeteorLakePlatSamplePkg

[Impacted Platform]
MeteorLake S

Hsd-es-id: 14018880684
Original commit date: Fri Mar 31 14:05:06 2023 +0800
Change-Id: Ie0dea16e4efb3a0c5e833095edd256b9850a6a72
Original commit hash: 5dde5a4174bbd4c77bd489a809ccb780c6bc9e2e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/CommonLib.dsc
ClientOneSiliconPkg/Fru/MtlSoc/CommonLib.dsc
ClientOneSiliconPkg/Include/Library/OcMailboxLib.h
ClientOneSiliconPkg/Include/Library/PeiOcPlatformLib.h
ClientOneSiliconPkg/IpBlock/Overclocking/Library/PeiOcPlatformLib/PeiOcPlatformLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/Library/PeiOcPlatformLib/PeiOcPlatformLib.inf
ClientOneSiliconPkg/Product/MeteorLake/MeteorLakeSiliconPkg.dsc
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/Library/PlatformVoltageControlLib/PlatformVoltageControlLib.c
MeteorLakeBoardPkg/Library/PlatformVoltageControlLib/PlatformVoltageControlLib.inf
MeteorLakeBoardPkg/Library/PlatformVoltageControlLibNull/PlatformVoltageControlLibNull.c
MeteorLakeBoardPkg/Library/PlatformVoltageControlLibNull/PlatformVoltageControlLibNull.inf
MeteorLakePlatSamplePkg/Setup/OverClockSetup.hfr
MeteorLakePlatSamplePkg/Setup/OverClockSetup.uni

================================================================================ 
Commit: aa5b6e09776e216ab81bcebd96aa0759b79a6794 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:36:51 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Add BIOS support to default to RTC Build Year

[Feature Description]
Add BIOS support to default to RTC Build Year

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 16020032432
Original commit date: Tue Apr 4 14:39:11 2023 +0530
Change-Id: Ide0ac8bca828769490db603fd94928fbbaf5592a
Original commit hash: 868c373ceb92eba30020cc5bd0f289d4919470c3

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BuildIafw.sh
MeteorLakeBoardPkg/prep.bat

================================================================================ 
Commit: 37c3382a73ce3881362393a6349b25660f79521b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:36:45 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "[MTL] Add BIOS support to default to reasonable RTC date+time"

[Issue Description]
Uefirttime Test Failure is observed after running tests in FWTS

This reverts commit e848c1ff323091bbfd8b535c09972dd1f4d28034.

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 16020042328
Original commit date: Tue Apr 4 13:00:01 2023 +0530
Change-Id: I9c118b59756554797f3df1c25fa6b366f0d9d081
Original commit hash: 3765e9e155d6b1c1ccc0f44dc272e5507c3b6cea

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkgPcdUpdate.dsc

================================================================================ 
Commit: 46a829cb5eb84fd9cc206d18c2442aa781233abc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:36:40 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3143_02

Hsd-es-id: N/A
Original commit date: Wed Apr 5 21:30:59 2023 -0700
Original commit hash: 6bb5a32250cb3e66af667da5a46c01d8e3cbc3aa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 05933a7ca682c2771263fa618e479d0caac294e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:36:35 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3143_01

Hsd-es-id: N/A
Original commit date: Wed Apr 5 14:51:38 2023 -0700
Original commit hash: ffc9ba10bf4ae7feca907d5c87d042e24e02003e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 8e4bb066118b0a4e23809e8bf0249bb2d93f785d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:36:30 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL_S][PM] BIOS is not sending IPC WDT PMC 0xA2 SOC

[Issue Description]
BIOS is not sending IPC WDT PMC 0xA2 SOC

[Resolution]
Send IPC WDT CMD to SOC and PCH

Package/Module: pmc

[Impacted Platform]
ALL

Hsd-es-id: 14019103111
Original commit date: Wed Apr 5 10:58:09 2023 -0700
Change-Id: If8ef90ca1dabd23963cb3c4655d4a070e251a7ee
Original commit hash: ad24e266fb00b4df95e4db3a1ce7081f3fb0cd2b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchPmc.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocPmc.c
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/PmcSocConfig.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib2/PeiPmcPrivateLib.c
ClientOneSiliconPkg/Product/MeteorLake/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c

================================================================================ 
Commit: 14edf1b9b4c929f2ad6a92c78a6caebf871c16bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:36:24 2023 +0530 
-------------------------------------------------------------------------------- 
[MTLS][S03] SUT is auto waking from S3/S4 at OS level

[Issue Description]
LAN PWR dropped during Sx and lowered the wake pin.

[Resolution]
Aligned the setting as ADLS.

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTLS S03/S05

Hsd-es-id: 16019827506
Original commit date: Tue Mar 28 14:01:07 2023 +0800
Change-Id: I530cd64a60b52d711efabe0e3574bc42a0ce9c4b
Original commit hash: 74ff58f08d11c30564b68f4a59669c62b73f22e2

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSOcRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm2DEvcrb.dsc

================================================================================ 
Commit: 7cbd7ba084131ddbafe8466f7b8b49f80bda57a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:36:19 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S]:ACPI Debug option is by default Enabled in BIOS page.

[Issue Description]
ACPI Debug option is by default Enabled in BIOS page.

[Resolution]
ACPI Debug disabled by default

Package/Module: MeteorLakeBoards

[Impacted Platform]
MTL-S

Hsd-es-id: 16020258879
Original commit date: Tue Apr 4 17:21:56 2023 -0700
Change-Id: I6c1f59007308867ccd3a09ab908552052b1481e2
Original commit hash: 0d16f577ad9ecd09f2a7e7629d77cbb653ca0b11

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeSRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 97dfff97db6c0bfe84f297784b795ce9eb92a5a7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:36:13 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S] Sleep and Hibernate options not available in OS Menu

[Issue Description]
Sleep and Hibernate options not available in OS Menu

[Resolution]
This reverts commit 6ff1bfee8d99e31bf464a70601db3517457098e1.
Revert "The test device nodes under LPSS controller driver are not exposed."

Package/Module: MeteorLakeBoardPkg/Acpi

[Impacted Platform]
S

Hsd-es-id: 16020279945
Original commit date: Wed Apr 5 08:48:39 2023 -0700
Change-Id: I09c7fcc67ecbb28ee871c83f09dc6d2eb2db678d
Original commit hash: 029662ccfa49257934a613891671c15913d50760

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl

================================================================================ 
Commit: a8b46f8950ff5b277e9ee69e37164d193f5abfe2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:36:08 2023 +0530 
-------------------------------------------------------------------------------- 
OneSiliconPkg/MtlPch: Fix PCIe HOB creation

[Issue Description]
PCIe HOB creation was done too late which resulted in incorrect data
passed to setup. As a result all PCIe setup options were grayed out.

[Resolution]
Move HOB creation before we hide the root ports.

Package/Module:
OneSiliconPkg/MtlPch

[Impacted Platform]
MTL-S

Hsd-es-id: 16020264096
Original commit date: Tue Apr 4 15:26:26 2023 +0200
Original commit hash: b17b0503a1b5a8c0ac42fac3efa81a143a1ff21c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Library/PeiMtlPchInitLib.h
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchHobs.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInit.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInit.h
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchRootPorts.c

================================================================================ 
Commit: 55a711817800c72a396fcb2e9a67436392e91c1c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:36:03 2023 +0530 
-------------------------------------------------------------------------------- 
SyncScript: Revert override commits.

Thu Apr 13 03:09:23 2023 -0700
Original commit date: Thu Apr 13 03:09:23 2023 -0700
Original commit hash: f8ab82ede027cf6f445f196021f485456f395dd4

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6ff4d56f7f30f5a0796616a7763964bc5b93207b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 26 09:35:33 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3143_80

Hsd-es-id: N/A
Original commit date: Wed Apr 5 06:27:22 2023 -0700
Original commit hash: af7fbbdea9825de8b975f272eb7e2d4531390c90

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
