Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Mar 22 21:57:45 2020
| Host         : patricknaughton01 running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_0/inst/counterQ_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_0/inst/counterQ_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_0/inst/counterQ_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_0/inst/counterQ_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_0/inst/counterQ_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_0/inst/counterQ_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_0/inst/counterQ_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_0/inst/counterQ_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_0/inst/counterQ_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_0/inst/counterQ_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_0/inst/counterQ_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_0/inst/counterQ_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_0/inst/counterQ_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_0/inst/counterQ_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_0/inst/counterQ_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_0/inst/counterQ_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_0/inst/counterQ_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_0/inst/counterQ_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_0/inst/counterQ_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_0/inst/state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_0/inst/state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_0/inst/state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/rd_valid_2_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 16384 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -37.542    -5677.991                   4989                23462        0.018        0.000                      0                23462        3.750        0.000                       0                  5852  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -37.542    -5677.991                   4989                23462        0.018        0.000                      0                23462        3.750        0.000                       0                  5852  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         4989  Failing Endpoints,  Worst Slack      -37.542ns,  Total Violation    -5677.991ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -37.542ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[60]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.857ns  (logic 15.827ns (35.284%)  route 29.030ns (64.716%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.187ns
    Computed max time borrow:         4.813ns
    Time borrowed from endpoint:      4.813ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.659ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5855, routed)        2.301     3.595    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124     3.719 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     4.019    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124     4.143 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.158     4.301    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124     4.425 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     4.724    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.848 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.161     5.010    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.134 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296     5.430    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.554 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.263     5.817    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.941 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     6.092    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.216 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.290     6.506    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.630 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     6.784    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.908 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.305     7.213    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.337 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298     7.635    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.759 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.154     7.913    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.037 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299     8.336    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.460 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.300     8.760    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124     8.884 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     9.045    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124     9.169 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.296     9.465    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124     9.589 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.852    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124     9.976 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.151    10.128    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    10.252 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    10.543    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    10.667 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.303    10.970    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    11.094 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    11.396    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124    11.520 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.300    11.820    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X48Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.944 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    12.102    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X48Y84         LUT1 (Prop_lut1_I0_O)        0.124    12.226 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.161    12.388    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X48Y84         LUT1 (Prop_lut1_I0_O)        0.124    12.512 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    12.811    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124    12.935 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.158    13.093    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124    13.217 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    13.510    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.634 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.149    13.783    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.907 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    14.204    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    14.328 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.300    14.628    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X47Y86         LUT1 (Prop_lut1_I0_O)        0.124    14.752 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    14.903    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X47Y86         LUT1 (Prop_lut1_I0_O)        0.124    15.027 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.154    15.181    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X47Y86         LUT1 (Prop_lut1_I0_O)        0.124    15.305 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.412    15.717    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124    15.841 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.300    16.141    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    16.265 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    16.423    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    16.547 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.161    16.709    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    16.833 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    17.138    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X47Y86         LUT1 (Prop_lut1_I0_O)        0.124    17.262 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.299    17.562    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    17.686 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    17.837    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    17.961 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.154    18.115    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    18.239 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    18.541    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X48Y87         LUT1 (Prop_lut1_I0_O)        0.124    18.665 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.291    18.956    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124    19.080 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    19.229    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124    19.353 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.348    19.701    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X48Y87         LUT1 (Prop_lut1_I0_O)        0.124    19.825 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    19.984    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X48Y87         LUT1 (Prop_lut1_I0_O)        0.124    20.108 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.269    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X48Y87         LUT1 (Prop_lut1_I0_O)        0.124    20.393 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    20.693    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X48Y88         LUT1 (Prop_lut1_I0_O)        0.124    20.817 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.158    20.975    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X48Y88         LUT1 (Prop_lut1_I0_O)        0.124    21.099 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    21.260    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X48Y88         LUT1 (Prop_lut1_I0_O)        0.124    21.384 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.304    21.688    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X45Y88         LUT1 (Prop_lut1_I0_O)        0.124    21.812 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.963    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X45Y88         LUT1 (Prop_lut1_I0_O)        0.124    22.087 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.297    22.384    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X47Y87         LUT1 (Prop_lut1_I0_O)        0.124    22.508 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    22.660    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X47Y87         LUT1 (Prop_lut1_I0_O)        0.124    22.784 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.433    23.217    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X47Y90         LUT1 (Prop_lut1_I0_O)        0.124    23.341 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    23.495    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X47Y90         LUT1 (Prop_lut1_I0_O)        0.124    23.619 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.282    23.901    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X45Y90         LUT1 (Prop_lut1_I0_O)        0.124    24.025 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.177    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X45Y90         LUT1 (Prop_lut1_I0_O)        0.124    24.301 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.302    24.603    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X44Y88         LUT1 (Prop_lut1_I0_O)        0.124    24.727 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    24.886    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X44Y88         LUT1 (Prop_lut1_I0_O)        0.124    25.010 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.161    25.171    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X44Y88         LUT1 (Prop_lut1_I0_O)        0.124    25.295 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    25.579    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X47Y88         LUT1 (Prop_lut1_I0_O)        0.124    25.703 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.149    25.852    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X47Y88         LUT1 (Prop_lut1_I0_O)        0.124    25.976 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.529    26.505    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X47Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.031 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.646    27.678    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X49Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.204 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.638    28.842    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X49Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.368 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.638    30.007    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X49Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.533 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.829    31.361    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X48Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.887 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.652    32.539    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X47Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.065 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.813    33.878    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X47Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.404 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.920    35.324    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X46Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    35.874 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.633    36.507    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X44Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.033 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.831    37.864    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X44Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.390 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.879    39.269    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X45Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.795 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.638    40.434    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X45Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.960 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.774    41.734    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X47Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.260 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.666    42.925    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X48Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.451 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.879    44.331    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X49Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.857 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[3]
                         net (fo=1, routed)           0.000    44.857    design_1_i/top_0/inst/tdc1/delay_bufs[60]
    SLICE_X49Y95         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5855, routed)        1.477     2.656    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X49Y95         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[60]/G
                         clock pessimism              0.000     2.656    
                         clock uncertainty           -0.154     2.502    
                         time borrowed                4.813     7.315    
  -------------------------------------------------------------------
                         required time                          7.315    
                         arrival time                         -44.857    
  -------------------------------------------------------------------
                         slack                                -37.542    

Slack (VIOLATED) :        -37.312ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[59]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.871ns  (logic 15.841ns (35.304%)  route 29.030ns (64.696%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5855, routed)        2.301     3.595    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124     3.719 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     4.019    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124     4.143 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.158     4.301    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124     4.425 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     4.724    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.848 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.161     5.010    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.134 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296     5.430    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.554 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.263     5.817    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.941 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     6.092    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.216 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.290     6.506    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.630 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     6.784    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.908 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.305     7.213    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.337 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298     7.635    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.759 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.154     7.913    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.037 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299     8.336    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.460 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.300     8.760    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124     8.884 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     9.045    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124     9.169 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.296     9.465    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124     9.589 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.852    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124     9.976 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.151    10.128    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    10.252 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    10.543    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    10.667 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.303    10.970    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    11.094 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    11.396    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124    11.520 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.300    11.820    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X48Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.944 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    12.102    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X48Y84         LUT1 (Prop_lut1_I0_O)        0.124    12.226 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.161    12.388    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X48Y84         LUT1 (Prop_lut1_I0_O)        0.124    12.512 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    12.811    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124    12.935 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.158    13.093    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124    13.217 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    13.510    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.634 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.149    13.783    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.907 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    14.204    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    14.328 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.300    14.628    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X47Y86         LUT1 (Prop_lut1_I0_O)        0.124    14.752 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    14.903    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X47Y86         LUT1 (Prop_lut1_I0_O)        0.124    15.027 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.154    15.181    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X47Y86         LUT1 (Prop_lut1_I0_O)        0.124    15.305 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.412    15.717    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124    15.841 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.300    16.141    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    16.265 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    16.423    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    16.547 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.161    16.709    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    16.833 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    17.138    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X47Y86         LUT1 (Prop_lut1_I0_O)        0.124    17.262 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.299    17.562    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    17.686 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    17.837    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    17.961 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.154    18.115    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    18.239 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    18.541    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X48Y87         LUT1 (Prop_lut1_I0_O)        0.124    18.665 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.291    18.956    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124    19.080 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    19.229    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124    19.353 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.348    19.701    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X48Y87         LUT1 (Prop_lut1_I0_O)        0.124    19.825 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    19.984    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X48Y87         LUT1 (Prop_lut1_I0_O)        0.124    20.108 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.269    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X48Y87         LUT1 (Prop_lut1_I0_O)        0.124    20.393 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    20.693    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X48Y88         LUT1 (Prop_lut1_I0_O)        0.124    20.817 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.158    20.975    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X48Y88         LUT1 (Prop_lut1_I0_O)        0.124    21.099 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    21.260    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X48Y88         LUT1 (Prop_lut1_I0_O)        0.124    21.384 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.304    21.688    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X45Y88         LUT1 (Prop_lut1_I0_O)        0.124    21.812 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.963    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X45Y88         LUT1 (Prop_lut1_I0_O)        0.124    22.087 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.297    22.384    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X47Y87         LUT1 (Prop_lut1_I0_O)        0.124    22.508 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    22.660    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X47Y87         LUT1 (Prop_lut1_I0_O)        0.124    22.784 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.433    23.217    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X47Y90         LUT1 (Prop_lut1_I0_O)        0.124    23.341 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    23.495    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X47Y90         LUT1 (Prop_lut1_I0_O)        0.124    23.619 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.282    23.901    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X45Y90         LUT1 (Prop_lut1_I0_O)        0.124    24.025 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.177    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X45Y90         LUT1 (Prop_lut1_I0_O)        0.124    24.301 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.302    24.603    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X44Y88         LUT1 (Prop_lut1_I0_O)        0.124    24.727 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    24.886    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X44Y88         LUT1 (Prop_lut1_I0_O)        0.124    25.010 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.161    25.171    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X44Y88         LUT1 (Prop_lut1_I0_O)        0.124    25.295 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    25.579    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X47Y88         LUT1 (Prop_lut1_I0_O)        0.124    25.703 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.149    25.852    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X47Y88         LUT1 (Prop_lut1_I0_O)        0.124    25.976 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.529    26.505    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X47Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.031 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.646    27.678    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X49Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.204 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.638    28.842    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X49Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.368 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.638    30.007    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X49Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.533 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.829    31.361    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X48Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.887 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.652    32.539    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X47Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.065 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.813    33.878    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X47Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.404 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.920    35.324    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X46Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    35.874 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.633    36.507    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X44Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.033 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.831    37.864    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X44Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.390 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.879    39.269    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X45Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.795 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.638    40.434    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X45Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.960 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.774    41.734    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X47Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.260 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.666    42.925    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X48Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.451 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.879    44.331    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X49Y95         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    44.871 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[2]
                         net (fo=1, routed)           0.000    44.871    design_1_i/top_0/inst/tdc1/delay_bufs[59]
    SLICE_X49Y95         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5855, routed)        1.477     2.656    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X49Y95         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[59]/G
                         clock pessimism              0.000     2.656    
                         clock uncertainty           -0.154     2.502    
                         time borrowed                5.057     7.559    
  -------------------------------------------------------------------
                         required time                          7.559    
                         arrival time                         -44.871    
  -------------------------------------------------------------------
                         slack                                -37.312    

Slack (VIOLATED) :        -37.237ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[58]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.796ns  (logic 15.766ns (35.195%)  route 29.030ns (64.804%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5855, routed)        2.301     3.595    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124     3.719 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     4.019    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124     4.143 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.158     4.301    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124     4.425 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     4.724    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.848 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.161     5.010    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.134 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296     5.430    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.554 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.263     5.817    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.941 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     6.092    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.216 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.290     6.506    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.630 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     6.784    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.908 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.305     7.213    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.337 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298     7.635    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.759 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.154     7.913    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.037 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299     8.336    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.460 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.300     8.760    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124     8.884 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     9.045    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124     9.169 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.296     9.465    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124     9.589 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.852    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124     9.976 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.151    10.128    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    10.252 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    10.543    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    10.667 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.303    10.970    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    11.094 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    11.396    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124    11.520 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.300    11.820    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X48Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.944 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    12.102    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X48Y84         LUT1 (Prop_lut1_I0_O)        0.124    12.226 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.161    12.388    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X48Y84         LUT1 (Prop_lut1_I0_O)        0.124    12.512 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    12.811    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124    12.935 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.158    13.093    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124    13.217 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    13.510    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.634 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.149    13.783    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.907 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    14.204    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    14.328 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.300    14.628    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X47Y86         LUT1 (Prop_lut1_I0_O)        0.124    14.752 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    14.903    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X47Y86         LUT1 (Prop_lut1_I0_O)        0.124    15.027 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.154    15.181    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X47Y86         LUT1 (Prop_lut1_I0_O)        0.124    15.305 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.412    15.717    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124    15.841 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.300    16.141    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    16.265 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    16.423    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    16.547 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.161    16.709    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    16.833 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    17.138    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X47Y86         LUT1 (Prop_lut1_I0_O)        0.124    17.262 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.299    17.562    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    17.686 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    17.837    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    17.961 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.154    18.115    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    18.239 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    18.541    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X48Y87         LUT1 (Prop_lut1_I0_O)        0.124    18.665 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.291    18.956    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124    19.080 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    19.229    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124    19.353 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.348    19.701    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X48Y87         LUT1 (Prop_lut1_I0_O)        0.124    19.825 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    19.984    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X48Y87         LUT1 (Prop_lut1_I0_O)        0.124    20.108 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.269    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X48Y87         LUT1 (Prop_lut1_I0_O)        0.124    20.393 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    20.693    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X48Y88         LUT1 (Prop_lut1_I0_O)        0.124    20.817 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.158    20.975    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X48Y88         LUT1 (Prop_lut1_I0_O)        0.124    21.099 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    21.260    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X48Y88         LUT1 (Prop_lut1_I0_O)        0.124    21.384 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.304    21.688    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X45Y88         LUT1 (Prop_lut1_I0_O)        0.124    21.812 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.963    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X45Y88         LUT1 (Prop_lut1_I0_O)        0.124    22.087 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.297    22.384    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X47Y87         LUT1 (Prop_lut1_I0_O)        0.124    22.508 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    22.660    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X47Y87         LUT1 (Prop_lut1_I0_O)        0.124    22.784 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.433    23.217    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X47Y90         LUT1 (Prop_lut1_I0_O)        0.124    23.341 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    23.495    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X47Y90         LUT1 (Prop_lut1_I0_O)        0.124    23.619 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.282    23.901    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X45Y90         LUT1 (Prop_lut1_I0_O)        0.124    24.025 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.177    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X45Y90         LUT1 (Prop_lut1_I0_O)        0.124    24.301 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.302    24.603    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X44Y88         LUT1 (Prop_lut1_I0_O)        0.124    24.727 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    24.886    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X44Y88         LUT1 (Prop_lut1_I0_O)        0.124    25.010 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.161    25.171    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X44Y88         LUT1 (Prop_lut1_I0_O)        0.124    25.295 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    25.579    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X47Y88         LUT1 (Prop_lut1_I0_O)        0.124    25.703 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.149    25.852    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X47Y88         LUT1 (Prop_lut1_I0_O)        0.124    25.976 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.529    26.505    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X47Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.031 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.646    27.678    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X49Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.204 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.638    28.842    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X49Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.368 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.638    30.007    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X49Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.533 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.829    31.361    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X48Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.887 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.652    32.539    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X47Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.065 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.813    33.878    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X47Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.404 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.920    35.324    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X46Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    35.874 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.633    36.507    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X44Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.033 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.831    37.864    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X44Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.390 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.879    39.269    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X45Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.795 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.638    40.434    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X45Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.960 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.774    41.734    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X47Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.260 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.666    42.925    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X48Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.451 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.879    44.331    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X49Y95         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    44.796 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[1]
                         net (fo=1, routed)           0.000    44.796    design_1_i/top_0/inst/tdc1/delay_bufs[58]
    SLICE_X49Y95         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5855, routed)        1.477     2.656    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X49Y95         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[58]/G
                         clock pessimism              0.000     2.656    
                         clock uncertainty           -0.154     2.502    
                         time borrowed                5.057     7.559    
  -------------------------------------------------------------------
                         required time                          7.559    
                         arrival time                         -44.796    
  -------------------------------------------------------------------
                         slack                                -37.237    

Slack (VIOLATED) :        -37.151ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[57]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.710ns  (logic 15.680ns (35.071%)  route 29.030ns (64.929%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5855, routed)        2.301     3.595    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124     3.719 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     4.019    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124     4.143 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.158     4.301    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124     4.425 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     4.724    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.848 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.161     5.010    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.134 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296     5.430    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.554 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.263     5.817    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.941 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     6.092    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.216 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.290     6.506    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.630 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     6.784    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.908 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.305     7.213    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.337 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298     7.635    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.759 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.154     7.913    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.037 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299     8.336    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.460 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.300     8.760    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124     8.884 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     9.045    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124     9.169 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.296     9.465    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124     9.589 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.852    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124     9.976 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.151    10.128    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    10.252 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    10.543    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    10.667 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.303    10.970    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    11.094 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    11.396    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124    11.520 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.300    11.820    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X48Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.944 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    12.102    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X48Y84         LUT1 (Prop_lut1_I0_O)        0.124    12.226 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.161    12.388    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X48Y84         LUT1 (Prop_lut1_I0_O)        0.124    12.512 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    12.811    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124    12.935 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.158    13.093    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124    13.217 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    13.510    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.634 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.149    13.783    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.907 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    14.204    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    14.328 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.300    14.628    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X47Y86         LUT1 (Prop_lut1_I0_O)        0.124    14.752 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    14.903    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X47Y86         LUT1 (Prop_lut1_I0_O)        0.124    15.027 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.154    15.181    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X47Y86         LUT1 (Prop_lut1_I0_O)        0.124    15.305 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.412    15.717    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124    15.841 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.300    16.141    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    16.265 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    16.423    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    16.547 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.161    16.709    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    16.833 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    17.138    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X47Y86         LUT1 (Prop_lut1_I0_O)        0.124    17.262 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.299    17.562    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    17.686 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    17.837    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    17.961 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.154    18.115    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    18.239 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    18.541    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X48Y87         LUT1 (Prop_lut1_I0_O)        0.124    18.665 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.291    18.956    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124    19.080 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    19.229    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124    19.353 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.348    19.701    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X48Y87         LUT1 (Prop_lut1_I0_O)        0.124    19.825 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    19.984    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X48Y87         LUT1 (Prop_lut1_I0_O)        0.124    20.108 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.269    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X48Y87         LUT1 (Prop_lut1_I0_O)        0.124    20.393 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    20.693    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X48Y88         LUT1 (Prop_lut1_I0_O)        0.124    20.817 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.158    20.975    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X48Y88         LUT1 (Prop_lut1_I0_O)        0.124    21.099 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    21.260    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X48Y88         LUT1 (Prop_lut1_I0_O)        0.124    21.384 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.304    21.688    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X45Y88         LUT1 (Prop_lut1_I0_O)        0.124    21.812 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.963    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X45Y88         LUT1 (Prop_lut1_I0_O)        0.124    22.087 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.297    22.384    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X47Y87         LUT1 (Prop_lut1_I0_O)        0.124    22.508 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    22.660    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X47Y87         LUT1 (Prop_lut1_I0_O)        0.124    22.784 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.433    23.217    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X47Y90         LUT1 (Prop_lut1_I0_O)        0.124    23.341 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    23.495    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X47Y90         LUT1 (Prop_lut1_I0_O)        0.124    23.619 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.282    23.901    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X45Y90         LUT1 (Prop_lut1_I0_O)        0.124    24.025 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.177    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X45Y90         LUT1 (Prop_lut1_I0_O)        0.124    24.301 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.302    24.603    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X44Y88         LUT1 (Prop_lut1_I0_O)        0.124    24.727 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    24.886    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X44Y88         LUT1 (Prop_lut1_I0_O)        0.124    25.010 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.161    25.171    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X44Y88         LUT1 (Prop_lut1_I0_O)        0.124    25.295 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    25.579    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X47Y88         LUT1 (Prop_lut1_I0_O)        0.124    25.703 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.149    25.852    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X47Y88         LUT1 (Prop_lut1_I0_O)        0.124    25.976 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.529    26.505    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X47Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.031 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.646    27.678    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X49Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.204 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.638    28.842    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X49Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.368 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.638    30.007    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X49Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.533 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.829    31.361    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X48Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.887 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.652    32.539    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X47Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.065 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.813    33.878    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X47Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.404 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.920    35.324    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X46Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    35.874 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.633    36.507    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X44Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.033 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.831    37.864    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X44Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.390 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.879    39.269    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X45Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.795 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.638    40.434    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X45Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.960 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.774    41.734    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X47Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.260 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.666    42.925    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X48Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.451 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.879    44.331    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X49Y95         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    44.710 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[0]
                         net (fo=1, routed)           0.000    44.710    design_1_i/top_0/inst/tdc1/delay_bufs[57]
    SLICE_X49Y95         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5855, routed)        1.477     2.656    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X49Y95         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[57]/G
                         clock pessimism              0.000     2.656    
                         clock uncertainty           -0.154     2.502    
                         time borrowed                5.057     7.559    
  -------------------------------------------------------------------
                         required time                          7.559    
                         arrival time                         -44.710    
  -------------------------------------------------------------------
                         slack                                -37.151    

Slack (VIOLATED) :        -35.907ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[55]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        43.466ns  (logic 15.315ns (35.235%)  route 28.150ns (64.765%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5855, routed)        2.301     3.595    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124     3.719 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     4.019    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124     4.143 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.158     4.301    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124     4.425 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     4.724    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.848 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.161     5.010    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.134 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296     5.430    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.554 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.263     5.817    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.941 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     6.092    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.216 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.290     6.506    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.630 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     6.784    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.908 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.305     7.213    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.337 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298     7.635    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.759 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.154     7.913    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.037 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299     8.336    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.460 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.300     8.760    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124     8.884 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     9.045    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124     9.169 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.296     9.465    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124     9.589 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.852    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124     9.976 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.151    10.128    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    10.252 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    10.543    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    10.667 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.303    10.970    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    11.094 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    11.396    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124    11.520 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.300    11.820    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X48Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.944 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    12.102    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X48Y84         LUT1 (Prop_lut1_I0_O)        0.124    12.226 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.161    12.388    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X48Y84         LUT1 (Prop_lut1_I0_O)        0.124    12.512 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    12.811    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124    12.935 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.158    13.093    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124    13.217 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    13.510    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.634 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.149    13.783    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.907 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    14.204    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    14.328 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.300    14.628    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X47Y86         LUT1 (Prop_lut1_I0_O)        0.124    14.752 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    14.903    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X47Y86         LUT1 (Prop_lut1_I0_O)        0.124    15.027 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.154    15.181    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X47Y86         LUT1 (Prop_lut1_I0_O)        0.124    15.305 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.412    15.717    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124    15.841 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.300    16.141    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    16.265 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    16.423    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    16.547 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.161    16.709    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    16.833 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    17.138    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X47Y86         LUT1 (Prop_lut1_I0_O)        0.124    17.262 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.299    17.562    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    17.686 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    17.837    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    17.961 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.154    18.115    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    18.239 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    18.541    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X48Y87         LUT1 (Prop_lut1_I0_O)        0.124    18.665 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.291    18.956    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124    19.080 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    19.229    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124    19.353 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.348    19.701    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X48Y87         LUT1 (Prop_lut1_I0_O)        0.124    19.825 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    19.984    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X48Y87         LUT1 (Prop_lut1_I0_O)        0.124    20.108 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.269    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X48Y87         LUT1 (Prop_lut1_I0_O)        0.124    20.393 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    20.693    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X48Y88         LUT1 (Prop_lut1_I0_O)        0.124    20.817 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.158    20.975    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X48Y88         LUT1 (Prop_lut1_I0_O)        0.124    21.099 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    21.260    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X48Y88         LUT1 (Prop_lut1_I0_O)        0.124    21.384 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.304    21.688    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X45Y88         LUT1 (Prop_lut1_I0_O)        0.124    21.812 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.963    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X45Y88         LUT1 (Prop_lut1_I0_O)        0.124    22.087 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.297    22.384    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X47Y87         LUT1 (Prop_lut1_I0_O)        0.124    22.508 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    22.660    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X47Y87         LUT1 (Prop_lut1_I0_O)        0.124    22.784 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.433    23.217    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X47Y90         LUT1 (Prop_lut1_I0_O)        0.124    23.341 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    23.495    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X47Y90         LUT1 (Prop_lut1_I0_O)        0.124    23.619 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.282    23.901    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X45Y90         LUT1 (Prop_lut1_I0_O)        0.124    24.025 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.177    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X45Y90         LUT1 (Prop_lut1_I0_O)        0.124    24.301 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.302    24.603    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X44Y88         LUT1 (Prop_lut1_I0_O)        0.124    24.727 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    24.886    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X44Y88         LUT1 (Prop_lut1_I0_O)        0.124    25.010 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.161    25.171    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X44Y88         LUT1 (Prop_lut1_I0_O)        0.124    25.295 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    25.579    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X47Y88         LUT1 (Prop_lut1_I0_O)        0.124    25.703 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.149    25.852    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X47Y88         LUT1 (Prop_lut1_I0_O)        0.124    25.976 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.529    26.505    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X47Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.031 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.646    27.678    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X49Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.204 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.638    28.842    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X49Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.368 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.638    30.007    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X49Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.533 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.829    31.361    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X48Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.887 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.652    32.539    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X47Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.065 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.813    33.878    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X47Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.404 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.920    35.324    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X46Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    35.874 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.633    36.507    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X44Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.033 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.831    37.864    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X44Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.390 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.879    39.269    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X45Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.795 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.638    40.434    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X45Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.960 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.774    41.734    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X47Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.260 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.666    42.925    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X48Y95         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    43.465 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[2]
                         net (fo=1, routed)           0.000    43.465    design_1_i/top_0/inst/tdc1/delay_bufs[55]
    SLICE_X48Y95         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5855, routed)        1.477     2.656    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X48Y95         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[55]/G
                         clock pessimism              0.000     2.656    
                         clock uncertainty           -0.154     2.502    
                         time borrowed                5.057     7.559    
  -------------------------------------------------------------------
                         required time                          7.559    
                         arrival time                         -43.466    
  -------------------------------------------------------------------
                         slack                                -35.907    

Slack (VIOLATED) :        -35.832ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[54]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        43.391ns  (logic 15.240ns (35.123%)  route 28.150ns (64.877%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5855, routed)        2.301     3.595    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124     3.719 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     4.019    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124     4.143 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.158     4.301    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124     4.425 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     4.724    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.848 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.161     5.010    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.134 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296     5.430    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.554 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.263     5.817    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.941 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     6.092    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.216 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.290     6.506    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.630 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     6.784    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.908 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.305     7.213    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.337 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298     7.635    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.759 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.154     7.913    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.037 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299     8.336    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.460 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.300     8.760    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124     8.884 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     9.045    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124     9.169 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.296     9.465    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124     9.589 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.852    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124     9.976 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.151    10.128    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    10.252 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    10.543    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    10.667 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.303    10.970    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    11.094 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    11.396    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124    11.520 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.300    11.820    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X48Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.944 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    12.102    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X48Y84         LUT1 (Prop_lut1_I0_O)        0.124    12.226 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.161    12.388    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X48Y84         LUT1 (Prop_lut1_I0_O)        0.124    12.512 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    12.811    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124    12.935 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.158    13.093    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124    13.217 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    13.510    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.634 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.149    13.783    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.907 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    14.204    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    14.328 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.300    14.628    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X47Y86         LUT1 (Prop_lut1_I0_O)        0.124    14.752 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    14.903    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X47Y86         LUT1 (Prop_lut1_I0_O)        0.124    15.027 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.154    15.181    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X47Y86         LUT1 (Prop_lut1_I0_O)        0.124    15.305 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.412    15.717    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124    15.841 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.300    16.141    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    16.265 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    16.423    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    16.547 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.161    16.709    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    16.833 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    17.138    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X47Y86         LUT1 (Prop_lut1_I0_O)        0.124    17.262 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.299    17.562    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    17.686 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    17.837    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    17.961 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.154    18.115    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    18.239 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    18.541    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X48Y87         LUT1 (Prop_lut1_I0_O)        0.124    18.665 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.291    18.956    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124    19.080 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    19.229    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124    19.353 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.348    19.701    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X48Y87         LUT1 (Prop_lut1_I0_O)        0.124    19.825 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    19.984    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X48Y87         LUT1 (Prop_lut1_I0_O)        0.124    20.108 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.269    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X48Y87         LUT1 (Prop_lut1_I0_O)        0.124    20.393 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    20.693    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X48Y88         LUT1 (Prop_lut1_I0_O)        0.124    20.817 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.158    20.975    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X48Y88         LUT1 (Prop_lut1_I0_O)        0.124    21.099 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    21.260    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X48Y88         LUT1 (Prop_lut1_I0_O)        0.124    21.384 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.304    21.688    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X45Y88         LUT1 (Prop_lut1_I0_O)        0.124    21.812 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.963    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X45Y88         LUT1 (Prop_lut1_I0_O)        0.124    22.087 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.297    22.384    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X47Y87         LUT1 (Prop_lut1_I0_O)        0.124    22.508 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    22.660    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X47Y87         LUT1 (Prop_lut1_I0_O)        0.124    22.784 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.433    23.217    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X47Y90         LUT1 (Prop_lut1_I0_O)        0.124    23.341 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    23.495    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X47Y90         LUT1 (Prop_lut1_I0_O)        0.124    23.619 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.282    23.901    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X45Y90         LUT1 (Prop_lut1_I0_O)        0.124    24.025 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.177    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X45Y90         LUT1 (Prop_lut1_I0_O)        0.124    24.301 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.302    24.603    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X44Y88         LUT1 (Prop_lut1_I0_O)        0.124    24.727 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    24.886    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X44Y88         LUT1 (Prop_lut1_I0_O)        0.124    25.010 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.161    25.171    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X44Y88         LUT1 (Prop_lut1_I0_O)        0.124    25.295 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    25.579    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X47Y88         LUT1 (Prop_lut1_I0_O)        0.124    25.703 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.149    25.852    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X47Y88         LUT1 (Prop_lut1_I0_O)        0.124    25.976 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.529    26.505    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X47Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.031 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.646    27.678    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X49Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.204 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.638    28.842    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X49Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.368 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.638    30.007    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X49Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.533 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.829    31.361    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X48Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.887 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.652    32.539    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X47Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.065 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.813    33.878    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X47Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.404 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.920    35.324    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X46Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    35.874 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.633    36.507    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X44Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.033 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.831    37.864    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X44Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.390 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.879    39.269    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X45Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.795 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.638    40.434    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X45Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.960 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.774    41.734    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X47Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.260 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.666    42.925    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X48Y95         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    43.390 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[1]
                         net (fo=1, routed)           0.000    43.390    design_1_i/top_0/inst/tdc1/delay_bufs[54]
    SLICE_X48Y95         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5855, routed)        1.477     2.656    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X48Y95         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[54]/G
                         clock pessimism              0.000     2.656    
                         clock uncertainty           -0.154     2.502    
                         time borrowed                5.057     7.559    
  -------------------------------------------------------------------
                         required time                          7.559    
                         arrival time                         -43.391    
  -------------------------------------------------------------------
                         slack                                -35.832    

Slack (VIOLATED) :        -35.801ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[56]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        43.452ns  (logic 15.301ns (35.214%)  route 28.150ns (64.786%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.149ns
    Computed max time borrow:         5.149ns
    Time borrowed from endpoint:      5.149ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.995ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5855, routed)        2.301     3.595    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124     3.719 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     4.019    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124     4.143 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.158     4.301    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124     4.425 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     4.724    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.848 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.161     5.010    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.134 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296     5.430    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.554 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.263     5.817    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.941 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     6.092    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.216 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.290     6.506    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.630 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     6.784    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.908 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.305     7.213    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.337 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298     7.635    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.759 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.154     7.913    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.037 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299     8.336    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.460 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.300     8.760    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124     8.884 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     9.045    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124     9.169 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.296     9.465    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124     9.589 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.852    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124     9.976 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.151    10.128    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    10.252 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    10.543    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    10.667 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.303    10.970    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    11.094 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    11.396    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124    11.520 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.300    11.820    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X48Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.944 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    12.102    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X48Y84         LUT1 (Prop_lut1_I0_O)        0.124    12.226 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.161    12.388    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X48Y84         LUT1 (Prop_lut1_I0_O)        0.124    12.512 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    12.811    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124    12.935 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.158    13.093    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124    13.217 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    13.510    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.634 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.149    13.783    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.907 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    14.204    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    14.328 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.300    14.628    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X47Y86         LUT1 (Prop_lut1_I0_O)        0.124    14.752 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    14.903    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X47Y86         LUT1 (Prop_lut1_I0_O)        0.124    15.027 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.154    15.181    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X47Y86         LUT1 (Prop_lut1_I0_O)        0.124    15.305 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.412    15.717    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124    15.841 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.300    16.141    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    16.265 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    16.423    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    16.547 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.161    16.709    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    16.833 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    17.138    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X47Y86         LUT1 (Prop_lut1_I0_O)        0.124    17.262 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.299    17.562    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    17.686 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    17.837    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    17.961 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.154    18.115    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    18.239 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    18.541    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X48Y87         LUT1 (Prop_lut1_I0_O)        0.124    18.665 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.291    18.956    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124    19.080 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    19.229    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124    19.353 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.348    19.701    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X48Y87         LUT1 (Prop_lut1_I0_O)        0.124    19.825 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    19.984    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X48Y87         LUT1 (Prop_lut1_I0_O)        0.124    20.108 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.269    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X48Y87         LUT1 (Prop_lut1_I0_O)        0.124    20.393 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    20.693    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X48Y88         LUT1 (Prop_lut1_I0_O)        0.124    20.817 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.158    20.975    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X48Y88         LUT1 (Prop_lut1_I0_O)        0.124    21.099 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    21.260    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X48Y88         LUT1 (Prop_lut1_I0_O)        0.124    21.384 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.304    21.688    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X45Y88         LUT1 (Prop_lut1_I0_O)        0.124    21.812 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.963    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X45Y88         LUT1 (Prop_lut1_I0_O)        0.124    22.087 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.297    22.384    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X47Y87         LUT1 (Prop_lut1_I0_O)        0.124    22.508 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    22.660    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X47Y87         LUT1 (Prop_lut1_I0_O)        0.124    22.784 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.433    23.217    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X47Y90         LUT1 (Prop_lut1_I0_O)        0.124    23.341 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    23.495    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X47Y90         LUT1 (Prop_lut1_I0_O)        0.124    23.619 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.282    23.901    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X45Y90         LUT1 (Prop_lut1_I0_O)        0.124    24.025 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.177    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X45Y90         LUT1 (Prop_lut1_I0_O)        0.124    24.301 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.302    24.603    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X44Y88         LUT1 (Prop_lut1_I0_O)        0.124    24.727 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    24.886    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X44Y88         LUT1 (Prop_lut1_I0_O)        0.124    25.010 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.161    25.171    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X44Y88         LUT1 (Prop_lut1_I0_O)        0.124    25.295 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    25.579    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X47Y88         LUT1 (Prop_lut1_I0_O)        0.124    25.703 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.149    25.852    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X47Y88         LUT1 (Prop_lut1_I0_O)        0.124    25.976 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.529    26.505    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X47Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.031 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.646    27.678    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X49Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.204 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.638    28.842    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X49Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.368 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.638    30.007    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X49Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.533 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.829    31.361    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X48Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.887 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.652    32.539    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X47Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.065 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.813    33.878    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X47Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.404 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.920    35.324    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X46Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    35.874 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.633    36.507    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X44Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.033 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.831    37.864    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X44Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.390 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.879    39.269    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X45Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.795 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.638    40.434    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X45Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.960 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.774    41.734    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X47Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.260 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.666    42.925    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X48Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.451 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.000    43.451    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X48Y95         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5855, routed)        1.477     2.656    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X48Y95         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[56]/G
                         clock pessimism              0.000     2.656    
                         clock uncertainty           -0.154     2.502    
                         time borrowed                5.149     7.651    
  -------------------------------------------------------------------
                         required time                          7.651    
                         arrival time                         -43.452    
  -------------------------------------------------------------------
                         slack                                -35.801    

Slack (VIOLATED) :        -35.746ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[53]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        43.305ns  (logic 15.154ns (34.994%)  route 28.150ns (65.006%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5855, routed)        2.301     3.595    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124     3.719 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     4.019    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124     4.143 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.158     4.301    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124     4.425 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     4.724    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.848 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.161     5.010    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.134 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296     5.430    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.554 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.263     5.817    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.941 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     6.092    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.216 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.290     6.506    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.630 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     6.784    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.908 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.305     7.213    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.337 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298     7.635    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.759 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.154     7.913    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.037 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299     8.336    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.460 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.300     8.760    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124     8.884 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     9.045    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124     9.169 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.296     9.465    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124     9.589 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.852    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124     9.976 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.151    10.128    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    10.252 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    10.543    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    10.667 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.303    10.970    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    11.094 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    11.396    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124    11.520 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.300    11.820    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X48Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.944 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    12.102    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X48Y84         LUT1 (Prop_lut1_I0_O)        0.124    12.226 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.161    12.388    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X48Y84         LUT1 (Prop_lut1_I0_O)        0.124    12.512 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    12.811    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124    12.935 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.158    13.093    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124    13.217 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    13.510    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.634 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.149    13.783    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.907 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    14.204    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    14.328 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.300    14.628    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X47Y86         LUT1 (Prop_lut1_I0_O)        0.124    14.752 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    14.903    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X47Y86         LUT1 (Prop_lut1_I0_O)        0.124    15.027 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.154    15.181    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X47Y86         LUT1 (Prop_lut1_I0_O)        0.124    15.305 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.412    15.717    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124    15.841 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.300    16.141    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    16.265 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    16.423    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    16.547 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.161    16.709    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    16.833 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    17.138    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X47Y86         LUT1 (Prop_lut1_I0_O)        0.124    17.262 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.299    17.562    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    17.686 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    17.837    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    17.961 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.154    18.115    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    18.239 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    18.541    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X48Y87         LUT1 (Prop_lut1_I0_O)        0.124    18.665 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.291    18.956    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124    19.080 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    19.229    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124    19.353 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.348    19.701    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X48Y87         LUT1 (Prop_lut1_I0_O)        0.124    19.825 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    19.984    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X48Y87         LUT1 (Prop_lut1_I0_O)        0.124    20.108 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.269    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X48Y87         LUT1 (Prop_lut1_I0_O)        0.124    20.393 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    20.693    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X48Y88         LUT1 (Prop_lut1_I0_O)        0.124    20.817 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.158    20.975    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X48Y88         LUT1 (Prop_lut1_I0_O)        0.124    21.099 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    21.260    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X48Y88         LUT1 (Prop_lut1_I0_O)        0.124    21.384 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.304    21.688    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X45Y88         LUT1 (Prop_lut1_I0_O)        0.124    21.812 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.963    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X45Y88         LUT1 (Prop_lut1_I0_O)        0.124    22.087 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.297    22.384    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X47Y87         LUT1 (Prop_lut1_I0_O)        0.124    22.508 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    22.660    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X47Y87         LUT1 (Prop_lut1_I0_O)        0.124    22.784 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.433    23.217    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X47Y90         LUT1 (Prop_lut1_I0_O)        0.124    23.341 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    23.495    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X47Y90         LUT1 (Prop_lut1_I0_O)        0.124    23.619 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.282    23.901    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X45Y90         LUT1 (Prop_lut1_I0_O)        0.124    24.025 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.177    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X45Y90         LUT1 (Prop_lut1_I0_O)        0.124    24.301 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.302    24.603    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X44Y88         LUT1 (Prop_lut1_I0_O)        0.124    24.727 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    24.886    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X44Y88         LUT1 (Prop_lut1_I0_O)        0.124    25.010 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.161    25.171    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X44Y88         LUT1 (Prop_lut1_I0_O)        0.124    25.295 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    25.579    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X47Y88         LUT1 (Prop_lut1_I0_O)        0.124    25.703 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.149    25.852    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X47Y88         LUT1 (Prop_lut1_I0_O)        0.124    25.976 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.529    26.505    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X47Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.031 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.646    27.678    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X49Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.204 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.638    28.842    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X49Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.368 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.638    30.007    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X49Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.533 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.829    31.361    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X48Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.887 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.652    32.539    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X47Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.065 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.813    33.878    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X47Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.404 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.920    35.324    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X46Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    35.874 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.633    36.507    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X44Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.033 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.831    37.864    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X44Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.390 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.879    39.269    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X45Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.795 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.638    40.434    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X45Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.960 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.774    41.734    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X47Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.260 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.666    42.925    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X48Y95         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    43.305 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[0]
                         net (fo=1, routed)           0.000    43.305    design_1_i/top_0/inst/tdc1/delay_bufs[53]
    SLICE_X48Y95         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5855, routed)        1.477     2.656    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X48Y95         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[53]/G
                         clock pessimism              0.000     2.656    
                         clock uncertainty           -0.154     2.502    
                         time borrowed                5.057     7.559    
  -------------------------------------------------------------------
                         required time                          7.559    
                         arrival time                         -43.305    
  -------------------------------------------------------------------
                         slack                                -35.746    

Slack (VIOLATED) :        -34.714ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[51]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        42.274ns  (logic 14.789ns (34.984%)  route 27.485ns (65.016%))
  Logic Levels:           77  (BUFG=1 CARRY4=13 LUT1=63)
  Clock Path Skew:        2.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5855, routed)        2.301     3.595    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124     3.719 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     4.019    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124     4.143 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.158     4.301    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124     4.425 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     4.724    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.848 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.161     5.010    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.134 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296     5.430    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.554 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.263     5.817    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.941 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     6.092    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.216 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.290     6.506    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.630 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     6.784    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.908 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.305     7.213    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.337 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298     7.635    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.759 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.154     7.913    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.037 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299     8.336    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.460 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.300     8.760    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124     8.884 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     9.045    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124     9.169 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.296     9.465    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124     9.589 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.852    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124     9.976 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.151    10.128    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    10.252 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    10.543    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    10.667 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.303    10.970    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    11.094 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    11.396    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124    11.520 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.300    11.820    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X48Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.944 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    12.102    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X48Y84         LUT1 (Prop_lut1_I0_O)        0.124    12.226 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.161    12.388    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X48Y84         LUT1 (Prop_lut1_I0_O)        0.124    12.512 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    12.811    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124    12.935 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.158    13.093    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124    13.217 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    13.510    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.634 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.149    13.783    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.907 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    14.204    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    14.328 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.300    14.628    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X47Y86         LUT1 (Prop_lut1_I0_O)        0.124    14.752 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    14.903    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X47Y86         LUT1 (Prop_lut1_I0_O)        0.124    15.027 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.154    15.181    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X47Y86         LUT1 (Prop_lut1_I0_O)        0.124    15.305 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.412    15.717    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124    15.841 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.300    16.141    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    16.265 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    16.423    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    16.547 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.161    16.709    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    16.833 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    17.138    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X47Y86         LUT1 (Prop_lut1_I0_O)        0.124    17.262 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.299    17.562    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    17.686 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    17.837    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    17.961 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.154    18.115    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    18.239 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    18.541    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X48Y87         LUT1 (Prop_lut1_I0_O)        0.124    18.665 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.291    18.956    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124    19.080 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    19.229    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124    19.353 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.348    19.701    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X48Y87         LUT1 (Prop_lut1_I0_O)        0.124    19.825 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    19.984    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X48Y87         LUT1 (Prop_lut1_I0_O)        0.124    20.108 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.269    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X48Y87         LUT1 (Prop_lut1_I0_O)        0.124    20.393 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    20.693    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X48Y88         LUT1 (Prop_lut1_I0_O)        0.124    20.817 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.158    20.975    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X48Y88         LUT1 (Prop_lut1_I0_O)        0.124    21.099 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    21.260    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X48Y88         LUT1 (Prop_lut1_I0_O)        0.124    21.384 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.304    21.688    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X45Y88         LUT1 (Prop_lut1_I0_O)        0.124    21.812 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.963    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X45Y88         LUT1 (Prop_lut1_I0_O)        0.124    22.087 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.297    22.384    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X47Y87         LUT1 (Prop_lut1_I0_O)        0.124    22.508 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    22.660    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X47Y87         LUT1 (Prop_lut1_I0_O)        0.124    22.784 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.433    23.217    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X47Y90         LUT1 (Prop_lut1_I0_O)        0.124    23.341 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    23.495    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X47Y90         LUT1 (Prop_lut1_I0_O)        0.124    23.619 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.282    23.901    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X45Y90         LUT1 (Prop_lut1_I0_O)        0.124    24.025 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.177    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X45Y90         LUT1 (Prop_lut1_I0_O)        0.124    24.301 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.302    24.603    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X44Y88         LUT1 (Prop_lut1_I0_O)        0.124    24.727 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    24.886    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X44Y88         LUT1 (Prop_lut1_I0_O)        0.124    25.010 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.161    25.171    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X44Y88         LUT1 (Prop_lut1_I0_O)        0.124    25.295 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    25.579    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X47Y88         LUT1 (Prop_lut1_I0_O)        0.124    25.703 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.149    25.852    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X47Y88         LUT1 (Prop_lut1_I0_O)        0.124    25.976 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.529    26.505    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X47Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.031 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.646    27.678    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X49Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.204 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.638    28.842    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X49Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.368 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.638    30.007    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X49Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.533 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.829    31.361    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X48Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.887 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.652    32.539    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X47Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.065 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.813    33.878    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X47Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.404 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.920    35.324    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X46Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    35.874 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.633    36.507    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X44Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.033 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.831    37.864    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X44Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.390 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.879    39.269    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X45Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.795 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.638    40.434    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X45Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.960 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.774    41.734    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X47Y94         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    42.274 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[2]
                         net (fo=1, routed)           0.000    42.274    design_1_i/top_0/inst/tdc1/delay_bufs[51]
    SLICE_X47Y94         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5855, routed)        1.478     2.657    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X47Y94         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[51]/G
                         clock pessimism              0.000     2.657    
                         clock uncertainty           -0.154     2.503    
                         time borrowed                5.057     7.560    
  -------------------------------------------------------------------
                         required time                          7.560    
                         arrival time                         -42.274    
  -------------------------------------------------------------------
                         slack                                -34.714    

Slack (VIOLATED) :        -34.639ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[50]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        42.199ns  (logic 14.714ns (34.868%)  route 27.485ns (65.132%))
  Logic Levels:           77  (BUFG=1 CARRY4=13 LUT1=63)
  Clock Path Skew:        2.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5855, routed)        2.301     3.595    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124     3.719 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     4.019    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124     4.143 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.158     4.301    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124     4.425 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     4.724    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.848 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.161     5.010    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.134 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296     5.430    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.554 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.263     5.817    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.941 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     6.092    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.216 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.290     6.506    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.630 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     6.784    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.908 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.305     7.213    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.337 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298     7.635    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.759 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.154     7.913    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.037 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299     8.336    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.460 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.300     8.760    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124     8.884 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     9.045    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124     9.169 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.296     9.465    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124     9.589 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.852    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124     9.976 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.151    10.128    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    10.252 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    10.543    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    10.667 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.303    10.970    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    11.094 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    11.396    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124    11.520 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.300    11.820    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X48Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.944 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    12.102    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X48Y84         LUT1 (Prop_lut1_I0_O)        0.124    12.226 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.161    12.388    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X48Y84         LUT1 (Prop_lut1_I0_O)        0.124    12.512 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    12.811    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124    12.935 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.158    13.093    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124    13.217 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    13.510    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.634 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.149    13.783    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.907 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    14.204    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    14.328 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.300    14.628    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X47Y86         LUT1 (Prop_lut1_I0_O)        0.124    14.752 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    14.903    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X47Y86         LUT1 (Prop_lut1_I0_O)        0.124    15.027 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.154    15.181    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X47Y86         LUT1 (Prop_lut1_I0_O)        0.124    15.305 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.412    15.717    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124    15.841 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.300    16.141    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    16.265 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    16.423    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    16.547 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.161    16.709    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    16.833 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    17.138    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X47Y86         LUT1 (Prop_lut1_I0_O)        0.124    17.262 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.299    17.562    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    17.686 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    17.837    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    17.961 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.154    18.115    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    18.239 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    18.541    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X48Y87         LUT1 (Prop_lut1_I0_O)        0.124    18.665 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.291    18.956    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124    19.080 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    19.229    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124    19.353 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.348    19.701    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X48Y87         LUT1 (Prop_lut1_I0_O)        0.124    19.825 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    19.984    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X48Y87         LUT1 (Prop_lut1_I0_O)        0.124    20.108 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.269    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X48Y87         LUT1 (Prop_lut1_I0_O)        0.124    20.393 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    20.693    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X48Y88         LUT1 (Prop_lut1_I0_O)        0.124    20.817 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.158    20.975    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X48Y88         LUT1 (Prop_lut1_I0_O)        0.124    21.099 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    21.260    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X48Y88         LUT1 (Prop_lut1_I0_O)        0.124    21.384 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.304    21.688    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X45Y88         LUT1 (Prop_lut1_I0_O)        0.124    21.812 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.963    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X45Y88         LUT1 (Prop_lut1_I0_O)        0.124    22.087 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.297    22.384    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X47Y87         LUT1 (Prop_lut1_I0_O)        0.124    22.508 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    22.660    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X47Y87         LUT1 (Prop_lut1_I0_O)        0.124    22.784 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.433    23.217    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X47Y90         LUT1 (Prop_lut1_I0_O)        0.124    23.341 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    23.495    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X47Y90         LUT1 (Prop_lut1_I0_O)        0.124    23.619 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.282    23.901    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X45Y90         LUT1 (Prop_lut1_I0_O)        0.124    24.025 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.177    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X45Y90         LUT1 (Prop_lut1_I0_O)        0.124    24.301 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.302    24.603    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X44Y88         LUT1 (Prop_lut1_I0_O)        0.124    24.727 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    24.886    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X44Y88         LUT1 (Prop_lut1_I0_O)        0.124    25.010 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.161    25.171    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X44Y88         LUT1 (Prop_lut1_I0_O)        0.124    25.295 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    25.579    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X47Y88         LUT1 (Prop_lut1_I0_O)        0.124    25.703 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.149    25.852    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X47Y88         LUT1 (Prop_lut1_I0_O)        0.124    25.976 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.529    26.505    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X47Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.031 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.646    27.678    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X49Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.204 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.638    28.842    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X49Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.368 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.638    30.007    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X49Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.533 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.829    31.361    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X48Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.887 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.652    32.539    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X47Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.065 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.813    33.878    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X47Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.404 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.920    35.324    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X46Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    35.874 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.633    36.507    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X44Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.033 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.831    37.864    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X44Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.390 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.879    39.269    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X45Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.795 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.638    40.434    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X45Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.960 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.774    41.734    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X47Y94         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    42.199 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[1]
                         net (fo=1, routed)           0.000    42.199    design_1_i/top_0/inst/tdc1/delay_bufs[50]
    SLICE_X47Y94         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5855, routed)        1.478     2.657    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X47Y94         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[50]/G
                         clock pessimism              0.000     2.657    
                         clock uncertainty           -0.154     2.503    
                         time borrowed                5.057     7.560    
  -------------------------------------------------------------------
                         required time                          7.560    
                         arrival time                         -42.199    
  -------------------------------------------------------------------
                         slack                                -34.639    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/processing_address_generator/bypass_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/processing_address_generator/bypass_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.694%)  route 0.205ns (59.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5855, routed)        0.563     0.899    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/processing_address_generator/aclk
    SLICE_X41Y48         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/processing_address_generator/bypass_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/processing_address_generator/bypass_reg[0]/Q
                         net (fo=4, routed)           0.205     1.245    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/processing_address_generator/bypass
    SLICE_X40Y51         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/processing_address_generator/bypass_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5855, routed)        0.825     1.191    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/processing_address_generator/aclk
    SLICE_X40Y51         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/processing_address_generator/bypass_d_reg[0]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X40Y51         FDRE (Hold_fdre_C_D)         0.066     1.227    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/processing_address_generator/bypass_d_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.mult3_reg.mlplied3_re_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.126ns (42.922%)  route 0.168ns (57.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5855, routed)        0.647     0.983    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X2Y21          DSP48E1                                      r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      0.126     1.109 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[23]
                         net (fo=1, routed)           0.168     1.277    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mlplied3_re_raw[11]
    SLICE_X35Y49         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.mult3_reg.mlplied3_re_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5855, routed)        0.831     1.197    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/aclk
    SLICE_X35Y49         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.mult3_reg.mlplied3_re_reg[11]/C
                         clock pessimism             -0.030     1.167    
    SLICE_X35Y49         FDRE (Hold_fdre_C_D)         0.078     1.245    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.mult3_reg.mlplied3_re_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult1/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[1].gen_fdre[3].ff_ai/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult1/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][7]_srl1/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.018%)  route 0.115ns (44.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5855, routed)        0.563     0.899    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult1/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X33Y40         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult1/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[1].gen_fdre[3].ff_ai/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult1/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[1].gen_fdre[3].ff_ai/Q
                         net (fo=1, routed)           0.115     1.155    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult1/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/ai_tmp[7]
    SLICE_X34Y41         SRL16E                                       r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult1/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][7]_srl1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5855, routed)        0.829     1.195    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult1/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/aclk
    SLICE_X34Y41         SRL16E                                       r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult1/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][7]_srl1/CLK
                         clock pessimism             -0.263     0.932    
    SLICE_X34Y41         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.115    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult1/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][7]_srl1
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/tdc1/latches_reg[55]/G
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/delay_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.158ns (42.348%)  route 0.215ns (57.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5855, routed)        0.555     0.891    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X48Y95         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[55]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         LDCE (EnToQ_ldce_G_Q)        0.158     1.049 r  design_1_i/top_0/inst/tdc1/latches_reg[55]/Q
                         net (fo=1, routed)           0.215     1.264    design_1_i/top_0/inst/tdc1/latches[55]
    SLICE_X51Y94         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5855, routed)        0.820     1.186    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X51Y94         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[55]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X51Y94         FDRE (Hold_fdre_C_D)         0.070     1.221    design_1_i/top_0/inst/tdc1/delay_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/tdc1/latches_reg[59]/G
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/delay_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.158ns (42.483%)  route 0.214ns (57.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5855, routed)        0.555     0.891    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X49Y95         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[59]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         LDCE (EnToQ_ldce_G_Q)        0.158     1.049 r  design_1_i/top_0/inst/tdc1/latches_reg[59]/Q
                         net (fo=1, routed)           0.214     1.263    design_1_i/top_0/inst/tdc1/latches[59]
    SLICE_X51Y93         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5855, routed)        0.820     1.186    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X51Y93         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[59]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X51Y93         FDRE (Hold_fdre_C_D)         0.066     1.217    design_1_i/top_0/inst/tdc1/delay_reg[59]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_im/o2_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[21].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult2/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_part_slices[1].ff_ai/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.663%)  route 0.203ns (55.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5855, routed)        0.565     0.901    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_im/o2_gen/aclk
    SLICE_X34Y48         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_im/o2_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[21].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_im/o2_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[21].latency1.reg/Q
                         net (fo=1, routed)           0.203     1.268    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult2/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_part_slices[1].ff_ai_0[21]
    SLICE_X38Y52         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult2/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_part_slices[1].ff_ai/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5855, routed)        0.825     1.191    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult2/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X38Y52         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult2/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_part_slices[1].ff_ai/C
                         clock pessimism             -0.030     1.161    
    SLICE_X38Y52         FDRE (Hold_fdre_C_D)         0.059     1.220    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult2/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_part_slices[1].ff_ai
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/nat_out_xk_index.no_cyclic_prefix.done_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/has_unload.unloading_state/ORS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.128%)  route 0.217ns (53.872%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5855, routed)        0.563     0.899    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/aclk
    SLICE_X44Y49         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/nat_out_xk_index.no_cyclic_prefix.done_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141     1.040 f  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/nat_out_xk_index.no_cyclic_prefix.done_out_reg/Q
                         net (fo=1, routed)           0.217     1.257    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/has_unload.unloading_state/done_out
    SLICE_X44Y50         LUT6 (Prop_lut6_I0_O)        0.045     1.302 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/has_unload.unloading_state/ORS_i_1__0/O
                         net (fo=1, routed)           0.000     1.302    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/has_unload.unloading_state/ORS_i_1__0_n_8193
    SLICE_X44Y50         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/has_unload.unloading_state/ORS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5855, routed)        0.825     1.191    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/has_unload.unloading_state/aclk
    SLICE_X44Y50         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/has_unload.unloading_state/ORS_reg/C
                         clock pessimism             -0.030     1.161    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.091     1.252    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/has_unload.unloading_state/ORS_reg
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/tdc1/latches_reg[52]/G
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/delay_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.158ns (41.522%)  route 0.223ns (58.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5855, routed)        0.556     0.892    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X47Y94         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[52]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         LDCE (EnToQ_ldce_G_Q)        0.158     1.050 r  design_1_i/top_0/inst/tdc1/latches_reg[52]/Q
                         net (fo=1, routed)           0.223     1.272    design_1_i/top_0/inst/tdc1/latches[52]
    SLICE_X52Y94         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5855, routed)        0.820     1.186    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X52Y94         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[52]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X52Y94         FDRE (Hold_fdre_C_D)         0.070     1.221    design_1_i/top_0/inst/tdc1/delay_reg[52]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/tdc1/latches_reg[61]/G
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/delay_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.158ns (41.030%)  route 0.227ns (58.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5855, routed)        0.554     0.890    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X48Y91         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[61]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         LDCE (EnToQ_ldce_G_Q)        0.158     1.048 r  design_1_i/top_0/inst/tdc1/latches_reg[61]/Q
                         net (fo=1, routed)           0.227     1.275    design_1_i/top_0/inst/tdc1/latches[61]
    SLICE_X51Y93         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5855, routed)        0.820     1.186    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X51Y93         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[61]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X51Y93         FDRE (Hold_fdre_C_D)         0.072     1.223    design_1_i/top_0/inst/tdc1/delay_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/tdc1/latches_reg[54]/G
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/delay_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.158ns (41.285%)  route 0.225ns (58.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5855, routed)        0.555     0.891    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X48Y95         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[54]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         LDCE (EnToQ_ldce_G_Q)        0.158     1.049 r  design_1_i/top_0/inst/tdc1/latches_reg[54]/Q
                         net (fo=1, routed)           0.225     1.273    design_1_i/top_0/inst/tdc1/latches[54]
    SLICE_X52Y94         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5855, routed)        0.820     1.186    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X52Y94         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[54]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X52Y94         FDRE (Hold_fdre_C_D)         0.070     1.221    design_1_i/top_0/inst/tdc1/delay_reg[54]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.052    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y16  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depth_11.ram_loop[0].use_RAMB18.SDP_RAMB18_9x2048/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y16  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depth_11.ram_loop[0].use_RAMB18.SDP_RAMB18_9x2048/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y16  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depth_11.ram_loop[1].use_RAMB18.SDP_RAMB18_9x2048/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y16  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depth_11.ram_loop[1].use_RAMB18.SDP_RAMB18_9x2048/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y17  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depth_11.ram_loop[2].use_RAMB18.SDP_RAMB18_9x2048/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y17  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depth_11.ram_loop[2].use_RAMB18.SDP_RAMB18_9x2048/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y17  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depth_11.ram_loop[3].use_RAMB18.SDP_RAMB18_9x2048/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y17  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depth_11.ram_loop[3].use_RAMB18.SDP_RAMB18_9x2048/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y14  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depth_11.ram_loop[4].use_RAMB18.SDP_RAMB18_9x2048/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y14  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depth_11.ram_loop[4].use_RAMB18.SDP_RAMB18_9x2048/CLKBWRCLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y68  design_1_i/top_0/inst/ram1/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y68  design_1_i/top_0/inst/ram1/ram_reg_0_15_0_0__1/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y83  design_1_i/top_0/inst/ram1/ram_reg_1536_1791_6_6/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y83  design_1_i/top_0/inst/ram1/ram_reg_1536_1791_6_6/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y83  design_1_i/top_0/inst/ram1/ram_reg_1536_1791_6_6/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y83  design_1_i/top_0/inst/ram1/ram_reg_1536_1791_6_6/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y84  design_1_i/top_0/inst/ram1/ram_reg_1792_2047_1_1/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y84  design_1_i/top_0/inst/ram1/ram_reg_1792_2047_1_1/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y84  design_1_i/top_0/inst/ram1/ram_reg_1792_2047_1_1/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y84  design_1_i/top_0/inst/ram1/ram_reg_1792_2047_1_1/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y72  design_1_i/top_0/inst/ram1/ram_reg_0_15_0_0__2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y66  design_1_i/top_0/inst/ram1/ram_reg_0_15_0_0__3/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y74  design_1_i/top_0/inst/ram1/ram_reg_0_15_0_0__4/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y67  design_1_i/top_0/inst/ram1/ram_reg_0_15_0_0__5/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y72  design_1_i/top_0/inst/ram1/ram_reg_0_15_0_0__6/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y86  design_1_i/top_0/inst/ram1/ram_reg_0_255_4_4/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y86  design_1_i/top_0/inst/ram1/ram_reg_0_255_4_4/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y86  design_1_i/top_0/inst/ram1/ram_reg_0_255_4_4/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y86  design_1_i/top_0/inst/ram1/ram_reg_0_255_4_4/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y93  design_1_i/top_0/inst/ram1/ram_reg_1024_1279_15_15/RAMS64E_A/CLK



