#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed Feb 14 15:13:19 2024
# Process ID: 4583
# Current directory: /home/yihongliu/workspace/fydp/project_2/project_2.runs/design_1_axi_bram_ctrl_0_0_synth_1
# Command line: vivado -log design_1_axi_bram_ctrl_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi_bram_ctrl_0_0.tcl
# Log file: /home/yihongliu/workspace/fydp/project_2/project_2.runs/design_1_axi_bram_ctrl_0_0_synth_1/design_1_axi_bram_ctrl_0_0.vds
# Journal file: /home/yihongliu/workspace/fydp/project_2/project_2.runs/design_1_axi_bram_ctrl_0_0_synth_1/vivado.jou
# Running On: yihongliu-SER, OS: Linux, CPU Frequency: 3251.226 MHz, CPU Physical cores: 16, Host memory: 64168 MB
#-----------------------------------------------------------
source design_1_axi_bram_ctrl_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/media/yihongliu/linux_data/Downloads/vivado-library-master'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_bram_ctrl_0_0
Command: synth_design -top design_1_axi_bram_ctrl_0_0 -part xc7z007sclg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4617
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2018.770 ; gain = 402.746 ; free physical = 51543 ; free virtual = 62201
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_axi_bram_ctrl_0_0' [/home/yihongliu/workspace/fydp/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/synth/design_1_axi_bram_ctrl_0_0.vhd:92]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 16384 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 14 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4LITE - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at '/home/yihongliu/workspace/fydp/project_2/project_2.gen/sources_1/bd/design_1/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31263' bound to instance 'U0' of component 'axi_bram_ctrl' [/home/yihongliu/workspace/fydp/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/synth/design_1_axi_bram_ctrl_0_0.vhd:231]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl' [/home/yihongliu/workspace/fydp/project_2/project_2.gen/sources_1/bd/design_1/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31434]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top' [/home/yihongliu/workspace/fydp/project_2/project_2.gen/sources_1/bd/design_1/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30438]
INFO: [Synth 8-638] synthesizing module 'axi_lite' [/home/yihongliu/workspace/fydp/project_2/project_2.gen/sources_1/bd/design_1/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:6787]
INFO: [Synth 8-256] done synthesizing module 'axi_lite' (0#1) [/home/yihongliu/workspace/fydp/project_2/project_2.gen/sources_1/bd/design_1/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:6787]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top' (0#1) [/home/yihongliu/workspace/fydp/project_2/project_2.gen/sources_1/bd/design_1/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30438]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl' (0#1) [/home/yihongliu/workspace/fydp/project_2/project_2.gen/sources_1/bd/design_1/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31434]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_bram_ctrl_0_0' (0#1) [/home/yihongliu/workspace/fydp/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/synth/design_1_axi_bram_ctrl_0_0.vhd:92]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.axi_arready_reg_reg was removed.  [/home/yihongliu/workspace/fydp/project_2/project_2.gen/sources_1/bd/design_1/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:8375]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.axi_rvalid_set_r_reg was removed.  [/home/yihongliu/workspace/fydp/project_2/project_2.gen/sources_1/bd/design_1/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:8376]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.axi_rlast_set_r_reg was removed.  [/home/yihongliu/workspace/fydp/project_2/project_2.gen/sources_1/bd/design_1/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:8377]
WARNING: [Synth 8-7129] Port AXI_AWADDR[1] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_AWADDR[0] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_ARADDR[1] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_ARADDR[0] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_AWVALID in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_AWADDR[31] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_AWADDR[30] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_AWADDR[29] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_AWADDR[28] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_AWADDR[27] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_AWADDR[26] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_AWADDR[25] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_AWADDR[24] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_AWADDR[23] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_AWADDR[22] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_AWADDR[21] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_AWADDR[20] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_AWADDR[19] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_AWADDR[18] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_AWADDR[17] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_AWADDR[16] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_AWADDR[15] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_AWADDR[14] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_AWADDR[13] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_AWADDR[12] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_AWADDR[11] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_AWADDR[10] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_AWADDR[9] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_AWADDR[8] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_AWADDR[7] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_AWADDR[6] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_AWADDR[5] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_AWADDR[4] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_AWADDR[3] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_AWADDR[2] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_AWADDR[1] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_AWADDR[0] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_WDATA[31] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_WDATA[30] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_WDATA[29] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_WDATA[28] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_WDATA[27] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_WDATA[26] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_WDATA[25] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_WDATA[24] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_WDATA[23] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_WDATA[22] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_WDATA[21] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_WDATA[20] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_WDATA[19] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_WDATA[18] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_WDATA[17] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_WDATA[16] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_WDATA[15] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_WDATA[14] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_WDATA[13] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_WDATA[12] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_WDATA[11] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_WDATA[10] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_WDATA[9] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_WDATA[8] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_WDATA[7] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_WDATA[6] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_WDATA[5] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_WDATA[4] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_WDATA[3] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_WDATA[2] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_WDATA[1] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_WDATA[0] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_WVALID in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_BREADY in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_ARADDR[31] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_ARADDR[30] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_ARADDR[29] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_ARADDR[28] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_ARADDR[27] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_ARADDR[26] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_ARADDR[25] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_ARADDR[24] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_ARADDR[23] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_ARADDR[22] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_ARADDR[21] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_ARADDR[20] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_ARADDR[19] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_ARADDR[18] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_ARADDR[17] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_ARADDR[16] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_ARADDR[15] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_ARADDR[14] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_ARADDR[13] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_ARADDR[12] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_ARADDR[11] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_ARADDR[10] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_ARADDR[9] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_ARADDR[8] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_ARADDR[7] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_ARADDR[6] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_ARADDR[5] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_ARADDR[4] in module axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_CTRL_ARADDR[3] in module axi_lite is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2105.738 ; gain = 489.715 ; free physical = 51310 ; free virtual = 61984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2120.582 ; gain = 504.559 ; free physical = 51298 ; free virtual = 61973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2120.582 ; gain = 504.559 ; free physical = 51298 ; free virtual = 61973
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2120.582 ; gain = 0.000 ; free physical = 51292 ; free virtual = 61966
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/yihongliu/workspace/fydp/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/yihongliu/workspace/fydp/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/yihongliu/workspace/fydp/project_2/project_2.runs/design_1_axi_bram_ctrl_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/yihongliu/workspace/fydp/project_2/project_2.runs/design_1_axi_bram_ctrl_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2265.332 ; gain = 0.000 ; free physical = 51089 ; free virtual = 61777
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2265.367 ; gain = 0.000 ; free physical = 51086 ; free virtual = 61774
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2265.367 ; gain = 649.344 ; free physical = 50793 ; free virtual = 61486
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2265.367 ; gain = 649.344 ; free physical = 50793 ; free virtual = 61486
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/yihongliu/workspace/fydp/project_2/project_2.runs/design_1_axi_bram_ctrl_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2265.367 ; gain = 649.344 ; free physical = 50793 ; free virtual = 61486
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'GEN_NO_RD_CMD_OPT.lite_sm_cs_reg' in module 'axi_lite'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                           000001 |                              000
             sng_wr_data |                           100000 |                              011
                 rd_data |                           010000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_NO_RD_CMD_OPT.lite_sm_cs_reg' using encoding 'one-hot' in module 'axi_lite'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2265.367 ; gain = 649.344 ; free physical = 50791 ; free virtual = 61485
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 2     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 17    
	   3 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3332] Sequential element (gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[3]) is unused and will be removed from module axi_bram_ctrl.
INFO: [Synth 8-3332] Sequential element (gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[2]) is unused and will be removed from module axi_bram_ctrl.
INFO: [Synth 8-3332] Sequential element (gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[1]) is unused and will be removed from module axi_bram_ctrl.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2265.367 ; gain = 649.344 ; free physical = 50771 ; free virtual = 61467
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2265.367 ; gain = 649.344 ; free physical = 50752 ; free virtual = 61457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2265.367 ; gain = 649.344 ; free physical = 50750 ; free virtual = 61454
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2265.367 ; gain = 649.344 ; free physical = 50750 ; free virtual = 61454
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2265.367 ; gain = 649.344 ; free physical = 50674 ; free virtual = 61380
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2265.367 ; gain = 649.344 ; free physical = 50674 ; free virtual = 61380
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2265.367 ; gain = 649.344 ; free physical = 50675 ; free virtual = 61380
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2265.367 ; gain = 649.344 ; free physical = 50675 ; free virtual = 61380
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2265.367 ; gain = 649.344 ; free physical = 50674 ; free virtual = 61380
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2265.367 ; gain = 649.344 ; free physical = 50674 ; free virtual = 61380
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     5|
|4     |LUT4 |     1|
|5     |LUT5 |     3|
|6     |LUT6 |    22|
|7     |FDRE |    11|
|8     |FDSE |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2265.367 ; gain = 649.344 ; free physical = 50674 ; free virtual = 61380
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 181 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2265.367 ; gain = 504.559 ; free physical = 50675 ; free virtual = 61380
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2265.367 ; gain = 649.344 ; free physical = 50675 ; free virtual = 61380
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2265.367 ; gain = 0.000 ; free physical = 50675 ; free virtual = 61383
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2265.367 ; gain = 0.000 ; free physical = 50959 ; free virtual = 61669
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 760928b4
INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 2265.367 ; gain = 974.617 ; free physical = 50959 ; free virtual = 61669
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1680.877; main = 1354.237; forked = 330.379
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3226.887; main = 2265.336; forked = 993.566
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2289.344 ; gain = 0.000 ; free physical = 50959 ; free virtual = 61669
INFO: [Common 17-1381] The checkpoint '/home/yihongliu/workspace/fydp/project_2/project_2.runs/design_1_axi_bram_ctrl_0_0_synth_1/design_1_axi_bram_ctrl_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_axi_bram_ctrl_0_0, cache-ID = 027ee67f03815e5d
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2289.344 ; gain = 0.000 ; free physical = 50955 ; free virtual = 61666
INFO: [Common 17-1381] The checkpoint '/home/yihongliu/workspace/fydp/project_2/project_2.runs/design_1_axi_bram_ctrl_0_0_synth_1/design_1_axi_bram_ctrl_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_axi_bram_ctrl_0_0_utilization_synth.rpt -pb design_1_axi_bram_ctrl_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb 14 15:13:44 2024...
