<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Intel® FPGA IP Support</title>

    <link rel="stylesheet" href="/css/dk_PCI_express_IP_support_center.css">
    <link rel="stylesheet" href="/css/dk_nav_header.css">
    
    <link rel="stylesheet" href="/css/yatri.css">
    <!-- ***** Bootstrap *****  -->
    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/css/bootstrap.min.css" rel="stylesheet" integrity="sha384-EVSTQN3/azprG1Anm3QDgpJLIm9Nao0Yz1ztcQTwFspd3yD65VohhpuuCOmLASjC" crossorigin="anonymous">
    <!-- ***** Fontawesome *****  -->
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.6.0/css/all.min.css" integrity="sha512-Kc323vGBEqzTmouAECnVceyQqyqdsSiqLQISBL29aUW4U/M7pSPA/gEUZQqv1cwx4OnYxTxve5UMg5GT6L4JJg==" crossorigin="anonymous" referrerpolicy="no-referrer" />
    <!-- ***** Google Fonts *****  -->
    <link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Material+Symbols+Outlined:opsz,wght,FILL,GRAD@24,400,0,0" />

    <style>
        nav{
            position: relative !important;
        }
        .mv_teaching_padd{
            padding-inline: 4.6875rem 9rem !important;
        }

        /********** License Key table *********/
        .mv_product_padd{
            padding: 2em 0;
            color: #262626;
            background-color: #F7F7F7;
        }
        .dk_current_table{
            border: 1px solid #e9e9e9;
        }
        .dk_current_table thead tr th{
            background-color: #e9e9e9;
            border-right: 1px solid #fff;
            border-bottom: 0;
            border-top: 0;
            padding: 8px;
            text-align: center;
            vertical-align: top;
            color: #262626;
            font-size: .875rem;
            font-weight: 700;
            line-height: 1.25;
        }
        .dk_current_table tbody tr td{
            background-color: #fff;
            border-right: 1px solid #e9e9e9;
            border-top: 1px solid #e9e9e9;
            white-space: normal !important;
            padding: 16px;
            overflow: hidden;
            font-size: .875rem;
            line-height: 1.42857143;
            vertical-align: top;
        }
        .dk_current_table tbody tr:nth-child(even) td{
            background-color: #f7f7f7;
        }
        /*********************************/
        
        @media(max-width:767px){
            .mv_coman_btn{
                margin-top: 1rem;
            }
            /* License Key table */
            .dk_current_table{
                overflow-x: scroll;
                display: inline-block;
            }
        }
        .VK_ai_nav_bar::-webkit-scrollbar {
            display: none !important;
        }
        
    </style>
</head>
<body>

    <!-- header -->
    <header>
        <div id="navbar"></div>
    </header>  

<!-- --------------------------------------------------------------------- -->
<section>
    <nav class="mb_sub_nv">
        <div class="mv_breadcrumb">
            <ol class="mv_spark_breadcrumb_items">
                <li><a href="">Altera® FPGAs and Programmable Devices</a></li>
                <li><a href="">FPGA Product Support</a></li>
                <li><a href="">FPGA Support Resources</a></li>
                <li><a href="">FPGA IP Support</a></li>
                <li><p class="mb-0">Intel® FPGA IP Support</p></li>
            </ol>
        </div>
    </nav>
</section>
<!-- --------------------------------------------------------------------- -->

    <!-------------------------------- Altera® FPGA ----------------------------------->
    <section>
        <div class="mv_intel_fpga_padd">
            <h1 style="font-weight: 350; color: #fff;">Intel® FPGA IP Support</h1>
            <p style="color: #fff;">Intel FPGA Intellectual property (IP) Support list of support resources</p>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->
    
    <!---------------------------------- tabel 1 ------------------------------>
    <section id="dk_current_devices">
        <div class="mv_become_padd" style="padding-top: 0rem !important;">
            <div class="container">
                <table class="dk_current_table w-100 mb-4">
                    <thead>
                        <tr>
                            <th colspan="2" class="medium-column"><h4>Embedded Processors</h4>
                            </th>
                        </tr>   
                        </thead>
                        <tbody>
                            <tr class="data" data-category-id="">
                                <td class="medium-column"><b>Topic</b></td>
                                <td class="large-column"><b>Description</b></td>
                            </tr>
                            <tr class="data" data-category-id="">
                                <td><a title="Nios® V Processor Documentation" class="b_special_a1" href="">Nios® V Processor Documentation</a></td>
                                <td>Intel® FPGA provides extensive documentation and support for the Nios V family of embedded processors to help you quickly and easily develop and debug your embedded processor systems.</td>
                            </tr>
                            <tr class="data" data-category-id="">
                                <td><a title="Nios® V Processor Developer Center" class="b_special_a1" href="/vaidikhtml/mv_product/nios_v_processor_developer.html">Nios® V Processor Developer Center</a></td>
                                <td>This page is designed to provide documentation and support for the Nios V family of embedded processors to help you quickly develop and debug your embedded processor systems.</td>
                            </tr>
                            <tr class="data" data-category-id="">
                                <td><a title="Nios® II Processors Support" class="b_special_a1" href="">Nios® II Processors Support</a></td>
                                <td>This page is designed to provide extensive documentation and support for the Nios® II family of embedded processors to help you quickly and easily develop and debug your embedded processor systems.</td>
                            </tr>
                            <tr class="data" data-category-id="">
                                <td height="19"><a class="b_special_a1" href="" title="Nios® II Embedded Design Suite (EDS) Support">Nios®&nbsp;II Embedded Design Suite (EDS) Support</a></td>
                                <td>Intel® FPGA provides extensive documentation and support for the Nios II family of embedded processors to help you quickly and easily develop and debug your embedded processor systems.</td>
                            </tr>
                            <tr class="data" data-category-id="">
                                <td><a class="b_special_a1" href="" title="Nios II Software Build Tools for Eclipse Support">Nios II Software Build Tools for Eclipse Support</a></td>
                                <td>Intel provides the support collateral listed below for the Nios II Software Build Tools for Eclipse. Users can quickly and easily create software applications for their Nios II embedded processor systems using Intel's thorough documentation, knowledge database, tutorials on using the Nios II Software Build Tools for Eclipse, and software examples.</td>
                            </tr>
                            <tr class="data" data-category-id="">
                                <td height="19"><a class="b_special_a1" href="/darshit/dk_product/SOPC_Builder_Support.html" title="SOPC Builder Tool Support">SOPC Builder Tool Support</a></td>
                                <td>Intel® FPGA&nbsp;recommends using Platform Designer (formerly Qsys), the next-generation system integration tool, for new designs. Platform Designer provides many advantages over SOPC Builder, including higher performance with the new Platform Designer interconnect and faster development with support for hierarchical designs.</td>
                            </tr>
                            <tr class="data" data-category-id="">
                                <td height="20"><a class="b_special_a1" href="" title="Embedded Processor Design Examples">Embedded Processor Design Examples</a></td>
                                <td>Jumpstart your project with the latest embedded processor design examples targeting Intel® Quartus® Prime software v16.0 and above.</td>
                            </tr>
                        </tbody>
                </table>
            </div>
        </div>
    </section>
    <!-- ------------------ tabel 2 ------------------->

    <section id="dk_mature_device">
        <div style="padding: 0rem 0rem 1rem;">
            <div class="container">
                <table class="dk_current_table w-100 mb-4">
                    <thead>
                        <tr>
                            <th colspan="2" class="medium-column"><h4>DSP</h4></th>
                        </tr>   
                    </thead>
                    <tbody>
                        <tr class="data" data-category-id="">
                            <td class="medium-column"><b>Topic</b></td>
                            <td class="large-column"><b>Description</b></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td height="19" width="435" class="medium-column"><a class="b_special_a1" href="/vaidikhtml/mv_product/FPGAs_programmable_devices_technology_digital_signal_processing.html">Digital Signal Processing (DSP) Overview</a></td>
                            <td class="large-column">Intel offers exclusive hard floating-point solutions. The revolutionized hardened DSP blocks are industry’s first with native support for IEEE 754 single-precision floating point in dedicated hardened circuitry.&nbsp;</td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td height="19" width="435" class="medium-column"><a class="b_special_a1" href="" title="DSP Documentation">DSP Documentation</a></td>
                            <td class="large-column">Evolutions in technology are improving beyond traditional programmable digital signal processing (DSP) device capabilities. The degree of flexibility offered by programmable logic and the associated throughput benefits make FPGAs and PLDs increasingly attractive alternatives for performance-hungry applications.</td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td height="19" width="435" class="medium-column"><a class="b_special_a1" href="" title="DSP Design Examples">DSP Design Examples</a></td>
                            <td class="large-column">Jumpstart your project with the latest DSP design examples targeting Intel® Quartus® Prime software v16.0 and above.</td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td height="20" width="435" class="medium-column"><a class="b_special_a1" href="/darshit/dk_product/DSP_IP_Support_Center.html" title="DSP Support Center">DSP Support Center</a></td>
                            <td class="large-column">Intel FPGA provides extensive documentation and support for the digital signal processing (DSP) intellectual property (IP) cores, allowing you to quickly and easily develop and debug your DSP systems.&nbsp;</td>
                        </tr>
                    </tbody>
                </table>
            </div>
        </div>
    </section>

    <!-- -----------------------------  tabel 3  -------------------- -->

    <section id="dk_obsolete_devices">
            <div class="container">
                <table class="dk_current_table w-100 mb-4">
                    <thead>
                        <tr>
                            <th colspan="2" class="medium-column"><h4 style="text-align: center;">Interface Protocols</h4></th>
                        </tr>   
                        </thead>
                        <tbody>
                            <tr class="data" data-category-id="">
                                <td class="medium-column"><b>Topic</b></td>
                                <td class="large-column"><b>Description</b></td>
                            </tr>
                            <tr class="data" data-category-id="">
                                <td><a title="DisplayPort IP Support Center	" class="b_special_a1" href="/darshit/dk_product/displayport_IP_support_center.html">DisplayPort IP Support Center</a></td>
                                <td>Information on how to select, design, and implement DisplayPort IPs.</td>
                            </tr>
                            <tr class="data" data-category-id="">
                                <td><a title="Ethernet Support Center" class="b_special_a1" href="/vaidikhtml/mv_product/ethernet_support_center.html">Ethernet Support Center</a></td>
                                <td>Select, design, and implement ethernet links with guidelines on how to bring up your system and debug these links.</td>
                            </tr>
                            <tr class="data" data-category-id="">
                                <td><a title="External Memory Interfaces IP Support Center" class="b_special_a1" href="/vaidikhtml/mv_product/ECC.html">External Memory Interfaces IP Support Center</a></td>
                                <td>The External Memory Interface (EMIF) support page provides design process from start to finish for Intel FPGAs.</td>
                            </tr>
                            <tr class="data" data-category-id="">
                                <td><a title="PCI Express* IP Support Center" class="b_special_a1" href="/darshit/dk_product/PCI_express_IP_support_center.html">PCI Express* IP Support Center</a></td>
                                <td>Discover more information about the PCI Express* (PCIe*) and how to select, design, and implement PCIe links in this guide from the Intel Support team.</td>
                            </tr>
                            <tr class="data" data-category-id="">
                                <td class="medium-column"><a class="b_special_a1" href="/darshit/dk_product/PCI_Express_PCIE_IP_Core_resource_Center.html" title="PCI* Express">PCI* Express (PCIE) IP Core Resource Center</a></td>
                                <td class="large-column">Intel® FPGA&nbsp;provides extensive documentation and support for the PCI Express MegaCore function to help you quickly and easily develop and debug PCI Express (PCIe) applications.</td>
                            </tr>
                            <tr class="data" data-category-id="">
                                <td class="medium-column"><a class="b_special_a1" href="" title="Interface Protocols Resources">Interface IP Resources Protocols Support</a></td>
                                <td class="large-column">The Intel® FPGA Interface IP Resources includes Device Overviews, Datasheets, Development User Guides, Application Notes, Release Notes, Errata and Packaging Information. To narrow the results, use the "Filter by" or use "Search this collection".</td>
                            </tr>
                            <tr class="data" data-category-id="">
                                <td><a title="JESD204B/JESD204C IP Core – Support Center" class="b_special_a1" href="">JESD204B/JESD204C IP Core – Support Center</a></td>
                                <td>On this page, you will find out more information and resources about the JESD204B Intel FPGA IP Core and how to select, design, and implement transceiver links.</td>
                            </tr>
                            <tr class="data" data-category-id="">
                                <td height="19" width="435" class="medium-column"><a class="b_special_a1" href="" title="Serial Digital Interface (SDI)">Serial Digital Interface (SDI) Support Center</a></td>
                                <td class="large-column">Intel provides extensive documentation and support for the Serial Digital Interface (SDI) intellectual property (IP) Core to help you quickly and easily develop and debug SDI applications.</td>
                            </tr>
                            <tr class="data" data-category-id="">
                                <td height="19" width="435" class="medium-column"><a class="b_special_a1" href="/vaidikhtml/mv_product/serial_digital_interface_II_IP_support_center.html" title="SDI II">Serial Digital Interface (SDI) II Support Center</a></td>
                                <td class="large-column">Serial Digital Interface II Support Center is organized into categories that align with system design flow from start to finish. You will find information on how to plan, select, design, implement, and verify your Serial Digital Interface II IP cores. There are also guidelines on how to bring up your system and debug the Serial Digital Interface II IP design.</td>
                            </tr>
                            <tr class="data" data-category-id="">
                                <td height="19" width="435" class="medium-column"><a class="b_special_a1" href="" title="10 Gbps Ethernet">10 Gbps Ethernet IP Core Resource Center</a></td>
                                <td class="large-column">Support for the 10 Gbps Ethernet (10GbE) media access control (MAC) Megacore function to help you quickly and easily develop and debug 10GbE applications such as line cards, network interface cards (NICs), and switches operating at 10 gigabits per second (Gbps).</td>
                            </tr>
                            <tr class="data" data-category-id="">
                                <td height="20" width="344" class="medium-column"><a class="b_special_a1" href="" title="RapidIO IP Core Resource Center">RapidIO IP Core Resource Center</a></td>
                                <td class="large-column">Intel provides a range of complete FPGA solutions for the development of custom RapidIO processing elements, bridges, and switches.<br></td>
                            </tr>
                            <tr class="data" data-category-id="">
                                <td><a title="Transceiver PHY IP Support Center" class="b_special_a1" href="/vaidikhtml/mv_product/transceiver_PHY_IP_support_center.html">Transceiver PHY IP Support Center</a></td>
                                <td>Information on how to select, design, and implement Transceiver PHY IP links.</td>
                            </tr>
                            <tr class="data" data-category-id="">
                                <td height="20" width="344" class="medium-column"><a class="b_special_a1" href="" title="Interface Protocols Design Examples">Interface Protocols Design Examples</a></td>
                                <td class="large-column">Jumpstart your project with the latest interface protocols design examples targeting Intel® Quartus® Prime software v16.0 and above.</td>
                            </tr>
                        </tbody>
                </table>
            </div>
    </section>

    <!-- ------------------------------------------------------------------------- -->

    <section>
        <div style="padding: 1.5rem 0rem;">
            <div class="container">
                <h3 style="font-weight: 300;">Related Links</h3>
                <ul>
                    <li><a title="Intellectual Property (IP) Evaluation and Purchase" class="b_special_a1" href="/vaidikhtml/mv_product/intellectual_property_IP_evaluation_and_purchase.html">Intellectual Property (IP) Evaluation and Purchase</a></li>
                    <li><a title="Intel® FPGA Intellectual Property Products" class="b_special_a1" href="/Product/B11_intel_intellectual.html">Intel® FPGA Intellectual Property Products</a></li>
                    <li><a title="Find Intel® FPGA Intellectual Property (IP) Cores" class="b_special_a1" href="">Find Intel® FPGA Intellectual Property (IP) Cores</a></li>
                    <li><a title="Intel® FPGA Support Resources" class="b_special_a1" href="/vaidikhtml/mv_developer_learn/developer_get_help_FPGA_support.html">Intel® FPGA Support Resources</a></li>
                </ul>
            </div>
        </div>
    </section>

     <!--------------------------------- Still Have Questions ----------------------------->
     <section>
        <div style="padding-bottom: 2.5rem; padding-top: 2.5rem; text-align: center;">
            <div class="container">
                <div class="d-flex justify-content-center align-items-center">
                    <div>
                        <img style="height: 40px; width: 40px; margin-right: 20px;" src="/img/mv_image/icon-why-choose-desktop-rwd.png.rendition.intel.web.64.64.png" alt="">
                    </div>
                    <div>
                        <h2 style="font-weight: 350;"> Still Have Questions?</h2>
                    </div>
                </div>
                <p>Get answers for the most common design issues.</p>
                <a class="mv_coman_btn" href="">Search the Knowledge Base</a>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->


    <!-- footer -->
    <footer>
        <div id="footer"></div>
    </footer>

    <!------------------------------------ Model ----------------------------------->
    <!-- Use the 1 -->
    <div class="modal" id="mv_developer_usability_1" tabindex="-1">
        <div class="modal-dialog mv_industry_dialog">
            <div class="modal-content mv_industry_model_content dk_Cyclone_fmc">
                <div class="modal-body mv_industry_body">
                    <button type="button" data-bs-dismiss="modal" aria-label="Close">
                        <span><i class="fa-solid fa-xmark"></i></span>
                    </button>
                    <div class="mv_enlarged-image">
                        <img src="/img/darshit_image/diagram-opencl-sw-support.png.rendition.intel.web.1920.1080.png" alt="">
                    </div>
                </div>
            </div>
        </div>
    </div>
    <!-- ----------------------------------------------------------------------------- -->

    </body>

    <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/js/bootstrap.bundle.min.js" integrity="sha384-MrcW6ZMFYlzcLA8Nl+NtUVF0sA7MsXsP1UyJoMp4YLEuNSfAP+JcXn/tWtIaxVXM" crossorigin="anonymous"></script>

    <script>
        // navbar include
        fetch('/y_index/y_navbar.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('navbar').innerHTML = data;
            });
        // footer include 
        fetch('/y_index/y_footer.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('footer').innerHTML = data;
            });
    </script>

    <!-- nav script -->
    <script>
        document.addEventListener('DOMContentLoaded', function () {
        const nav = document.querySelector('.VK_client_app_navigation');
        const navLinks = document.querySelectorAll('.VK_ai_nav_bar a');
        const sections = document.querySelectorAll('section[id]');
        let navOffset = nav.offsetTop;

            // Add smooth scrolling to all links
            navLinks.forEach(link => {
                link.addEventListener('click', function (e) {
                    e.preventDefault();
                    document.querySelector(this.getAttribute('href')).scrollIntoView({
                        behavior: 'smooth'
                    });
                });
            });

            // Sticky Navigation
            window.addEventListener('scroll', () => {
                if (window.pageYOffset >= navOffset) {
                    nav.classList.add('VK_sticky_nav_bar');
                } else {
                    nav.classList.remove('VK_sticky_nav_bar');
                }
                // Section highlighting
                sections.forEach(section => {
                    const sectionTop = section.offsetTop - nav.clientHeight;
                    const sectionHeight = section.clientHeight;
                    if (window.pageYOffset >= sectionTop && window.pageYOffset <= sectionTop + sectionHeight) {
                        navLinks.forEach(link => {
                            link.classList.remove('active');
                            if (link.getAttribute('href') === `#${section.id}`) {
                                link.classList.add('active');
                                
                                // Ensure the active link is visible in the nav bar
                                const navBar = document.querySelector('.VK_ai_nav_bar');
                                const activeLink = document.querySelector('.VK_ai_nav_bar a.active');
                                const linkRect = activeLink.getBoundingClientRect();
                                const navBarRect = navBar.getBoundingClientRect();

                                if (linkRect.left < navBarRect.left || linkRect.right > navBarRect.right) {
                                    activeLink.scrollIntoView({ inline: 'center', behavior: 'smooth' });
                                }
                            }
                        });
                    }
                });
            });
        });
    </script>

</html>