<title>All Implementation Messages</title><table width=100%>
<tr><td align=LEFT cellspacing=0 cellpadding=0><b>All Implementation Messages</b></td><td><b>Tue Dec 8 23:28:13 2015</b></td></tr></table><hr><br><table border cellspacing='0' cellpadding='0'><tr bgcolor='#DDDDDD'><td>Program</td><td> </td><td>All Implementation Messages - Errors, Warnings, and Infos</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>HDLCompiler:1016 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\XICO.v" Line 339: Port LOCKED is not connected to this instance</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>HDLCompiler:1016 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\XICO.v" Line 670: Port wHClk_o is not connected to this instance</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>HDLCompiler:1016 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\XICO.v" Line 683: Port ready_o is not connected to this instance</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>HDLCompiler:1016 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\XICO.v" Line 889: Port oProfile is not connected to this instance</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>HDLCompiler:1016 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\XICO.v" Line 937: Port oProfile is not connected to this instance</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>HDLCompiler:1016 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\XICO.v" Line 959: Port oProfile is not connected to this instance</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>HDLCompiler:1016 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\XICO.v" Line 1025: Port f_o is not connected to this instance</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>HDLCompiler:1127 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\ipcore_dir\CLK_PLL.v" Line 126: Assignment to clkout3_unused ignored, since the identifier is never used</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>HDLCompiler:1127 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\ipcore_dir\CLK_PLL.v" Line 127: Assignment to clkout4_unused ignored, since the identifier is never used</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>HDLCompiler:1127 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\ipcore_dir\CLK_PLL.v" Line 128: Assignment to clkout5_unused ignored, since the identifier is never used</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>HDLCompiler:1127 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\XICO.v" Line 343: Assignment to wClk050 ignored, since the identifier is never used</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>HDLCompiler:1127 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\XICO.v" Line 344: Assignment to wClk100 ignored, since the identifier is never used</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>HDLCompiler:1127 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\XICO.v" Line 358: Assignment to rTest ignored, since the identifier is never used</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>HDLCompiler:1016 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\PULSE_PICKER.v" Line 35: Port INPUT_CLK_STOPPED is not connected to this instance</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>HDLCompiler:413 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\PULSE_PICKER.v" Line 86: Result of 32-bit expression is truncated to fit in 1-bit target.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>HDLCompiler:413 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\PULSE_PICKER.v" Line 91: Result of 32-bit expression is truncated to fit in 1-bit target.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>HDLCompiler:413 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\PULSE_PICKER.v" Line 92: Result of 32-bit expression is truncated to fit in 8-bit target.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>HDLCompiler:413 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\PULSE_PICKER.v" Line 97: Result of 32-bit expression is truncated to fit in 1-bit target.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>HDLCompiler:413 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\PULSE_PICKER.v" Line 98: Result of 32-bit expression is truncated to fit in 16-bit target.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>HDLCompiler:413 - "PISO.v" Line 60: Result of 32-bit expression is truncated to fit in 1-bit target.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>HDLCompiler:1499 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\ipcore_dir\ppmem_xem6.v" Line 39: Empty module &lt;ppmem_xem6&gt; remains a black box.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>HDLCompiler:413 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\PPCORE.v" Line 340: Result of 32-bit expression is truncated to fit in 2-bit target.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>HDLCompiler:413 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\PPCORE.v" Line 341: Result of 32-bit expression is truncated to fit in 2-bit target.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>HDLCompiler:189 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\XICO.v" Line 776: Size mismatch in connection of port &lt;wState_o&gt;. Formal port size is 2-bit while actual signal size is 4-bit.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>HDLCompiler:413 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\AD9910Serial.v" Line 142: Result of 32-bit expression is truncated to fit in 7-bit target.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>HDLCompiler:1127 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\AD9910Serial.v" Line 89: Assignment to rProfile ignored, since the identifier is never used</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>HDLCompiler:413 - "PISO.v" Line 60: Result of 32-bit expression is truncated to fit in 1-bit target.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>HDLCompiler:189 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\XICO.v" Line 884: Size mismatch in connection of port &lt;oProfile&gt;. Formal port size is 3-bit while actual signal size is 4-bit.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>HDLCompiler:413 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\AD9910Serial.v" Line 142: Result of 32-bit expression is truncated to fit in 7-bit target.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>HDLCompiler:1127 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\AD9910Serial.v" Line 89: Assignment to rProfile ignored, since the identifier is never used</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>HDLCompiler:413 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\AWG_AD9958-59.v" Line 405: Result of 6-bit expression is truncated to fit in 5-bit target.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>HDLCompiler:413 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\AWG_AD9958-59.v" Line 412: Result of 5-bit expression is truncated to fit in 4-bit target.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>HDLCompiler:413 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\AWG_AD9958-59.v" Line 422: Result of 32-bit expression is truncated to fit in 24-bit target.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>HDLCompiler:413 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\AWG_AD9958-59.v" Line 405: Result of 6-bit expression is truncated to fit in 5-bit target.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>HDLCompiler:413 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\AWG_AD9958-59.v" Line 412: Result of 5-bit expression is truncated to fit in 4-bit target.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>HDLCompiler:413 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\AWG_AD9958-59.v" Line 422: Result of 32-bit expression is truncated to fit in 24-bit target.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>HDLCompiler:413 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\AD9910_AWG.v" Line 91: Result of 17-bit expression is truncated to fit in 16-bit target.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>HDLCompiler:413 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\AD9910_AWG.v" Line 92: Result of 32-bit expression is truncated to fit in 16-bit target.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>HDLCompiler:413 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\AD9910_AWG.v" Line 97: Result of 32-bit expression is truncated to fit in 1-bit target.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>HDLCompiler:413 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\AD9910_AWG.v" Line 143: Result of 17-bit expression is truncated to fit in 16-bit target.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>HDLCompiler:413 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\AD9910_AWG.v" Line 150: Result of 17-bit expression is truncated to fit in 16-bit target.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>HDLCompiler:413 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\AD9910_AWG.v" Line 173: Result of 17-bit expression is truncated to fit in 16-bit target.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>HDLCompiler:413 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\AD9910_AWG.v" Line 184: Result of 32-bit expression is truncated to fit in 31-bit target.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>HDLCompiler:413 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\AD9910_AWG.v" Line 189: Result of 32-bit expression is truncated to fit in 16-bit target.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>HDLCompiler:413 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\AD9910_AWG.v" Line 196: Result of 29-bit expression is truncated to fit in 28-bit target.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>HDLCompiler:413 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\AD9910_AWG.v" Line 210: Result of 32-bit expression is truncated to fit in 16-bit target.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>HDLCompiler:413 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\AD9910_AWG.v" Line 216: Result of 32-bit expression is truncated to fit in 16-bit target.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>HDLCompiler:413 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\AD9910_AWG.v" Line 232: Result of 32-bit expression is truncated to fit in 6-bit target.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>HDLCompiler:413 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\AD9910_AWG.v" Line 236: Result of 32-bit expression is truncated to fit in 31-bit target.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>HDLCompiler:413 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\AD9910_AWG.v" Line 241: Result of 32-bit expression is truncated to fit in 16-bit target.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>HDLCompiler:413 - "PISO.v" Line 60: Result of 32-bit expression is truncated to fit in 1-bit target.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>HDLCompiler:413 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\AD9910_AWG.v" Line 91: Result of 17-bit expression is truncated to fit in 16-bit target.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>HDLCompiler:413 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\AD9910_AWG.v" Line 92: Result of 32-bit expression is truncated to fit in 16-bit target.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>HDLCompiler:413 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\AD9910_AWG.v" Line 97: Result of 32-bit expression is truncated to fit in 1-bit target.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>HDLCompiler:413 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\AD9910_AWG.v" Line 143: Result of 17-bit expression is truncated to fit in 16-bit target.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>HDLCompiler:413 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\AD9910_AWG.v" Line 150: Result of 17-bit expression is truncated to fit in 16-bit target.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>HDLCompiler:413 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\AD9910_AWG.v" Line 173: Result of 17-bit expression is truncated to fit in 16-bit target.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>HDLCompiler:413 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\AD9910_AWG.v" Line 184: Result of 32-bit expression is truncated to fit in 31-bit target.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>HDLCompiler:413 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\AD9910_AWG.v" Line 189: Result of 32-bit expression is truncated to fit in 16-bit target.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>HDLCompiler:413 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\AD9910_AWG.v" Line 196: Result of 29-bit expression is truncated to fit in 28-bit target.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>HDLCompiler:413 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\AD9910_AWG.v" Line 210: Result of 32-bit expression is truncated to fit in 16-bit target.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>HDLCompiler:413 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\AD9910_AWG.v" Line 216: Result of 32-bit expression is truncated to fit in 16-bit target.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>HDLCompiler:413 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\AD9910_AWG.v" Line 232: Result of 32-bit expression is truncated to fit in 6-bit target.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>HDLCompiler:413 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\AD9910_AWG.v" Line 236: Result of 32-bit expression is truncated to fit in 31-bit target.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>HDLCompiler:413 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\AD9910_AWG.v" Line 241: Result of 32-bit expression is truncated to fit in 16-bit target.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>HDLCompiler:413 - "CLK_TICK.v" Line 78: Result of 32-bit expression is truncated to fit in 16-bit target.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>HDLCompiler:413 - "CLK_TICK.v" Line 79: Result of 32-bit expression is truncated to fit in 16-bit target.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>HDLCompiler:413 - "CLK_TICK.v" Line 96: Result of 32-bit expression is truncated to fit in 16-bit target.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>HDLCompiler:1127 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\XICO.v" Line 992: Assignment to wDCOut ignored, since the identifier is never used</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>HDLCompiler:413 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\TAC.v" Line 177: Result of 17-bit expression is truncated to fit in 16-bit target.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>HDLCompiler:413 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\XICO.v" Line 1053: Result of 32-bit expression is truncated to fit in 4-bit target.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>HDLCompiler:1016 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\OKLib\okLibrary.v" Line 34: Port CLK180 is not connected to this instance</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>HDLCompiler:1016 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\OKLib\okLibrary.v" Line 62: Port BUSY is not connected to this instance</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>HDLCompiler:634 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\XICO.v" Line 1083: Net &lt;ok2x[186]&gt; does not have a driver.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:2972 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\XICO.v" line 1025. All outputs of instance &lt;mYAG_Ctrl&gt; of block &lt;YAG_CTRL&gt; are unconnected in block &lt;XICO&gt;. Underlying logic will be removed.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:647 - Input &lt;button&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.</td><td>New</td></tr>
<tr><td>xst</td><td>INFO&nbsp;</td><td>Xst:3210 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\XICO.v" line 339: Output port &lt;CLK_050&gt; of the instance &lt;u_hclk&gt; is unconnected or connected to loadless signal.</td><td>New</td></tr>
<tr><td>xst</td><td>INFO&nbsp;</td><td>Xst:3210 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\XICO.v" line 339: Output port &lt;CLK_100&gt; of the instance &lt;u_hclk&gt; is unconnected or connected to loadless signal.</td><td>New</td></tr>
<tr><td>xst</td><td>INFO&nbsp;</td><td>Xst:3210 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\XICO.v" line 339: Output port &lt;LOCKED&gt; of the instance &lt;u_hclk&gt; is unconnected or connected to loadless signal.</td><td>New</td></tr>
<tr><td>xst</td><td>INFO&nbsp;</td><td>Xst:3210 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\XICO.v" line 670: Output port &lt;wHClk_o&gt; of the instance &lt;pulse_picker&gt; is unconnected or connected to loadless signal.</td><td>New</td></tr>
<tr><td>xst</td><td>INFO&nbsp;</td><td>Xst:3210 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\XICO.v" line 683: Output port &lt;ready_o&gt; of the instance &lt;pll&gt; is unconnected or connected to loadless signal.</td><td>New</td></tr>
<tr><td>xst</td><td>INFO&nbsp;</td><td>Xst:3210 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\XICO.v" line 891: Output port &lt;oProfile&gt; of the instance &lt;DDS3&gt; is unconnected or connected to loadless signal.</td><td>New</td></tr>
<tr><td>xst</td><td>INFO&nbsp;</td><td>Xst:3210 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\XICO.v" line 939: Output port &lt;oProfile&gt; of the instance &lt;awg2&gt; is unconnected or connected to loadless signal.</td><td>New</td></tr>
<tr><td>xst</td><td>INFO&nbsp;</td><td>Xst:3210 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\XICO.v" line 961: Output port &lt;oProfile&gt; of the instance &lt;awg3&gt; is unconnected or connected to loadless signal.</td><td>New</td></tr>
<tr><td>xst</td><td>INFO&nbsp;</td><td>Xst:3210 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\XICO.v" line 984: Output port &lt;tick_o&gt; of the instance &lt;dc_inst&gt; is unconnected or connected to loadless signal.</td><td>New</td></tr>
<tr><td>xst</td><td>INFO&nbsp;</td><td>Xst:3210 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\XICO.v" line 1025: Output port &lt;f_o&gt; of the instance &lt;mYAG_Ctrl&gt; is unconnected or connected to loadless signal.</td><td>New</td></tr>
<tr><td>xst</td><td>INFO&nbsp;</td><td>Xst:3210 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\XICO.v" line 1025: Output port &lt;q_o&gt; of the instance &lt;mYAG_Ctrl&gt; is unconnected or connected to loadless signal.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:653 - Signal &lt;ok2x&lt;186:85&gt;&gt; is used but never assigned. This sourceless signal will be automatically connected to value GND.</td><td>New</td></tr>
<tr><td>xst</td><td>INFO&nbsp;</td><td>Xst:3210 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\PULSE_PICKER.v" line 35: Output port &lt;INPUT_CLK_STOPPED&gt; of the instance &lt;QCLK&gt; is unconnected or connected to loadless signal.</td><td>New</td></tr>
<tr><td>xst</td><td>INFO&nbsp;</td><td>Xst:3210 - "C:\Users\Admin\Xilinx Projects\XICO-XEM6001\PULSE_PICKER.v" line 35: Output port &lt;LOCKED&gt; of the instance &lt;QCLK&gt; is unconnected or connected to loadless signal.</td><td>New</td></tr>
<tr><td>xst</td><td>INFO&nbsp;</td><td>Xst:1799 - State 0100 is never reached in FSM &lt;state&gt;.</td><td>New</td></tr>
<tr><td>xst</td><td>INFO&nbsp;</td><td>Xst:1799 - State 0100 is never reached in FSM &lt;state&gt;.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:647 - Input &lt;cmd_in&lt;11:4&gt;&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:647 - Input &lt;data_in&lt;15:7&gt;&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.</td><td>New</td></tr>
<tr><td>xst</td><td>INFO&nbsp;</td><td>Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.</td><td>New</td></tr>
<tr><td>xst</td><td>INFO&nbsp;</td><td>Xst:2261 - The FF/Latch &lt;rAWG9959StartAddr_o_1&gt; in Unit &lt;ppcore&gt; is equivalent to the following FF/Latch, which will be removed : &lt;rAWG9910StartAddr_o_1&gt;</td><td>New</td></tr>
<tr><td>xst</td><td>INFO&nbsp;</td><td>Xst:2261 - The FF/Latch &lt;rAWG9959StartAddr_o_2&gt; in Unit &lt;ppcore&gt; is equivalent to the following FF/Latch, which will be removed : &lt;rAWG9910StartAddr_o_2&gt;</td><td>New</td></tr>
<tr><td>xst</td><td>INFO&nbsp;</td><td>Xst:2261 - The FF/Latch &lt;rAWG9959StartAddr_o_3&gt; in Unit &lt;ppcore&gt; is equivalent to the following FF/Latch, which will be removed : &lt;rAWG9910StartAddr_o_3&gt;</td><td>New</td></tr>
<tr><td>xst</td><td>INFO&nbsp;</td><td>Xst:2261 - The FF/Latch &lt;rAWG9959StartAddr_o_4&gt; in Unit &lt;ppcore&gt; is equivalent to the following FF/Latch, which will be removed : &lt;rAWG9910StartAddr_o_4&gt;</td><td>New</td></tr>
<tr><td>xst</td><td>INFO&nbsp;</td><td>Xst:2261 - The FF/Latch &lt;rAWG9959StartAddr_o_5&gt; in Unit &lt;ppcore&gt; is equivalent to the following FF/Latch, which will be removed : &lt;rAWG9910StartAddr_o_5&gt;</td><td>New</td></tr>
<tr><td>xst</td><td>INFO&nbsp;</td><td>Xst:2261 - The FF/Latch &lt;rAWG9959StartAddr_o_10&gt; in Unit &lt;ppcore&gt; is equivalent to the following FF/Latch, which will be removed : &lt;rAWG9910StartAddr_o_10&gt;</td><td>New</td></tr>
<tr><td>xst</td><td>INFO&nbsp;</td><td>Xst:2261 - The FF/Latch &lt;rAWG9959StartAddr_o_6&gt; in Unit &lt;ppcore&gt; is equivalent to the following FF/Latch, which will be removed : &lt;rAWG9910StartAddr_o_6&gt;</td><td>New</td></tr>
<tr><td>xst</td><td>INFO&nbsp;</td><td>Xst:2261 - The FF/Latch &lt;rAWG9959StartAddr_o_11&gt; in Unit &lt;ppcore&gt; is equivalent to the following FF/Latch, which will be removed : &lt;rAWG9910StartAddr_o_11&gt;</td><td>New</td></tr>
<tr><td>xst</td><td>INFO&nbsp;</td><td>Xst:2261 - The FF/Latch &lt;rAWG9959StartAddr_o_7&gt; in Unit &lt;ppcore&gt; is equivalent to the following FF/Latch, which will be removed : &lt;rAWG9910StartAddr_o_7&gt;</td><td>New</td></tr>
<tr><td>xst</td><td>INFO&nbsp;</td><td>Xst:2261 - The FF/Latch &lt;rAWG9959StartAddr_o_12&gt; in Unit &lt;ppcore&gt; is equivalent to the following FF/Latch, which will be removed : &lt;rAWG9910StartAddr_o_12&gt;</td><td>New</td></tr>
<tr><td>xst</td><td>INFO&nbsp;</td><td>Xst:2261 - The FF/Latch &lt;rAWG9959StartAddr_o_8&gt; in Unit &lt;ppcore&gt; is equivalent to the following FF/Latch, which will be removed : &lt;rAWG9910StartAddr_o_8&gt;</td><td>New</td></tr>
<tr><td>xst</td><td>INFO&nbsp;</td><td>Xst:2261 - The FF/Latch &lt;rAWG9959StartAddr_o_13&gt; in Unit &lt;ppcore&gt; is equivalent to the following FF/Latch, which will be removed : &lt;rAWG9910StartAddr_o_13&gt;</td><td>New</td></tr>
<tr><td>xst</td><td>INFO&nbsp;</td><td>Xst:2261 - The FF/Latch &lt;rAWG9959StartAddr_o_9&gt; in Unit &lt;ppcore&gt; is equivalent to the following FF/Latch, which will be removed : &lt;rAWG9910StartAddr_o_9&gt;</td><td>New</td></tr>
<tr><td>xst</td><td>INFO&nbsp;</td><td>Xst:2261 - The FF/Latch &lt;rAWG9959StartAddr_o_14&gt; in Unit &lt;ppcore&gt; is equivalent to the following FF/Latch, which will be removed : &lt;rAWG9910StartAddr_o_14&gt;</td><td>New</td></tr>
<tr><td>xst</td><td>INFO&nbsp;</td><td>Xst:2261 - The FF/Latch &lt;rAWG9959StartAddr_o_15&gt; in Unit &lt;ppcore&gt; is equivalent to the following FF/Latch, which will be removed : &lt;rAWG9910StartAddr_o_15&gt;</td><td>New</td></tr>
<tr><td>xst</td><td>INFO&nbsp;</td><td>Xst:2261 - The FF/Latch &lt;rAWG9959StartAddr_o_0&gt; in Unit &lt;ppcore&gt; is equivalent to the following FF/Latch, which will be removed : &lt;rAWG9910StartAddr_o_0&gt;</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;rExpTime_10&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;rExpTime_9&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;rExpTime_8&gt; (without init value) has a constant value of 1 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;rExpTime_7&gt; (without init value) has a constant value of 1 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;rExpTime_6&gt; (without init value) has a constant value of 1 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;rExpTime_5&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;rExpTime_4&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;rExpTime_3&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;rExpTime_2&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;rExpTime_1&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;rExpTime_0&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;max_spi_idx_4&gt; (without init value) has a constant value of 0 in block &lt;awg1&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;max_spi_idx_0&gt; (without init value) has a constant value of 0 in block &lt;awg1&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;spi_data_reg_1&gt; (without init value) has a constant value of 0 in block &lt;awg1&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;spi_data_reg_2&gt; (without init value) has a constant value of 0 in block &lt;awg1&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;spi_data_reg_0&gt; (without init value) has a constant value of 0 in block &lt;awg1&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;spi_data_reg_4&gt; (without init value) has a constant value of 0 in block &lt;awg1&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;spi_data_reg_5&gt; (without init value) has a constant value of 0 in block &lt;awg1&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;spi_data_reg_3&gt; (without init value) has a constant value of 0 in block &lt;awg1&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;spi_data_reg_7&gt; (without init value) has a constant value of 0 in block &lt;awg1&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;spi_data_reg_8&gt; (without init value) has a constant value of 0 in block &lt;awg1&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;rExpTime_31&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;rExpTime_30&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;rExpTime_29&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;rExpTime_28&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;rExpTime_27&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;rExpTime_26&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;rExpTime_25&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;rExpTime_24&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;rExpTime_23&gt; (without init value) has a constant value of 1 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;rExpTime_22&gt; (without init value) has a constant value of 1 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;rExpTime_21&gt; (without init value) has a constant value of 1 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;rExpTime_20&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;rExpTime_19&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;rExpTime_18&gt; (without init value) has a constant value of 1 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;rExpTime_17&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;rExpTime_16&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;rExpTime_15&gt; (without init value) has a constant value of 1 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;rExpTime_14&gt; (without init value) has a constant value of 1 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;rExpTime_13&gt; (without init value) has a constant value of 1 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;rExpTime_12&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;rExpTime_11&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;spi_data_reg_4&gt; (without init value) has a constant value of 0 in block &lt;awg0&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;spi_data_reg_5&gt; (without init value) has a constant value of 0 in block &lt;awg0&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;spi_data_reg_3&gt; (without init value) has a constant value of 0 in block &lt;awg0&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;spi_data_reg_7&gt; (without init value) has a constant value of 0 in block &lt;awg0&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;spi_data_reg_8&gt; (without init value) has a constant value of 0 in block &lt;awg0&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;spi_data_reg_6&gt; (without init value) has a constant value of 0 in block &lt;awg0&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;spi_data_reg_9&gt; (without init value) has a constant value of 0 in block &lt;awg0&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;spi_data_reg_10&gt; (without init value) has a constant value of 0 in block &lt;awg0&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;spi_data_reg_11&gt; (without init value) has a constant value of 0 in block &lt;awg0&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;spi_data_reg_12&gt; (without init value) has a constant value of 0 in block &lt;awg0&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;spi_data_reg_14&gt; (without init value) has a constant value of 0 in block &lt;awg0&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;spi_data_reg_15&gt; (without init value) has a constant value of 0 in block &lt;awg0&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;spi_data_reg_13&gt; (without init value) has a constant value of 0 in block &lt;awg0&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;spi_data_reg_17&gt; (without init value) has a constant value of 0 in block &lt;awg0&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;spi_data_reg_18&gt; (without init value) has a constant value of 0 in block &lt;awg0&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;spi_data_reg_16&gt; (without init value) has a constant value of 0 in block &lt;awg0&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;spi_data_reg_20&gt; (without init value) has a constant value of 0 in block &lt;awg0&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;spi_data_reg_21&gt; (without init value) has a constant value of 0 in block &lt;awg0&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;spi_data_reg_19&gt; (without init value) has a constant value of 0 in block &lt;awg0&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;spi_data_reg_22&gt; (without init value) has a constant value of 0 in block &lt;awg0&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;spi_data_reg_23&gt; (without init value) has a constant value of 0 in block &lt;awg0&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;spi_data_reg_6&gt; (without init value) has a constant value of 0 in block &lt;awg1&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;spi_data_reg_9&gt; (without init value) has a constant value of 0 in block &lt;awg1&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;spi_data_reg_10&gt; (without init value) has a constant value of 0 in block &lt;awg1&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;spi_data_reg_11&gt; (without init value) has a constant value of 0 in block &lt;awg1&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;spi_data_reg_12&gt; (without init value) has a constant value of 0 in block &lt;awg1&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;spi_data_reg_14&gt; (without init value) has a constant value of 0 in block &lt;awg1&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;spi_data_reg_15&gt; (without init value) has a constant value of 0 in block &lt;awg1&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;spi_data_reg_13&gt; (without init value) has a constant value of 0 in block &lt;awg1&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;spi_data_reg_17&gt; (without init value) has a constant value of 0 in block &lt;awg1&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;spi_data_reg_18&gt; (without init value) has a constant value of 0 in block &lt;awg1&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;spi_data_reg_16&gt; (without init value) has a constant value of 0 in block &lt;awg1&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;spi_data_reg_20&gt; (without init value) has a constant value of 0 in block &lt;awg1&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;spi_data_reg_21&gt; (without init value) has a constant value of 0 in block &lt;awg1&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;spi_data_reg_19&gt; (without init value) has a constant value of 0 in block &lt;awg1&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;spi_data_reg_22&gt; (without init value) has a constant value of 0 in block &lt;awg1&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;spi_data_reg_23&gt; (without init value) has a constant value of 0 in block &lt;awg1&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;max_spi_idx_4&gt; (without init value) has a constant value of 0 in block &lt;awg0&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;max_spi_idx_0&gt; (without init value) has a constant value of 0 in block &lt;awg0&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;spi_data_reg_1&gt; (without init value) has a constant value of 0 in block &lt;awg0&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;spi_data_reg_2&gt; (without init value) has a constant value of 0 in block &lt;awg0&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;spi_data_reg_0&gt; (without init value) has a constant value of 0 in block &lt;awg0&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;rDO_o_7&gt; of sequential type is unconnected in block &lt;ppcore&gt;.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;rTacCmd_4&gt; of sequential type is unconnected in block &lt;XICO&gt;.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;rTacCmd_5&gt; of sequential type is unconnected in block &lt;XICO&gt;.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;rTacCmd_6&gt; of sequential type is unconnected in block &lt;XICO&gt;.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;rTacCmd_7&gt; of sequential type is unconnected in block &lt;XICO&gt;.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;rTacCmd_8&gt; of sequential type is unconnected in block &lt;XICO&gt;.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;rTacCmd_9&gt; of sequential type is unconnected in block &lt;XICO&gt;.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;rTacCmd_10&gt; of sequential type is unconnected in block &lt;XICO&gt;.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;rTacCmd_11&gt; of sequential type is unconnected in block &lt;XICO&gt;.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;rTacData_7&gt; of sequential type is unconnected in block &lt;XICO&gt;.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;rTacData_8&gt; of sequential type is unconnected in block &lt;XICO&gt;.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;rTacData_9&gt; of sequential type is unconnected in block &lt;XICO&gt;.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;rTacData_10&gt; of sequential type is unconnected in block &lt;XICO&gt;.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;rTacData_11&gt; of sequential type is unconnected in block &lt;XICO&gt;.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;rTacData_12&gt; of sequential type is unconnected in block &lt;XICO&gt;.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;rTacData_13&gt; of sequential type is unconnected in block &lt;XICO&gt;.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;rTacData_14&gt; of sequential type is unconnected in block &lt;XICO&gt;.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;rTacData_15&gt; of sequential type is unconnected in block &lt;XICO&gt;.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;max_spi_idx_4&gt; (without init value) has a constant value of 0 in block &lt;AWG_AD9959_1&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1895 - Due to other FF/Latch trimming, FF/Latch &lt;max_spi_idx_0&gt; (without init value) has a constant value of 0 in block &lt;AWG_AD9959_1&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1895 - Due to other FF/Latch trimming, FF/Latch &lt;spi_data_reg_1&gt; (without init value) has a constant value of 0 in block &lt;AWG_AD9959_1&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1895 - Due to other FF/Latch trimming, FF/Latch &lt;spi_data_reg_2&gt; (without init value) has a constant value of 0 in block &lt;AWG_AD9959_1&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1895 - Due to other FF/Latch trimming, FF/Latch &lt;spi_data_reg_0&gt; (without init value) has a constant value of 0 in block &lt;AWG_AD9959_1&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1895 - Due to other FF/Latch trimming, FF/Latch &lt;spi_data_reg_4&gt; (without init value) has a constant value of 0 in block &lt;AWG_AD9959_1&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1895 - Due to other FF/Latch trimming, FF/Latch &lt;spi_data_reg_5&gt; (without init value) has a constant value of 0 in block &lt;AWG_AD9959_1&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1895 - Due to other FF/Latch trimming, FF/Latch &lt;spi_data_reg_3&gt; (without init value) has a constant value of 0 in block &lt;AWG_AD9959_1&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1895 - Due to other FF/Latch trimming, FF/Latch &lt;spi_data_reg_7&gt; (without init value) has a constant value of 0 in block &lt;AWG_AD9959_1&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1895 - Due to other FF/Latch trimming, FF/Latch &lt;spi_data_reg_8&gt; (without init value) has a constant value of 0 in block &lt;AWG_AD9959_1&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1895 - Due to other FF/Latch trimming, FF/Latch &lt;spi_data_reg_6&gt; (without init value) has a constant value of 0 in block &lt;AWG_AD9959_1&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1895 - Due to other FF/Latch trimming, FF/Latch &lt;spi_data_reg_9&gt; (without init value) has a constant value of 0 in block &lt;AWG_AD9959_1&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1895 - Due to other FF/Latch trimming, FF/Latch &lt;spi_data_reg_10&gt; (without init value) has a constant value of 0 in block &lt;AWG_AD9959_1&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1895 - Due to other FF/Latch trimming, FF/Latch &lt;spi_data_reg_11&gt; (without init value) has a constant value of 0 in block &lt;AWG_AD9959_1&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1895 - Due to other FF/Latch trimming, FF/Latch &lt;spi_data_reg_12&gt; (without init value) has a constant value of 0 in block &lt;AWG_AD9959_1&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1895 - Due to other FF/Latch trimming, FF/Latch &lt;spi_data_reg_14&gt; (without init value) has a constant value of 0 in block &lt;AWG_AD9959_1&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1895 - Due to other FF/Latch trimming, FF/Latch &lt;spi_data_reg_15&gt; (without init value) has a constant value of 0 in block &lt;AWG_AD9959_1&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1895 - Due to other FF/Latch trimming, FF/Latch &lt;spi_data_reg_13&gt; (without init value) has a constant value of 0 in block &lt;AWG_AD9959_1&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1895 - Due to other FF/Latch trimming, FF/Latch &lt;spi_data_reg_17&gt; (without init value) has a constant value of 0 in block &lt;AWG_AD9959_1&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1895 - Due to other FF/Latch trimming, FF/Latch &lt;spi_data_reg_18&gt; (without init value) has a constant value of 0 in block &lt;AWG_AD9959_1&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1895 - Due to other FF/Latch trimming, FF/Latch &lt;spi_data_reg_16&gt; (without init value) has a constant value of 0 in block &lt;AWG_AD9959_1&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1895 - Due to other FF/Latch trimming, FF/Latch &lt;spi_data_reg_20&gt; (without init value) has a constant value of 0 in block &lt;AWG_AD9959_1&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1895 - Due to other FF/Latch trimming, FF/Latch &lt;spi_data_reg_21&gt; (without init value) has a constant value of 0 in block &lt;AWG_AD9959_1&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1895 - Due to other FF/Latch trimming, FF/Latch &lt;spi_data_reg_19&gt; (without init value) has a constant value of 0 in block &lt;AWG_AD9959_1&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1895 - Due to other FF/Latch trimming, FF/Latch &lt;spi_data_reg_22&gt; (without init value) has a constant value of 0 in block &lt;AWG_AD9959_1&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1895 - Due to other FF/Latch trimming, FF/Latch &lt;spi_data_reg_23&gt; (without init value) has a constant value of 0 in block &lt;AWG_AD9959_1&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;max_spi_idx_4&gt; (without init value) has a constant value of 0 in block &lt;AWG_AD9959_2&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1895 - Due to other FF/Latch trimming, FF/Latch &lt;max_spi_idx_0&gt; (without init value) has a constant value of 0 in block &lt;AWG_AD9959_2&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1895 - Due to other FF/Latch trimming, FF/Latch &lt;spi_data_reg_1&gt; (without init value) has a constant value of 0 in block &lt;AWG_AD9959_2&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1895 - Due to other FF/Latch trimming, FF/Latch &lt;spi_data_reg_2&gt; (without init value) has a constant value of 0 in block &lt;AWG_AD9959_2&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1895 - Due to other FF/Latch trimming, FF/Latch &lt;spi_data_reg_0&gt; (without init value) has a constant value of 0 in block &lt;AWG_AD9959_2&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1895 - Due to other FF/Latch trimming, FF/Latch &lt;spi_data_reg_4&gt; (without init value) has a constant value of 0 in block &lt;AWG_AD9959_2&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1895 - Due to other FF/Latch trimming, FF/Latch &lt;spi_data_reg_5&gt; (without init value) has a constant value of 0 in block &lt;AWG_AD9959_2&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1895 - Due to other FF/Latch trimming, FF/Latch &lt;spi_data_reg_3&gt; (without init value) has a constant value of 0 in block &lt;AWG_AD9959_2&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1895 - Due to other FF/Latch trimming, FF/Latch &lt;spi_data_reg_7&gt; (without init value) has a constant value of 0 in block &lt;AWG_AD9959_2&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1895 - Due to other FF/Latch trimming, FF/Latch &lt;spi_data_reg_8&gt; (without init value) has a constant value of 0 in block &lt;AWG_AD9959_2&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1895 - Due to other FF/Latch trimming, FF/Latch &lt;spi_data_reg_6&gt; (without init value) has a constant value of 0 in block &lt;AWG_AD9959_2&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1895 - Due to other FF/Latch trimming, FF/Latch &lt;spi_data_reg_9&gt; (without init value) has a constant value of 0 in block &lt;AWG_AD9959_2&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1895 - Due to other FF/Latch trimming, FF/Latch &lt;spi_data_reg_10&gt; (without init value) has a constant value of 0 in block &lt;AWG_AD9959_2&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1895 - Due to other FF/Latch trimming, FF/Latch &lt;spi_data_reg_11&gt; (without init value) has a constant value of 0 in block &lt;AWG_AD9959_2&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1895 - Due to other FF/Latch trimming, FF/Latch &lt;spi_data_reg_12&gt; (without init value) has a constant value of 0 in block &lt;AWG_AD9959_2&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1895 - Due to other FF/Latch trimming, FF/Latch &lt;spi_data_reg_14&gt; (without init value) has a constant value of 0 in block &lt;AWG_AD9959_2&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1895 - Due to other FF/Latch trimming, FF/Latch &lt;spi_data_reg_15&gt; (without init value) has a constant value of 0 in block &lt;AWG_AD9959_2&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1895 - Due to other FF/Latch trimming, FF/Latch &lt;spi_data_reg_13&gt; (without init value) has a constant value of 0 in block &lt;AWG_AD9959_2&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1895 - Due to other FF/Latch trimming, FF/Latch &lt;spi_data_reg_17&gt; (without init value) has a constant value of 0 in block &lt;AWG_AD9959_2&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1895 - Due to other FF/Latch trimming, FF/Latch &lt;spi_data_reg_18&gt; (without init value) has a constant value of 0 in block &lt;AWG_AD9959_2&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1895 - Due to other FF/Latch trimming, FF/Latch &lt;spi_data_reg_16&gt; (without init value) has a constant value of 0 in block &lt;AWG_AD9959_2&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1895 - Due to other FF/Latch trimming, FF/Latch &lt;spi_data_reg_20&gt; (without init value) has a constant value of 0 in block &lt;AWG_AD9959_2&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1895 - Due to other FF/Latch trimming, FF/Latch &lt;spi_data_reg_21&gt; (without init value) has a constant value of 0 in block &lt;AWG_AD9959_2&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1895 - Due to other FF/Latch trimming, FF/Latch &lt;spi_data_reg_19&gt; (without init value) has a constant value of 0 in block &lt;AWG_AD9959_2&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1895 - Due to other FF/Latch trimming, FF/Latch &lt;spi_data_reg_22&gt; (without init value) has a constant value of 0 in block &lt;AWG_AD9959_2&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1895 - Due to other FF/Latch trimming, FF/Latch &lt;spi_data_reg_23&gt; (without init value) has a constant value of 0 in block &lt;AWG_AD9959_2&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;rExpTime_20&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;rExpTime_21&gt; (without init value) has a constant value of 1 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;rExpTime_22&gt; (without init value) has a constant value of 1 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;rExpTime_23&gt; (without init value) has a constant value of 1 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;rExpTime_24&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;rExpTime_25&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;rExpTime_26&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;rExpTime_27&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;rExpTime_28&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;rExpTime_29&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;rExpTime_30&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;rExpTime_31&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;rTacCmd_4&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;rTacCmd_5&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;rTacCmd_6&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;rTacCmd_7&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;rTacCmd_8&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;rTacCmd_9&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;rTacCmd_10&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;rTacCmd_11&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;rExpTime_0&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;rExpTime_1&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;rExpTime_2&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;rExpTime_3&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;rExpTime_4&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;rExpTime_5&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;rExpTime_6&gt; (without init value) has a constant value of 1 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;rExpTime_7&gt; (without init value) has a constant value of 1 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;rExpTime_8&gt; (without init value) has a constant value of 1 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;rExpTime_9&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;rExpTime_10&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;rExpTime_11&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;rExpTime_12&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;rExpTime_13&gt; (without init value) has a constant value of 1 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;rExpTime_14&gt; (without init value) has a constant value of 1 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;rExpTime_15&gt; (without init value) has a constant value of 1 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;rExpTime_16&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;rExpTime_17&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;rExpTime_18&gt; (without init value) has a constant value of 1 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;rExpTime_19&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>INFO&nbsp;</td><td>Xst:2261 - The FF/Latch &lt;rAWG9910StartAddr_o_1&gt; in Unit &lt;PPCORE&gt; is equivalent to the following FF/Latch, which will be removed : &lt;rAWG9959StartAddr_o_1&gt;</td><td>New</td></tr>
<tr><td>xst</td><td>INFO&nbsp;</td><td>Xst:2261 - The FF/Latch &lt;rAWG9910StartAddr_o_2&gt; in Unit &lt;PPCORE&gt; is equivalent to the following FF/Latch, which will be removed : &lt;rAWG9959StartAddr_o_2&gt;</td><td>New</td></tr>
<tr><td>xst</td><td>INFO&nbsp;</td><td>Xst:2261 - The FF/Latch &lt;rAWG9910StartAddr_o_3&gt; in Unit &lt;PPCORE&gt; is equivalent to the following FF/Latch, which will be removed : &lt;rAWG9959StartAddr_o_3&gt;</td><td>New</td></tr>
<tr><td>xst</td><td>INFO&nbsp;</td><td>Xst:2261 - The FF/Latch &lt;rAWG9910StartAddr_o_4&gt; in Unit &lt;PPCORE&gt; is equivalent to the following FF/Latch, which will be removed : &lt;rAWG9959StartAddr_o_4&gt;</td><td>New</td></tr>
<tr><td>xst</td><td>INFO&nbsp;</td><td>Xst:2261 - The FF/Latch &lt;rAWG9910StartAddr_o_5&gt; in Unit &lt;PPCORE&gt; is equivalent to the following FF/Latch, which will be removed : &lt;rAWG9959StartAddr_o_5&gt;</td><td>New</td></tr>
<tr><td>xst</td><td>INFO&nbsp;</td><td>Xst:2261 - The FF/Latch &lt;rAWG9910StartAddr_o_10&gt; in Unit &lt;PPCORE&gt; is equivalent to the following FF/Latch, which will be removed : &lt;rAWG9959StartAddr_o_10&gt;</td><td>New</td></tr>
<tr><td>xst</td><td>INFO&nbsp;</td><td>Xst:2261 - The FF/Latch &lt;rAWG9910StartAddr_o_6&gt; in Unit &lt;PPCORE&gt; is equivalent to the following FF/Latch, which will be removed : &lt;rAWG9959StartAddr_o_6&gt;</td><td>New</td></tr>
<tr><td>xst</td><td>INFO&nbsp;</td><td>Xst:2261 - The FF/Latch &lt;rAWG9910StartAddr_o_11&gt; in Unit &lt;PPCORE&gt; is equivalent to the following FF/Latch, which will be removed : &lt;rAWG9959StartAddr_o_11&gt;</td><td>New</td></tr>
<tr><td>xst</td><td>INFO&nbsp;</td><td>Xst:2261 - The FF/Latch &lt;rAWG9910StartAddr_o_7&gt; in Unit &lt;PPCORE&gt; is equivalent to the following FF/Latch, which will be removed : &lt;rAWG9959StartAddr_o_7&gt;</td><td>New</td></tr>
<tr><td>xst</td><td>INFO&nbsp;</td><td>Xst:2261 - The FF/Latch &lt;rAWG9910StartAddr_o_12&gt; in Unit &lt;PPCORE&gt; is equivalent to the following FF/Latch, which will be removed : &lt;rAWG9959StartAddr_o_12&gt;</td><td>New</td></tr>
<tr><td>xst</td><td>INFO&nbsp;</td><td>Xst:2261 - The FF/Latch &lt;rAWG9910StartAddr_o_8&gt; in Unit &lt;PPCORE&gt; is equivalent to the following FF/Latch, which will be removed : &lt;rAWG9959StartAddr_o_8&gt;</td><td>New</td></tr>
<tr><td>xst</td><td>INFO&nbsp;</td><td>Xst:2261 - The FF/Latch &lt;rAWG9910StartAddr_o_13&gt; in Unit &lt;PPCORE&gt; is equivalent to the following FF/Latch, which will be removed : &lt;rAWG9959StartAddr_o_13&gt;</td><td>New</td></tr>
<tr><td>xst</td><td>INFO&nbsp;</td><td>Xst:2261 - The FF/Latch &lt;rAWG9910StartAddr_o_9&gt; in Unit &lt;PPCORE&gt; is equivalent to the following FF/Latch, which will be removed : &lt;rAWG9959StartAddr_o_9&gt;</td><td>New</td></tr>
<tr><td>xst</td><td>INFO&nbsp;</td><td>Xst:2261 - The FF/Latch &lt;rAWG9910StartAddr_o_14&gt; in Unit &lt;PPCORE&gt; is equivalent to the following FF/Latch, which will be removed : &lt;rAWG9959StartAddr_o_14&gt;</td><td>New</td></tr>
<tr><td>xst</td><td>INFO&nbsp;</td><td>Xst:2261 - The FF/Latch &lt;rAWG9910StartAddr_o_15&gt; in Unit &lt;PPCORE&gt; is equivalent to the following FF/Latch, which will be removed : &lt;rAWG9959StartAddr_o_15&gt;</td><td>New</td></tr>
<tr><td>xst</td><td>INFO&nbsp;</td><td>Xst:2261 - The FF/Latch &lt;rAWG9910StartAddr_o_0&gt; in Unit &lt;PPCORE&gt; is equivalent to the following FF/Latch, which will be removed : &lt;rAWG9959StartAddr_o_0&gt;</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;Mmult_n03223&gt; of sequential type is unconnected in block &lt;PPCORE&gt;.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;rAD9959Cmd_o_35&gt; (without init value) has a constant value of 0 in block &lt;PPCORE&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;DDS2/rSData_63&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;DDS2/rSData_64&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;DDS2/rSData_68&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;DDS2/rSData_69&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;DDS2/rSData_70&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;DDS2/rSData_71&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;DDS1/MaxState_0&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;DDS1/spidata_0&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;DDS1/spidata_1&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;DDS1/spidata_2&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;DDS1/spidata_3&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;DDS1/spidata_4&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;DDS1/spidata_5&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;DDS1/spidata_6&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;DDS1/spidata_7&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;DDS1/spidata_8&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;DDS1/spidata_9&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;DDS1/spidata_10&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;DDS1/spidata_11&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;DDS1/spidata_12&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;DDS1/spidata_13&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;DDS1/spidata_14&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;awg3/rNextState_0&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;awg3/rNextState_3&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;awg3/rSData_35&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;awg3/rSData_36&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;awg3/rSData_37&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;awg3/rSData_38&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;awg3/rSData_39&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;awg2/rNextState_0&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;awg2/rNextState_3&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;awg2/rSData_35&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;awg2/rSData_36&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;awg2/rSData_37&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;awg2/rSData_38&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;awg2/rSData_39&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;DDS3/rSData_62&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;DDS3/rSData_63&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;DDS3/rSData_64&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;DDS3/rSData_68&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;DDS3/rSData_69&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;DDS3/rSData_70&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;DDS3/rSData_71&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;DDS2/rSData_62&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;DDS0/spidata_7&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;DDS0/spidata_8&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;DDS0/spidata_9&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;DDS0/spidata_10&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;DDS0/spidata_11&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;DDS0/spidata_12&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;DDS0/spidata_13&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;DDS0/spidata_14&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;DDS0/spidata_15&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;DDS0/spidata_16&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;DDS0/spidata_17&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;DDS0/spidata_18&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;DDS0/spidata_19&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;DDS0/spidata_20&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;DDS0/spidata_21&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;DDS0/spidata_22&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;DDS0/spidata_23&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;DDS0/spidata_59&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;DDS0/spidata_60&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;DDS0/spidata_61&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;DDS0/spidata_62&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;DDS0/spidata_63&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;DDS1/spidata_15&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;DDS1/spidata_16&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;DDS1/spidata_17&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;DDS1/spidata_18&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;DDS1/spidata_19&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;DDS1/spidata_20&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;DDS1/spidata_21&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;DDS1/spidata_22&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;DDS1/spidata_23&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;DDS1/spidata_59&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;DDS1/spidata_60&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;DDS1/spidata_61&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;DDS1/spidata_62&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;DDS1/spidata_63&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;DDS0/MaxState_0&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;DDS0/spidata_0&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;DDS0/spidata_1&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;DDS0/spidata_2&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;DDS0/spidata_3&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;DDS0/spidata_4&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;DDS0/spidata_5&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;DDS0/spidata_6&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;rHostMemAddr_14&gt; of sequential type is unconnected in block &lt;XICO&gt;.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;rHostMemAddr_15&gt; of sequential type is unconnected in block &lt;XICO&gt;.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;awg1/rMemAddr_14&gt; of sequential type is unconnected in block &lt;XICO&gt;.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;awg1/rMemAddr_15&gt; of sequential type is unconnected in block &lt;XICO&gt;.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;awg0/rMemAddr_14&gt; of sequential type is unconnected in block &lt;XICO&gt;.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;awg0/rMemAddr_15&gt; of sequential type is unconnected in block &lt;XICO&gt;.</td><td>New</td></tr>
<tr><td>xst</td><td>INFO&nbsp;</td><td>Xst:1901 - Instance u_hclk/pll_base_inst in unit u_hclk/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV</td><td>New</td></tr>
<tr><td>xst</td><td>INFO&nbsp;</td><td>Xst:2261 - The FF/Latch &lt;awg2/rSData_34&gt; in Unit &lt;XICO&gt; is equivalent to the following FF/Latch, which will be removed : &lt;awg2/rSData_33&gt;</td><td>New</td></tr>
<tr><td>xst</td><td>INFO&nbsp;</td><td>Xst:2261 - The FF/Latch &lt;awg3/rSData_34&gt; in Unit &lt;XICO&gt; is equivalent to the following FF/Latch, which will be removed : &lt;awg3/rSData_33&gt;</td><td>New</td></tr>
<tr><td>xst</td><td>INFO&nbsp;</td><td>Xst:2261 - The FF/Latch &lt;DDS3/rSData_67&gt; in Unit &lt;XICO&gt; is equivalent to the following 2 FFs/Latches, which will be removed : &lt;DDS3/rSData_66&gt; &lt;DDS3/rSData_65&gt;</td><td>New</td></tr>
<tr><td>xst</td><td>INFO&nbsp;</td><td>Xst:2261 - The FF/Latch &lt;rAD9959Reset_host&gt; in Unit &lt;XICO&gt; is equivalent to the following FF/Latch, which will be removed : &lt;rAD9910Reset_host&gt;</td><td>New</td></tr>
<tr><td>xst</td><td>INFO&nbsp;</td><td>Xst:2261 - The FF/Latch &lt;DDS2/rSData_67&gt; in Unit &lt;XICO&gt; is equivalent to the following 2 FFs/Latches, which will be removed : &lt;DDS2/rSData_66&gt; &lt;DDS2/rSData_65&gt;</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:2042 - Unit XICO: 28 internal tristates are replaced by logic (pull-up yes):</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:2040 - Unit XICO: 34 multi-source signals are replaced by logic (pull-up yes):</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;rAD9959Cmd_host_3&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;awg2/rState_3&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;awg3/rState_3&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;rPPLStartAddr_14&gt; of sequential type is unconnected in block &lt;XICO&gt;.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;rPPLStartAddr_15&gt; of sequential type is unconnected in block &lt;XICO&gt;.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;rTacData_7&gt; of sequential type is unconnected in block &lt;XICO&gt;.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;rTacData_8&gt; of sequential type is unconnected in block &lt;XICO&gt;.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;rTacData_9&gt; of sequential type is unconnected in block &lt;XICO&gt;.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;rTacData_10&gt; of sequential type is unconnected in block &lt;XICO&gt;.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;rTacData_11&gt; of sequential type is unconnected in block &lt;XICO&gt;.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;rTacData_12&gt; of sequential type is unconnected in block &lt;XICO&gt;.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;rTacData_13&gt; of sequential type is unconnected in block &lt;XICO&gt;.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;rTacData_14&gt; of sequential type is unconnected in block &lt;XICO&gt;.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;rTacData_15&gt; of sequential type is unconnected in block &lt;XICO&gt;.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;ppcore/rDO_o_7&gt; of sequential type is unconnected in block &lt;XICO&gt;.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;ppcore/rDCHlvl_o&gt; of sequential type is unconnected in block &lt;XICO&gt;.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;ppl_in/addr_r_15&gt; of sequential type is unconnected in block &lt;XICO&gt;.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;ppl_in/addr_r_14&gt; of sequential type is unconnected in block &lt;XICO&gt;.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;ppl_in/addr_o_15&gt; of sequential type is unconnected in block &lt;XICO&gt;.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;ppl_in/addr_o_14&gt; of sequential type is unconnected in block &lt;XICO&gt;.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;ppl_out/addr_o_15&gt; of sequential type is unconnected in block &lt;XICO&gt;.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;ppl_out/addr_o_14&gt; of sequential type is unconnected in block &lt;XICO&gt;.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;pll/rReady&gt; of sequential type is unconnected in block &lt;XICO&gt;.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;dc_inst/tick_o&gt; of sequential type is unconnected in block &lt;XICO&gt;.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;dc_inst/h_level&gt; of sequential type is unconnected in block &lt;XICO&gt;.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;rTimer_25&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;rTimer_28&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;rTimer_26&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;rTimer_27&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;rTimer_29&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;rTimer_30&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;rTimer_31&gt; (without init value) has a constant value of 0 in block &lt;XICO&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:2254 - Area constraint could not be met for block &lt;XICO&gt;, final ratio is 131.</td><td>New</td></tr>
<tr><td>xst</td><td>INFO&nbsp;</td><td>Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.</td><td>New</td></tr>
<tr><td>ngdbuild</td><td>INFO&nbsp;</td><td>ConstraintSystem:178 - TNM 'okHostClk', used in period specification 'TS_okHostClk', was traced into DCM_SP instance okHI/hi_dcm. The following new TNM groups and period specifications were generated at the DCM_SP output(s): 
CLK0: &lt;TIMESPEC TS_okHI_dcm_clk0 = PERIOD "okHI_dcm_clk0" TS_okHostClk HIGH 50%&gt;</td><td>&nbsp;</td></tr>
<tr><td>ngdbuild</td><td>INFO&nbsp;</td><td>ConstraintSystem:178 - TNM 'okHI_dcm_clk0', used in period specification 'TS_okHI_dcm_clk0', was traced into PLL_ADV instance PLL_ADV. The following new TNM groups and period specifications were generated at the PLL_ADV output(s): 
CLKOUT2: &lt;TIMESPEC TS_u_hclk_clkout2 = PERIOD "u_hclk_clkout2" TS_okHI_dcm_clk0 / 6.25 HIGH 50%&gt;</td><td>&nbsp;</td></tr>
<tr><td>ngdbuild</td><td>INFO&nbsp;</td><td>NgdBuild:1222 - Setting CLKIN_PERIOD attribute associated with DCM instance okHI/hi_dcm to 20.830000 ns based on the period specification (&lt;TIMESPEC "TS_okHostClk" = PERIOD "okHostClk" 20.83 ns HIGH 50%;&gt; [xico.ucf(46)]).</td><td>&nbsp;</td></tr>
<tr><td>ngdbuild</td><td>WARNING&nbsp;</td><td>NgdBuild:1440 - User specified non-default attribute value (20.833) was detected for the CLKIN1_PERIOD attribute on PLL "PLL_ADV".  This does not match the PERIOD constraint value (20.83 ns.).  The uncertainty calculation will use the PERIOD constraint value.  This could result in incorrect uncertainty calculated for PLL output clocks.</td><td>&nbsp;</td></tr>
<tr><td>ngdbuild</td><td>WARNING&nbsp;</td><td>NgdBuild:478 - clock net pulse_picker/wClk4X with clock driver pulse_picker/QCLK/clkout2_buf drives no clock pins</td><td>&nbsp;</td></tr>
<tr><td>ngdbuild</td><td>WARNING&nbsp;</td><td>NgdBuild:478 - clock net pulse_picker/wClk2X with clock driver pulse_picker/QCLK/clkout1_buf drives no clock pins</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>INFO&nbsp;</td><td>LIT:243 - Logical network ok1&lt;30&gt; has no load.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>INFO&nbsp;</td><td>LIT:395 - The above info message is repeated 20 more times for the following (max. 5 shown):
ok1&lt;29&gt;,
button&lt;3&gt;,
button&lt;2&gt;,
button&lt;1&gt;,
button&lt;0&gt;
To see the details of these info messages, please use the -detail switch.</td><td>New</td></tr>
<tr><td>map</td><td>INFO&nbsp;</td><td>MapLib:562 - No environment variables are currently set.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>MapLib:701 - Signal i2c_sda connected to top level port i2c_sda has been removed.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>MapLib:701 - Signal i2c_scl connected to top level port i2c_scl has been removed.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>INFO&nbsp;</td><td>LIT:244 - All of the single ended outputs in this design are using slew rate limited output drivers. The delay on speed critical single ended outputs can be dramatically reduced by designating them as fast outputs.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>INFO&nbsp;</td><td>Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>INFO&nbsp;</td><td>Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>Pack:1653 - At least one timing constraint is impossible to meet because component delays alone exceed the constraint. A timing constraint summary below shows the failing constraints (preceded with an Asterisk (*)). Please use the Timing Analyzer (GUI) or TRCE (command line) with the Mapped NCD and PCF files to identify which constraints and paths are failing because of the component delays alone. If the failing path(s) is mapped to Xilinx components as expected, consider relaxing the constraint. If it is not mapped to components as expected, re-evaluate your HDL and how synthesis is optimizing the path. To allow the tools to bypass this error, set the environment variable XIL_TIMING_ALLOW_IMPOSSIBLE to 1.

For more information about the Timing Analyzer, consult the Xilinx Timing Analyzer Reference manual; for more information on TRCE, consult the Xilinx Command Line Tools User Guide "TRACE" chapter.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>INFO&nbsp;</td><td>Timing:3284 - This timing report was generated using estimated delay information.  For accurate numbers, please refer to the post Place and Route timing report.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>INFO&nbsp;</td><td>Map:215 - The Interim Design Summary has been generated in the MAP Report (.mrp).</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>Place:837 - Partially locked IO Bus is found. 
 Following components of the bus are not locked: 
	 Comp: wAD9910Profile_o&lt;3&gt;</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>INFO&nbsp;</td><td>Place:834 - Only a subset of IOs are locked. Out of 100 IOs, 99 are locked and 1 are not locked. If you would like to print the names of these IOs, please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1.</td><td>New</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>Place:1137 - This design is not guaranteed to be routable! This design contains a global buffer instance, &lt;pulse_picker/QCLK/clkout2_buf&gt;, driving the net, &lt;pulse_picker/wClk4X&gt;, that is driving the following (first 30) non-clock load pins.
&lt; PIN: pulse_picker/Mmux_wClk11.A5; &gt;
This is not a recommended design practice in Spartan-6 due to limitations in the global routing that may cause excessive delay, skew or unroutable situations.  It is recommended to only use a BUFG resource to drive clock loads. Please pay extra attention to the timing and routing of this path to ensure the design goals are met. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint was applied on COMP.PIN &lt;pulse_picker/QCLK/clkout2_buf.O&gt; allowing your design to continue. This constraint disables all clock placer rules related to the specified COMP.PIN.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>Place:1137 - This design is not guaranteed to be routable! This design contains a global buffer instance, &lt;pulse_picker/QCLK/clkout1_buf&gt;, driving the net, &lt;pulse_picker/wClk2X&gt;, that is driving the following (first 30) non-clock load pins.
&lt; PIN: pulse_picker/Mmux_wClk11.A4; &gt;
This is not a recommended design practice in Spartan-6 due to limitations in the global routing that may cause excessive delay, skew or unroutable situations.  It is recommended to only use a BUFG resource to drive clock loads. Please pay extra attention to the timing and routing of this path to ensure the design goals are met. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint was applied on COMP.PIN &lt;pulse_picker/QCLK/clkout1_buf.O&gt; allowing your design to continue. This constraint disables all clock placer rules related to the specified COMP.PIN.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>Place:1137 - This design is not guaranteed to be routable! This design contains a global buffer instance, &lt;okHI/clkout1_buf&gt;, driving the net, &lt;ok1&lt;24&gt;&gt;, that is driving the following (first 30) non-clock load pins.
&lt; PIN: wAD9910SPI_o&lt;1&gt;_MLTSRCEDGELogicTrst1.A6; &gt;
&lt; PIN: Mmux_wAD9959SPI1_o61.A6; &gt;
&lt; PIN: Mmux_wAD9959SPI0_o61.A6; &gt;
This is not a recommended design practice in Spartan-6 due to limitations in the global routing that may cause excessive delay, skew or unroutable situations.  It is recommended to only use a BUFG resource to drive clock loads. Please pay extra attention to the timing and routing of this path to ensure the design goals are met. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint was applied on COMP.PIN &lt;okHI/clkout1_buf.O&gt; allowing your design to continue. This constraint disables all clock placer rules related to the specified COMP.PIN.</td><td>New</td></tr>
<tr><td>map</td><td>INFO&nbsp;</td><td>Pack:1650 - Map created a placed design.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:372 - Gated clock. Clock net pulse_picker/wClk is sourced by a combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>INFO&nbsp;</td><td>PhysDesignRules:1861 - To achieve optimal frequency synthesis performance with the CLKFX and CLKFX180 outputs of the DCM comp pulse_picker/QCLK/dcm_sp_inst, consult the device Data Sheet.</td><td>&nbsp;</td></tr>
<tr><td>par</td><td>WARNING&nbsp;</td><td>Par:468 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in your design.
Review the timing report using Timing Analyzer (In ISE select "Post-Place &
Route Static Timing Report"). Go to the failing constraint(s) and evaluate the failing paths for each constraint.
Try the Design Goal and Strategies for Timing Performance(In ISE select Project -&gt; Design Goals & Strategies) to ensure the best options are set in the tools for timing closure.</td><td>&nbsp;</td></tr>
<tr><td>trce</td><td>INFO&nbsp;</td><td>Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</td><td>&nbsp;</td></tr>
<tr><td>trce</td><td>INFO&nbsp;</td><td>Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</td><td>&nbsp;</td></tr>
<tr><td>trce</td><td>INFO&nbsp;</td><td>Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:372 - Gated clock. Clock net pulse_picker/wClk is sourced by a combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>INFO&nbsp;</td><td>PhysDesignRules:1861 - To achieve optimal frequency synthesis performance with the CLKFX and CLKFX180 outputs of the DCM comp pulse_picker/QCLK/dcm_sp_inst, consult the device Data Sheet.</td><td>&nbsp;</td></tr></table>