# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../final_ex.srcs/sim_1/new/master_fir_tb.vhd" \

# Do not sort compile order
nosort
