Classic Timing Analyzer report for Status_reg
Sun May 15 13:12:25 2022
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk_in'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                        ;
+------------------------------+-------+---------------+------------------------------------------------+----------------+----------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From           ; To             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+----------------+----------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.095 ns                                       ; abus_in[2]     ; registrador[4] ; --         ; clk_in   ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.583 ns                                       ; irp_out~reg0   ; irp_out        ; clk_in     ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.932 ns                                      ; z_wr_en        ; registrador[2] ; --         ; clk_in   ; 0            ;
; Clock Setup: 'clk_in'        ; N/A   ; None          ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; registrador[1] ; registrador[1] ; clk_in     ; clk_in   ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                ;                ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+----------------+----------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk_in          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; rd_en           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk_in'                                                                                                                                                                                ;
+-------+------------------------------------------------+----------------+----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From           ; To             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------+----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; registrador[1] ; registrador[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 1.084 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; registrador[1] ; dc_out~reg0    ; clk_in     ; clk_in   ; None                        ; None                      ; 1.030 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; registrador[0] ; registrador[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 0.956 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; registrador[2] ; registrador[2] ; clk_in     ; clk_in   ; None                        ; None                      ; 0.948 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; registrador[6] ; rp_out[1]~reg0 ; clk_in     ; clk_in   ; None                        ; None                      ; 0.679 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; registrador[7] ; irp_out~reg0   ; clk_in     ; clk_in   ; None                        ; None                      ; 0.676 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; registrador[5] ; rp_out[0]~reg0 ; clk_in     ; clk_in   ; None                        ; None                      ; 0.675 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; registrador[0] ; c_out~reg0     ; clk_in     ; clk_in   ; None                        ; None                      ; 0.553 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; registrador[2] ; z_out~reg0     ; clk_in     ; clk_in   ; None                        ; None                      ; 0.551 ns                ;
+-------+------------------------------------------------+----------------+----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------+
; tsu                                                                        ;
+-------+--------------+------------+------------+----------------+----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To             ; To Clock ;
+-------+--------------+------------+------------+----------------+----------+
; N/A   ; None         ; 5.095 ns   ; abus_in[2] ; z_out~reg0     ; clk_in   ;
; N/A   ; None         ; 5.095 ns   ; abus_in[2] ; registrador[2] ; clk_in   ;
; N/A   ; None         ; 5.095 ns   ; abus_in[2] ; dc_out~reg0    ; clk_in   ;
; N/A   ; None         ; 5.095 ns   ; abus_in[2] ; registrador[4] ; clk_in   ;
; N/A   ; None         ; 5.015 ns   ; abus_in[1] ; z_out~reg0     ; clk_in   ;
; N/A   ; None         ; 5.015 ns   ; abus_in[1] ; registrador[2] ; clk_in   ;
; N/A   ; None         ; 5.015 ns   ; abus_in[1] ; dc_out~reg0    ; clk_in   ;
; N/A   ; None         ; 5.015 ns   ; abus_in[1] ; registrador[4] ; clk_in   ;
; N/A   ; None         ; 4.848 ns   ; abus_in[3] ; z_out~reg0     ; clk_in   ;
; N/A   ; None         ; 4.848 ns   ; abus_in[3] ; registrador[2] ; clk_in   ;
; N/A   ; None         ; 4.848 ns   ; abus_in[3] ; dc_out~reg0    ; clk_in   ;
; N/A   ; None         ; 4.848 ns   ; abus_in[3] ; registrador[4] ; clk_in   ;
; N/A   ; None         ; 4.798 ns   ; abus_in[5] ; z_out~reg0     ; clk_in   ;
; N/A   ; None         ; 4.798 ns   ; abus_in[5] ; registrador[2] ; clk_in   ;
; N/A   ; None         ; 4.798 ns   ; abus_in[5] ; dc_out~reg0    ; clk_in   ;
; N/A   ; None         ; 4.798 ns   ; abus_in[5] ; registrador[4] ; clk_in   ;
; N/A   ; None         ; 4.598 ns   ; abus_in[2] ; irp_out~reg0   ; clk_in   ;
; N/A   ; None         ; 4.598 ns   ; abus_in[2] ; rp_out[0]~reg0 ; clk_in   ;
; N/A   ; None         ; 4.598 ns   ; abus_in[2] ; rp_out[1]~reg0 ; clk_in   ;
; N/A   ; None         ; 4.598 ns   ; abus_in[2] ; registrador[1] ; clk_in   ;
; N/A   ; None         ; 4.598 ns   ; abus_in[2] ; c_out~reg0     ; clk_in   ;
; N/A   ; None         ; 4.598 ns   ; abus_in[2] ; registrador[0] ; clk_in   ;
; N/A   ; None         ; 4.585 ns   ; abus_in[2] ; registrador[7] ; clk_in   ;
; N/A   ; None         ; 4.585 ns   ; abus_in[2] ; registrador[5] ; clk_in   ;
; N/A   ; None         ; 4.585 ns   ; abus_in[2] ; registrador[6] ; clk_in   ;
; N/A   ; None         ; 4.565 ns   ; abus_in[6] ; registrador[7] ; clk_in   ;
; N/A   ; None         ; 4.565 ns   ; abus_in[6] ; registrador[5] ; clk_in   ;
; N/A   ; None         ; 4.565 ns   ; abus_in[6] ; registrador[6] ; clk_in   ;
; N/A   ; None         ; 4.553 ns   ; abus_in[5] ; registrador[7] ; clk_in   ;
; N/A   ; None         ; 4.553 ns   ; abus_in[5] ; registrador[5] ; clk_in   ;
; N/A   ; None         ; 4.553 ns   ; abus_in[5] ; registrador[6] ; clk_in   ;
; N/A   ; None         ; 4.546 ns   ; abus_in[6] ; z_out~reg0     ; clk_in   ;
; N/A   ; None         ; 4.546 ns   ; abus_in[6] ; registrador[2] ; clk_in   ;
; N/A   ; None         ; 4.546 ns   ; abus_in[6] ; dc_out~reg0    ; clk_in   ;
; N/A   ; None         ; 4.546 ns   ; abus_in[6] ; registrador[4] ; clk_in   ;
; N/A   ; None         ; 4.533 ns   ; abus_in[0] ; z_out~reg0     ; clk_in   ;
; N/A   ; None         ; 4.533 ns   ; abus_in[0] ; registrador[2] ; clk_in   ;
; N/A   ; None         ; 4.533 ns   ; abus_in[0] ; dc_out~reg0    ; clk_in   ;
; N/A   ; None         ; 4.533 ns   ; abus_in[0] ; registrador[4] ; clk_in   ;
; N/A   ; None         ; 4.518 ns   ; abus_in[1] ; irp_out~reg0   ; clk_in   ;
; N/A   ; None         ; 4.518 ns   ; abus_in[1] ; rp_out[0]~reg0 ; clk_in   ;
; N/A   ; None         ; 4.518 ns   ; abus_in[1] ; rp_out[1]~reg0 ; clk_in   ;
; N/A   ; None         ; 4.518 ns   ; abus_in[1] ; registrador[1] ; clk_in   ;
; N/A   ; None         ; 4.518 ns   ; abus_in[1] ; c_out~reg0     ; clk_in   ;
; N/A   ; None         ; 4.518 ns   ; abus_in[1] ; registrador[0] ; clk_in   ;
; N/A   ; None         ; 4.505 ns   ; abus_in[1] ; registrador[7] ; clk_in   ;
; N/A   ; None         ; 4.505 ns   ; abus_in[1] ; registrador[5] ; clk_in   ;
; N/A   ; None         ; 4.505 ns   ; abus_in[1] ; registrador[6] ; clk_in   ;
; N/A   ; None         ; 4.428 ns   ; abus_in[4] ; registrador[7] ; clk_in   ;
; N/A   ; None         ; 4.428 ns   ; abus_in[4] ; registrador[5] ; clk_in   ;
; N/A   ; None         ; 4.428 ns   ; abus_in[4] ; registrador[6] ; clk_in   ;
; N/A   ; None         ; 4.406 ns   ; abus_in[4] ; z_out~reg0     ; clk_in   ;
; N/A   ; None         ; 4.406 ns   ; abus_in[4] ; registrador[2] ; clk_in   ;
; N/A   ; None         ; 4.406 ns   ; abus_in[4] ; dc_out~reg0    ; clk_in   ;
; N/A   ; None         ; 4.406 ns   ; abus_in[4] ; registrador[4] ; clk_in   ;
; N/A   ; None         ; 4.351 ns   ; abus_in[3] ; irp_out~reg0   ; clk_in   ;
; N/A   ; None         ; 4.351 ns   ; abus_in[3] ; rp_out[0]~reg0 ; clk_in   ;
; N/A   ; None         ; 4.351 ns   ; abus_in[3] ; rp_out[1]~reg0 ; clk_in   ;
; N/A   ; None         ; 4.351 ns   ; abus_in[3] ; registrador[1] ; clk_in   ;
; N/A   ; None         ; 4.351 ns   ; abus_in[3] ; c_out~reg0     ; clk_in   ;
; N/A   ; None         ; 4.351 ns   ; abus_in[3] ; registrador[0] ; clk_in   ;
; N/A   ; None         ; 4.338 ns   ; abus_in[3] ; registrador[7] ; clk_in   ;
; N/A   ; None         ; 4.338 ns   ; abus_in[3] ; registrador[5] ; clk_in   ;
; N/A   ; None         ; 4.338 ns   ; abus_in[3] ; registrador[6] ; clk_in   ;
; N/A   ; None         ; 4.301 ns   ; abus_in[5] ; irp_out~reg0   ; clk_in   ;
; N/A   ; None         ; 4.301 ns   ; abus_in[5] ; rp_out[0]~reg0 ; clk_in   ;
; N/A   ; None         ; 4.301 ns   ; abus_in[5] ; rp_out[1]~reg0 ; clk_in   ;
; N/A   ; None         ; 4.301 ns   ; abus_in[5] ; registrador[1] ; clk_in   ;
; N/A   ; None         ; 4.301 ns   ; abus_in[5] ; c_out~reg0     ; clk_in   ;
; N/A   ; None         ; 4.301 ns   ; abus_in[5] ; registrador[0] ; clk_in   ;
; N/A   ; None         ; 4.214 ns   ; wr_en      ; registrador[7] ; clk_in   ;
; N/A   ; None         ; 4.214 ns   ; wr_en      ; registrador[5] ; clk_in   ;
; N/A   ; None         ; 4.214 ns   ; wr_en      ; registrador[6] ; clk_in   ;
; N/A   ; None         ; 4.049 ns   ; abus_in[6] ; irp_out~reg0   ; clk_in   ;
; N/A   ; None         ; 4.049 ns   ; abus_in[6] ; rp_out[0]~reg0 ; clk_in   ;
; N/A   ; None         ; 4.049 ns   ; abus_in[6] ; rp_out[1]~reg0 ; clk_in   ;
; N/A   ; None         ; 4.049 ns   ; abus_in[6] ; registrador[1] ; clk_in   ;
; N/A   ; None         ; 4.049 ns   ; abus_in[6] ; c_out~reg0     ; clk_in   ;
; N/A   ; None         ; 4.049 ns   ; abus_in[6] ; registrador[0] ; clk_in   ;
; N/A   ; None         ; 4.036 ns   ; abus_in[0] ; irp_out~reg0   ; clk_in   ;
; N/A   ; None         ; 4.036 ns   ; abus_in[0] ; rp_out[0]~reg0 ; clk_in   ;
; N/A   ; None         ; 4.036 ns   ; abus_in[0] ; rp_out[1]~reg0 ; clk_in   ;
; N/A   ; None         ; 4.036 ns   ; abus_in[0] ; registrador[1] ; clk_in   ;
; N/A   ; None         ; 4.036 ns   ; abus_in[0] ; c_out~reg0     ; clk_in   ;
; N/A   ; None         ; 4.036 ns   ; abus_in[0] ; registrador[0] ; clk_in   ;
; N/A   ; None         ; 4.023 ns   ; abus_in[0] ; registrador[7] ; clk_in   ;
; N/A   ; None         ; 4.023 ns   ; abus_in[0] ; registrador[5] ; clk_in   ;
; N/A   ; None         ; 4.023 ns   ; abus_in[0] ; registrador[6] ; clk_in   ;
; N/A   ; None         ; 3.909 ns   ; abus_in[4] ; irp_out~reg0   ; clk_in   ;
; N/A   ; None         ; 3.909 ns   ; abus_in[4] ; rp_out[0]~reg0 ; clk_in   ;
; N/A   ; None         ; 3.909 ns   ; abus_in[4] ; rp_out[1]~reg0 ; clk_in   ;
; N/A   ; None         ; 3.909 ns   ; abus_in[4] ; registrador[1] ; clk_in   ;
; N/A   ; None         ; 3.909 ns   ; abus_in[4] ; c_out~reg0     ; clk_in   ;
; N/A   ; None         ; 3.909 ns   ; abus_in[4] ; registrador[0] ; clk_in   ;
; N/A   ; None         ; 3.894 ns   ; dbus_in[1] ; registrador[1] ; clk_in   ;
; N/A   ; None         ; 3.873 ns   ; dbus_in[0] ; registrador[0] ; clk_in   ;
; N/A   ; None         ; 3.849 ns   ; wr_en      ; registrador[2] ; clk_in   ;
; N/A   ; None         ; 3.832 ns   ; wr_en      ; registrador[0] ; clk_in   ;
; N/A   ; None         ; 3.824 ns   ; dc_wr_en   ; registrador[1] ; clk_in   ;
; N/A   ; None         ; 3.696 ns   ; c_wr_en    ; registrador[0] ; clk_in   ;
; N/A   ; None         ; 3.683 ns   ; dbus_in[2] ; registrador[2] ; clk_in   ;
; N/A   ; None         ; 3.556 ns   ; wr_en      ; registrador[1] ; clk_in   ;
; N/A   ; None         ; 3.520 ns   ; z_wr_en    ; registrador[2] ; clk_in   ;
; N/A   ; None         ; 3.469 ns   ; c_in       ; registrador[0] ; clk_in   ;
; N/A   ; None         ; 3.343 ns   ; dbus_in[5] ; registrador[5] ; clk_in   ;
; N/A   ; None         ; 3.286 ns   ; dc_in      ; registrador[1] ; clk_in   ;
; N/A   ; None         ; 3.282 ns   ; dbus_in[7] ; registrador[7] ; clk_in   ;
; N/A   ; None         ; 3.278 ns   ; z_in       ; registrador[2] ; clk_in   ;
; N/A   ; None         ; 3.211 ns   ; dbus_in[6] ; registrador[6] ; clk_in   ;
+-------+--------------+------------+------------+----------------+----------+


+----------------------------------------------------------------------------------+
; tco                                                                              ;
+-------+--------------+------------+-------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From              ; To          ; From Clock ;
+-------+--------------+------------+-------------------+-------------+------------+
; N/A   ; None         ; 6.583 ns   ; irp_out~reg0      ; irp_out     ; clk_in     ;
; N/A   ; None         ; 6.552 ns   ; rp_out[1]~reg0    ; rp_out[1]   ; clk_in     ;
; N/A   ; None         ; 6.384 ns   ; rp_out[0]~reg0    ; rp_out[0]   ; clk_in     ;
; N/A   ; None         ; 6.372 ns   ; c_out~reg0        ; c_out       ; clk_in     ;
; N/A   ; None         ; 6.199 ns   ; dbus_out[5]$latch ; dbus_out[5] ; rd_en      ;
; N/A   ; None         ; 6.128 ns   ; dbus_out[2]$latch ; dbus_out[2] ; rd_en      ;
; N/A   ; None         ; 6.122 ns   ; dbus_out[3]$latch ; dbus_out[3] ; rd_en      ;
; N/A   ; None         ; 6.102 ns   ; dbus_out[3]$latch ; dbus_out[4] ; rd_en      ;
; N/A   ; None         ; 6.071 ns   ; dbus_out[6]$latch ; dbus_out[6] ; rd_en      ;
; N/A   ; None         ; 6.065 ns   ; z_out~reg0        ; z_out       ; clk_in     ;
; N/A   ; None         ; 6.035 ns   ; dc_out~reg0       ; dc_out      ; clk_in     ;
; N/A   ; None         ; 6.025 ns   ; dbus_out[7]$latch ; dbus_out[7] ; rd_en      ;
; N/A   ; None         ; 5.822 ns   ; dbus_out[0]$latch ; dbus_out[0] ; rd_en      ;
; N/A   ; None         ; 5.712 ns   ; dbus_out[1]$latch ; dbus_out[1] ; rd_en      ;
+-------+--------------+------------+-------------------+-------------+------------+


+----------------------------------------------------------------------------------+
; th                                                                               ;
+---------------+-------------+-----------+------------+----------------+----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To             ; To Clock ;
+---------------+-------------+-----------+------------+----------------+----------+
; N/A           ; None        ; -2.932 ns ; z_wr_en    ; registrador[2] ; clk_in   ;
; N/A           ; None        ; -2.981 ns ; dbus_in[6] ; registrador[6] ; clk_in   ;
; N/A           ; None        ; -3.048 ns ; z_in       ; registrador[2] ; clk_in   ;
; N/A           ; None        ; -3.052 ns ; dbus_in[7] ; registrador[7] ; clk_in   ;
; N/A           ; None        ; -3.056 ns ; dc_in      ; registrador[1] ; clk_in   ;
; N/A           ; None        ; -3.060 ns ; c_wr_en    ; registrador[0] ; clk_in   ;
; N/A           ; None        ; -3.113 ns ; dbus_in[5] ; registrador[5] ; clk_in   ;
; N/A           ; None        ; -3.239 ns ; c_in       ; registrador[0] ; clk_in   ;
; N/A           ; None        ; -3.239 ns ; dc_wr_en   ; registrador[1] ; clk_in   ;
; N/A           ; None        ; -3.326 ns ; wr_en      ; registrador[1] ; clk_in   ;
; N/A           ; None        ; -3.453 ns ; dbus_in[2] ; registrador[2] ; clk_in   ;
; N/A           ; None        ; -3.602 ns ; wr_en      ; registrador[0] ; clk_in   ;
; N/A           ; None        ; -3.619 ns ; wr_en      ; registrador[2] ; clk_in   ;
; N/A           ; None        ; -3.643 ns ; dbus_in[0] ; registrador[0] ; clk_in   ;
; N/A           ; None        ; -3.664 ns ; dbus_in[1] ; registrador[1] ; clk_in   ;
; N/A           ; None        ; -3.679 ns ; abus_in[4] ; irp_out~reg0   ; clk_in   ;
; N/A           ; None        ; -3.679 ns ; abus_in[4] ; rp_out[0]~reg0 ; clk_in   ;
; N/A           ; None        ; -3.679 ns ; abus_in[4] ; rp_out[1]~reg0 ; clk_in   ;
; N/A           ; None        ; -3.679 ns ; abus_in[4] ; registrador[1] ; clk_in   ;
; N/A           ; None        ; -3.679 ns ; abus_in[4] ; c_out~reg0     ; clk_in   ;
; N/A           ; None        ; -3.679 ns ; abus_in[4] ; registrador[0] ; clk_in   ;
; N/A           ; None        ; -3.793 ns ; abus_in[0] ; registrador[7] ; clk_in   ;
; N/A           ; None        ; -3.793 ns ; abus_in[0] ; registrador[5] ; clk_in   ;
; N/A           ; None        ; -3.793 ns ; abus_in[0] ; registrador[6] ; clk_in   ;
; N/A           ; None        ; -3.806 ns ; abus_in[0] ; irp_out~reg0   ; clk_in   ;
; N/A           ; None        ; -3.806 ns ; abus_in[0] ; rp_out[0]~reg0 ; clk_in   ;
; N/A           ; None        ; -3.806 ns ; abus_in[0] ; rp_out[1]~reg0 ; clk_in   ;
; N/A           ; None        ; -3.806 ns ; abus_in[0] ; registrador[1] ; clk_in   ;
; N/A           ; None        ; -3.806 ns ; abus_in[0] ; c_out~reg0     ; clk_in   ;
; N/A           ; None        ; -3.806 ns ; abus_in[0] ; registrador[0] ; clk_in   ;
; N/A           ; None        ; -3.819 ns ; abus_in[6] ; irp_out~reg0   ; clk_in   ;
; N/A           ; None        ; -3.819 ns ; abus_in[6] ; rp_out[0]~reg0 ; clk_in   ;
; N/A           ; None        ; -3.819 ns ; abus_in[6] ; rp_out[1]~reg0 ; clk_in   ;
; N/A           ; None        ; -3.819 ns ; abus_in[6] ; registrador[1] ; clk_in   ;
; N/A           ; None        ; -3.819 ns ; abus_in[6] ; c_out~reg0     ; clk_in   ;
; N/A           ; None        ; -3.819 ns ; abus_in[6] ; registrador[0] ; clk_in   ;
; N/A           ; None        ; -3.984 ns ; wr_en      ; registrador[7] ; clk_in   ;
; N/A           ; None        ; -3.984 ns ; wr_en      ; registrador[5] ; clk_in   ;
; N/A           ; None        ; -3.984 ns ; wr_en      ; registrador[6] ; clk_in   ;
; N/A           ; None        ; -4.071 ns ; abus_in[5] ; irp_out~reg0   ; clk_in   ;
; N/A           ; None        ; -4.071 ns ; abus_in[5] ; rp_out[0]~reg0 ; clk_in   ;
; N/A           ; None        ; -4.071 ns ; abus_in[5] ; rp_out[1]~reg0 ; clk_in   ;
; N/A           ; None        ; -4.071 ns ; abus_in[5] ; registrador[1] ; clk_in   ;
; N/A           ; None        ; -4.071 ns ; abus_in[5] ; c_out~reg0     ; clk_in   ;
; N/A           ; None        ; -4.071 ns ; abus_in[5] ; registrador[0] ; clk_in   ;
; N/A           ; None        ; -4.108 ns ; abus_in[3] ; registrador[7] ; clk_in   ;
; N/A           ; None        ; -4.108 ns ; abus_in[3] ; registrador[5] ; clk_in   ;
; N/A           ; None        ; -4.108 ns ; abus_in[3] ; registrador[6] ; clk_in   ;
; N/A           ; None        ; -4.121 ns ; abus_in[3] ; irp_out~reg0   ; clk_in   ;
; N/A           ; None        ; -4.121 ns ; abus_in[3] ; rp_out[0]~reg0 ; clk_in   ;
; N/A           ; None        ; -4.121 ns ; abus_in[3] ; rp_out[1]~reg0 ; clk_in   ;
; N/A           ; None        ; -4.121 ns ; abus_in[3] ; registrador[1] ; clk_in   ;
; N/A           ; None        ; -4.121 ns ; abus_in[3] ; c_out~reg0     ; clk_in   ;
; N/A           ; None        ; -4.121 ns ; abus_in[3] ; registrador[0] ; clk_in   ;
; N/A           ; None        ; -4.176 ns ; abus_in[4] ; z_out~reg0     ; clk_in   ;
; N/A           ; None        ; -4.176 ns ; abus_in[4] ; registrador[2] ; clk_in   ;
; N/A           ; None        ; -4.176 ns ; abus_in[4] ; dc_out~reg0    ; clk_in   ;
; N/A           ; None        ; -4.176 ns ; abus_in[4] ; registrador[4] ; clk_in   ;
; N/A           ; None        ; -4.198 ns ; abus_in[4] ; registrador[7] ; clk_in   ;
; N/A           ; None        ; -4.198 ns ; abus_in[4] ; registrador[5] ; clk_in   ;
; N/A           ; None        ; -4.198 ns ; abus_in[4] ; registrador[6] ; clk_in   ;
; N/A           ; None        ; -4.275 ns ; abus_in[1] ; registrador[7] ; clk_in   ;
; N/A           ; None        ; -4.275 ns ; abus_in[1] ; registrador[5] ; clk_in   ;
; N/A           ; None        ; -4.275 ns ; abus_in[1] ; registrador[6] ; clk_in   ;
; N/A           ; None        ; -4.288 ns ; abus_in[1] ; irp_out~reg0   ; clk_in   ;
; N/A           ; None        ; -4.288 ns ; abus_in[1] ; rp_out[0]~reg0 ; clk_in   ;
; N/A           ; None        ; -4.288 ns ; abus_in[1] ; rp_out[1]~reg0 ; clk_in   ;
; N/A           ; None        ; -4.288 ns ; abus_in[1] ; registrador[1] ; clk_in   ;
; N/A           ; None        ; -4.288 ns ; abus_in[1] ; c_out~reg0     ; clk_in   ;
; N/A           ; None        ; -4.288 ns ; abus_in[1] ; registrador[0] ; clk_in   ;
; N/A           ; None        ; -4.303 ns ; abus_in[0] ; z_out~reg0     ; clk_in   ;
; N/A           ; None        ; -4.303 ns ; abus_in[0] ; registrador[2] ; clk_in   ;
; N/A           ; None        ; -4.303 ns ; abus_in[0] ; dc_out~reg0    ; clk_in   ;
; N/A           ; None        ; -4.303 ns ; abus_in[0] ; registrador[4] ; clk_in   ;
; N/A           ; None        ; -4.316 ns ; abus_in[6] ; z_out~reg0     ; clk_in   ;
; N/A           ; None        ; -4.316 ns ; abus_in[6] ; registrador[2] ; clk_in   ;
; N/A           ; None        ; -4.316 ns ; abus_in[6] ; dc_out~reg0    ; clk_in   ;
; N/A           ; None        ; -4.316 ns ; abus_in[6] ; registrador[4] ; clk_in   ;
; N/A           ; None        ; -4.323 ns ; abus_in[5] ; registrador[7] ; clk_in   ;
; N/A           ; None        ; -4.323 ns ; abus_in[5] ; registrador[5] ; clk_in   ;
; N/A           ; None        ; -4.323 ns ; abus_in[5] ; registrador[6] ; clk_in   ;
; N/A           ; None        ; -4.335 ns ; abus_in[6] ; registrador[7] ; clk_in   ;
; N/A           ; None        ; -4.335 ns ; abus_in[6] ; registrador[5] ; clk_in   ;
; N/A           ; None        ; -4.335 ns ; abus_in[6] ; registrador[6] ; clk_in   ;
; N/A           ; None        ; -4.355 ns ; abus_in[2] ; registrador[7] ; clk_in   ;
; N/A           ; None        ; -4.355 ns ; abus_in[2] ; registrador[5] ; clk_in   ;
; N/A           ; None        ; -4.355 ns ; abus_in[2] ; registrador[6] ; clk_in   ;
; N/A           ; None        ; -4.368 ns ; abus_in[2] ; irp_out~reg0   ; clk_in   ;
; N/A           ; None        ; -4.368 ns ; abus_in[2] ; rp_out[0]~reg0 ; clk_in   ;
; N/A           ; None        ; -4.368 ns ; abus_in[2] ; rp_out[1]~reg0 ; clk_in   ;
; N/A           ; None        ; -4.368 ns ; abus_in[2] ; registrador[1] ; clk_in   ;
; N/A           ; None        ; -4.368 ns ; abus_in[2] ; c_out~reg0     ; clk_in   ;
; N/A           ; None        ; -4.368 ns ; abus_in[2] ; registrador[0] ; clk_in   ;
; N/A           ; None        ; -4.568 ns ; abus_in[5] ; z_out~reg0     ; clk_in   ;
; N/A           ; None        ; -4.568 ns ; abus_in[5] ; registrador[2] ; clk_in   ;
; N/A           ; None        ; -4.568 ns ; abus_in[5] ; dc_out~reg0    ; clk_in   ;
; N/A           ; None        ; -4.568 ns ; abus_in[5] ; registrador[4] ; clk_in   ;
; N/A           ; None        ; -4.618 ns ; abus_in[3] ; z_out~reg0     ; clk_in   ;
; N/A           ; None        ; -4.618 ns ; abus_in[3] ; registrador[2] ; clk_in   ;
; N/A           ; None        ; -4.618 ns ; abus_in[3] ; dc_out~reg0    ; clk_in   ;
; N/A           ; None        ; -4.618 ns ; abus_in[3] ; registrador[4] ; clk_in   ;
; N/A           ; None        ; -4.785 ns ; abus_in[1] ; z_out~reg0     ; clk_in   ;
; N/A           ; None        ; -4.785 ns ; abus_in[1] ; registrador[2] ; clk_in   ;
; N/A           ; None        ; -4.785 ns ; abus_in[1] ; dc_out~reg0    ; clk_in   ;
; N/A           ; None        ; -4.785 ns ; abus_in[1] ; registrador[4] ; clk_in   ;
; N/A           ; None        ; -4.865 ns ; abus_in[2] ; z_out~reg0     ; clk_in   ;
; N/A           ; None        ; -4.865 ns ; abus_in[2] ; registrador[2] ; clk_in   ;
; N/A           ; None        ; -4.865 ns ; abus_in[2] ; dc_out~reg0    ; clk_in   ;
; N/A           ; None        ; -4.865 ns ; abus_in[2] ; registrador[4] ; clk_in   ;
+---------------+-------------+-----------+------------+----------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun May 15 13:12:25 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Status_reg -c Status_reg --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "dbus_out[0]$latch" is a latch
    Warning: Node "dbus_out[1]$latch" is a latch
    Warning: Node "dbus_out[2]$latch" is a latch
    Warning: Node "dbus_out[3]$latch" is a latch
    Warning: Node "dbus_out[5]$latch" is a latch
    Warning: Node "dbus_out[6]$latch" is a latch
    Warning: Node "dbus_out[7]$latch" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk_in" is an undefined clock
    Info: Assuming node "rd_en" is a latch enable. Will not compute fmax for this pin.
Info: Clock "clk_in" Internal fmax is restricted to 420.17 MHz between source register "registrador[1]" and destination register "registrador[1]"
    Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.084 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y7_N25; Fanout = 3; REG Node = 'registrador[1]'
            Info: 2: + IC(0.329 ns) + CELL(0.275 ns) = 0.604 ns; Loc. = LCCOMB_X1_Y7_N28; Fanout = 1; COMB Node = 'registrador~2'
            Info: 3: + IC(0.247 ns) + CELL(0.149 ns) = 1.000 ns; Loc. = LCCOMB_X1_Y7_N24; Fanout = 1; COMB Node = 'registrador~3'
            Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.084 ns; Loc. = LCFF_X1_Y7_N25; Fanout = 3; REG Node = 'registrador[1]'
            Info: Total cell delay = 0.508 ns ( 46.86 % )
            Info: Total interconnect delay = 0.576 ns ( 53.14 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk_in" to destination register is 2.664 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'clk_in~clkctrl'
                Info: 3: + IC(1.010 ns) + CELL(0.537 ns) = 2.664 ns; Loc. = LCFF_X1_Y7_N25; Fanout = 3; REG Node = 'registrador[1]'
                Info: Total cell delay = 1.536 ns ( 57.66 % )
                Info: Total interconnect delay = 1.128 ns ( 42.34 % )
            Info: - Longest clock path from clock "clk_in" to source register is 2.664 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'clk_in~clkctrl'
                Info: 3: + IC(1.010 ns) + CELL(0.537 ns) = 2.664 ns; Loc. = LCFF_X1_Y7_N25; Fanout = 3; REG Node = 'registrador[1]'
                Info: Total cell delay = 1.536 ns ( 57.66 % )
                Info: Total interconnect delay = 1.128 ns ( 42.34 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "z_out~reg0" (data pin = "abus_in[2]", clock pin = "clk_in") is 5.095 ns
    Info: + Longest pin to register delay is 7.767 ns
        Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_V6; Fanout = 1; PIN Node = 'abus_in[2]'
        Info: 2: + IC(4.786 ns) + CELL(0.371 ns) = 5.989 ns; Loc. = LCCOMB_X1_Y7_N10; Fanout = 2; COMB Node = 'Equal0~2'
        Info: 3: + IC(0.254 ns) + CELL(0.150 ns) = 6.393 ns; Loc. = LCCOMB_X1_Y7_N0; Fanout = 10; COMB Node = 'Equal0~4'
        Info: 4: + IC(0.714 ns) + CELL(0.660 ns) = 7.767 ns; Loc. = LCFF_X1_Y10_N17; Fanout = 1; REG Node = 'z_out~reg0'
        Info: Total cell delay = 2.013 ns ( 25.92 % )
        Info: Total interconnect delay = 5.754 ns ( 74.08 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk_in" to destination register is 2.636 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'clk_in~clkctrl'
        Info: 3: + IC(0.982 ns) + CELL(0.537 ns) = 2.636 ns; Loc. = LCFF_X1_Y10_N17; Fanout = 1; REG Node = 'z_out~reg0'
        Info: Total cell delay = 1.536 ns ( 58.27 % )
        Info: Total interconnect delay = 1.100 ns ( 41.73 % )
Info: tco from clock "clk_in" to destination pin "irp_out" through register "irp_out~reg0" is 6.583 ns
    Info: + Longest clock path from clock "clk_in" to source register is 2.664 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'clk_in~clkctrl'
        Info: 3: + IC(1.010 ns) + CELL(0.537 ns) = 2.664 ns; Loc. = LCFF_X1_Y7_N13; Fanout = 1; REG Node = 'irp_out~reg0'
        Info: Total cell delay = 1.536 ns ( 57.66 % )
        Info: Total interconnect delay = 1.128 ns ( 42.34 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 3.669 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y7_N13; Fanout = 1; REG Node = 'irp_out~reg0'
        Info: 2: + IC(1.037 ns) + CELL(2.632 ns) = 3.669 ns; Loc. = PIN_AA5; Fanout = 0; PIN Node = 'irp_out'
        Info: Total cell delay = 2.632 ns ( 71.74 % )
        Info: Total interconnect delay = 1.037 ns ( 28.26 % )
Info: th for register "registrador[2]" (data pin = "z_wr_en", clock pin = "clk_in") is -2.932 ns
    Info: + Longest clock path from clock "clk_in" to destination register is 2.636 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'clk_in~clkctrl'
        Info: 3: + IC(0.982 ns) + CELL(0.537 ns) = 2.636 ns; Loc. = LCFF_X1_Y10_N13; Fanout = 3; REG Node = 'registrador[2]'
        Info: Total cell delay = 1.536 ns ( 58.27 % )
        Info: Total interconnect delay = 1.100 ns ( 41.73 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 5.834 ns
        Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_U6; Fanout = 2; PIN Node = 'z_wr_en'
        Info: 2: + IC(4.489 ns) + CELL(0.419 ns) = 5.750 ns; Loc. = LCCOMB_X1_Y10_N12; Fanout = 1; COMB Node = 'registrador~5'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 5.834 ns; Loc. = LCFF_X1_Y10_N13; Fanout = 3; REG Node = 'registrador[2]'
        Info: Total cell delay = 1.345 ns ( 23.05 % )
        Info: Total interconnect delay = 4.489 ns ( 76.95 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 175 megabytes
    Info: Processing ended: Sun May 15 13:12:25 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


