

================================================================
== Vitis HLS Report for 'float_add2'
================================================================
* Date:           Thu Oct 16 15:27:36 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.437 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1543|     1543|  15.430 us|  15.430 us|  1543|  1543|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- add_blocks  |     1541|     1541|         7|          1|          1|  1536|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.52>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 10 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln760 = store i16 0, i16 %idx" [activation_accelerator.cpp:760]   --->   Operation 11 'store' 'store_ln760' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln760 = br void %for.inc.31" [activation_accelerator.cpp:760]   --->   Operation 12 'br' 'br_ln760' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = load i16 %idx" [activation_accelerator.cpp:760]   --->   Operation 13 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.10ns)   --->   "%icmp_ln760 = icmp_ult  i16 %i, i16 49152" [activation_accelerator.cpp:760]   --->   Operation 14 'icmp' 'icmp_ln760' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1536, i64 1536, i64 1536"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln760 = br i1 %icmp_ln760, void %for.end13, void %for.inc.31.split" [activation_accelerator.cpp:760]   --->   Operation 16 'br' 'br_ln760' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %i, i32 4, i32 15" [activation_accelerator.cpp:768]   --->   Operation 17 'partselect' 'lshr_ln' <Predicate = (icmp_ln760)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln768 = zext i12 %lshr_ln" [activation_accelerator.cpp:768]   --->   Operation 18 'zext' 'zext_ln768' <Predicate = (icmp_ln760)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%x_0_addr = getelementptr i32 %x_0, i64 0, i64 %zext_ln768" [activation_accelerator.cpp:768]   --->   Operation 19 'getelementptr' 'x_0_addr' <Predicate = (icmp_ln760)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (1.23ns)   --->   "%x_0_load = load i12 %x_0_addr" [activation_accelerator.cpp:768]   --->   Operation 20 'load' 'x_0_load' <Predicate = (icmp_ln760)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%y_0_addr = getelementptr i32 %y_0, i64 0, i64 %zext_ln768" [activation_accelerator.cpp:768]   --->   Operation 21 'getelementptr' 'y_0_addr' <Predicate = (icmp_ln760)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (1.23ns)   --->   "%y_0_load = load i12 %y_0_addr" [activation_accelerator.cpp:768]   --->   Operation 22 'load' 'y_0_load' <Predicate = (icmp_ln760)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%x_1_addr = getelementptr i32 %x_1, i64 0, i64 %zext_ln768" [activation_accelerator.cpp:768]   --->   Operation 23 'getelementptr' 'x_1_addr' <Predicate = (icmp_ln760)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (1.23ns)   --->   "%x_1_load = load i12 %x_1_addr" [activation_accelerator.cpp:768]   --->   Operation 24 'load' 'x_1_load' <Predicate = (icmp_ln760)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%y_1_addr = getelementptr i32 %y_1, i64 0, i64 %zext_ln768" [activation_accelerator.cpp:768]   --->   Operation 25 'getelementptr' 'y_1_addr' <Predicate = (icmp_ln760)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (1.23ns)   --->   "%y_1_load = load i12 %y_1_addr" [activation_accelerator.cpp:768]   --->   Operation 26 'load' 'y_1_load' <Predicate = (icmp_ln760)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%x_2_addr = getelementptr i32 %x_2, i64 0, i64 %zext_ln768" [activation_accelerator.cpp:768]   --->   Operation 27 'getelementptr' 'x_2_addr' <Predicate = (icmp_ln760)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (1.23ns)   --->   "%x_2_load = load i12 %x_2_addr" [activation_accelerator.cpp:768]   --->   Operation 28 'load' 'x_2_load' <Predicate = (icmp_ln760)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%y_2_addr = getelementptr i32 %y_2, i64 0, i64 %zext_ln768" [activation_accelerator.cpp:768]   --->   Operation 29 'getelementptr' 'y_2_addr' <Predicate = (icmp_ln760)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (1.23ns)   --->   "%y_2_load = load i12 %y_2_addr" [activation_accelerator.cpp:768]   --->   Operation 30 'load' 'y_2_load' <Predicate = (icmp_ln760)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%x_3_addr = getelementptr i32 %x_3, i64 0, i64 %zext_ln768" [activation_accelerator.cpp:768]   --->   Operation 31 'getelementptr' 'x_3_addr' <Predicate = (icmp_ln760)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (1.23ns)   --->   "%x_3_load = load i12 %x_3_addr" [activation_accelerator.cpp:768]   --->   Operation 32 'load' 'x_3_load' <Predicate = (icmp_ln760)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%y_3_addr = getelementptr i32 %y_3, i64 0, i64 %zext_ln768" [activation_accelerator.cpp:768]   --->   Operation 33 'getelementptr' 'y_3_addr' <Predicate = (icmp_ln760)> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (1.23ns)   --->   "%y_3_load = load i12 %y_3_addr" [activation_accelerator.cpp:768]   --->   Operation 34 'load' 'y_3_load' <Predicate = (icmp_ln760)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%x_4_addr = getelementptr i32 %x_4, i64 0, i64 %zext_ln768" [activation_accelerator.cpp:768]   --->   Operation 35 'getelementptr' 'x_4_addr' <Predicate = (icmp_ln760)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (1.23ns)   --->   "%x_4_load = load i12 %x_4_addr" [activation_accelerator.cpp:768]   --->   Operation 36 'load' 'x_4_load' <Predicate = (icmp_ln760)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%y_4_addr = getelementptr i32 %y_4, i64 0, i64 %zext_ln768" [activation_accelerator.cpp:768]   --->   Operation 37 'getelementptr' 'y_4_addr' <Predicate = (icmp_ln760)> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (1.23ns)   --->   "%y_4_load = load i12 %y_4_addr" [activation_accelerator.cpp:768]   --->   Operation 38 'load' 'y_4_load' <Predicate = (icmp_ln760)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%x_5_addr = getelementptr i32 %x_5, i64 0, i64 %zext_ln768" [activation_accelerator.cpp:768]   --->   Operation 39 'getelementptr' 'x_5_addr' <Predicate = (icmp_ln760)> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (1.23ns)   --->   "%x_5_load = load i12 %x_5_addr" [activation_accelerator.cpp:768]   --->   Operation 40 'load' 'x_5_load' <Predicate = (icmp_ln760)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%y_5_addr = getelementptr i32 %y_5, i64 0, i64 %zext_ln768" [activation_accelerator.cpp:768]   --->   Operation 41 'getelementptr' 'y_5_addr' <Predicate = (icmp_ln760)> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (1.23ns)   --->   "%y_5_load = load i12 %y_5_addr" [activation_accelerator.cpp:768]   --->   Operation 42 'load' 'y_5_load' <Predicate = (icmp_ln760)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%x_6_addr = getelementptr i32 %x_6, i64 0, i64 %zext_ln768" [activation_accelerator.cpp:768]   --->   Operation 43 'getelementptr' 'x_6_addr' <Predicate = (icmp_ln760)> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (1.23ns)   --->   "%x_6_load = load i12 %x_6_addr" [activation_accelerator.cpp:768]   --->   Operation 44 'load' 'x_6_load' <Predicate = (icmp_ln760)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%y_6_addr = getelementptr i32 %y_6, i64 0, i64 %zext_ln768" [activation_accelerator.cpp:768]   --->   Operation 45 'getelementptr' 'y_6_addr' <Predicate = (icmp_ln760)> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (1.23ns)   --->   "%y_6_load = load i12 %y_6_addr" [activation_accelerator.cpp:768]   --->   Operation 46 'load' 'y_6_load' <Predicate = (icmp_ln760)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%x_7_addr = getelementptr i32 %x_7, i64 0, i64 %zext_ln768" [activation_accelerator.cpp:768]   --->   Operation 47 'getelementptr' 'x_7_addr' <Predicate = (icmp_ln760)> <Delay = 0.00>
ST_1 : Operation 48 [2/2] (1.23ns)   --->   "%x_7_load = load i12 %x_7_addr" [activation_accelerator.cpp:768]   --->   Operation 48 'load' 'x_7_load' <Predicate = (icmp_ln760)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%y_7_addr = getelementptr i32 %y_7, i64 0, i64 %zext_ln768" [activation_accelerator.cpp:768]   --->   Operation 49 'getelementptr' 'y_7_addr' <Predicate = (icmp_ln760)> <Delay = 0.00>
ST_1 : Operation 50 [2/2] (1.23ns)   --->   "%y_7_load = load i12 %y_7_addr" [activation_accelerator.cpp:768]   --->   Operation 50 'load' 'y_7_load' <Predicate = (icmp_ln760)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%x_8_addr = getelementptr i32 %x_8, i64 0, i64 %zext_ln768" [activation_accelerator.cpp:768]   --->   Operation 51 'getelementptr' 'x_8_addr' <Predicate = (icmp_ln760)> <Delay = 0.00>
ST_1 : Operation 52 [2/2] (1.23ns)   --->   "%x_8_load = load i12 %x_8_addr" [activation_accelerator.cpp:768]   --->   Operation 52 'load' 'x_8_load' <Predicate = (icmp_ln760)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%y_8_addr = getelementptr i32 %y_8, i64 0, i64 %zext_ln768" [activation_accelerator.cpp:768]   --->   Operation 53 'getelementptr' 'y_8_addr' <Predicate = (icmp_ln760)> <Delay = 0.00>
ST_1 : Operation 54 [2/2] (1.23ns)   --->   "%y_8_load = load i12 %y_8_addr" [activation_accelerator.cpp:768]   --->   Operation 54 'load' 'y_8_load' <Predicate = (icmp_ln760)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%x_9_addr = getelementptr i32 %x_9, i64 0, i64 %zext_ln768" [activation_accelerator.cpp:768]   --->   Operation 55 'getelementptr' 'x_9_addr' <Predicate = (icmp_ln760)> <Delay = 0.00>
ST_1 : Operation 56 [2/2] (1.23ns)   --->   "%x_9_load = load i12 %x_9_addr" [activation_accelerator.cpp:768]   --->   Operation 56 'load' 'x_9_load' <Predicate = (icmp_ln760)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%y_9_addr = getelementptr i32 %y_9, i64 0, i64 %zext_ln768" [activation_accelerator.cpp:768]   --->   Operation 57 'getelementptr' 'y_9_addr' <Predicate = (icmp_ln760)> <Delay = 0.00>
ST_1 : Operation 58 [2/2] (1.23ns)   --->   "%y_9_load = load i12 %y_9_addr" [activation_accelerator.cpp:768]   --->   Operation 58 'load' 'y_9_load' <Predicate = (icmp_ln760)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%x_10_addr = getelementptr i32 %x_10, i64 0, i64 %zext_ln768" [activation_accelerator.cpp:768]   --->   Operation 59 'getelementptr' 'x_10_addr' <Predicate = (icmp_ln760)> <Delay = 0.00>
ST_1 : Operation 60 [2/2] (1.23ns)   --->   "%x_10_load = load i12 %x_10_addr" [activation_accelerator.cpp:768]   --->   Operation 60 'load' 'x_10_load' <Predicate = (icmp_ln760)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%y_10_addr = getelementptr i32 %y_10, i64 0, i64 %zext_ln768" [activation_accelerator.cpp:768]   --->   Operation 61 'getelementptr' 'y_10_addr' <Predicate = (icmp_ln760)> <Delay = 0.00>
ST_1 : Operation 62 [2/2] (1.23ns)   --->   "%y_10_load = load i12 %y_10_addr" [activation_accelerator.cpp:768]   --->   Operation 62 'load' 'y_10_load' <Predicate = (icmp_ln760)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%x_11_addr = getelementptr i32 %x_11, i64 0, i64 %zext_ln768" [activation_accelerator.cpp:768]   --->   Operation 63 'getelementptr' 'x_11_addr' <Predicate = (icmp_ln760)> <Delay = 0.00>
ST_1 : Operation 64 [2/2] (1.23ns)   --->   "%x_11_load = load i12 %x_11_addr" [activation_accelerator.cpp:768]   --->   Operation 64 'load' 'x_11_load' <Predicate = (icmp_ln760)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%y_11_addr = getelementptr i32 %y_11, i64 0, i64 %zext_ln768" [activation_accelerator.cpp:768]   --->   Operation 65 'getelementptr' 'y_11_addr' <Predicate = (icmp_ln760)> <Delay = 0.00>
ST_1 : Operation 66 [2/2] (1.23ns)   --->   "%y_11_load = load i12 %y_11_addr" [activation_accelerator.cpp:768]   --->   Operation 66 'load' 'y_11_load' <Predicate = (icmp_ln760)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%x_12_addr = getelementptr i32 %x_12, i64 0, i64 %zext_ln768" [activation_accelerator.cpp:768]   --->   Operation 67 'getelementptr' 'x_12_addr' <Predicate = (icmp_ln760)> <Delay = 0.00>
ST_1 : Operation 68 [2/2] (1.23ns)   --->   "%x_12_load = load i12 %x_12_addr" [activation_accelerator.cpp:768]   --->   Operation 68 'load' 'x_12_load' <Predicate = (icmp_ln760)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%y_12_addr = getelementptr i32 %y_12, i64 0, i64 %zext_ln768" [activation_accelerator.cpp:768]   --->   Operation 69 'getelementptr' 'y_12_addr' <Predicate = (icmp_ln760)> <Delay = 0.00>
ST_1 : Operation 70 [2/2] (1.23ns)   --->   "%y_12_load = load i12 %y_12_addr" [activation_accelerator.cpp:768]   --->   Operation 70 'load' 'y_12_load' <Predicate = (icmp_ln760)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%x_13_addr = getelementptr i32 %x_13, i64 0, i64 %zext_ln768" [activation_accelerator.cpp:768]   --->   Operation 71 'getelementptr' 'x_13_addr' <Predicate = (icmp_ln760)> <Delay = 0.00>
ST_1 : Operation 72 [2/2] (1.23ns)   --->   "%x_13_load = load i12 %x_13_addr" [activation_accelerator.cpp:768]   --->   Operation 72 'load' 'x_13_load' <Predicate = (icmp_ln760)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%y_13_addr = getelementptr i32 %y_13, i64 0, i64 %zext_ln768" [activation_accelerator.cpp:768]   --->   Operation 73 'getelementptr' 'y_13_addr' <Predicate = (icmp_ln760)> <Delay = 0.00>
ST_1 : Operation 74 [2/2] (1.23ns)   --->   "%y_13_load = load i12 %y_13_addr" [activation_accelerator.cpp:768]   --->   Operation 74 'load' 'y_13_load' <Predicate = (icmp_ln760)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%x_14_addr = getelementptr i32 %x_14, i64 0, i64 %zext_ln768" [activation_accelerator.cpp:768]   --->   Operation 75 'getelementptr' 'x_14_addr' <Predicate = (icmp_ln760)> <Delay = 0.00>
ST_1 : Operation 76 [2/2] (1.23ns)   --->   "%x_14_load = load i12 %x_14_addr" [activation_accelerator.cpp:768]   --->   Operation 76 'load' 'x_14_load' <Predicate = (icmp_ln760)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%y_14_addr = getelementptr i32 %y_14, i64 0, i64 %zext_ln768" [activation_accelerator.cpp:768]   --->   Operation 77 'getelementptr' 'y_14_addr' <Predicate = (icmp_ln760)> <Delay = 0.00>
ST_1 : Operation 78 [2/2] (1.23ns)   --->   "%y_14_load = load i12 %y_14_addr" [activation_accelerator.cpp:768]   --->   Operation 78 'load' 'y_14_load' <Predicate = (icmp_ln760)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%x_15_addr = getelementptr i32 %x_15, i64 0, i64 %zext_ln768" [activation_accelerator.cpp:768]   --->   Operation 79 'getelementptr' 'x_15_addr' <Predicate = (icmp_ln760)> <Delay = 0.00>
ST_1 : Operation 80 [2/2] (1.23ns)   --->   "%x_15_load = load i12 %x_15_addr" [activation_accelerator.cpp:768]   --->   Operation 80 'load' 'x_15_load' <Predicate = (icmp_ln760)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%y_15_addr = getelementptr i32 %y_15, i64 0, i64 %zext_ln768" [activation_accelerator.cpp:768]   --->   Operation 81 'getelementptr' 'y_15_addr' <Predicate = (icmp_ln760)> <Delay = 0.00>
ST_1 : Operation 82 [2/2] (1.23ns)   --->   "%y_15_load = load i12 %y_15_addr" [activation_accelerator.cpp:768]   --->   Operation 82 'load' 'y_15_load' <Predicate = (icmp_ln760)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%or_ln768 = or i12 %lshr_ln, i12 1" [activation_accelerator.cpp:768]   --->   Operation 83 'or' 'or_ln768' <Predicate = (icmp_ln760)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln768_1 = zext i12 %or_ln768" [activation_accelerator.cpp:768]   --->   Operation 84 'zext' 'zext_ln768_1' <Predicate = (icmp_ln760)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%x_0_addr_10 = getelementptr i32 %x_0, i64 0, i64 %zext_ln768_1" [activation_accelerator.cpp:768]   --->   Operation 85 'getelementptr' 'x_0_addr_10' <Predicate = (icmp_ln760)> <Delay = 0.00>
ST_1 : Operation 86 [2/2] (1.23ns)   --->   "%x_0_load_9 = load i12 %x_0_addr_10" [activation_accelerator.cpp:768]   --->   Operation 86 'load' 'x_0_load_9' <Predicate = (icmp_ln760)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%y_0_addr_1 = getelementptr i32 %y_0, i64 0, i64 %zext_ln768_1" [activation_accelerator.cpp:768]   --->   Operation 87 'getelementptr' 'y_0_addr_1' <Predicate = (icmp_ln760)> <Delay = 0.00>
ST_1 : Operation 88 [2/2] (1.23ns)   --->   "%y_0_load_1 = load i12 %y_0_addr_1" [activation_accelerator.cpp:768]   --->   Operation 88 'load' 'y_0_load_1' <Predicate = (icmp_ln760)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%x_1_addr_10 = getelementptr i32 %x_1, i64 0, i64 %zext_ln768_1" [activation_accelerator.cpp:768]   --->   Operation 89 'getelementptr' 'x_1_addr_10' <Predicate = (icmp_ln760)> <Delay = 0.00>
ST_1 : Operation 90 [2/2] (1.23ns)   --->   "%x_1_load_9 = load i12 %x_1_addr_10" [activation_accelerator.cpp:768]   --->   Operation 90 'load' 'x_1_load_9' <Predicate = (icmp_ln760)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%y_1_addr_1 = getelementptr i32 %y_1, i64 0, i64 %zext_ln768_1" [activation_accelerator.cpp:768]   --->   Operation 91 'getelementptr' 'y_1_addr_1' <Predicate = (icmp_ln760)> <Delay = 0.00>
ST_1 : Operation 92 [2/2] (1.23ns)   --->   "%y_1_load_1 = load i12 %y_1_addr_1" [activation_accelerator.cpp:768]   --->   Operation 92 'load' 'y_1_load_1' <Predicate = (icmp_ln760)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%x_2_addr_10 = getelementptr i32 %x_2, i64 0, i64 %zext_ln768_1" [activation_accelerator.cpp:768]   --->   Operation 93 'getelementptr' 'x_2_addr_10' <Predicate = (icmp_ln760)> <Delay = 0.00>
ST_1 : Operation 94 [2/2] (1.23ns)   --->   "%x_2_load_9 = load i12 %x_2_addr_10" [activation_accelerator.cpp:768]   --->   Operation 94 'load' 'x_2_load_9' <Predicate = (icmp_ln760)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%y_2_addr_1 = getelementptr i32 %y_2, i64 0, i64 %zext_ln768_1" [activation_accelerator.cpp:768]   --->   Operation 95 'getelementptr' 'y_2_addr_1' <Predicate = (icmp_ln760)> <Delay = 0.00>
ST_1 : Operation 96 [2/2] (1.23ns)   --->   "%y_2_load_1 = load i12 %y_2_addr_1" [activation_accelerator.cpp:768]   --->   Operation 96 'load' 'y_2_load_1' <Predicate = (icmp_ln760)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%x_3_addr_10 = getelementptr i32 %x_3, i64 0, i64 %zext_ln768_1" [activation_accelerator.cpp:768]   --->   Operation 97 'getelementptr' 'x_3_addr_10' <Predicate = (icmp_ln760)> <Delay = 0.00>
ST_1 : Operation 98 [2/2] (1.23ns)   --->   "%x_3_load_9 = load i12 %x_3_addr_10" [activation_accelerator.cpp:768]   --->   Operation 98 'load' 'x_3_load_9' <Predicate = (icmp_ln760)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%y_3_addr_1 = getelementptr i32 %y_3, i64 0, i64 %zext_ln768_1" [activation_accelerator.cpp:768]   --->   Operation 99 'getelementptr' 'y_3_addr_1' <Predicate = (icmp_ln760)> <Delay = 0.00>
ST_1 : Operation 100 [2/2] (1.23ns)   --->   "%y_3_load_1 = load i12 %y_3_addr_1" [activation_accelerator.cpp:768]   --->   Operation 100 'load' 'y_3_load_1' <Predicate = (icmp_ln760)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%x_4_addr_10 = getelementptr i32 %x_4, i64 0, i64 %zext_ln768_1" [activation_accelerator.cpp:768]   --->   Operation 101 'getelementptr' 'x_4_addr_10' <Predicate = (icmp_ln760)> <Delay = 0.00>
ST_1 : Operation 102 [2/2] (1.23ns)   --->   "%x_4_load_9 = load i12 %x_4_addr_10" [activation_accelerator.cpp:768]   --->   Operation 102 'load' 'x_4_load_9' <Predicate = (icmp_ln760)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%y_4_addr_1 = getelementptr i32 %y_4, i64 0, i64 %zext_ln768_1" [activation_accelerator.cpp:768]   --->   Operation 103 'getelementptr' 'y_4_addr_1' <Predicate = (icmp_ln760)> <Delay = 0.00>
ST_1 : Operation 104 [2/2] (1.23ns)   --->   "%y_4_load_1 = load i12 %y_4_addr_1" [activation_accelerator.cpp:768]   --->   Operation 104 'load' 'y_4_load_1' <Predicate = (icmp_ln760)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%x_5_addr_10 = getelementptr i32 %x_5, i64 0, i64 %zext_ln768_1" [activation_accelerator.cpp:768]   --->   Operation 105 'getelementptr' 'x_5_addr_10' <Predicate = (icmp_ln760)> <Delay = 0.00>
ST_1 : Operation 106 [2/2] (1.23ns)   --->   "%x_5_load_9 = load i12 %x_5_addr_10" [activation_accelerator.cpp:768]   --->   Operation 106 'load' 'x_5_load_9' <Predicate = (icmp_ln760)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%y_5_addr_1 = getelementptr i32 %y_5, i64 0, i64 %zext_ln768_1" [activation_accelerator.cpp:768]   --->   Operation 107 'getelementptr' 'y_5_addr_1' <Predicate = (icmp_ln760)> <Delay = 0.00>
ST_1 : Operation 108 [2/2] (1.23ns)   --->   "%y_5_load_1 = load i12 %y_5_addr_1" [activation_accelerator.cpp:768]   --->   Operation 108 'load' 'y_5_load_1' <Predicate = (icmp_ln760)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%x_6_addr_10 = getelementptr i32 %x_6, i64 0, i64 %zext_ln768_1" [activation_accelerator.cpp:768]   --->   Operation 109 'getelementptr' 'x_6_addr_10' <Predicate = (icmp_ln760)> <Delay = 0.00>
ST_1 : Operation 110 [2/2] (1.23ns)   --->   "%x_6_load_9 = load i12 %x_6_addr_10" [activation_accelerator.cpp:768]   --->   Operation 110 'load' 'x_6_load_9' <Predicate = (icmp_ln760)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%y_6_addr_1 = getelementptr i32 %y_6, i64 0, i64 %zext_ln768_1" [activation_accelerator.cpp:768]   --->   Operation 111 'getelementptr' 'y_6_addr_1' <Predicate = (icmp_ln760)> <Delay = 0.00>
ST_1 : Operation 112 [2/2] (1.23ns)   --->   "%y_6_load_1 = load i12 %y_6_addr_1" [activation_accelerator.cpp:768]   --->   Operation 112 'load' 'y_6_load_1' <Predicate = (icmp_ln760)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%x_7_addr_10 = getelementptr i32 %x_7, i64 0, i64 %zext_ln768_1" [activation_accelerator.cpp:768]   --->   Operation 113 'getelementptr' 'x_7_addr_10' <Predicate = (icmp_ln760)> <Delay = 0.00>
ST_1 : Operation 114 [2/2] (1.23ns)   --->   "%x_7_load_9 = load i12 %x_7_addr_10" [activation_accelerator.cpp:768]   --->   Operation 114 'load' 'x_7_load_9' <Predicate = (icmp_ln760)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%y_7_addr_1 = getelementptr i32 %y_7, i64 0, i64 %zext_ln768_1" [activation_accelerator.cpp:768]   --->   Operation 115 'getelementptr' 'y_7_addr_1' <Predicate = (icmp_ln760)> <Delay = 0.00>
ST_1 : Operation 116 [2/2] (1.23ns)   --->   "%y_7_load_1 = load i12 %y_7_addr_1" [activation_accelerator.cpp:768]   --->   Operation 116 'load' 'y_7_load_1' <Predicate = (icmp_ln760)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%x_8_addr_10 = getelementptr i32 %x_8, i64 0, i64 %zext_ln768_1" [activation_accelerator.cpp:768]   --->   Operation 117 'getelementptr' 'x_8_addr_10' <Predicate = (icmp_ln760)> <Delay = 0.00>
ST_1 : Operation 118 [2/2] (1.23ns)   --->   "%x_8_load_9 = load i12 %x_8_addr_10" [activation_accelerator.cpp:768]   --->   Operation 118 'load' 'x_8_load_9' <Predicate = (icmp_ln760)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%y_8_addr_1 = getelementptr i32 %y_8, i64 0, i64 %zext_ln768_1" [activation_accelerator.cpp:768]   --->   Operation 119 'getelementptr' 'y_8_addr_1' <Predicate = (icmp_ln760)> <Delay = 0.00>
ST_1 : Operation 120 [2/2] (1.23ns)   --->   "%y_8_load_1 = load i12 %y_8_addr_1" [activation_accelerator.cpp:768]   --->   Operation 120 'load' 'y_8_load_1' <Predicate = (icmp_ln760)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%x_9_addr_10 = getelementptr i32 %x_9, i64 0, i64 %zext_ln768_1" [activation_accelerator.cpp:768]   --->   Operation 121 'getelementptr' 'x_9_addr_10' <Predicate = (icmp_ln760)> <Delay = 0.00>
ST_1 : Operation 122 [2/2] (1.23ns)   --->   "%x_9_load_9 = load i12 %x_9_addr_10" [activation_accelerator.cpp:768]   --->   Operation 122 'load' 'x_9_load_9' <Predicate = (icmp_ln760)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%y_9_addr_1 = getelementptr i32 %y_9, i64 0, i64 %zext_ln768_1" [activation_accelerator.cpp:768]   --->   Operation 123 'getelementptr' 'y_9_addr_1' <Predicate = (icmp_ln760)> <Delay = 0.00>
ST_1 : Operation 124 [2/2] (1.23ns)   --->   "%y_9_load_1 = load i12 %y_9_addr_1" [activation_accelerator.cpp:768]   --->   Operation 124 'load' 'y_9_load_1' <Predicate = (icmp_ln760)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%x_10_addr_10 = getelementptr i32 %x_10, i64 0, i64 %zext_ln768_1" [activation_accelerator.cpp:768]   --->   Operation 125 'getelementptr' 'x_10_addr_10' <Predicate = (icmp_ln760)> <Delay = 0.00>
ST_1 : Operation 126 [2/2] (1.23ns)   --->   "%x_10_load_9 = load i12 %x_10_addr_10" [activation_accelerator.cpp:768]   --->   Operation 126 'load' 'x_10_load_9' <Predicate = (icmp_ln760)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%y_10_addr_1 = getelementptr i32 %y_10, i64 0, i64 %zext_ln768_1" [activation_accelerator.cpp:768]   --->   Operation 127 'getelementptr' 'y_10_addr_1' <Predicate = (icmp_ln760)> <Delay = 0.00>
ST_1 : Operation 128 [2/2] (1.23ns)   --->   "%y_10_load_1 = load i12 %y_10_addr_1" [activation_accelerator.cpp:768]   --->   Operation 128 'load' 'y_10_load_1' <Predicate = (icmp_ln760)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%x_11_addr_10 = getelementptr i32 %x_11, i64 0, i64 %zext_ln768_1" [activation_accelerator.cpp:768]   --->   Operation 129 'getelementptr' 'x_11_addr_10' <Predicate = (icmp_ln760)> <Delay = 0.00>
ST_1 : Operation 130 [2/2] (1.23ns)   --->   "%x_11_load_9 = load i12 %x_11_addr_10" [activation_accelerator.cpp:768]   --->   Operation 130 'load' 'x_11_load_9' <Predicate = (icmp_ln760)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%y_11_addr_1 = getelementptr i32 %y_11, i64 0, i64 %zext_ln768_1" [activation_accelerator.cpp:768]   --->   Operation 131 'getelementptr' 'y_11_addr_1' <Predicate = (icmp_ln760)> <Delay = 0.00>
ST_1 : Operation 132 [2/2] (1.23ns)   --->   "%y_11_load_1 = load i12 %y_11_addr_1" [activation_accelerator.cpp:768]   --->   Operation 132 'load' 'y_11_load_1' <Predicate = (icmp_ln760)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%x_12_addr_10 = getelementptr i32 %x_12, i64 0, i64 %zext_ln768_1" [activation_accelerator.cpp:768]   --->   Operation 133 'getelementptr' 'x_12_addr_10' <Predicate = (icmp_ln760)> <Delay = 0.00>
ST_1 : Operation 134 [2/2] (1.23ns)   --->   "%x_12_load_9 = load i12 %x_12_addr_10" [activation_accelerator.cpp:768]   --->   Operation 134 'load' 'x_12_load_9' <Predicate = (icmp_ln760)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%y_12_addr_1 = getelementptr i32 %y_12, i64 0, i64 %zext_ln768_1" [activation_accelerator.cpp:768]   --->   Operation 135 'getelementptr' 'y_12_addr_1' <Predicate = (icmp_ln760)> <Delay = 0.00>
ST_1 : Operation 136 [2/2] (1.23ns)   --->   "%y_12_load_1 = load i12 %y_12_addr_1" [activation_accelerator.cpp:768]   --->   Operation 136 'load' 'y_12_load_1' <Predicate = (icmp_ln760)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%x_13_addr_10 = getelementptr i32 %x_13, i64 0, i64 %zext_ln768_1" [activation_accelerator.cpp:768]   --->   Operation 137 'getelementptr' 'x_13_addr_10' <Predicate = (icmp_ln760)> <Delay = 0.00>
ST_1 : Operation 138 [2/2] (1.23ns)   --->   "%x_13_load_9 = load i12 %x_13_addr_10" [activation_accelerator.cpp:768]   --->   Operation 138 'load' 'x_13_load_9' <Predicate = (icmp_ln760)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%y_13_addr_1 = getelementptr i32 %y_13, i64 0, i64 %zext_ln768_1" [activation_accelerator.cpp:768]   --->   Operation 139 'getelementptr' 'y_13_addr_1' <Predicate = (icmp_ln760)> <Delay = 0.00>
ST_1 : Operation 140 [2/2] (1.23ns)   --->   "%y_13_load_1 = load i12 %y_13_addr_1" [activation_accelerator.cpp:768]   --->   Operation 140 'load' 'y_13_load_1' <Predicate = (icmp_ln760)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%x_14_addr_10 = getelementptr i32 %x_14, i64 0, i64 %zext_ln768_1" [activation_accelerator.cpp:768]   --->   Operation 141 'getelementptr' 'x_14_addr_10' <Predicate = (icmp_ln760)> <Delay = 0.00>
ST_1 : Operation 142 [2/2] (1.23ns)   --->   "%x_14_load_9 = load i12 %x_14_addr_10" [activation_accelerator.cpp:768]   --->   Operation 142 'load' 'x_14_load_9' <Predicate = (icmp_ln760)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%y_14_addr_1 = getelementptr i32 %y_14, i64 0, i64 %zext_ln768_1" [activation_accelerator.cpp:768]   --->   Operation 143 'getelementptr' 'y_14_addr_1' <Predicate = (icmp_ln760)> <Delay = 0.00>
ST_1 : Operation 144 [2/2] (1.23ns)   --->   "%y_14_load_1 = load i12 %y_14_addr_1" [activation_accelerator.cpp:768]   --->   Operation 144 'load' 'y_14_load_1' <Predicate = (icmp_ln760)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%x_15_addr_10 = getelementptr i32 %x_15, i64 0, i64 %zext_ln768_1" [activation_accelerator.cpp:768]   --->   Operation 145 'getelementptr' 'x_15_addr_10' <Predicate = (icmp_ln760)> <Delay = 0.00>
ST_1 : Operation 146 [2/2] (1.23ns)   --->   "%x_15_load_9 = load i12 %x_15_addr_10" [activation_accelerator.cpp:768]   --->   Operation 146 'load' 'x_15_load_9' <Predicate = (icmp_ln760)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%y_15_addr_1 = getelementptr i32 %y_15, i64 0, i64 %zext_ln768_1" [activation_accelerator.cpp:768]   --->   Operation 147 'getelementptr' 'y_15_addr_1' <Predicate = (icmp_ln760)> <Delay = 0.00>
ST_1 : Operation 148 [2/2] (1.23ns)   --->   "%y_15_load_1 = load i12 %y_15_addr_1" [activation_accelerator.cpp:768]   --->   Operation 148 'load' 'y_15_load_1' <Predicate = (icmp_ln760)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 149 [1/1] (0.85ns)   --->   "%add_ln760 = add i16 %i, i16 32" [activation_accelerator.cpp:760]   --->   Operation 149 'add' 'add_ln760' <Predicate = (icmp_ln760)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (0.42ns)   --->   "%store_ln760 = store i16 %add_ln760, i16 %idx" [activation_accelerator.cpp:760]   --->   Operation 150 'store' 'store_ln760' <Predicate = (icmp_ln760)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 151 [1/2] (1.23ns)   --->   "%x_0_load = load i12 %x_0_addr" [activation_accelerator.cpp:768]   --->   Operation 151 'load' 'x_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 152 [1/2] (1.23ns)   --->   "%y_0_load = load i12 %y_0_addr" [activation_accelerator.cpp:768]   --->   Operation 152 'load' 'y_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 153 [1/2] (1.23ns)   --->   "%x_1_load = load i12 %x_1_addr" [activation_accelerator.cpp:768]   --->   Operation 153 'load' 'x_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 154 [1/2] (1.23ns)   --->   "%y_1_load = load i12 %y_1_addr" [activation_accelerator.cpp:768]   --->   Operation 154 'load' 'y_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 155 [1/2] (1.23ns)   --->   "%x_2_load = load i12 %x_2_addr" [activation_accelerator.cpp:768]   --->   Operation 155 'load' 'x_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 156 [1/2] (1.23ns)   --->   "%y_2_load = load i12 %y_2_addr" [activation_accelerator.cpp:768]   --->   Operation 156 'load' 'y_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 157 [1/2] (1.23ns)   --->   "%x_3_load = load i12 %x_3_addr" [activation_accelerator.cpp:768]   --->   Operation 157 'load' 'x_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 158 [1/2] (1.23ns)   --->   "%y_3_load = load i12 %y_3_addr" [activation_accelerator.cpp:768]   --->   Operation 158 'load' 'y_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 159 [1/2] (1.23ns)   --->   "%x_4_load = load i12 %x_4_addr" [activation_accelerator.cpp:768]   --->   Operation 159 'load' 'x_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 160 [1/2] (1.23ns)   --->   "%y_4_load = load i12 %y_4_addr" [activation_accelerator.cpp:768]   --->   Operation 160 'load' 'y_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 161 [1/2] (1.23ns)   --->   "%x_5_load = load i12 %x_5_addr" [activation_accelerator.cpp:768]   --->   Operation 161 'load' 'x_5_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 162 [1/2] (1.23ns)   --->   "%y_5_load = load i12 %y_5_addr" [activation_accelerator.cpp:768]   --->   Operation 162 'load' 'y_5_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 163 [1/2] (1.23ns)   --->   "%x_6_load = load i12 %x_6_addr" [activation_accelerator.cpp:768]   --->   Operation 163 'load' 'x_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 164 [1/2] (1.23ns)   --->   "%y_6_load = load i12 %y_6_addr" [activation_accelerator.cpp:768]   --->   Operation 164 'load' 'y_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 165 [1/2] (1.23ns)   --->   "%x_7_load = load i12 %x_7_addr" [activation_accelerator.cpp:768]   --->   Operation 165 'load' 'x_7_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 166 [1/2] (1.23ns)   --->   "%y_7_load = load i12 %y_7_addr" [activation_accelerator.cpp:768]   --->   Operation 166 'load' 'y_7_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 167 [1/2] (1.23ns)   --->   "%x_8_load = load i12 %x_8_addr" [activation_accelerator.cpp:768]   --->   Operation 167 'load' 'x_8_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 168 [1/2] (1.23ns)   --->   "%y_8_load = load i12 %y_8_addr" [activation_accelerator.cpp:768]   --->   Operation 168 'load' 'y_8_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 169 [1/2] (1.23ns)   --->   "%x_9_load = load i12 %x_9_addr" [activation_accelerator.cpp:768]   --->   Operation 169 'load' 'x_9_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 170 [1/2] (1.23ns)   --->   "%y_9_load = load i12 %y_9_addr" [activation_accelerator.cpp:768]   --->   Operation 170 'load' 'y_9_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 171 [1/2] (1.23ns)   --->   "%x_10_load = load i12 %x_10_addr" [activation_accelerator.cpp:768]   --->   Operation 171 'load' 'x_10_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 172 [1/2] (1.23ns)   --->   "%y_10_load = load i12 %y_10_addr" [activation_accelerator.cpp:768]   --->   Operation 172 'load' 'y_10_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 173 [1/2] (1.23ns)   --->   "%x_11_load = load i12 %x_11_addr" [activation_accelerator.cpp:768]   --->   Operation 173 'load' 'x_11_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 174 [1/2] (1.23ns)   --->   "%y_11_load = load i12 %y_11_addr" [activation_accelerator.cpp:768]   --->   Operation 174 'load' 'y_11_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 175 [1/2] (1.23ns)   --->   "%x_12_load = load i12 %x_12_addr" [activation_accelerator.cpp:768]   --->   Operation 175 'load' 'x_12_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 176 [1/2] (1.23ns)   --->   "%y_12_load = load i12 %y_12_addr" [activation_accelerator.cpp:768]   --->   Operation 176 'load' 'y_12_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 177 [1/2] (1.23ns)   --->   "%x_13_load = load i12 %x_13_addr" [activation_accelerator.cpp:768]   --->   Operation 177 'load' 'x_13_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 178 [1/2] (1.23ns)   --->   "%y_13_load = load i12 %y_13_addr" [activation_accelerator.cpp:768]   --->   Operation 178 'load' 'y_13_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 179 [1/2] (1.23ns)   --->   "%x_14_load = load i12 %x_14_addr" [activation_accelerator.cpp:768]   --->   Operation 179 'load' 'x_14_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 180 [1/2] (1.23ns)   --->   "%y_14_load = load i12 %y_14_addr" [activation_accelerator.cpp:768]   --->   Operation 180 'load' 'y_14_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 181 [1/2] (1.23ns)   --->   "%x_15_load = load i12 %x_15_addr" [activation_accelerator.cpp:768]   --->   Operation 181 'load' 'x_15_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 182 [1/2] (1.23ns)   --->   "%y_15_load = load i12 %y_15_addr" [activation_accelerator.cpp:768]   --->   Operation 182 'load' 'y_15_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 183 [1/2] (1.23ns)   --->   "%x_0_load_9 = load i12 %x_0_addr_10" [activation_accelerator.cpp:768]   --->   Operation 183 'load' 'x_0_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 184 [1/2] (1.23ns)   --->   "%y_0_load_1 = load i12 %y_0_addr_1" [activation_accelerator.cpp:768]   --->   Operation 184 'load' 'y_0_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 185 [1/2] (1.23ns)   --->   "%x_1_load_9 = load i12 %x_1_addr_10" [activation_accelerator.cpp:768]   --->   Operation 185 'load' 'x_1_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 186 [1/2] (1.23ns)   --->   "%y_1_load_1 = load i12 %y_1_addr_1" [activation_accelerator.cpp:768]   --->   Operation 186 'load' 'y_1_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 187 [1/2] (1.23ns)   --->   "%x_2_load_9 = load i12 %x_2_addr_10" [activation_accelerator.cpp:768]   --->   Operation 187 'load' 'x_2_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 188 [1/2] (1.23ns)   --->   "%y_2_load_1 = load i12 %y_2_addr_1" [activation_accelerator.cpp:768]   --->   Operation 188 'load' 'y_2_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 189 [1/2] (1.23ns)   --->   "%x_3_load_9 = load i12 %x_3_addr_10" [activation_accelerator.cpp:768]   --->   Operation 189 'load' 'x_3_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 190 [1/2] (1.23ns)   --->   "%y_3_load_1 = load i12 %y_3_addr_1" [activation_accelerator.cpp:768]   --->   Operation 190 'load' 'y_3_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 191 [1/2] (1.23ns)   --->   "%x_4_load_9 = load i12 %x_4_addr_10" [activation_accelerator.cpp:768]   --->   Operation 191 'load' 'x_4_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 192 [1/2] (1.23ns)   --->   "%y_4_load_1 = load i12 %y_4_addr_1" [activation_accelerator.cpp:768]   --->   Operation 192 'load' 'y_4_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 193 [1/2] (1.23ns)   --->   "%x_5_load_9 = load i12 %x_5_addr_10" [activation_accelerator.cpp:768]   --->   Operation 193 'load' 'x_5_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 194 [1/2] (1.23ns)   --->   "%y_5_load_1 = load i12 %y_5_addr_1" [activation_accelerator.cpp:768]   --->   Operation 194 'load' 'y_5_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 195 [1/2] (1.23ns)   --->   "%x_6_load_9 = load i12 %x_6_addr_10" [activation_accelerator.cpp:768]   --->   Operation 195 'load' 'x_6_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 196 [1/2] (1.23ns)   --->   "%y_6_load_1 = load i12 %y_6_addr_1" [activation_accelerator.cpp:768]   --->   Operation 196 'load' 'y_6_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 197 [1/2] (1.23ns)   --->   "%x_7_load_9 = load i12 %x_7_addr_10" [activation_accelerator.cpp:768]   --->   Operation 197 'load' 'x_7_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 198 [1/2] (1.23ns)   --->   "%y_7_load_1 = load i12 %y_7_addr_1" [activation_accelerator.cpp:768]   --->   Operation 198 'load' 'y_7_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 199 [1/2] (1.23ns)   --->   "%x_8_load_9 = load i12 %x_8_addr_10" [activation_accelerator.cpp:768]   --->   Operation 199 'load' 'x_8_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 200 [1/2] (1.23ns)   --->   "%y_8_load_1 = load i12 %y_8_addr_1" [activation_accelerator.cpp:768]   --->   Operation 200 'load' 'y_8_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 201 [1/2] (1.23ns)   --->   "%x_9_load_9 = load i12 %x_9_addr_10" [activation_accelerator.cpp:768]   --->   Operation 201 'load' 'x_9_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 202 [1/2] (1.23ns)   --->   "%y_9_load_1 = load i12 %y_9_addr_1" [activation_accelerator.cpp:768]   --->   Operation 202 'load' 'y_9_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 203 [1/2] (1.23ns)   --->   "%x_10_load_9 = load i12 %x_10_addr_10" [activation_accelerator.cpp:768]   --->   Operation 203 'load' 'x_10_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 204 [1/2] (1.23ns)   --->   "%y_10_load_1 = load i12 %y_10_addr_1" [activation_accelerator.cpp:768]   --->   Operation 204 'load' 'y_10_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 205 [1/2] (1.23ns)   --->   "%x_11_load_9 = load i12 %x_11_addr_10" [activation_accelerator.cpp:768]   --->   Operation 205 'load' 'x_11_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 206 [1/2] (1.23ns)   --->   "%y_11_load_1 = load i12 %y_11_addr_1" [activation_accelerator.cpp:768]   --->   Operation 206 'load' 'y_11_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 207 [1/2] (1.23ns)   --->   "%x_12_load_9 = load i12 %x_12_addr_10" [activation_accelerator.cpp:768]   --->   Operation 207 'load' 'x_12_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 208 [1/2] (1.23ns)   --->   "%y_12_load_1 = load i12 %y_12_addr_1" [activation_accelerator.cpp:768]   --->   Operation 208 'load' 'y_12_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 209 [1/2] (1.23ns)   --->   "%x_13_load_9 = load i12 %x_13_addr_10" [activation_accelerator.cpp:768]   --->   Operation 209 'load' 'x_13_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 210 [1/2] (1.23ns)   --->   "%y_13_load_1 = load i12 %y_13_addr_1" [activation_accelerator.cpp:768]   --->   Operation 210 'load' 'y_13_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 211 [1/2] (1.23ns)   --->   "%x_14_load_9 = load i12 %x_14_addr_10" [activation_accelerator.cpp:768]   --->   Operation 211 'load' 'x_14_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 212 [1/2] (1.23ns)   --->   "%y_14_load_1 = load i12 %y_14_addr_1" [activation_accelerator.cpp:768]   --->   Operation 212 'load' 'y_14_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 213 [1/2] (1.23ns)   --->   "%x_15_load_9 = load i12 %x_15_addr_10" [activation_accelerator.cpp:768]   --->   Operation 213 'load' 'x_15_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 214 [1/2] (1.23ns)   --->   "%y_15_load_1 = load i12 %y_15_addr_1" [activation_accelerator.cpp:768]   --->   Operation 214 'load' 'y_15_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : Operation 215 [4/4] (6.43ns)   --->   "%sum = fadd i32 %x_0_load, i32 %y_0_load" [activation_accelerator.cpp:768]   --->   Operation 215 'fadd' 'sum' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 216 [4/4] (6.43ns)   --->   "%sum_33 = fadd i32 %x_1_load, i32 %y_1_load" [activation_accelerator.cpp:768]   --->   Operation 216 'fadd' 'sum_33' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 217 [4/4] (6.43ns)   --->   "%sum_34 = fadd i32 %x_2_load, i32 %y_2_load" [activation_accelerator.cpp:768]   --->   Operation 217 'fadd' 'sum_34' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 218 [4/4] (6.43ns)   --->   "%sum_35 = fadd i32 %x_3_load, i32 %y_3_load" [activation_accelerator.cpp:768]   --->   Operation 218 'fadd' 'sum_35' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 219 [4/4] (6.43ns)   --->   "%sum_36 = fadd i32 %x_4_load, i32 %y_4_load" [activation_accelerator.cpp:768]   --->   Operation 219 'fadd' 'sum_36' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 220 [4/4] (6.43ns)   --->   "%sum_37 = fadd i32 %x_5_load, i32 %y_5_load" [activation_accelerator.cpp:768]   --->   Operation 220 'fadd' 'sum_37' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 221 [4/4] (6.43ns)   --->   "%sum_38 = fadd i32 %x_6_load, i32 %y_6_load" [activation_accelerator.cpp:768]   --->   Operation 221 'fadd' 'sum_38' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 222 [4/4] (6.43ns)   --->   "%sum_39 = fadd i32 %x_7_load, i32 %y_7_load" [activation_accelerator.cpp:768]   --->   Operation 222 'fadd' 'sum_39' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 223 [4/4] (6.43ns)   --->   "%sum_40 = fadd i32 %x_8_load, i32 %y_8_load" [activation_accelerator.cpp:768]   --->   Operation 223 'fadd' 'sum_40' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 224 [4/4] (6.43ns)   --->   "%sum_41 = fadd i32 %x_9_load, i32 %y_9_load" [activation_accelerator.cpp:768]   --->   Operation 224 'fadd' 'sum_41' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 225 [4/4] (6.43ns)   --->   "%sum_42 = fadd i32 %x_10_load, i32 %y_10_load" [activation_accelerator.cpp:768]   --->   Operation 225 'fadd' 'sum_42' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 226 [4/4] (6.43ns)   --->   "%sum_43 = fadd i32 %x_11_load, i32 %y_11_load" [activation_accelerator.cpp:768]   --->   Operation 226 'fadd' 'sum_43' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 227 [4/4] (6.43ns)   --->   "%sum_44 = fadd i32 %x_12_load, i32 %y_12_load" [activation_accelerator.cpp:768]   --->   Operation 227 'fadd' 'sum_44' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 228 [4/4] (6.43ns)   --->   "%sum_45 = fadd i32 %x_13_load, i32 %y_13_load" [activation_accelerator.cpp:768]   --->   Operation 228 'fadd' 'sum_45' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 229 [4/4] (6.43ns)   --->   "%sum_46 = fadd i32 %x_14_load, i32 %y_14_load" [activation_accelerator.cpp:768]   --->   Operation 229 'fadd' 'sum_46' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 230 [4/4] (6.43ns)   --->   "%sum_47 = fadd i32 %x_15_load, i32 %y_15_load" [activation_accelerator.cpp:768]   --->   Operation 230 'fadd' 'sum_47' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 231 [4/4] (6.43ns)   --->   "%sum_48 = fadd i32 %x_0_load_9, i32 %y_0_load_1" [activation_accelerator.cpp:768]   --->   Operation 231 'fadd' 'sum_48' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 232 [4/4] (6.43ns)   --->   "%sum_49 = fadd i32 %x_1_load_9, i32 %y_1_load_1" [activation_accelerator.cpp:768]   --->   Operation 232 'fadd' 'sum_49' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 233 [4/4] (6.43ns)   --->   "%sum_50 = fadd i32 %x_2_load_9, i32 %y_2_load_1" [activation_accelerator.cpp:768]   --->   Operation 233 'fadd' 'sum_50' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 234 [4/4] (6.43ns)   --->   "%sum_51 = fadd i32 %x_3_load_9, i32 %y_3_load_1" [activation_accelerator.cpp:768]   --->   Operation 234 'fadd' 'sum_51' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 235 [4/4] (6.43ns)   --->   "%sum_52 = fadd i32 %x_4_load_9, i32 %y_4_load_1" [activation_accelerator.cpp:768]   --->   Operation 235 'fadd' 'sum_52' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 236 [4/4] (6.43ns)   --->   "%sum_53 = fadd i32 %x_5_load_9, i32 %y_5_load_1" [activation_accelerator.cpp:768]   --->   Operation 236 'fadd' 'sum_53' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 237 [4/4] (6.43ns)   --->   "%sum_54 = fadd i32 %x_6_load_9, i32 %y_6_load_1" [activation_accelerator.cpp:768]   --->   Operation 237 'fadd' 'sum_54' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 238 [4/4] (6.43ns)   --->   "%sum_55 = fadd i32 %x_7_load_9, i32 %y_7_load_1" [activation_accelerator.cpp:768]   --->   Operation 238 'fadd' 'sum_55' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 239 [4/4] (6.43ns)   --->   "%sum_56 = fadd i32 %x_8_load_9, i32 %y_8_load_1" [activation_accelerator.cpp:768]   --->   Operation 239 'fadd' 'sum_56' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 240 [4/4] (6.43ns)   --->   "%sum_57 = fadd i32 %x_9_load_9, i32 %y_9_load_1" [activation_accelerator.cpp:768]   --->   Operation 240 'fadd' 'sum_57' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 241 [4/4] (6.43ns)   --->   "%sum_58 = fadd i32 %x_10_load_9, i32 %y_10_load_1" [activation_accelerator.cpp:768]   --->   Operation 241 'fadd' 'sum_58' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 242 [4/4] (6.43ns)   --->   "%sum_59 = fadd i32 %x_11_load_9, i32 %y_11_load_1" [activation_accelerator.cpp:768]   --->   Operation 242 'fadd' 'sum_59' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 243 [4/4] (6.43ns)   --->   "%sum_60 = fadd i32 %x_12_load_9, i32 %y_12_load_1" [activation_accelerator.cpp:768]   --->   Operation 243 'fadd' 'sum_60' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 244 [4/4] (6.43ns)   --->   "%sum_61 = fadd i32 %x_13_load_9, i32 %y_13_load_1" [activation_accelerator.cpp:768]   --->   Operation 244 'fadd' 'sum_61' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 245 [4/4] (6.43ns)   --->   "%sum_62 = fadd i32 %x_14_load_9, i32 %y_14_load_1" [activation_accelerator.cpp:768]   --->   Operation 245 'fadd' 'sum_62' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 246 [4/4] (6.43ns)   --->   "%sum_63 = fadd i32 %x_15_load_9, i32 %y_15_load_1" [activation_accelerator.cpp:768]   --->   Operation 246 'fadd' 'sum_63' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 247 [3/4] (6.43ns)   --->   "%sum = fadd i32 %x_0_load, i32 %y_0_load" [activation_accelerator.cpp:768]   --->   Operation 247 'fadd' 'sum' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 248 [3/4] (6.43ns)   --->   "%sum_33 = fadd i32 %x_1_load, i32 %y_1_load" [activation_accelerator.cpp:768]   --->   Operation 248 'fadd' 'sum_33' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 249 [3/4] (6.43ns)   --->   "%sum_34 = fadd i32 %x_2_load, i32 %y_2_load" [activation_accelerator.cpp:768]   --->   Operation 249 'fadd' 'sum_34' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 250 [3/4] (6.43ns)   --->   "%sum_35 = fadd i32 %x_3_load, i32 %y_3_load" [activation_accelerator.cpp:768]   --->   Operation 250 'fadd' 'sum_35' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 251 [3/4] (6.43ns)   --->   "%sum_36 = fadd i32 %x_4_load, i32 %y_4_load" [activation_accelerator.cpp:768]   --->   Operation 251 'fadd' 'sum_36' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 252 [3/4] (6.43ns)   --->   "%sum_37 = fadd i32 %x_5_load, i32 %y_5_load" [activation_accelerator.cpp:768]   --->   Operation 252 'fadd' 'sum_37' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 253 [3/4] (6.43ns)   --->   "%sum_38 = fadd i32 %x_6_load, i32 %y_6_load" [activation_accelerator.cpp:768]   --->   Operation 253 'fadd' 'sum_38' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 254 [3/4] (6.43ns)   --->   "%sum_39 = fadd i32 %x_7_load, i32 %y_7_load" [activation_accelerator.cpp:768]   --->   Operation 254 'fadd' 'sum_39' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 255 [3/4] (6.43ns)   --->   "%sum_40 = fadd i32 %x_8_load, i32 %y_8_load" [activation_accelerator.cpp:768]   --->   Operation 255 'fadd' 'sum_40' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 256 [3/4] (6.43ns)   --->   "%sum_41 = fadd i32 %x_9_load, i32 %y_9_load" [activation_accelerator.cpp:768]   --->   Operation 256 'fadd' 'sum_41' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 257 [3/4] (6.43ns)   --->   "%sum_42 = fadd i32 %x_10_load, i32 %y_10_load" [activation_accelerator.cpp:768]   --->   Operation 257 'fadd' 'sum_42' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 258 [3/4] (6.43ns)   --->   "%sum_43 = fadd i32 %x_11_load, i32 %y_11_load" [activation_accelerator.cpp:768]   --->   Operation 258 'fadd' 'sum_43' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 259 [3/4] (6.43ns)   --->   "%sum_44 = fadd i32 %x_12_load, i32 %y_12_load" [activation_accelerator.cpp:768]   --->   Operation 259 'fadd' 'sum_44' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 260 [3/4] (6.43ns)   --->   "%sum_45 = fadd i32 %x_13_load, i32 %y_13_load" [activation_accelerator.cpp:768]   --->   Operation 260 'fadd' 'sum_45' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 261 [3/4] (6.43ns)   --->   "%sum_46 = fadd i32 %x_14_load, i32 %y_14_load" [activation_accelerator.cpp:768]   --->   Operation 261 'fadd' 'sum_46' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 262 [3/4] (6.43ns)   --->   "%sum_47 = fadd i32 %x_15_load, i32 %y_15_load" [activation_accelerator.cpp:768]   --->   Operation 262 'fadd' 'sum_47' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 263 [3/4] (6.43ns)   --->   "%sum_48 = fadd i32 %x_0_load_9, i32 %y_0_load_1" [activation_accelerator.cpp:768]   --->   Operation 263 'fadd' 'sum_48' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 264 [3/4] (6.43ns)   --->   "%sum_49 = fadd i32 %x_1_load_9, i32 %y_1_load_1" [activation_accelerator.cpp:768]   --->   Operation 264 'fadd' 'sum_49' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 265 [3/4] (6.43ns)   --->   "%sum_50 = fadd i32 %x_2_load_9, i32 %y_2_load_1" [activation_accelerator.cpp:768]   --->   Operation 265 'fadd' 'sum_50' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 266 [3/4] (6.43ns)   --->   "%sum_51 = fadd i32 %x_3_load_9, i32 %y_3_load_1" [activation_accelerator.cpp:768]   --->   Operation 266 'fadd' 'sum_51' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 267 [3/4] (6.43ns)   --->   "%sum_52 = fadd i32 %x_4_load_9, i32 %y_4_load_1" [activation_accelerator.cpp:768]   --->   Operation 267 'fadd' 'sum_52' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 268 [3/4] (6.43ns)   --->   "%sum_53 = fadd i32 %x_5_load_9, i32 %y_5_load_1" [activation_accelerator.cpp:768]   --->   Operation 268 'fadd' 'sum_53' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 269 [3/4] (6.43ns)   --->   "%sum_54 = fadd i32 %x_6_load_9, i32 %y_6_load_1" [activation_accelerator.cpp:768]   --->   Operation 269 'fadd' 'sum_54' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 270 [3/4] (6.43ns)   --->   "%sum_55 = fadd i32 %x_7_load_9, i32 %y_7_load_1" [activation_accelerator.cpp:768]   --->   Operation 270 'fadd' 'sum_55' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 271 [3/4] (6.43ns)   --->   "%sum_56 = fadd i32 %x_8_load_9, i32 %y_8_load_1" [activation_accelerator.cpp:768]   --->   Operation 271 'fadd' 'sum_56' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 272 [3/4] (6.43ns)   --->   "%sum_57 = fadd i32 %x_9_load_9, i32 %y_9_load_1" [activation_accelerator.cpp:768]   --->   Operation 272 'fadd' 'sum_57' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 273 [3/4] (6.43ns)   --->   "%sum_58 = fadd i32 %x_10_load_9, i32 %y_10_load_1" [activation_accelerator.cpp:768]   --->   Operation 273 'fadd' 'sum_58' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 274 [3/4] (6.43ns)   --->   "%sum_59 = fadd i32 %x_11_load_9, i32 %y_11_load_1" [activation_accelerator.cpp:768]   --->   Operation 274 'fadd' 'sum_59' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 275 [3/4] (6.43ns)   --->   "%sum_60 = fadd i32 %x_12_load_9, i32 %y_12_load_1" [activation_accelerator.cpp:768]   --->   Operation 275 'fadd' 'sum_60' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 276 [3/4] (6.43ns)   --->   "%sum_61 = fadd i32 %x_13_load_9, i32 %y_13_load_1" [activation_accelerator.cpp:768]   --->   Operation 276 'fadd' 'sum_61' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 277 [3/4] (6.43ns)   --->   "%sum_62 = fadd i32 %x_14_load_9, i32 %y_14_load_1" [activation_accelerator.cpp:768]   --->   Operation 277 'fadd' 'sum_62' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 278 [3/4] (6.43ns)   --->   "%sum_63 = fadd i32 %x_15_load_9, i32 %y_15_load_1" [activation_accelerator.cpp:768]   --->   Operation 278 'fadd' 'sum_63' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 279 [2/4] (6.43ns)   --->   "%sum = fadd i32 %x_0_load, i32 %y_0_load" [activation_accelerator.cpp:768]   --->   Operation 279 'fadd' 'sum' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 280 [2/4] (6.43ns)   --->   "%sum_33 = fadd i32 %x_1_load, i32 %y_1_load" [activation_accelerator.cpp:768]   --->   Operation 280 'fadd' 'sum_33' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 281 [2/4] (6.43ns)   --->   "%sum_34 = fadd i32 %x_2_load, i32 %y_2_load" [activation_accelerator.cpp:768]   --->   Operation 281 'fadd' 'sum_34' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 282 [2/4] (6.43ns)   --->   "%sum_35 = fadd i32 %x_3_load, i32 %y_3_load" [activation_accelerator.cpp:768]   --->   Operation 282 'fadd' 'sum_35' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 283 [2/4] (6.43ns)   --->   "%sum_36 = fadd i32 %x_4_load, i32 %y_4_load" [activation_accelerator.cpp:768]   --->   Operation 283 'fadd' 'sum_36' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 284 [2/4] (6.43ns)   --->   "%sum_37 = fadd i32 %x_5_load, i32 %y_5_load" [activation_accelerator.cpp:768]   --->   Operation 284 'fadd' 'sum_37' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 285 [2/4] (6.43ns)   --->   "%sum_38 = fadd i32 %x_6_load, i32 %y_6_load" [activation_accelerator.cpp:768]   --->   Operation 285 'fadd' 'sum_38' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 286 [2/4] (6.43ns)   --->   "%sum_39 = fadd i32 %x_7_load, i32 %y_7_load" [activation_accelerator.cpp:768]   --->   Operation 286 'fadd' 'sum_39' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 287 [2/4] (6.43ns)   --->   "%sum_40 = fadd i32 %x_8_load, i32 %y_8_load" [activation_accelerator.cpp:768]   --->   Operation 287 'fadd' 'sum_40' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 288 [2/4] (6.43ns)   --->   "%sum_41 = fadd i32 %x_9_load, i32 %y_9_load" [activation_accelerator.cpp:768]   --->   Operation 288 'fadd' 'sum_41' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 289 [2/4] (6.43ns)   --->   "%sum_42 = fadd i32 %x_10_load, i32 %y_10_load" [activation_accelerator.cpp:768]   --->   Operation 289 'fadd' 'sum_42' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 290 [2/4] (6.43ns)   --->   "%sum_43 = fadd i32 %x_11_load, i32 %y_11_load" [activation_accelerator.cpp:768]   --->   Operation 290 'fadd' 'sum_43' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 291 [2/4] (6.43ns)   --->   "%sum_44 = fadd i32 %x_12_load, i32 %y_12_load" [activation_accelerator.cpp:768]   --->   Operation 291 'fadd' 'sum_44' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 292 [2/4] (6.43ns)   --->   "%sum_45 = fadd i32 %x_13_load, i32 %y_13_load" [activation_accelerator.cpp:768]   --->   Operation 292 'fadd' 'sum_45' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 293 [2/4] (6.43ns)   --->   "%sum_46 = fadd i32 %x_14_load, i32 %y_14_load" [activation_accelerator.cpp:768]   --->   Operation 293 'fadd' 'sum_46' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 294 [2/4] (6.43ns)   --->   "%sum_47 = fadd i32 %x_15_load, i32 %y_15_load" [activation_accelerator.cpp:768]   --->   Operation 294 'fadd' 'sum_47' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 295 [2/4] (6.43ns)   --->   "%sum_48 = fadd i32 %x_0_load_9, i32 %y_0_load_1" [activation_accelerator.cpp:768]   --->   Operation 295 'fadd' 'sum_48' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 296 [2/4] (6.43ns)   --->   "%sum_49 = fadd i32 %x_1_load_9, i32 %y_1_load_1" [activation_accelerator.cpp:768]   --->   Operation 296 'fadd' 'sum_49' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 297 [2/4] (6.43ns)   --->   "%sum_50 = fadd i32 %x_2_load_9, i32 %y_2_load_1" [activation_accelerator.cpp:768]   --->   Operation 297 'fadd' 'sum_50' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 298 [2/4] (6.43ns)   --->   "%sum_51 = fadd i32 %x_3_load_9, i32 %y_3_load_1" [activation_accelerator.cpp:768]   --->   Operation 298 'fadd' 'sum_51' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 299 [2/4] (6.43ns)   --->   "%sum_52 = fadd i32 %x_4_load_9, i32 %y_4_load_1" [activation_accelerator.cpp:768]   --->   Operation 299 'fadd' 'sum_52' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 300 [2/4] (6.43ns)   --->   "%sum_53 = fadd i32 %x_5_load_9, i32 %y_5_load_1" [activation_accelerator.cpp:768]   --->   Operation 300 'fadd' 'sum_53' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 301 [2/4] (6.43ns)   --->   "%sum_54 = fadd i32 %x_6_load_9, i32 %y_6_load_1" [activation_accelerator.cpp:768]   --->   Operation 301 'fadd' 'sum_54' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 302 [2/4] (6.43ns)   --->   "%sum_55 = fadd i32 %x_7_load_9, i32 %y_7_load_1" [activation_accelerator.cpp:768]   --->   Operation 302 'fadd' 'sum_55' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 303 [2/4] (6.43ns)   --->   "%sum_56 = fadd i32 %x_8_load_9, i32 %y_8_load_1" [activation_accelerator.cpp:768]   --->   Operation 303 'fadd' 'sum_56' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 304 [2/4] (6.43ns)   --->   "%sum_57 = fadd i32 %x_9_load_9, i32 %y_9_load_1" [activation_accelerator.cpp:768]   --->   Operation 304 'fadd' 'sum_57' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 305 [2/4] (6.43ns)   --->   "%sum_58 = fadd i32 %x_10_load_9, i32 %y_10_load_1" [activation_accelerator.cpp:768]   --->   Operation 305 'fadd' 'sum_58' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 306 [2/4] (6.43ns)   --->   "%sum_59 = fadd i32 %x_11_load_9, i32 %y_11_load_1" [activation_accelerator.cpp:768]   --->   Operation 306 'fadd' 'sum_59' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 307 [2/4] (6.43ns)   --->   "%sum_60 = fadd i32 %x_12_load_9, i32 %y_12_load_1" [activation_accelerator.cpp:768]   --->   Operation 307 'fadd' 'sum_60' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 308 [2/4] (6.43ns)   --->   "%sum_61 = fadd i32 %x_13_load_9, i32 %y_13_load_1" [activation_accelerator.cpp:768]   --->   Operation 308 'fadd' 'sum_61' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 309 [2/4] (6.43ns)   --->   "%sum_62 = fadd i32 %x_14_load_9, i32 %y_14_load_1" [activation_accelerator.cpp:768]   --->   Operation 309 'fadd' 'sum_62' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 310 [2/4] (6.43ns)   --->   "%sum_63 = fadd i32 %x_15_load_9, i32 %y_15_load_1" [activation_accelerator.cpp:768]   --->   Operation 310 'fadd' 'sum_63' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 311 [1/4] (6.43ns)   --->   "%sum = fadd i32 %x_0_load, i32 %y_0_load" [activation_accelerator.cpp:768]   --->   Operation 311 'fadd' 'sum' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 312 [1/1] (0.00ns)   --->   "%bitcast_ln771 = bitcast i32 %sum" [activation_accelerator.cpp:771]   --->   Operation 312 'bitcast' 'bitcast_ln771' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 313 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln771, i32 16, i32 31" [activation_accelerator.cpp:771]   --->   Operation 313 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 314 [1/4] (6.43ns)   --->   "%sum_33 = fadd i32 %x_1_load, i32 %y_1_load" [activation_accelerator.cpp:768]   --->   Operation 314 'fadd' 'sum_33' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 315 [1/1] (0.00ns)   --->   "%bitcast_ln771_1 = bitcast i32 %sum_33" [activation_accelerator.cpp:771]   --->   Operation 315 'bitcast' 'bitcast_ln771_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 316 [1/1] (0.00ns)   --->   "%trunc_ln771_1 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln771_1, i32 16, i32 31" [activation_accelerator.cpp:771]   --->   Operation 316 'partselect' 'trunc_ln771_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 317 [1/4] (6.43ns)   --->   "%sum_34 = fadd i32 %x_2_load, i32 %y_2_load" [activation_accelerator.cpp:768]   --->   Operation 317 'fadd' 'sum_34' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 318 [1/1] (0.00ns)   --->   "%bitcast_ln771_2 = bitcast i32 %sum_34" [activation_accelerator.cpp:771]   --->   Operation 318 'bitcast' 'bitcast_ln771_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 319 [1/1] (0.00ns)   --->   "%trunc_ln771_2 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln771_2, i32 16, i32 31" [activation_accelerator.cpp:771]   --->   Operation 319 'partselect' 'trunc_ln771_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 320 [1/4] (6.43ns)   --->   "%sum_35 = fadd i32 %x_3_load, i32 %y_3_load" [activation_accelerator.cpp:768]   --->   Operation 320 'fadd' 'sum_35' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 321 [1/1] (0.00ns)   --->   "%bitcast_ln771_3 = bitcast i32 %sum_35" [activation_accelerator.cpp:771]   --->   Operation 321 'bitcast' 'bitcast_ln771_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 322 [1/1] (0.00ns)   --->   "%trunc_ln771_3 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln771_3, i32 16, i32 31" [activation_accelerator.cpp:771]   --->   Operation 322 'partselect' 'trunc_ln771_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 323 [1/4] (6.43ns)   --->   "%sum_36 = fadd i32 %x_4_load, i32 %y_4_load" [activation_accelerator.cpp:768]   --->   Operation 323 'fadd' 'sum_36' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 324 [1/1] (0.00ns)   --->   "%bitcast_ln771_4 = bitcast i32 %sum_36" [activation_accelerator.cpp:771]   --->   Operation 324 'bitcast' 'bitcast_ln771_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 325 [1/1] (0.00ns)   --->   "%trunc_ln771_4 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln771_4, i32 16, i32 31" [activation_accelerator.cpp:771]   --->   Operation 325 'partselect' 'trunc_ln771_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 326 [1/4] (6.43ns)   --->   "%sum_37 = fadd i32 %x_5_load, i32 %y_5_load" [activation_accelerator.cpp:768]   --->   Operation 326 'fadd' 'sum_37' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 327 [1/1] (0.00ns)   --->   "%bitcast_ln771_5 = bitcast i32 %sum_37" [activation_accelerator.cpp:771]   --->   Operation 327 'bitcast' 'bitcast_ln771_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 328 [1/1] (0.00ns)   --->   "%trunc_ln771_5 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln771_5, i32 16, i32 31" [activation_accelerator.cpp:771]   --->   Operation 328 'partselect' 'trunc_ln771_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 329 [1/4] (6.43ns)   --->   "%sum_38 = fadd i32 %x_6_load, i32 %y_6_load" [activation_accelerator.cpp:768]   --->   Operation 329 'fadd' 'sum_38' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 330 [1/1] (0.00ns)   --->   "%bitcast_ln771_6 = bitcast i32 %sum_38" [activation_accelerator.cpp:771]   --->   Operation 330 'bitcast' 'bitcast_ln771_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 331 [1/1] (0.00ns)   --->   "%trunc_ln771_6 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln771_6, i32 16, i32 31" [activation_accelerator.cpp:771]   --->   Operation 331 'partselect' 'trunc_ln771_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 332 [1/4] (6.43ns)   --->   "%sum_39 = fadd i32 %x_7_load, i32 %y_7_load" [activation_accelerator.cpp:768]   --->   Operation 332 'fadd' 'sum_39' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 333 [1/1] (0.00ns)   --->   "%bitcast_ln771_7 = bitcast i32 %sum_39" [activation_accelerator.cpp:771]   --->   Operation 333 'bitcast' 'bitcast_ln771_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 334 [1/1] (0.00ns)   --->   "%trunc_ln771_7 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln771_7, i32 16, i32 31" [activation_accelerator.cpp:771]   --->   Operation 334 'partselect' 'trunc_ln771_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 335 [1/4] (6.43ns)   --->   "%sum_40 = fadd i32 %x_8_load, i32 %y_8_load" [activation_accelerator.cpp:768]   --->   Operation 335 'fadd' 'sum_40' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 336 [1/1] (0.00ns)   --->   "%bitcast_ln771_8 = bitcast i32 %sum_40" [activation_accelerator.cpp:771]   --->   Operation 336 'bitcast' 'bitcast_ln771_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 337 [1/1] (0.00ns)   --->   "%trunc_ln771_8 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln771_8, i32 16, i32 31" [activation_accelerator.cpp:771]   --->   Operation 337 'partselect' 'trunc_ln771_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 338 [1/4] (6.43ns)   --->   "%sum_41 = fadd i32 %x_9_load, i32 %y_9_load" [activation_accelerator.cpp:768]   --->   Operation 338 'fadd' 'sum_41' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 339 [1/1] (0.00ns)   --->   "%bitcast_ln771_9 = bitcast i32 %sum_41" [activation_accelerator.cpp:771]   --->   Operation 339 'bitcast' 'bitcast_ln771_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 340 [1/1] (0.00ns)   --->   "%trunc_ln771_9 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln771_9, i32 16, i32 31" [activation_accelerator.cpp:771]   --->   Operation 340 'partselect' 'trunc_ln771_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 341 [1/4] (6.43ns)   --->   "%sum_42 = fadd i32 %x_10_load, i32 %y_10_load" [activation_accelerator.cpp:768]   --->   Operation 341 'fadd' 'sum_42' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 342 [1/1] (0.00ns)   --->   "%bitcast_ln771_10 = bitcast i32 %sum_42" [activation_accelerator.cpp:771]   --->   Operation 342 'bitcast' 'bitcast_ln771_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 343 [1/1] (0.00ns)   --->   "%trunc_ln771_s = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln771_10, i32 16, i32 31" [activation_accelerator.cpp:771]   --->   Operation 343 'partselect' 'trunc_ln771_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 344 [1/4] (6.43ns)   --->   "%sum_43 = fadd i32 %x_11_load, i32 %y_11_load" [activation_accelerator.cpp:768]   --->   Operation 344 'fadd' 'sum_43' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 345 [1/1] (0.00ns)   --->   "%bitcast_ln771_11 = bitcast i32 %sum_43" [activation_accelerator.cpp:771]   --->   Operation 345 'bitcast' 'bitcast_ln771_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 346 [1/1] (0.00ns)   --->   "%trunc_ln771_10 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln771_11, i32 16, i32 31" [activation_accelerator.cpp:771]   --->   Operation 346 'partselect' 'trunc_ln771_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 347 [1/4] (6.43ns)   --->   "%sum_44 = fadd i32 %x_12_load, i32 %y_12_load" [activation_accelerator.cpp:768]   --->   Operation 347 'fadd' 'sum_44' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 348 [1/1] (0.00ns)   --->   "%bitcast_ln771_12 = bitcast i32 %sum_44" [activation_accelerator.cpp:771]   --->   Operation 348 'bitcast' 'bitcast_ln771_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 349 [1/1] (0.00ns)   --->   "%trunc_ln771_11 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln771_12, i32 16, i32 31" [activation_accelerator.cpp:771]   --->   Operation 349 'partselect' 'trunc_ln771_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 350 [1/4] (6.43ns)   --->   "%sum_45 = fadd i32 %x_13_load, i32 %y_13_load" [activation_accelerator.cpp:768]   --->   Operation 350 'fadd' 'sum_45' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 351 [1/1] (0.00ns)   --->   "%bitcast_ln771_13 = bitcast i32 %sum_45" [activation_accelerator.cpp:771]   --->   Operation 351 'bitcast' 'bitcast_ln771_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 352 [1/1] (0.00ns)   --->   "%trunc_ln771_12 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln771_13, i32 16, i32 31" [activation_accelerator.cpp:771]   --->   Operation 352 'partselect' 'trunc_ln771_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 353 [1/4] (6.43ns)   --->   "%sum_46 = fadd i32 %x_14_load, i32 %y_14_load" [activation_accelerator.cpp:768]   --->   Operation 353 'fadd' 'sum_46' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 354 [1/1] (0.00ns)   --->   "%bitcast_ln771_14 = bitcast i32 %sum_46" [activation_accelerator.cpp:771]   --->   Operation 354 'bitcast' 'bitcast_ln771_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 355 [1/1] (0.00ns)   --->   "%trunc_ln771_13 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln771_14, i32 16, i32 31" [activation_accelerator.cpp:771]   --->   Operation 355 'partselect' 'trunc_ln771_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 356 [1/4] (6.43ns)   --->   "%sum_47 = fadd i32 %x_15_load, i32 %y_15_load" [activation_accelerator.cpp:768]   --->   Operation 356 'fadd' 'sum_47' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 357 [1/1] (0.00ns)   --->   "%bitcast_ln771_15 = bitcast i32 %sum_47" [activation_accelerator.cpp:771]   --->   Operation 357 'bitcast' 'bitcast_ln771_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 358 [1/1] (0.00ns)   --->   "%trunc_ln771_14 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln771_15, i32 16, i32 31" [activation_accelerator.cpp:771]   --->   Operation 358 'partselect' 'trunc_ln771_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 359 [1/4] (6.43ns)   --->   "%sum_48 = fadd i32 %x_0_load_9, i32 %y_0_load_1" [activation_accelerator.cpp:768]   --->   Operation 359 'fadd' 'sum_48' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 360 [1/1] (0.00ns)   --->   "%bitcast_ln771_16 = bitcast i32 %sum_48" [activation_accelerator.cpp:771]   --->   Operation 360 'bitcast' 'bitcast_ln771_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 361 [1/1] (0.00ns)   --->   "%trunc_ln771_15 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln771_16, i32 16, i32 31" [activation_accelerator.cpp:771]   --->   Operation 361 'partselect' 'trunc_ln771_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 362 [1/4] (6.43ns)   --->   "%sum_49 = fadd i32 %x_1_load_9, i32 %y_1_load_1" [activation_accelerator.cpp:768]   --->   Operation 362 'fadd' 'sum_49' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 363 [1/1] (0.00ns)   --->   "%bitcast_ln771_17 = bitcast i32 %sum_49" [activation_accelerator.cpp:771]   --->   Operation 363 'bitcast' 'bitcast_ln771_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 364 [1/1] (0.00ns)   --->   "%trunc_ln771_16 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln771_17, i32 16, i32 31" [activation_accelerator.cpp:771]   --->   Operation 364 'partselect' 'trunc_ln771_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 365 [1/4] (6.43ns)   --->   "%sum_50 = fadd i32 %x_2_load_9, i32 %y_2_load_1" [activation_accelerator.cpp:768]   --->   Operation 365 'fadd' 'sum_50' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 366 [1/1] (0.00ns)   --->   "%bitcast_ln771_18 = bitcast i32 %sum_50" [activation_accelerator.cpp:771]   --->   Operation 366 'bitcast' 'bitcast_ln771_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 367 [1/1] (0.00ns)   --->   "%trunc_ln771_17 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln771_18, i32 16, i32 31" [activation_accelerator.cpp:771]   --->   Operation 367 'partselect' 'trunc_ln771_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 368 [1/4] (6.43ns)   --->   "%sum_51 = fadd i32 %x_3_load_9, i32 %y_3_load_1" [activation_accelerator.cpp:768]   --->   Operation 368 'fadd' 'sum_51' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 369 [1/1] (0.00ns)   --->   "%bitcast_ln771_19 = bitcast i32 %sum_51" [activation_accelerator.cpp:771]   --->   Operation 369 'bitcast' 'bitcast_ln771_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 370 [1/1] (0.00ns)   --->   "%trunc_ln771_18 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln771_19, i32 16, i32 31" [activation_accelerator.cpp:771]   --->   Operation 370 'partselect' 'trunc_ln771_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 371 [1/4] (6.43ns)   --->   "%sum_52 = fadd i32 %x_4_load_9, i32 %y_4_load_1" [activation_accelerator.cpp:768]   --->   Operation 371 'fadd' 'sum_52' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 372 [1/1] (0.00ns)   --->   "%bitcast_ln771_20 = bitcast i32 %sum_52" [activation_accelerator.cpp:771]   --->   Operation 372 'bitcast' 'bitcast_ln771_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 373 [1/1] (0.00ns)   --->   "%trunc_ln771_19 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln771_20, i32 16, i32 31" [activation_accelerator.cpp:771]   --->   Operation 373 'partselect' 'trunc_ln771_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 374 [1/4] (6.43ns)   --->   "%sum_53 = fadd i32 %x_5_load_9, i32 %y_5_load_1" [activation_accelerator.cpp:768]   --->   Operation 374 'fadd' 'sum_53' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 375 [1/1] (0.00ns)   --->   "%bitcast_ln771_21 = bitcast i32 %sum_53" [activation_accelerator.cpp:771]   --->   Operation 375 'bitcast' 'bitcast_ln771_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 376 [1/1] (0.00ns)   --->   "%trunc_ln771_20 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln771_21, i32 16, i32 31" [activation_accelerator.cpp:771]   --->   Operation 376 'partselect' 'trunc_ln771_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 377 [1/4] (6.43ns)   --->   "%sum_54 = fadd i32 %x_6_load_9, i32 %y_6_load_1" [activation_accelerator.cpp:768]   --->   Operation 377 'fadd' 'sum_54' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 378 [1/1] (0.00ns)   --->   "%bitcast_ln771_22 = bitcast i32 %sum_54" [activation_accelerator.cpp:771]   --->   Operation 378 'bitcast' 'bitcast_ln771_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 379 [1/1] (0.00ns)   --->   "%trunc_ln771_21 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln771_22, i32 16, i32 31" [activation_accelerator.cpp:771]   --->   Operation 379 'partselect' 'trunc_ln771_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 380 [1/4] (6.43ns)   --->   "%sum_55 = fadd i32 %x_7_load_9, i32 %y_7_load_1" [activation_accelerator.cpp:768]   --->   Operation 380 'fadd' 'sum_55' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 381 [1/1] (0.00ns)   --->   "%bitcast_ln771_23 = bitcast i32 %sum_55" [activation_accelerator.cpp:771]   --->   Operation 381 'bitcast' 'bitcast_ln771_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 382 [1/1] (0.00ns)   --->   "%trunc_ln771_22 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln771_23, i32 16, i32 31" [activation_accelerator.cpp:771]   --->   Operation 382 'partselect' 'trunc_ln771_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 383 [1/4] (6.43ns)   --->   "%sum_56 = fadd i32 %x_8_load_9, i32 %y_8_load_1" [activation_accelerator.cpp:768]   --->   Operation 383 'fadd' 'sum_56' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 384 [1/1] (0.00ns)   --->   "%bitcast_ln771_24 = bitcast i32 %sum_56" [activation_accelerator.cpp:771]   --->   Operation 384 'bitcast' 'bitcast_ln771_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 385 [1/1] (0.00ns)   --->   "%trunc_ln771_23 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln771_24, i32 16, i32 31" [activation_accelerator.cpp:771]   --->   Operation 385 'partselect' 'trunc_ln771_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 386 [1/4] (6.43ns)   --->   "%sum_57 = fadd i32 %x_9_load_9, i32 %y_9_load_1" [activation_accelerator.cpp:768]   --->   Operation 386 'fadd' 'sum_57' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 387 [1/1] (0.00ns)   --->   "%bitcast_ln771_25 = bitcast i32 %sum_57" [activation_accelerator.cpp:771]   --->   Operation 387 'bitcast' 'bitcast_ln771_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 388 [1/1] (0.00ns)   --->   "%trunc_ln771_24 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln771_25, i32 16, i32 31" [activation_accelerator.cpp:771]   --->   Operation 388 'partselect' 'trunc_ln771_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 389 [1/4] (6.43ns)   --->   "%sum_58 = fadd i32 %x_10_load_9, i32 %y_10_load_1" [activation_accelerator.cpp:768]   --->   Operation 389 'fadd' 'sum_58' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 390 [1/1] (0.00ns)   --->   "%bitcast_ln771_26 = bitcast i32 %sum_58" [activation_accelerator.cpp:771]   --->   Operation 390 'bitcast' 'bitcast_ln771_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 391 [1/1] (0.00ns)   --->   "%trunc_ln771_25 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln771_26, i32 16, i32 31" [activation_accelerator.cpp:771]   --->   Operation 391 'partselect' 'trunc_ln771_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 392 [1/4] (6.43ns)   --->   "%sum_59 = fadd i32 %x_11_load_9, i32 %y_11_load_1" [activation_accelerator.cpp:768]   --->   Operation 392 'fadd' 'sum_59' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 393 [1/1] (0.00ns)   --->   "%bitcast_ln771_27 = bitcast i32 %sum_59" [activation_accelerator.cpp:771]   --->   Operation 393 'bitcast' 'bitcast_ln771_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 394 [1/1] (0.00ns)   --->   "%trunc_ln771_26 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln771_27, i32 16, i32 31" [activation_accelerator.cpp:771]   --->   Operation 394 'partselect' 'trunc_ln771_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 395 [1/4] (6.43ns)   --->   "%sum_60 = fadd i32 %x_12_load_9, i32 %y_12_load_1" [activation_accelerator.cpp:768]   --->   Operation 395 'fadd' 'sum_60' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 396 [1/1] (0.00ns)   --->   "%bitcast_ln771_28 = bitcast i32 %sum_60" [activation_accelerator.cpp:771]   --->   Operation 396 'bitcast' 'bitcast_ln771_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 397 [1/1] (0.00ns)   --->   "%trunc_ln771_27 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln771_28, i32 16, i32 31" [activation_accelerator.cpp:771]   --->   Operation 397 'partselect' 'trunc_ln771_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 398 [1/4] (6.43ns)   --->   "%sum_61 = fadd i32 %x_13_load_9, i32 %y_13_load_1" [activation_accelerator.cpp:768]   --->   Operation 398 'fadd' 'sum_61' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 399 [1/1] (0.00ns)   --->   "%bitcast_ln771_29 = bitcast i32 %sum_61" [activation_accelerator.cpp:771]   --->   Operation 399 'bitcast' 'bitcast_ln771_29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 400 [1/1] (0.00ns)   --->   "%trunc_ln771_28 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln771_29, i32 16, i32 31" [activation_accelerator.cpp:771]   --->   Operation 400 'partselect' 'trunc_ln771_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 401 [1/4] (6.43ns)   --->   "%sum_62 = fadd i32 %x_14_load_9, i32 %y_14_load_1" [activation_accelerator.cpp:768]   --->   Operation 401 'fadd' 'sum_62' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 402 [1/1] (0.00ns)   --->   "%bitcast_ln771_30 = bitcast i32 %sum_62" [activation_accelerator.cpp:771]   --->   Operation 402 'bitcast' 'bitcast_ln771_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 403 [1/1] (0.00ns)   --->   "%trunc_ln771_29 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln771_30, i32 16, i32 31" [activation_accelerator.cpp:771]   --->   Operation 403 'partselect' 'trunc_ln771_29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 404 [1/4] (6.43ns)   --->   "%sum_63 = fadd i32 %x_15_load_9, i32 %y_15_load_1" [activation_accelerator.cpp:768]   --->   Operation 404 'fadd' 'sum_63' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 405 [1/1] (0.00ns)   --->   "%bitcast_ln771_31 = bitcast i32 %sum_63" [activation_accelerator.cpp:771]   --->   Operation 405 'bitcast' 'bitcast_ln771_31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 406 [1/1] (0.00ns)   --->   "%trunc_ln771_30 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln771_31, i32 16, i32 31" [activation_accelerator.cpp:771]   --->   Operation 406 'partselect' 'trunc_ln771_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 474 [1/1] (0.00ns)   --->   "%ret_ln775 = ret" [activation_accelerator.cpp:775]   --->   Operation 474 'ret' 'ret_ln775' <Predicate = (!icmp_ln760)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.23>
ST_7 : Operation 407 [1/1] (0.00ns)   --->   "%specpipeline_ln761 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_22" [activation_accelerator.cpp:761]   --->   Operation 407 'specpipeline' 'specpipeline_ln761' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 408 [1/1] (0.00ns)   --->   "%specloopname_ln760 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [activation_accelerator.cpp:760]   --->   Operation 408 'specloopname' 'specloopname_ln760' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 409 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_110 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i64 0, i64 %zext_ln768" [activation_accelerator.cpp:771]   --->   Operation 409 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_110' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 410 [1/1] (1.23ns)   --->   "%store_ln771 = store i16 %trunc_ln, i12 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_110" [activation_accelerator.cpp:771]   --->   Operation 410 'store' 'store_ln771' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3072> <RAM>
ST_7 : Operation 411 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_111 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i64 0, i64 %zext_ln768" [activation_accelerator.cpp:771]   --->   Operation 411 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_111' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 412 [1/1] (1.23ns)   --->   "%store_ln771 = store i16 %trunc_ln771_1, i12 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_111" [activation_accelerator.cpp:771]   --->   Operation 412 'store' 'store_ln771' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3072> <RAM>
ST_7 : Operation 413 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_112 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i64 0, i64 %zext_ln768" [activation_accelerator.cpp:771]   --->   Operation 413 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_112' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 414 [1/1] (1.23ns)   --->   "%store_ln771 = store i16 %trunc_ln771_2, i12 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_112" [activation_accelerator.cpp:771]   --->   Operation 414 'store' 'store_ln771' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3072> <RAM>
ST_7 : Operation 415 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_113 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i64 0, i64 %zext_ln768" [activation_accelerator.cpp:771]   --->   Operation 415 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_113' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 416 [1/1] (1.23ns)   --->   "%store_ln771 = store i16 %trunc_ln771_3, i12 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_113" [activation_accelerator.cpp:771]   --->   Operation 416 'store' 'store_ln771' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3072> <RAM>
ST_7 : Operation 417 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_114 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i64 0, i64 %zext_ln768" [activation_accelerator.cpp:771]   --->   Operation 417 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_114' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 418 [1/1] (1.23ns)   --->   "%store_ln771 = store i16 %trunc_ln771_4, i12 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_114" [activation_accelerator.cpp:771]   --->   Operation 418 'store' 'store_ln771' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3072> <RAM>
ST_7 : Operation 419 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_115 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i64 0, i64 %zext_ln768" [activation_accelerator.cpp:771]   --->   Operation 419 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_115' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 420 [1/1] (1.23ns)   --->   "%store_ln771 = store i16 %trunc_ln771_5, i12 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_115" [activation_accelerator.cpp:771]   --->   Operation 420 'store' 'store_ln771' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3072> <RAM>
ST_7 : Operation 421 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_116 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i64 0, i64 %zext_ln768" [activation_accelerator.cpp:771]   --->   Operation 421 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_116' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 422 [1/1] (1.23ns)   --->   "%store_ln771 = store i16 %trunc_ln771_6, i12 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_116" [activation_accelerator.cpp:771]   --->   Operation 422 'store' 'store_ln771' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3072> <RAM>
ST_7 : Operation 423 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_117 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i64 0, i64 %zext_ln768" [activation_accelerator.cpp:771]   --->   Operation 423 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_117' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 424 [1/1] (1.23ns)   --->   "%store_ln771 = store i16 %trunc_ln771_7, i12 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_117" [activation_accelerator.cpp:771]   --->   Operation 424 'store' 'store_ln771' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3072> <RAM>
ST_7 : Operation 425 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_118 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i64 0, i64 %zext_ln768" [activation_accelerator.cpp:771]   --->   Operation 425 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_118' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 426 [1/1] (1.23ns)   --->   "%store_ln771 = store i16 %trunc_ln771_8, i12 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_118" [activation_accelerator.cpp:771]   --->   Operation 426 'store' 'store_ln771' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3072> <RAM>
ST_7 : Operation 427 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_119 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln768" [activation_accelerator.cpp:771]   --->   Operation 427 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_119' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 428 [1/1] (1.23ns)   --->   "%store_ln771 = store i16 %trunc_ln771_9, i12 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_119" [activation_accelerator.cpp:771]   --->   Operation 428 'store' 'store_ln771' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3072> <RAM>
ST_7 : Operation 429 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_addr = getelementptr i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i64 0, i64 %zext_ln768" [activation_accelerator.cpp:771]   --->   Operation 429 'getelementptr' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 430 [1/1] (1.23ns)   --->   "%store_ln771 = store i16 %trunc_ln771_s, i12 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_addr" [activation_accelerator.cpp:771]   --->   Operation 430 'store' 'store_ln771' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3072> <RAM>
ST_7 : Operation 431 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_addr = getelementptr i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i64 0, i64 %zext_ln768" [activation_accelerator.cpp:771]   --->   Operation 431 'getelementptr' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 432 [1/1] (1.23ns)   --->   "%store_ln771 = store i16 %trunc_ln771_10, i12 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_addr" [activation_accelerator.cpp:771]   --->   Operation 432 'store' 'store_ln771' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3072> <RAM>
ST_7 : Operation 433 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_addr = getelementptr i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i64 0, i64 %zext_ln768" [activation_accelerator.cpp:771]   --->   Operation 433 'getelementptr' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 434 [1/1] (1.23ns)   --->   "%store_ln771 = store i16 %trunc_ln771_11, i12 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_addr" [activation_accelerator.cpp:771]   --->   Operation 434 'store' 'store_ln771' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3072> <RAM>
ST_7 : Operation 435 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_addr = getelementptr i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i64 0, i64 %zext_ln768" [activation_accelerator.cpp:771]   --->   Operation 435 'getelementptr' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 436 [1/1] (1.23ns)   --->   "%store_ln771 = store i16 %trunc_ln771_12, i12 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_addr" [activation_accelerator.cpp:771]   --->   Operation 436 'store' 'store_ln771' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3072> <RAM>
ST_7 : Operation 437 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_addr = getelementptr i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i64 0, i64 %zext_ln768" [activation_accelerator.cpp:771]   --->   Operation 437 'getelementptr' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 438 [1/1] (1.23ns)   --->   "%store_ln771 = store i16 %trunc_ln771_13, i12 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_addr" [activation_accelerator.cpp:771]   --->   Operation 438 'store' 'store_ln771' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3072> <RAM>
ST_7 : Operation 439 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2 = getelementptr i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15, i64 0, i64 %zext_ln768" [activation_accelerator.cpp:771]   --->   Operation 439 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 440 [1/1] (1.23ns)   --->   "%store_ln771 = store i16 %trunc_ln771_14, i12 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2" [activation_accelerator.cpp:771]   --->   Operation 440 'store' 'store_ln771' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3072> <RAM>
ST_7 : Operation 441 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_120 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i64 0, i64 %zext_ln768_1" [activation_accelerator.cpp:771]   --->   Operation 441 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_120' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 442 [1/1] (1.23ns)   --->   "%store_ln771 = store i16 %trunc_ln771_15, i12 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_120" [activation_accelerator.cpp:771]   --->   Operation 442 'store' 'store_ln771' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3072> <RAM>
ST_7 : Operation 443 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_121 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i64 0, i64 %zext_ln768_1" [activation_accelerator.cpp:771]   --->   Operation 443 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_121' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 444 [1/1] (1.23ns)   --->   "%store_ln771 = store i16 %trunc_ln771_16, i12 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_121" [activation_accelerator.cpp:771]   --->   Operation 444 'store' 'store_ln771' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3072> <RAM>
ST_7 : Operation 445 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_122 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i64 0, i64 %zext_ln768_1" [activation_accelerator.cpp:771]   --->   Operation 445 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_122' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 446 [1/1] (1.23ns)   --->   "%store_ln771 = store i16 %trunc_ln771_17, i12 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_122" [activation_accelerator.cpp:771]   --->   Operation 446 'store' 'store_ln771' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3072> <RAM>
ST_7 : Operation 447 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_123 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i64 0, i64 %zext_ln768_1" [activation_accelerator.cpp:771]   --->   Operation 447 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_123' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 448 [1/1] (1.23ns)   --->   "%store_ln771 = store i16 %trunc_ln771_18, i12 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_123" [activation_accelerator.cpp:771]   --->   Operation 448 'store' 'store_ln771' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3072> <RAM>
ST_7 : Operation 449 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_124 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i64 0, i64 %zext_ln768_1" [activation_accelerator.cpp:771]   --->   Operation 449 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_124' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 450 [1/1] (1.23ns)   --->   "%store_ln771 = store i16 %trunc_ln771_19, i12 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_124" [activation_accelerator.cpp:771]   --->   Operation 450 'store' 'store_ln771' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3072> <RAM>
ST_7 : Operation 451 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_125 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i64 0, i64 %zext_ln768_1" [activation_accelerator.cpp:771]   --->   Operation 451 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_125' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 452 [1/1] (1.23ns)   --->   "%store_ln771 = store i16 %trunc_ln771_20, i12 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_125" [activation_accelerator.cpp:771]   --->   Operation 452 'store' 'store_ln771' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3072> <RAM>
ST_7 : Operation 453 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_126 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i64 0, i64 %zext_ln768_1" [activation_accelerator.cpp:771]   --->   Operation 453 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_126' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 454 [1/1] (1.23ns)   --->   "%store_ln771 = store i16 %trunc_ln771_21, i12 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_126" [activation_accelerator.cpp:771]   --->   Operation 454 'store' 'store_ln771' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3072> <RAM>
ST_7 : Operation 455 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_127 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i64 0, i64 %zext_ln768_1" [activation_accelerator.cpp:771]   --->   Operation 455 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_127' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 456 [1/1] (1.23ns)   --->   "%store_ln771 = store i16 %trunc_ln771_22, i12 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_127" [activation_accelerator.cpp:771]   --->   Operation 456 'store' 'store_ln771' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3072> <RAM>
ST_7 : Operation 457 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_128 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i64 0, i64 %zext_ln768_1" [activation_accelerator.cpp:771]   --->   Operation 457 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_128' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 458 [1/1] (1.23ns)   --->   "%store_ln771 = store i16 %trunc_ln771_23, i12 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_128" [activation_accelerator.cpp:771]   --->   Operation 458 'store' 'store_ln771' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3072> <RAM>
ST_7 : Operation 459 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_129 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln768_1" [activation_accelerator.cpp:771]   --->   Operation 459 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_129' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 460 [1/1] (1.23ns)   --->   "%store_ln771 = store i16 %trunc_ln771_24, i12 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_129" [activation_accelerator.cpp:771]   --->   Operation 460 'store' 'store_ln771' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3072> <RAM>
ST_7 : Operation 461 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_addr_6 = getelementptr i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i64 0, i64 %zext_ln768_1" [activation_accelerator.cpp:771]   --->   Operation 461 'getelementptr' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 462 [1/1] (1.23ns)   --->   "%store_ln771 = store i16 %trunc_ln771_25, i12 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_addr_6" [activation_accelerator.cpp:771]   --->   Operation 462 'store' 'store_ln771' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3072> <RAM>
ST_7 : Operation 463 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_addr_6 = getelementptr i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i64 0, i64 %zext_ln768_1" [activation_accelerator.cpp:771]   --->   Operation 463 'getelementptr' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 464 [1/1] (1.23ns)   --->   "%store_ln771 = store i16 %trunc_ln771_26, i12 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_addr_6" [activation_accelerator.cpp:771]   --->   Operation 464 'store' 'store_ln771' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3072> <RAM>
ST_7 : Operation 465 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_addr_6 = getelementptr i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i64 0, i64 %zext_ln768_1" [activation_accelerator.cpp:771]   --->   Operation 465 'getelementptr' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 466 [1/1] (1.23ns)   --->   "%store_ln771 = store i16 %trunc_ln771_27, i12 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_addr_6" [activation_accelerator.cpp:771]   --->   Operation 466 'store' 'store_ln771' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3072> <RAM>
ST_7 : Operation 467 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_addr_6 = getelementptr i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i64 0, i64 %zext_ln768_1" [activation_accelerator.cpp:771]   --->   Operation 467 'getelementptr' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 468 [1/1] (1.23ns)   --->   "%store_ln771 = store i16 %trunc_ln771_28, i12 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_addr_6" [activation_accelerator.cpp:771]   --->   Operation 468 'store' 'store_ln771' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3072> <RAM>
ST_7 : Operation 469 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_addr_6 = getelementptr i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i64 0, i64 %zext_ln768_1" [activation_accelerator.cpp:771]   --->   Operation 469 'getelementptr' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 470 [1/1] (1.23ns)   --->   "%store_ln771 = store i16 %trunc_ln771_29, i12 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_addr_6" [activation_accelerator.cpp:771]   --->   Operation 470 'store' 'store_ln771' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3072> <RAM>
ST_7 : Operation 471 [1/1] (0.00ns)   --->   "%activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_addr_6 = getelementptr i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15, i64 0, i64 %zext_ln768_1" [activation_accelerator.cpp:771]   --->   Operation 471 'getelementptr' 'activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 472 [1/1] (1.23ns)   --->   "%store_ln771 = store i16 %trunc_ln771_30, i12 %activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_addr_6" [activation_accelerator.cpp:771]   --->   Operation 472 'store' 'store_ln771' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3072> <RAM>
ST_7 : Operation 473 [1/1] (0.00ns)   --->   "%br_ln760 = br void %for.inc.31" [activation_accelerator.cpp:760]   --->   Operation 473 'br' 'br_ln760' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.53ns
The critical path consists of the following:
	'alloca' operation ('idx') [49]  (0 ns)
	'load' operation ('i', activation_accelerator.cpp:760) on local variable 'idx' [53]  (0 ns)
	'add' operation ('add_ln760', activation_accelerator.cpp:760) [352]  (0.853 ns)
	'store' operation ('store_ln760', activation_accelerator.cpp:760) of variable 'add_ln760', activation_accelerator.cpp:760 on local variable 'idx' [353]  (0.427 ns)
	blocking operation 0.249 ns on control path)

 <State 2>: 1.24ns
The critical path consists of the following:
	'load' operation ('x_0_load', activation_accelerator.cpp:768) on array 'x_0' [63]  (1.24 ns)

 <State 3>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('sum', activation_accelerator.cpp:768) [66]  (6.44 ns)

 <State 4>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('sum', activation_accelerator.cpp:768) [66]  (6.44 ns)

 <State 5>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('sum', activation_accelerator.cpp:768) [66]  (6.44 ns)

 <State 6>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('sum', activation_accelerator.cpp:768) [66]  (6.44 ns)

 <State 7>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_110', activation_accelerator.cpp:771) [69]  (0 ns)
	'store' operation ('store_ln771', activation_accelerator.cpp:771) of variable 'trunc_ln', activation_accelerator.cpp:771 on array 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9' [70]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
