/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 64 64 320 240)
	(text "p4" (rect 5 0 17 10)(font "Arial" ))
	(text "inst" (rect 8 160 25 170)(font "Arial" ))
	(port
		(pt 0 96)
		(input)
		(text "address[15..0]" (rect 0 0 67 10)(font "Arial" ))
		(text "address[15..0]" (rect 21 91 88 101)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "storeData[15..0]" (rect 0 0 75 10)(font "Arial" ))
		(text "storeData[15..0]" (rect 21 107 96 117)(font "Arial" ))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 0 32)
		(input)
		(text "clock" (rect 0 0 25 10)(font "Arial" ))
		(text "clock" (rect 21 27 46 37)(font "Arial" ))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 64)
		(input)
		(text "writeReg" (rect 0 0 43 10)(font "Arial" ))
		(text "writeReg" (rect 21 59 64 69)(font "Arial" ))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 80)
		(input)
		(text "regAddress[2..0]" (rect 0 0 77 10)(font "Arial" ))
		(text "regAddress[2..0]" (rect 24 72 101 82)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 128)
		(input)
		(text "writeEnable" (rect 0 0 56 10)(font "Arial" ))
		(text "writeEnable" (rect 21 123 77 133)(font "Arial" ))
		(line (pt 0 128)(pt 16 128))
	)
	(port
		(pt 0 144)
		(input)
		(text "readEnable" (rect 0 0 55 10)(font "Arial" ))
		(text "readEnable" (rect 21 139 76 149)(font "Arial" ))
		(line (pt 0 144)(pt 16 144))
	)
	(port
		(pt 0 48)
		(input)
		(text "aluOutputIn[15..0]" (rect 0 0 84 10)(font "Arial" ))
		(text "aluOutputIn[15..0]" (rect 21 43 105 53)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 256 32)
		(output)
		(text "readOutData[15..0]" (rect 0 0 90 10)(font "Arial" ))
		(text "readOutData[15..0]" (rect 159 27 235 37)(font "Arial" ))
		(line (pt 256 32)(pt 240 32)(line_width 3))
	)
	(port
		(pt 256 48)
		(output)
		(text "WriteRegp4" (rect 0 0 57 10)(font "Arial" ))
		(text "WriteRegp4" (rect 187 43 235 53)(font "Arial" ))
		(line (pt 256 48)(pt 240 48))
	)
	(port
		(pt 256 64)
		(output)
		(text "RegAddressp4[2..0]" (rect 0 0 94 10)(font "Arial" ))
		(text "RegAddressp4[2..0]" (rect 156 59 235 69)(font "Arial" ))
		(line (pt 256 64)(pt 240 64)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 240 160))
	)
)
