// Seed: 1354961530
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_9;
  assign id_7 = 1'b0;
  wire id_10;
  assign id_3 = 1 + "";
  wand id_11 = 1;
  wire id_12 = id_4;
endmodule
module module_1;
  tri0 id_2 = id_1 - id_2, id_3;
  module_0(
      id_3, id_2, id_2, id_3, id_3, id_2, id_3, id_3
  );
  always id_3 = id_2;
endmodule
