xrun(64): 19.09-s010: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	xrun(64)	19.09-s010: Started on May 17, 2022 at 13:50:39 IDT
xrun
	-f run.f
		-64
		-uvmhome /tools/cdnc/xcelium/current/tools/methodology/UVM/CDNS-1.1d
		-timescale 1ns/1ns
		-incdir ../../yapp/sv
		../../yapp/sv/yapp_pkg.sv
		../../yapp/sv/yapp_if.sv
		-incdir ../../channel/sv
		../../channel/sv/channel_pkg.sv
		../../channel/sv/channel_if.sv
		-incdir ../../clock_and_reset/sv
		../../clock_and_reset/sv/clock_and_reset_pkg.sv
		../../clock_and_reset/sv/clock_and_reset_if.sv
		-incdir ../../hbus/sv
		../../hbus/sv/hbus_pkg.sv
		../../hbus/sv/hbus_if.sv
		cdns_uvmreg_utils_pkg.sv
		yapp_router_regs_rdb.sv
		../../router_rtl/yapp_router.sv
		clkgen.sv
		tb_top.sv
		hw_top.sv
		+UVM_VERBOSITY=UVM_MEDIUM
		+UVM_TESTNAME=uvm_mem_walk_test
	-define INJECT_ERROR

   User defined plus("+") options:
	+UVM_VERBOSITY=UVM_MEDIUM

Compiling UVM packages (uvm_pkg.sv cdns_uvm_pkg.sv) using uvmhome location /tools/cdnc/xcelium/current/tools/methodology/UVM/CDNS-1.1d
file: ../../clock_and_reset/sv/clock_and_reset_pkg.sv
package clock_and_reset_pkg;
                          |
xmvlog: *W,TSNSPK (../../clock_and_reset/sv/clock_and_reset_pkg.sv,3|26): `timescale is not specified for the package.  The default timescale of 1ns/1ns will be assumed for this package.
file: ../../router_rtl/yapp_router.sv
	module worklib.host_ctl:sv
		errors: 0, warnings: 0
	module worklib.fifo:sv
		errors: 0, warnings: 0
	module worklib.port_fsm:sv
		errors: 0, warnings: 0
	module worklib.yapp_router:sv
		errors: 0, warnings: 0
file: clkgen.sv
	module worklib.clkgen:sv
		errors: 0, warnings: 0
file: tb_top.sv
	module worklib.tb_top:sv
		errors: 0, warnings: 0
file: hw_top.sv
	module worklib.hw_top:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		$unit_0x2a662617
		uvm_pkg
		cdns_uvmapi
		cdns_assert2uvm_pkg
		cdns_uvm_pkg
		hbus_pkg
		yapp_pkg
		cdns_uvmreg_utils_pkg
		yapp_router_reg_pkg
		channel_pkg
		clock_and_reset_pkg
		tb_top
		hw_top
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.fifo:sv <0x2663e467>
			streams:  11, words:  5552
		worklib.port_fsm:sv <0x0e149e0a>
			streams:  32, words: 20246
		worklib.host_ctl:sv <0x56748d15>
			streams:  21, words: 15136
		worklib.yapp_router:sv <0x3a1bd838>
			streams:  18, words:  4417
		worklib.clkgen:sv <0x5b07613f>
			streams:   2, words:  1053
		worklib.uvm_pkg:sv <0x6e690f6a>
			streams:  22, words: 22050
		worklib.uvm_pkg:sv <0x4e8ab790>
			streams:  22, words: 22131
		worklib.uvm_pkg:sv <0x1ef862ab>
			streams:  22, words: 28358
		worklib.uvm_pkg:sv <0x075361d2>
			streams:  22, words: 31174
		worklib.uvm_pkg:sv <0x1536f972>
			streams:  23, words: 22387
		worklib.uvm_pkg:sv <0x5108842a>
			streams:  22, words: 20875
		worklib.uvm_pkg:sv <0x66cdb45f>
			streams:  22, words: 20903
		worklib.uvm_pkg:sv <0x25048f19>
			streams:  22, words: 52578
		worklib.uvm_pkg:sv <0x17ab8e53>
			streams:  23, words: 21217
		worklib.uvm_pkg:sv <0x3dca4157>
			streams:  23, words: 21276
		worklib.uvm_pkg:sv <0x3d50d33f>
			streams:  23, words: 21383
		worklib.uvm_pkg:sv <0x32dee570>
			streams:  23, words: 20789
		worklib.uvm_pkg:sv <0x12a4497f>
			streams:  23, words: 27382
		worklib.uvm_pkg:sv <0x2abcc69d>
			streams:  21, words: 43079
		worklib.uvm_pkg:sv <0x6dae31c7>
			streams:  22, words: 22117
		worklib.uvm_pkg:sv <0x43b23b0c>
			streams:  20, words: 14345
		worklib.uvm_pkg:sv <0x2727ca8a>
			streams:  20, words: 15075
		worklib.uvm_pkg:sv <0x42b41f62>
			streams:  22, words: 21181
		worklib.uvm_pkg:sv <0x5a2f40b2>
			streams:  20, words: 14345
		worklib.uvm_pkg:sv <0x15c6c5ad>
			streams:  22, words: 14902
		worklib.uvm_pkg:sv <0x5f385f2f>
			streams:  30, words: 31803
		worklib.uvm_pkg:sv <0x6184359f>
			streams:  25, words: 60681
		worklib.uvm_pkg:sv <0x10faae87>
			streams:  23, words: 31868
		worklib.uvm_pkg:sv <0x595e3f21>
			streams:  23, words: 21181
		worklib.uvm_pkg:sv <0x54a6584b>
			streams:  23, words: 21596
		worklib.uvm_pkg:sv <0x3d1454f8>
			streams:  30, words: 24455
		worklib.uvm_pkg:sv <0x1568d02b>
			streams:  23, words: 21228
		worklib.uvm_pkg:sv <0x0bda125d>
			streams:  23, words: 22387
		worklib.uvm_pkg:sv <0x070a6afa>
			streams:  23, words: 21228
		worklib.uvm_pkg:sv <0x6d93e230>
			streams:  23, words: 28676
		worklib.uvm_pkg:sv <0x29a86441>
			streams:  30, words: 24455
		worklib.uvm_pkg:sv <0x16d8bea0>
			streams:  21, words: 16408
		worklib.uvm_pkg:sv <0x3d675368>
			streams:  21, words: 16408
		worklib.tb_top:sv <0x51f608ca>
			streams:  23, words: 15776
		worklib.uvm_pkg:sv <0x17e82b57>
			streams:  24, words: 46331
		worklib.uvm_pkg:sv <0x0861b059>
			streams:  22, words: 19414
		worklib.uvm_pkg:sv <0x2d0516ef>
			streams:  24, words: 30398
		worklib.uvm_pkg:sv <0x695d760b>
			streams:  51, words: 56803
		worklib.uvm_pkg:sv <0x017843f9>
			streams:  22, words: 27985
		worklib.uvm_pkg:sv <0x186e4570>
			streams:  23, words: 28823
		worklib.uvm_pkg:sv <0x3b4b94a3>
			streams:  89, words: 129237
		worklib.uvm_pkg:sv <0x197de0b7>
			streams:  24, words: 69931
		worklib.uvm_pkg:sv <0x4bdcdf9b>
			streams:  51, words: 55046
		worklib.uvm_pkg:sv <0x31b4d9df>
			streams: 259, words: 304964
		worklib.uvm_pkg:sv <0x14dbf29f>
			streams:  22, words: 17609
		worklib.uvm_pkg:sv <0x2460cad7>
			streams:  23, words: 34933
		worklib.uvm_pkg:sv <0x6d3a27ad>
			streams:  24, words: 38370
		worklib.uvm_pkg:sv <0x33d00250>
			streams:  23, words: 35419
		worklib.uvm_pkg:sv <0x0e562072>
			streams:  29, words: 45037
		worklib.uvm_pkg:sv <0x27a65c9e>
			streams:  51, words: 60428
		worklib.uvm_pkg:sv <0x45a04b35>
			streams:  20, words: 16672
		worklib.uvm_pkg:sv <0x56e8a752>
			streams:  21, words: 17724
		worklib.uvm_pkg:sv <0x09e28617>
			streams:  22, words: 18897
		worklib.uvm_pkg:sv <0x4ce58fe7>
			streams:  49, words: 63170
		worklib.uvm_pkg:sv <0x661aae46>
			streams:  20, words: 16672
		worklib.uvm_pkg:sv <0x4b847c3b>
			streams: 199, words: 214755
		worklib.uvm_pkg:sv <0x3629a37e>
			streams:  94, words: 137140
		worklib.uvm_pkg:sv <0x548b2f03>
			streams: 200, words: 216491
		worklib.uvm_pkg:sv <0x53eb6511>
			streams:  85, words: 125303
		worklib.yapp_pkg:sv <0x50ef851f>
			streams:  26, words: 70466
		worklib.uvm_pkg:sv <0x2d07e39a>
			streams:  24, words: 25216
		worklib.uvm_pkg:sv <0x3b6a0919>
			streams:  23, words: 35926
		worklib.uvm_pkg:sv <0x551258b2>
			streams:  22, words: 20023
		worklib.uvm_pkg:sv <0x04d16c6d>
			streams:  31, words: 29002
		worklib.uvm_pkg:sv <0x3100a41e>
			streams: 258, words: 301837
		worklib.uvm_pkg:sv <0x2f986104>
			streams:  22, words: 32538
		worklib.tb_top:sv <0x3f535b79>
			streams:   1, words:  3914
		worklib.channel_pkg:sv <0x04cb1403>
			streams:  54, words: 76762
		worklib.clock_and_reset_pkg:sv <0x4f592bb3>
			streams:  54, words: 76762
		worklib.clock_and_reset_if:sv <0x7a8a373e>
			streams:   9, words:  3161
		worklib.hw_top:sv <0x01ae4511>
			streams:  23, words:  5697
		worklib.hbus_if:sv <0x5a93ed63>
			streams:  73, words: 109735
		worklib.channel_if:sv <0x4323cee4>
			streams:   5, words: 11013
		worklib.channel_if:sv <0x4b68dced>
			streams:   5, words: 11013
		worklib.yapp_if:sv <0x4a3a6e87>
			streams:  69, words: 96791
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                       Instances  Unique
		Modules:                       9       7
		Interfaces:                    6       4
		Verilog packages:             10      10
		Resolved nets:                 0       1
		Registers:                 19529   12111
		Scalar wires:                 63       -
		Vectored wires:               34       -
		Named events:                  5      13
		Always blocks:                20      16
		Initial blocks:              522     236
		Parallel blocks:              39      40
		Cont. assignments:            19      42
		Pseudo assignments:           26      26
		Assertions:                    5       5
		Covergroup Instances:          0      20
		Compilation units:             1       1
		SV Class declarations:       274     388
		SV Class specializations:    605     605
		Simulation timescale:      100ps
	Writing initial simulation snapshot: worklib.tb_top:sv
Loading snapshot worklib.tb_top:sv .................... Done
xmsim: *W,XCLGNOPTM: The SystemVerilog constraint solver Xceligen options 'seed_only_rand and process_alternate_rng and ignore_worklib_name' are not specified and will default to 0. The recommended value for each of them is 1 which will become the default in a future release.
SVSEED default: 1
xmsim: *W,RNDXCELON: Xceligen, the new SystemVerilog constraint solver is used. Disabling Xceligen and using the legacy constraint solver is possible with "xrun/xmsim -xceligen on=0 ...".
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xcelium> source /tools/cdnc/xcelium/current/tools/xcelium/files/xmsimrc
xcelium> source /tools/cdnc/xcelium/current/tools/methodology/UVM/CDNS-1.1d/additions/sv/files/tcl/uvm_sim.tcl
xcelium> run
----------------------------------------------------------------
CDNS-UVM-1.1d (19.09-s010)
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO @ 0: reporter [RNTST] Running test uvm_mem_walk_test...
UVM_INFO ../../channel/sv/channel_rx_monitor.sv(68) @ 0: uvm_test_top.tb.ch0.rx_agent.monitor [NOCOV] Coverage not enabled for: uvm_test_top.tb.ch0.rx_agent.monitor
UVM_INFO ../../channel/sv/channel_rx_monitor.sv(68) @ 0: uvm_test_top.tb.ch1.rx_agent.monitor [NOCOV] Coverage not enabled for: uvm_test_top.tb.ch1.rx_agent.monitor
UVM_INFO ../../channel/sv/channel_rx_monitor.sv(68) @ 0: uvm_test_top.tb.ch2.rx_agent.monitor [NOCOV] Coverage not enabled for: uvm_test_top.tb.ch2.rx_agent.monitor
UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name                                 Type                                                                               Size  Value                               
------------------------------------------------------------------------------------------------------------------------------------------------------------------
uvm_test_top                         uvm_mem_walk_test                                                                  -     @3071                               
  tb                                 router_tb                                                                          -     @3180                               
    ch0                              channel_env                                                                        -     @3263                               
      rx_agent                       channel_rx_agent                                                                   -     @4162                               
        driver                       channel_rx_driver                                                                  -     @5148                               
          rsp_port                   uvm_analysis_port                                                                  -     @5299                               
            recording_detail         integral                                                                           32    'd1                                 
          seq_item_port              uvm_seq_item_pull_port                                                             -     @5250                               
            recording_detail         integral                                                                           32    'd1                                 
          channel_id                 integral                                                                           32    'h0                                 
          recording_detail           integral                                                                           32    'd1                                 
        monitor                      channel_rx_monitor                                                                 -     @4343                               
          item_collected_port        uvm_analysis_port                                                                  -     @4530                               
            recording_detail         integral                                                                           32    'd1                                 
          channel_id                 integral                                                                           32    'h0                                 
          checks_enable              integral                                                                           1     'h1                                 
          coverage_enable            integral                                                                           1     'h1                                 
          recording_detail           integral                                                                           32    'd1                                 
        sequencer                    channel_rx_sequencer                                                               -     @4505                               
          rsp_export                 uvm_analysis_export                                                                -     @4619                               
            recording_detail         integral                                                                           32    'd1                                 
          seq_item_export            uvm_seq_item_pull_imp                                                              -     @5169                               
            recording_detail         integral                                                                           32    'd1                                 
          recording_detail           integral                                                                           32    'd1                                 
          arbitration_queue          array                                                                              0     -                                   
          lock_queue                 array                                                                              0     -                                   
          num_last_reqs              integral                                                                           32    'd1                                 
          num_last_rsps              integral                                                                           32    'd1                                 
        is_active                    uvm_active_passive_enum                                                            1     UVM_ACTIVE                          
        recording_detail             integral                                                                           32    'd1                                 
      channel_id                     integral                                                                           32    'h0                                 
      checks_enable                  integral                                                                           1     'h1                                 
      coverage_enable                integral                                                                           1     'h1                                 
      recording_detail               integral                                                                           32    'd1                                 
    ch1                              channel_env                                                                        -     @3246                               
      rx_agent                       channel_rx_agent                                                                   -     @5353                               
        driver                       channel_rx_driver                                                                  -     @6042                               
          rsp_port                   uvm_analysis_port                                                                  -     @6187                               
            recording_detail         integral                                                                           32    'd1                                 
          seq_item_port              uvm_seq_item_pull_port                                                             -     @6139                               
            recording_detail         integral                                                                           32    'd1                                 
          channel_id                 integral                                                                           32    'h1                                 
          recording_detail           integral                                                                           32    'd1                                 
        monitor                      channel_rx_monitor                                                                 -     @5350                               
          item_collected_port        uvm_analysis_port                                                                  -     @5437                               
            recording_detail         integral                                                                           32    'd1                                 
          channel_id                 integral                                                                           32    'h1                                 
          checks_enable              integral                                                                           1     'h1                                 
          coverage_enable            integral                                                                           1     'h1                                 
          recording_detail           integral                                                                           32    'd1                                 
        sequencer                    channel_rx_sequencer                                                               -     @5417                               
          rsp_export                 uvm_analysis_export                                                                -     @5522                               
            recording_detail         integral                                                                           32    'd1                                 
          seq_item_export            uvm_seq_item_pull_imp                                                              -     @6062                               
            recording_detail         integral                                                                           32    'd1                                 
          recording_detail           integral                                                                           32    'd1                                 
          arbitration_queue          array                                                                              0     -                                   
          lock_queue                 array                                                                              0     -                                   
          num_last_reqs              integral                                                                           32    'd1                                 
          num_last_rsps              integral                                                                           32    'd1                                 
        is_active                    uvm_active_passive_enum                                                            1     UVM_ACTIVE                          
        recording_detail             integral                                                                           32    'd1                                 
      channel_id                     integral                                                                           32    'h1                                 
      checks_enable                  integral                                                                           1     'h1                                 
      coverage_enable                integral                                                                           1     'h1                                 
      recording_detail               integral                                                                           32    'd1                                 
    ch2                              channel_env                                                                        -     @3298                               
      rx_agent                       channel_rx_agent                                                                   -     @6239                               
        driver                       channel_rx_driver                                                                  -     @6928                               
          rsp_port                   uvm_analysis_port                                                                  -     @7073                               
            recording_detail         integral                                                                           32    'd1                                 
          seq_item_port              uvm_seq_item_pull_port                                                             -     @7025                               
            recording_detail         integral                                                                           32    'd1                                 
          channel_id                 integral                                                                           32    'h2                                 
          recording_detail           integral                                                                           32    'd1                                 
        monitor                      channel_rx_monitor                                                                 -     @6236                               
          item_collected_port        uvm_analysis_port                                                                  -     @6323                               
            recording_detail         integral                                                                           32    'd1                                 
          channel_id                 integral                                                                           32    'h2                                 
          checks_enable              integral                                                                           1     'h1                                 
          coverage_enable            integral                                                                           1     'h1                                 
          recording_detail           integral                                                                           32    'd1                                 
        sequencer                    channel_rx_sequencer                                                               -     @6303                               
          rsp_export                 uvm_analysis_export                                                                -     @6408                               
            recording_detail         integral                                                                           32    'd1                                 
          seq_item_export            uvm_seq_item_pull_imp                                                              -     @6948                               
            recording_detail         integral                                                                           32    'd1                                 
          recording_detail           integral                                                                           32    'd1                                 
          arbitration_queue          array                                                                              0     -                                   
          lock_queue                 array                                                                              0     -                                   
          num_last_reqs              integral                                                                           32    'd1                                 
          num_last_rsps              integral                                                                           32    'd1                                 
        is_active                    uvm_active_passive_enum                                                            1     UVM_ACTIVE                          
        recording_detail             integral                                                                           32    'd1                                 
      channel_id                     integral                                                                           32    'h2                                 
      checks_enable                  integral                                                                           1     'h1                                 
      coverage_enable                integral                                                                           1     'h1                                 
      recording_detail               integral                                                                           32    'd1                                 
    clock_and_reset                  clock_and_reset_env                                                                -     @3358                               
      agent                          clock_and_reset_agent                                                              -     @7124                               
        driver                       clock_and_reset_driver                                                             -     @7155                               
          rsp_port                   uvm_analysis_port                                                                  -     @7256                               
            recording_detail         integral                                                                           32    'd1                                 
          seq_item_port              uvm_seq_item_pull_port                                                             -     @7205                               
            recording_detail         integral                                                                           32    'd1                                 
          recording_detail           integral                                                                           32    'd1                                 
        sequencer                    clock_and_reset_sequencer                                                          -     @7235                               
          rsp_export                 uvm_analysis_export                                                                -     @7345                               
            recording_detail         integral                                                                           32    'd1                                 
          seq_item_export            uvm_seq_item_pull_imp                                                              -     @7893                               
            recording_detail         integral                                                                           32    'd1                                 
          recording_detail           integral                                                                           32    'd1                                 
          arbitration_queue          array                                                                              0     -                                   
          lock_queue                 array                                                                              0     -                                   
          num_last_reqs              integral                                                                           32    'd1                                 
          num_last_rsps              integral                                                                           32    'd1                                 
        recording_detail             integral                                                                           32    'd1                                 
      recording_detail               integral                                                                           32    'd1                                 
    env                              yapp_env                                                                           -     @3216                               
      tx_agent                       yapp_tx_agent                                                                      -     @7946                               
        driver                       yapp_tx_driver                                                                     -     @8009                               
          rsp_port                   uvm_analysis_port                                                                  -     @8161                               
            recording_detail         integral                                                                           32    'd1                                 
          seq_item_port              uvm_seq_item_pull_port                                                             -     @8110                               
            recording_detail         integral                                                                           32    'd1                                 
          recording_detail           integral                                                                           32    'd1                                 
        monitor                      yapp_tx_monitor                                                                    -     @7978                               
          item_collected_port        uvm_analysis_port                                                                  -     @8029                               
            recording_detail         integral                                                                           32    'd1                                 
          recording_detail           integral                                                                           32    'd1                                 
        sequencer                    yapp_tx_sequencer                                                                  -     @8191                               
          rsp_export                 uvm_analysis_export                                                                -     @8248                               
            recording_detail         integral                                                                           32    'd1                                 
          seq_item_export            uvm_seq_item_pull_imp                                                              -     @8796                               
            recording_detail         integral                                                                           32    'd1                                 
          recording_detail           integral                                                                           32    'd1                                 
          arbitration_queue          array                                                                              0     -                                   
          lock_queue                 array                                                                              0     -                                   
          num_last_reqs              integral                                                                           32    'd1                                 
          num_last_rsps              integral                                                                           32    'd1                                 
        is_active                    uvm_active_passive_enum                                                            1     UVM_ACTIVE                          
        recording_detail             integral                                                                           32    'd1                                 
      recording_detail               integral                                                                           32    'd1                                 
    hbus                             hbus_env                                                                           -     @3375                               
      masters[0]                     hbus_master_agent                                                                  -     @8928                               
        driver                       hbus_master_driver                                                                 -     @9547                               
          rsp_port                   uvm_analysis_port                                                                  -     @9698                               
            recording_detail         integral                                                                           32    'd1                                 
          seq_item_port              uvm_seq_item_pull_port                                                             -     @9649                               
            recording_detail         integral                                                                           32    'd1                                 
          random_delay               integral                                                                           1     'h0                                 
          master_id                  integral                                                                           32    'h0                                 
          recording_detail           integral                                                                           32    'd1                                 
        sequencer                    hbus_master_sequencer                                                              -     @8959                               
          rsp_export                 uvm_analysis_export                                                                -     @9020                               
            recording_detail         integral                                                                           32    'd1                                 
          seq_item_export            uvm_seq_item_pull_imp                                                              -     @9568                               
            recording_detail         integral                                                                           32    'd1                                 
          recording_detail           integral                                                                           32    'd1                                 
          arbitration_queue          array                                                                              0     -                                   
          lock_queue                 array                                                                              0     -                                   
          num_last_reqs              integral                                                                           32    'd1                                 
          num_last_rsps              integral                                                                           32    'd1                                 
        monitor                      hbus_monitor                                                                       -     @8843                               
        is_active                    uvm_active_passive_enum                                                            1     UVM_ACTIVE                          
        master_id                    integral                                                                           32    'h0                                 
        recording_detail             integral                                                                           32    'd1                                 
      monitor                        hbus_monitor                                                                       -     @8843                               
        item_collected_port          uvm_analysis_port                                                                  -     @8894                               
          recording_detail           integral                                                                           32    'd1                                 
        checks_enable                integral                                                                           1     'h1                                 
        coverage_enable              integral                                                                           1     'h1                                 
        recording_detail             integral                                                                           32    'd1                                 
      num_masters                    integral                                                                           32    'h1                                 
      num_slaves                     integral                                                                           32    'h0                                 
      checks_enable                  integral                                                                           1     'h1                                 
      coverage_enable                integral                                                                           1     'h1                                 
      recording_detail               integral                                                                           32    'd1                                 
    mcseqr                           router_mcsequencer                                                                 -     @3406                               
      rsp_export                     uvm_analysis_export                                                                -     @3495                               
        recording_detail             integral                                                                           32    'd1                                 
      seq_item_export                uvm_seq_item_pull_imp                                                              -     @4045                               
        recording_detail             integral                                                                           32    'd1                                 
      recording_detail               integral                                                                           32    'd1                                 
      arbitration_queue              array                                                                              0     -                                   
      lock_queue                     array                                                                              0     -                                   
      num_last_reqs                  integral                                                                           32    'd1                                 
      num_last_rsps                  integral                                                                           32    'd1                                 
    yapp_rm                          yapp_router_regs_vendor_Cadence_Design_Systems_library_Yapp_Registers_version_1_5  -     @4024                               
      router_yapp_regs               yapp_regs_c                                                                        -     @4145                               
        addr0_cnt_reg                addr0_cnt_reg_c                                                                    -     @4180                               
          addr0_cnt_reg_fld          uvm_reg_field                                                                      ...    RO addr0_cnt_reg[7:0]=8'h00        
        addr1_cnt_reg                addr1_cnt_reg_c                                                                    -     @4190                               
          addr1_cnt_reg_fld          uvm_reg_field                                                                      ...    RO addr1_cnt_reg[7:0]=8'h00        
        addr2_cnt_reg                addr2_cnt_reg_c                                                                    -     @4206                               
          addr2_cnt_reg_fld          uvm_reg_field                                                                      ...    RO addr2_cnt_reg[7:0]=8'h00        
        addr3_cnt_reg                illegal_addr_cnt_reg_c                                                             -     @4221                               
          addr3_cnt_reg_fld          uvm_reg_field                                                                      ...    RO addr3_cnt_reg[7:0]=8'h00        
        ctrl_reg                     ctrl_reg_c                                                                         -     @4236                               
          plen                       uvm_reg_field                                                                      ...    RW ctrl_reg[5:0]=6'h00             
        en_reg                       en_reg_c                                                                           -     @4251                               
          router_en                  uvm_reg_field                                                                      ...    RW en_reg[0:0]=1'h0                
          parity_err_cnt_en          uvm_reg_field                                                                      ...    RW en_reg[1:1]=1'h0                
          oversized_pkt_cnt_en       uvm_reg_field                                                                      ...    RW en_reg[2:2]=1'h0                
          addr0_cnt_en               uvm_reg_field                                                                      ...    RW en_reg[4:4]=1'h0                
          addr1_cnt_en               uvm_reg_field                                                                      ...    RW en_reg[5:5]=1'h0                
          addr2_cnt_en               uvm_reg_field                                                                      ...    RW en_reg[6:6]=1'h0                
          addr3_cnt_en               uvm_reg_field                                                                      ...    RW en_reg[7:7]=1'h0                
        mem_size_reg                 mem_size_reg_c                                                                     -     @4266                               
          mem_size_reg_fld           uvm_reg_field                                                                      ...    RO mem_size_reg[7:0]=8'h00         
        oversized_pkt_cnt_reg        oversized_pkt_cnt_reg_c                                                            -     @4299                               
          oversized_pkt_cnt_reg_fld  uvm_reg_field                                                                      ...    RO oversized_pkt_cnt_reg[7:0]=8'h00
        parity_err_cnt_reg           parity_err_cnt_reg_c                                                               -     @4314                               
          parity_err_cnt_reg_fld     uvm_reg_field                                                                      ...    RO parity_err_cnt_reg[7:0]=8'h00   
      router_yapp_mem                yapp_mem_c                                                                         -     @4110                               
        n_bits                       integral                                                                           32    'd8                                 
        size                         integral                                                                           32    'd256                               
      router_yapp_pkt_mem            yapp_pkt_mem_c                                                                     -     @4132                               
        n_bits                       integral                                                                           32    'd8                                 
        size                         integral                                                                           32    'd64                                
    recording_detail                 integral                                                                           32    'd1                                 
------------------------------------------------------------------------------------------------------------------------------------------------------------------

SDI/Verilog Transaction Recording Facility Version 19.09-s010
UVM_INFO ../../channel/sv/channel_rx_monitor.sv(109) @ 0: uvm_test_top.tb.ch2.rx_agent.monitor [channel_rx_monitor] Inside the run() phase
UVM_INFO ../../channel/sv/channel_rx_monitor.sv(109) @ 0: uvm_test_top.tb.ch1.rx_agent.monitor [channel_rx_monitor] Inside the run() phase
UVM_INFO ../../channel/sv/channel_rx_monitor.sv(109) @ 0: uvm_test_top.tb.ch0.rx_agent.monitor [channel_rx_monitor] Inside the run() phase
UVM_INFO @ 0: reporter@@mem_walk_seq [STARTING_SEQ] 

Starting mem_walk_seq sequence...

UVM_INFO ../../clock_and_reset/sv/clock_and_reset_seq.sv(48) @ 0: uvm_test_top.tb.clock_and_reset.agent.sequencer@@clk10_rst5_seq [clk10_rst5_seq] Starting test_sequence sequence body
UVM_INFO ../../clock_and_reset/sv/clock_and_reset_seq.sv(20) @ 0: uvm_test_top.tb.clock_and_reset.agent.sequencer@@clk10_rst5_seq.cr [clock_and_reset_sequence] starting body clock_and_reset_wait_seq
UVM_INFO /tools/cdnc/xcelium/current/tools/methodology/UVM/CDNS-1.1d/sv/src/reg/sequences/uvm_mem_walk_seq.svh(118) @ 0: reporter@@mem_walk_seq.single_mem_walk_seq [uvm_mem_walk_seq] Walking memory yapp_rm.router_yapp_mem in map "yapp_rm.router"...
UVM_INFO ../../hbus/sv/hbus_if.sv(41) @ 50: reporter [HBUS_IF] Master Observed Reset
UVM_INFO ../../hbus/sv/hbus_monitor.sv(91) @ 50: uvm_test_top.tb.hbus.monitor [hbus_monitor] Reset Active
UVM_INFO ../../channel/sv/channel_rx_monitor.sv(113) @ 550: uvm_test_top.tb.ch2.rx_agent.monitor [channel_rx_monitor] Detected Reset Done
UVM_INFO ../../channel/sv/channel_rx_driver.sv(72) @ 550: uvm_test_top.tb.ch2.rx_agent.driver [channel_rx_driver] Reset Dropped
UVM_INFO ../../channel/sv/channel_rx_monitor.sv(113) @ 550: uvm_test_top.tb.ch1.rx_agent.monitor [channel_rx_monitor] Detected Reset Done
UVM_INFO ../../channel/sv/channel_rx_driver.sv(72) @ 550: uvm_test_top.tb.ch1.rx_agent.driver [channel_rx_driver] Reset Dropped
UVM_INFO ../../channel/sv/channel_rx_monitor.sv(113) @ 550: uvm_test_top.tb.ch0.rx_agent.monitor [channel_rx_monitor] Detected Reset Done
UVM_INFO ../../channel/sv/channel_rx_driver.sv(72) @ 550: uvm_test_top.tb.ch0.rx_agent.driver [channel_rx_driver] Reset Dropped
UVM_INFO ../../hbus/sv/hbus_monitor.sv(93) @ 550: uvm_test_top.tb.hbus.monitor [hbus_monitor] Reset Deasserted
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(57) @ 550: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Reset Dropped
UVM_INFO ../../yapp/sv/yapp_tx_monitor.sv(34) @ 550: uvm_test_top.tb.env.tx_agent.monitor [yapp_tx_monitor] Detected Reset Done
UVM_INFO ../../yapp/sv/yapp_tx_driver.sv(29) @ 550: uvm_test_top.tb.env.tx_agent.driver [yapp_tx_driver] Reset dropped
UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 600: reporter [HBUS_IF] Master writes ff to 1100
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 600: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10437                                   
  haddr                        integral              16    'h1100                                   
  hdata                        integral              8     'hff                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    600                                      
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 650: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 650: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 750: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1100    
  hdata               integral              8     'hff      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    650       
  end_time            time                  64    750       
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 800: reporter [HBUS_IF] Master writes fe to 1101
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 800: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10449                                   
  haddr                        integral              16    'h1101                                   
  hdata                        integral              8     'hfe                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    800                                      
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 850: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 850: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 950: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1101    
  hdata               integral              8     'hfe      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    850       
  end_time            time                  64    950       
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 1000: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10331                                   
  haddr                        integral              16    'h1100                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    1000                                     
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 1050: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 1050: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 1200: reporter [HBUS_IF] Master reads ff from 1100
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 1250: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1100   
  hdata               integral              8     'hff     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    1050     
  end_time            time                  64    1250     
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 1300: reporter [HBUS_IF] Master writes 00 to 1100
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 1300: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10442                                   
  haddr                        integral              16    'h1100                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    1300                                     
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 1350: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 1350: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 1450: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1100    
  hdata               integral              8     'h0       
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    1350      
  end_time            time                  64    1450      
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 1500: reporter [HBUS_IF] Master writes fd to 1102
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 1500: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10444                                   
  haddr                        integral              16    'h1102                                   
  hdata                        integral              8     'hfd                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    1500                                     
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 1550: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 1550: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 1650: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1102    
  hdata               integral              8     'hfd      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    1550      
  end_time            time                  64    1650      
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 1700: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10280                                   
  haddr                        integral              16    'h1101                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    1700                                     
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 1750: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 1750: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 1900: reporter [HBUS_IF] Master reads fe from 1101
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 1950: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1101   
  hdata               integral              8     'hfe     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    1750     
  end_time            time                  64    1950     
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 2000: reporter [HBUS_IF] Master writes 01 to 1101
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 2000: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10286                                   
  haddr                        integral              16    'h1101                                   
  hdata                        integral              8     'h1                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    2000                                     
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 2050: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 2050: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 2150: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1101    
  hdata               integral              8     'h1       
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    2050      
  end_time            time                  64    2150      
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 2200: reporter [HBUS_IF] Master writes fc to 1103
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 2200: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10443                                   
  haddr                        integral              16    'h1103                                   
  hdata                        integral              8     'hfc                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    2200                                     
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 2250: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 2250: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 2350: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1103    
  hdata               integral              8     'hfc      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    2250      
  end_time            time                  64    2350      
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 2400: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10452                                   
  haddr                        integral              16    'h1102                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    2400                                     
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 2450: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 2450: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 2600: reporter [HBUS_IF] Master reads fd from 1102
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 2650: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1102   
  hdata               integral              8     'hfd     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    2450     
  end_time            time                  64    2650     
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 2700: reporter [HBUS_IF] Master writes 02 to 1102
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 2700: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10440                                   
  haddr                        integral              16    'h1102                                   
  hdata                        integral              8     'h2                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    2700                                     
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 2750: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 2750: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 2850: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1102    
  hdata               integral              8     'h2       
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    2750      
  end_time            time                  64    2850      
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 2900: reporter [HBUS_IF] Master writes fb to 1104
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 2900: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10448                                   
  haddr                        integral              16    'h1104                                   
  hdata                        integral              8     'hfb                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    2900                                     
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 2950: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 2950: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 3050: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1104    
  hdata               integral              8     'hfb      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    2950      
  end_time            time                  64    3050      
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 3100: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10447                                   
  haddr                        integral              16    'h1103                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    3100                                     
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 3150: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 3150: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 3300: reporter [HBUS_IF] Master reads fc from 1103
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 3350: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1103   
  hdata               integral              8     'hfc     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    3150     
  end_time            time                  64    3350     
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 3400: reporter [HBUS_IF] Master writes 03 to 1103
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 3400: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10441                                   
  haddr                        integral              16    'h1103                                   
  hdata                        integral              8     'h3                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    3400                                     
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 3450: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 3450: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 3550: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1103    
  hdata               integral              8     'h3       
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    3450      
  end_time            time                  64    3550      
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 3600: reporter [HBUS_IF] Master writes fa to 1105
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 3600: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10450                                   
  haddr                        integral              16    'h1105                                   
  hdata                        integral              8     'hfa                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    3600                                     
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 3650: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 3650: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 3750: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1105    
  hdata               integral              8     'hfa      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    3650      
  end_time            time                  64    3750      
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 3800: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10306                                   
  haddr                        integral              16    'h1104                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    3800                                     
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 3850: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 3850: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 4000: reporter [HBUS_IF] Master reads fb from 1104
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 4050: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1104   
  hdata               integral              8     'hfb     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    3850     
  end_time            time                  64    4050     
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 4100: reporter [HBUS_IF] Master writes 04 to 1104
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 4100: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10244                                   
  haddr                        integral              16    'h1104                                   
  hdata                        integral              8     'h4                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    4100                                     
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 4150: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 4150: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 4250: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1104    
  hdata               integral              8     'h4       
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    4150      
  end_time            time                  64    4250      
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 4300: reporter [HBUS_IF] Master writes f9 to 1106
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 4300: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10302                                   
  haddr                        integral              16    'h1106                                   
  hdata                        integral              8     'hf9                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    4300                                     
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 4350: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 4350: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 4450: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1106    
  hdata               integral              8     'hf9      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    4350      
  end_time            time                  64    4450      
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 4500: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10239                                   
  haddr                        integral              16    'h1105                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    4500                                     
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 4550: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 4550: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 4700: reporter [HBUS_IF] Master reads fa from 1105
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 4750: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1105   
  hdata               integral              8     'hfa     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    4550     
  end_time            time                  64    4750     
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 4800: reporter [HBUS_IF] Master writes 05 to 1105
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 4800: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10250                                   
  haddr                        integral              16    'h1105                                   
  hdata                        integral              8     'h5                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    4800                                     
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 4850: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 4850: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 4950: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1105    
  hdata               integral              8     'h5       
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    4850      
  end_time            time                  64    4950      
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 5000: reporter [HBUS_IF] Master writes f8 to 1107
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 5000: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10299                                   
  haddr                        integral              16    'h1107                                   
  hdata                        integral              8     'hf8                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    5000                                     
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 5050: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 5050: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 5150: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1107    
  hdata               integral              8     'hf8      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    5050      
  end_time            time                  64    5150      
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 5200: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10233                                   
  haddr                        integral              16    'h1106                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    5200                                     
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 5250: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 5250: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 5400: reporter [HBUS_IF] Master reads f9 from 1106
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 5450: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1106   
  hdata               integral              8     'hf9     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    5250     
  end_time            time                  64    5450     
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 5500: reporter [HBUS_IF] Master writes 06 to 1106
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 5500: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10221                                   
  haddr                        integral              16    'h1106                                   
  hdata                        integral              8     'h6                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    5500                                     
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 5550: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 5550: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 5650: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1106    
  hdata               integral              8     'h6       
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    5550      
  end_time            time                  64    5650      
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 5700: reporter [HBUS_IF] Master writes f7 to 1108
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 5700: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10213                                   
  haddr                        integral              16    'h1108                                   
  hdata                        integral              8     'hf7                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    5700                                     
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 5750: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 5750: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 5850: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1108    
  hdata               integral              8     'hf7      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    5750      
  end_time            time                  64    5850      
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 5900: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10237                                   
  haddr                        integral              16    'h1107                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    5900                                     
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 5950: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 5950: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 6100: reporter [HBUS_IF] Master reads f8 from 1107
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 6150: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1107   
  hdata               integral              8     'hf8     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    5950     
  end_time            time                  64    6150     
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 6200: reporter [HBUS_IF] Master writes 07 to 1107
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 6200: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10255                                   
  haddr                        integral              16    'h1107                                   
  hdata                        integral              8     'h7                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    6200                                     
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 6250: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 6250: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 6350: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1107    
  hdata               integral              8     'h7       
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    6250      
  end_time            time                  64    6350      
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 6400: reporter [HBUS_IF] Master writes f6 to 1109
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 6400: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10593                                   
  haddr                        integral              16    'h1109                                   
  hdata                        integral              8     'hf6                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    6400                                     
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 6450: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 6450: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 6550: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1109    
  hdata               integral              8     'hf6      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    6450      
  end_time            time                  64    6550      
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 6600: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10436                                   
  haddr                        integral              16    'h1108                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    6600                                     
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 6650: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 6650: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 6800: reporter [HBUS_IF] Master reads f7 from 1108
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 6850: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1108   
  hdata               integral              8     'hf7     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    6650     
  end_time            time                  64    6850     
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 6900: reporter [HBUS_IF] Master writes 08 to 1108
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 6900: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10433                                   
  haddr                        integral              16    'h1108                                   
  hdata                        integral              8     'h8                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    6900                                     
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 6950: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 6950: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 7050: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1108    
  hdata               integral              8     'h8       
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    6950      
  end_time            time                  64    7050      
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 7100: reporter [HBUS_IF] Master writes f5 to 110a
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 7100: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10444                                   
  haddr                        integral              16    'h110a                                   
  hdata                        integral              8     'hf5                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    7100                                     
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 7150: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 7150: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 7250: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h110a    
  hdata               integral              8     'hf5      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    7150      
  end_time            time                  64    7250      
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 7300: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10449                                   
  haddr                        integral              16    'h1109                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    7300                                     
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 7350: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 7350: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 7500: reporter [HBUS_IF] Master reads f6 from 1109
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 7550: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1109   
  hdata               integral              8     'hf6     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    7350     
  end_time            time                  64    7550     
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 7600: reporter [HBUS_IF] Master writes 09 to 1109
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 7600: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10321                                   
  haddr                        integral              16    'h1109                                   
  hdata                        integral              8     'h9                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    7600                                     
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 7650: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 7650: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 7750: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1109    
  hdata               integral              8     'h9       
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    7650      
  end_time            time                  64    7750      
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 7800: reporter [HBUS_IF] Master writes f4 to 110b
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 7800: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10241                                   
  haddr                        integral              16    'h110b                                   
  hdata                        integral              8     'hf4                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    7800                                     
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 7850: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 7850: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 7950: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h110b    
  hdata               integral              8     'hf4      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    7850      
  end_time            time                  64    7950      
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 8000: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10452                                   
  haddr                        integral              16    'h110a                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    8000                                     
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 8050: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 8050: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 8200: reporter [HBUS_IF] Master reads f5 from 110a
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 8250: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h110a   
  hdata               integral              8     'hf5     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    8050     
  end_time            time                  64    8250     
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 8300: reporter [HBUS_IF] Master writes 0a to 110a
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 8300: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10227                                   
  haddr                        integral              16    'h110a                                   
  hdata                        integral              8     'ha                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    8300                                     
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 8350: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 8350: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 8450: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h110a    
  hdata               integral              8     'ha       
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    8350      
  end_time            time                  64    8450      
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 8500: reporter [HBUS_IF] Master writes f3 to 110c
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 8500: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10283                                   
  haddr                        integral              16    'h110c                                   
  hdata                        integral              8     'hf3                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    8500                                     
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 8550: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 8550: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 8650: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h110c    
  hdata               integral              8     'hf3      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    8550      
  end_time            time                  64    8650      
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 8700: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10447                                   
  haddr                        integral              16    'h110b                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    8700                                     
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 8750: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 8750: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 8900: reporter [HBUS_IF] Master reads f4 from 110b
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 8950: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h110b   
  hdata               integral              8     'hf4     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    8750     
  end_time            time                  64    8950     
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 9000: reporter [HBUS_IF] Master writes 0b to 110b
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 9000: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10220                                   
  haddr                        integral              16    'h110b                                   
  hdata                        integral              8     'hb                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    9000                                     
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 9050: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 9050: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 9150: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h110b    
  hdata               integral              8     'hb       
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    9050      
  end_time            time                  64    9150      
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 9200: reporter [HBUS_IF] Master writes f2 to 110d
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 9200: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10253                                   
  haddr                        integral              16    'h110d                                   
  hdata                        integral              8     'hf2                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    9200                                     
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 9250: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 9250: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 9350: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h110d    
  hdata               integral              8     'hf2      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    9250      
  end_time            time                  64    9350      
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 9400: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10306                                   
  haddr                        integral              16    'h110c                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    9400                                     
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 9450: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 9450: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 9600: reporter [HBUS_IF] Master reads f3 from 110c
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 9650: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h110c   
  hdata               integral              8     'hf3     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    9450     
  end_time            time                  64    9650     
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 9700: reporter [HBUS_IF] Master writes 0c to 110c
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 9700: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10430                                   
  haddr                        integral              16    'h110c                                   
  hdata                        integral              8     'hc                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    9700                                     
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 9750: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 9750: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 9850: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h110c    
  hdata               integral              8     'hc       
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    9750      
  end_time            time                  64    9850      
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 9900: reporter [HBUS_IF] Master writes f1 to 110e
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 9900: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10443                                   
  haddr                        integral              16    'h110e                                   
  hdata                        integral              8     'hf1                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    9900                                     
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 9950: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 9950: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 10050: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h110e    
  hdata               integral              8     'hf1      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    9950      
  end_time            time                  64    10050     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 10100: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10239                                   
  haddr                        integral              16    'h110d                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    10100                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 10150: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 10150: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 10300: reporter [HBUS_IF] Master reads f2 from 110d
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 10350: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h110d   
  hdata               integral              8     'hf2     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    10150    
  end_time            time                  64    10350    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 10400: reporter [HBUS_IF] Master writes 0d to 110d
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 10400: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10310                                   
  haddr                        integral              16    'h110d                                   
  hdata                        integral              8     'hd                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    10400                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 10450: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 10450: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 10550: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h110d    
  hdata               integral              8     'hd       
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    10450     
  end_time            time                  64    10550     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 10600: reporter [HBUS_IF] Master writes f0 to 110f
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 10600: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10448                                   
  haddr                        integral              16    'h110f                                   
  hdata                        integral              8     'hf0                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    10600                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 10650: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 10650: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 10750: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h110f    
  hdata               integral              8     'hf0      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    10650     
  end_time            time                  64    10750     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 10800: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10233                                   
  haddr                        integral              16    'h110e                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    10800                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 10850: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 10850: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 11000: reporter [HBUS_IF] Master reads f1 from 110e
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 11050: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h110e   
  hdata               integral              8     'hf1     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    10850    
  end_time            time                  64    11050    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 11100: reporter [HBUS_IF] Master writes 0e to 110e
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 11100: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10276                                   
  haddr                        integral              16    'h110e                                   
  hdata                        integral              8     'he                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    11100                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 11150: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 11150: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 11250: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h110e    
  hdata               integral              8     'he       
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    11150     
  end_time            time                  64    11250     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 11300: reporter [HBUS_IF] Master writes ef to 1110
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 11300: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10450                                   
  haddr                        integral              16    'h1110                                   
  hdata                        integral              8     'hef                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    11300                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 11350: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 11350: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 11450: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1110    
  hdata               integral              8     'hef      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    11350     
  end_time            time                  64    11450     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 11500: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10237                                   
  haddr                        integral              16    'h110f                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    11500                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 11550: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 11550: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 11700: reporter [HBUS_IF] Master reads 0f from 110f
UVM_ERROR /tools/cdnc/xcelium/current/tools/methodology/UVM/CDNS-1.1d/sv/src/reg/sequences/uvm_mem_walk_seq.svh(144) @ 11700: reporter@@mem_walk_seq.single_mem_walk_seq [uvm_mem_walk_seq] "yapp_rm.router_yapp_mem[16-1]" read back as 'h000000000000000f instead of 'h00000000000000f0.
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 11750: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h110f   
  hdata               integral              8     'hf      
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    11550    
  end_time            time                  64    11750    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 11800: reporter [HBUS_IF] Master writes 0f to 110f
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 11800: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10301                                   
  haddr                        integral              16    'h110f                                   
  hdata                        integral              8     'hf                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    11800                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 11850: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 11850: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 11950: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h110f    
  hdata               integral              8     'hf       
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    11850     
  end_time            time                  64    11950     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 12000: reporter [HBUS_IF] Master writes ee to 1111
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 12000: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10213                                   
  haddr                        integral              16    'h1111                                   
  hdata                        integral              8     'hee                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    12000                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 12050: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 12050: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 12150: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1111    
  hdata               integral              8     'hee      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    12050     
  end_time            time                  64    12150     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 12200: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10444                                   
  haddr                        integral              16    'h1110                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    12200                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 12250: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 12250: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 12400: reporter [HBUS_IF] Master reads ef from 1110
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 12450: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1110   
  hdata               integral              8     'hef     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    12250    
  end_time            time                  64    12450    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 12500: reporter [HBUS_IF] Master writes 10 to 1110
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 12500: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10436                                   
  haddr                        integral              16    'h1110                                   
  hdata                        integral              8     'h10                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    12500                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 12550: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 12550: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 12650: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1110    
  hdata               integral              8     'h10      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    12550     
  end_time            time                  64    12650     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 12700: reporter [HBUS_IF] Master writes ed to 1112
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 12700: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10218                                   
  haddr                        integral              16    'h1112                                   
  hdata                        integral              8     'hed                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    12700                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 12750: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 12750: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 12850: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1112    
  hdata               integral              8     'hed      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    12750     
  end_time            time                  64    12850     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 12900: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10447                                   
  haddr                        integral              16    'h1111                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    12900                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 12950: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 12950: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 13100: reporter [HBUS_IF] Master reads ee from 1111
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 13150: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1111   
  hdata               integral              8     'hee     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    12950    
  end_time            time                  64    13150    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 13200: reporter [HBUS_IF] Master writes 11 to 1111
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 13200: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10593                                   
  haddr                        integral              16    'h1111                                   
  hdata                        integral              8     'h11                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    13200                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 13250: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 13250: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 13350: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1111    
  hdata               integral              8     'h11      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    13250     
  end_time            time                  64    13350     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 13400: reporter [HBUS_IF] Master writes ec to 1113
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 13400: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10299                                   
  haddr                        integral              16    'h1113                                   
  hdata                        integral              8     'hec                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    13400                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 13450: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 13450: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 13550: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1113    
  hdata               integral              8     'hec      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    13450     
  end_time            time                  64    13550     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 13600: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10295                                   
  haddr                        integral              16    'h1112                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    13600                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 13650: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 13650: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 13800: reporter [HBUS_IF] Master reads ed from 1112
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 13850: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1112   
  hdata               integral              8     'hed     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    13650    
  end_time            time                  64    13850    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 13900: reporter [HBUS_IF] Master writes 12 to 1112
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 13900: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10293                                   
  haddr                        integral              16    'h1112                                   
  hdata                        integral              8     'h12                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    13900                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 13950: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 13950: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 14050: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1112    
  hdata               integral              8     'h12      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    13950     
  end_time            time                  64    14050     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 14100: reporter [HBUS_IF] Master writes eb to 1114
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 14100: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10278                                   
  haddr                        integral              16    'h1114                                   
  hdata                        integral              8     'heb                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    14100                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 14150: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 14150: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 14250: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1114    
  hdata               integral              8     'heb      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    14150     
  end_time            time                  64    14250     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 14300: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10452                                   
  haddr                        integral              16    'h1113                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    14300                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 14350: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 14350: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 14500: reporter [HBUS_IF] Master reads ec from 1113
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 14550: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1113   
  hdata               integral              8     'hec     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    14350    
  end_time            time                  64    14550    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 14600: reporter [HBUS_IF] Master writes 13 to 1113
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 14600: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10442                                   
  haddr                        integral              16    'h1113                                   
  hdata                        integral              8     'h13                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    14600                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 14650: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 14650: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 14750: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1113    
  hdata               integral              8     'h13      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    14650     
  end_time            time                  64    14750     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 14800: reporter [HBUS_IF] Master writes ea to 1115
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 14800: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10252                                   
  haddr                        integral              16    'h1115                                   
  hdata                        integral              8     'hea                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    14800                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 14850: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 14850: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 14950: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1115    
  hdata               integral              8     'hea      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    14850     
  end_time            time                  64    14950     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 15000: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10242                                   
  haddr                        integral              16    'h1114                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    15000                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 15050: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 15050: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 15200: reporter [HBUS_IF] Master reads eb from 1114
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 15250: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1114   
  hdata               integral              8     'heb     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    15050    
  end_time            time                  64    15250    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 15300: reporter [HBUS_IF] Master writes 14 to 1114
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 15300: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10253                                   
  haddr                        integral              16    'h1114                                   
  hdata                        integral              8     'h14                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    15300                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 15350: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 15350: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 15450: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1114    
  hdata               integral              8     'h14      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    15350     
  end_time            time                  64    15450     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 15500: reporter [HBUS_IF] Master writes e9 to 1116
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 15500: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10430                                   
  haddr                        integral              16    'h1116                                   
  hdata                        integral              8     'he9                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    15500                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 15550: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 15550: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 15650: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1116    
  hdata               integral              8     'he9      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    15550     
  end_time            time                  64    15650     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 15700: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10257                                   
  haddr                        integral              16    'h1115                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    15700                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 15750: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 15750: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 15900: reporter [HBUS_IF] Master reads ea from 1115
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 15950: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1115   
  hdata               integral              8     'hea     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    15750    
  end_time            time                  64    15950    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 16000: reporter [HBUS_IF] Master writes 15 to 1115
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 16000: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10251                                   
  haddr                        integral              16    'h1115                                   
  hdata                        integral              8     'h15                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    16000                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 16050: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 16050: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 16150: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1115    
  hdata               integral              8     'h15      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    16050     
  end_time            time                  64    16150     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 16200: reporter [HBUS_IF] Master writes e8 to 1117
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 16200: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10302                                   
  haddr                        integral              16    'h1117                                   
  hdata                        integral              8     'he8                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    16200                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 16250: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 16250: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 16350: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1117    
  hdata               integral              8     'he8      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    16250     
  end_time            time                  64    16350     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 16400: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10432                                   
  haddr                        integral              16    'h1116                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    16400                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 16450: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 16450: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 16600: reporter [HBUS_IF] Master reads e9 from 1116
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 16650: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1116   
  hdata               integral              8     'he9     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    16450    
  end_time            time                  64    16650    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 16700: reporter [HBUS_IF] Master writes 16 to 1116
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 16700: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10297                                   
  haddr                        integral              16    'h1116                                   
  hdata                        integral              8     'h16                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    16700                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 16750: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 16750: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 16850: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1116    
  hdata               integral              8     'h16      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    16750     
  end_time            time                  64    16850     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 16900: reporter [HBUS_IF] Master writes e7 to 1118
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 16900: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10443                                   
  haddr                        integral              16    'h1118                                   
  hdata                        integral              8     'he7                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    16900                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 16950: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 16950: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 17050: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1118    
  hdata               integral              8     'he7      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    16950     
  end_time            time                  64    17050     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 17100: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10237                                   
  haddr                        integral              16    'h1117                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    17100                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 17150: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 17150: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 17300: reporter [HBUS_IF] Master reads e8 from 1117
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 17350: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1117   
  hdata               integral              8     'he8     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    17150    
  end_time            time                  64    17350    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 17400: reporter [HBUS_IF] Master writes 17 to 1117
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 17400: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10233                                   
  haddr                        integral              16    'h1117                                   
  hdata                        integral              8     'h17                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    17400                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 17450: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 17450: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 17550: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1117    
  hdata               integral              8     'h17      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    17450     
  end_time            time                  64    17550     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 17600: reporter [HBUS_IF] Master writes e6 to 1119
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 17600: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10249                                   
  haddr                        integral              16    'h1119                                   
  hdata                        integral              8     'he6                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    17600                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 17650: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 17650: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 17750: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1119    
  hdata               integral              8     'he6      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    17650     
  end_time            time                  64    17750     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 17800: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10444                                   
  haddr                        integral              16    'h1118                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    17800                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 17850: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 17850: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 18000: reporter [HBUS_IF] Master reads e7 from 1118
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 18050: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1118   
  hdata               integral              8     'he7     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    17850    
  end_time            time                  64    18050    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 18100: reporter [HBUS_IF] Master writes 18 to 1118
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 18100: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10331                                   
  haddr                        integral              16    'h1118                                   
  hdata                        integral              8     'h18                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    18100                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 18150: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 18150: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 18250: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1118    
  hdata               integral              8     'h18      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    18150     
  end_time            time                  64    18250     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 18300: reporter [HBUS_IF] Master writes e5 to 111a
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 18300: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10229                                   
  haddr                        integral              16    'h111a                                   
  hdata                        integral              8     'he5                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    18300                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 18350: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 18350: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 18450: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h111a    
  hdata               integral              8     'he5      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    18350     
  end_time            time                  64    18450     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 18500: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10447                                   
  haddr                        integral              16    'h1119                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    18500                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 18550: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 18550: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 18700: reporter [HBUS_IF] Master reads e6 from 1119
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 18750: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1119   
  hdata               integral              8     'he6     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    18550    
  end_time            time                  64    18750    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 18800: reporter [HBUS_IF] Master writes 19 to 1119
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 18800: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10239                                   
  haddr                        integral              16    'h1119                                   
  hdata                        integral              8     'h19                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    18800                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 18850: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 18850: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 18950: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1119    
  hdata               integral              8     'h19      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    18850     
  end_time            time                  64    18950     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 19000: reporter [HBUS_IF] Master writes e4 to 111b
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 19000: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10310                                   
  haddr                        integral              16    'h111b                                   
  hdata                        integral              8     'he4                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    19000                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 19050: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 19050: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 19150: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h111b    
  hdata               integral              8     'he4      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    19050     
  end_time            time                  64    19150     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 19200: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10295                                   
  haddr                        integral              16    'h111a                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    19200                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 19250: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 19250: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 19400: reporter [HBUS_IF] Master reads e5 from 111a
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 19450: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h111a   
  hdata               integral              8     'he5     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    19250    
  end_time            time                  64    19450    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 19500: reporter [HBUS_IF] Master writes 1a to 111a
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 19500: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10431                                   
  haddr                        integral              16    'h111a                                   
  hdata                        integral              8     'h1a                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    19500                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 19550: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 19550: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 19650: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h111a    
  hdata               integral              8     'h1a      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    19550     
  end_time            time                  64    19650     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 19700: reporter [HBUS_IF] Master writes e3 to 111c
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 19700: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10213                                   
  haddr                        integral              16    'h111c                                   
  hdata                        integral              8     'he3                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    19700                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 19750: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 19750: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 19850: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h111c    
  hdata               integral              8     'he3      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    19750     
  end_time            time                  64    19850     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 19900: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10452                                   
  haddr                        integral              16    'h111b                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    19900                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 19950: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 19950: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 20100: reporter [HBUS_IF] Master reads e4 from 111b
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 20150: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h111b   
  hdata               integral              8     'he4     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    19950    
  end_time            time                  64    20150    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 20200: reporter [HBUS_IF] Master writes 1b to 111b
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 20200: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10274                                   
  haddr                        integral              16    'h111b                                   
  hdata                        integral              8     'h1b                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    20200                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 20250: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 20250: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 20350: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h111b    
  hdata               integral              8     'h1b      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    20250     
  end_time            time                  64    20350     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 20400: reporter [HBUS_IF] Master writes e2 to 111d
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 20400: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10218                                   
  haddr                        integral              16    'h111d                                   
  hdata                        integral              8     'he2                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    20400                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 20450: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 20450: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 20550: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h111d    
  hdata               integral              8     'he2      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    20450     
  end_time            time                  64    20550     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 20600: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10242                                   
  haddr                        integral              16    'h111c                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    20600                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 20650: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 20650: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 20800: reporter [HBUS_IF] Master reads e3 from 111c
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 20850: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h111c   
  hdata               integral              8     'he3     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    20650    
  end_time            time                  64    20850    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 20900: reporter [HBUS_IF] Master writes 1c to 111c
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 20900: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10435                                   
  haddr                        integral              16    'h111c                                   
  hdata                        integral              8     'h1c                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    20900                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 20950: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 20950: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 21050: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h111c    
  hdata               integral              8     'h1c      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    20950     
  end_time            time                  64    21050     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 21100: reporter [HBUS_IF] Master writes e1 to 111e
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 21100: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10299                                   
  haddr                        integral              16    'h111e                                   
  hdata                        integral              8     'he1                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    21100                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 21150: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 21150: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 21250: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h111e    
  hdata               integral              8     'he1      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    21150     
  end_time            time                  64    21250     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 21300: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10257                                   
  haddr                        integral              16    'h111d                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    21300                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 21350: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 21350: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 21500: reporter [HBUS_IF] Master reads e2 from 111d
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 21550: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h111d   
  hdata               integral              8     'he2     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    21350    
  end_time            time                  64    21550    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 21600: reporter [HBUS_IF] Master writes 1d to 111d
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 21600: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10244                                   
  haddr                        integral              16    'h111d                                   
  hdata                        integral              8     'h1d                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    21600                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 21650: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 21650: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 21750: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h111d    
  hdata               integral              8     'h1d      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    21650     
  end_time            time                  64    21750     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 21800: reporter [HBUS_IF] Master writes e0 to 111f
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 21800: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10278                                   
  haddr                        integral              16    'h111f                                   
  hdata                        integral              8     'he0                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    21800                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 21850: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 21850: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 21950: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h111f    
  hdata               integral              8     'he0      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    21850     
  end_time            time                  64    21950     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 22000: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10432                                   
  haddr                        integral              16    'h111e                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    22000                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 22050: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 22050: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 22200: reporter [HBUS_IF] Master reads e1 from 111e
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 22250: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h111e   
  hdata               integral              8     'he1     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    22050    
  end_time            time                  64    22250    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 22300: reporter [HBUS_IF] Master writes 1e to 111e
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 22300: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10248                                   
  haddr                        integral              16    'h111e                                   
  hdata                        integral              8     'h1e                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    22300                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 22350: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 22350: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 22450: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h111e    
  hdata               integral              8     'h1e      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    22350     
  end_time            time                  64    22450     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 22500: reporter [HBUS_IF] Master writes df to 1120
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 22500: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10252                                   
  haddr                        integral              16    'h1120                                   
  hdata                        integral              8     'hdf                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    22500                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 22550: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 22550: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 22650: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1120    
  hdata               integral              8     'hdf      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    22550     
  end_time            time                  64    22650     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 22700: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10237                                   
  haddr                        integral              16    'h111f                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    22700                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 22750: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 22750: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 22900: reporter [HBUS_IF] Master reads e0 from 111f
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 22950: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h111f   
  hdata               integral              8     'he0     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    22750    
  end_time            time                  64    22950    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 23000: reporter [HBUS_IF] Master writes 1f to 111f
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 23000: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10221                                   
  haddr                        integral              16    'h111f                                   
  hdata                        integral              8     'h1f                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    23000                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 23050: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 23050: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 23150: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h111f    
  hdata               integral              8     'h1f      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    23050     
  end_time            time                  64    23150     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 23200: reporter [HBUS_IF] Master writes de to 1121
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 23200: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10430                                   
  haddr                        integral              16    'h1121                                   
  hdata                        integral              8     'hde                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    23200                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 23250: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 23250: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 23350: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1121    
  hdata               integral              8     'hde      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    23250     
  end_time            time                  64    23350     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 23400: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10444                                   
  haddr                        integral              16    'h1120                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    23400                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 23450: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 23450: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 23600: reporter [HBUS_IF] Master reads df from 1120
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 23650: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1120   
  hdata               integral              8     'hdf     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    23450    
  end_time            time                  64    23650    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 23700: reporter [HBUS_IF] Master writes 20 to 1120
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 23700: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10306                                   
  haddr                        integral              16    'h1120                                   
  hdata                        integral              8     'h20                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    23700                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 23750: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 23750: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 23850: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1120    
  hdata               integral              8     'h20      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    23750     
  end_time            time                  64    23850     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 23900: reporter [HBUS_IF] Master writes dd to 1122
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 23900: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10302                                   
  haddr                        integral              16    'h1122                                   
  hdata                        integral              8     'hdd                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    23900                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 23950: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 23950: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 24050: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1122    
  hdata               integral              8     'hdd      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    23950     
  end_time            time                  64    24050     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 24100: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10447                                   
  haddr                        integral              16    'h1121                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    24100                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 24150: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 24150: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 24300: reporter [HBUS_IF] Master reads de from 1121
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 24350: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1121   
  hdata               integral              8     'hde     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    24150    
  end_time            time                  64    24350    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 24400: reporter [HBUS_IF] Master writes 21 to 1121
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 24400: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10223                                   
  haddr                        integral              16    'h1121                                   
  hdata                        integral              8     'h21                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    24400                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 24450: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 24450: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 24550: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1121    
  hdata               integral              8     'h21      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    24450     
  end_time            time                  64    24550     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 24600: reporter [HBUS_IF] Master writes dc to 1123
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 24600: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10443                                   
  haddr                        integral              16    'h1123                                   
  hdata                        integral              8     'hdc                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    24600                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 24650: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 24650: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 24750: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1123    
  hdata               integral              8     'hdc      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    24650     
  end_time            time                  64    24750     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 24800: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10295                                   
  haddr                        integral              16    'h1122                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    24800                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 24850: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 24850: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 25000: reporter [HBUS_IF] Master reads dd from 1122
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 25050: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1122   
  hdata               integral              8     'hdd     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    24850    
  end_time            time                  64    25050    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 25100: reporter [HBUS_IF] Master writes 22 to 1122
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 25100: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10429                                   
  haddr                        integral              16    'h1122                                   
  hdata                        integral              8     'h22                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    25100                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 25150: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 25150: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 25250: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1122    
  hdata               integral              8     'h22      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    25150     
  end_time            time                  64    25250     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 25300: reporter [HBUS_IF] Master writes db to 1124
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 25300: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10249                                   
  haddr                        integral              16    'h1124                                   
  hdata                        integral              8     'hdb                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    25300                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 25350: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 25350: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 25450: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1124    
  hdata               integral              8     'hdb      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    25350     
  end_time            time                  64    25450     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 25500: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10452                                   
  haddr                        integral              16    'h1123                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    25500                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 25550: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 25550: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 25700: reporter [HBUS_IF] Master reads dc from 1123
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 25750: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1123   
  hdata               integral              8     'hdc     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    25550    
  end_time            time                  64    25750    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 25800: reporter [HBUS_IF] Master writes 23 to 1123
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 25800: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10448                                   
  haddr                        integral              16    'h1123                                   
  hdata                        integral              8     'h23                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    25800                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 25850: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 25850: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 25950: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1123    
  hdata               integral              8     'h23      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    25850     
  end_time            time                  64    25950     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 26000: reporter [HBUS_IF] Master writes da to 1125
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 26000: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10229                                   
  haddr                        integral              16    'h1125                                   
  hdata                        integral              8     'hda                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    26000                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 26050: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 26050: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 26150: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1125    
  hdata               integral              8     'hda      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    26050     
  end_time            time                  64    26150     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 26200: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10242                                   
  haddr                        integral              16    'h1124                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    26200                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 26250: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 26250: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 26400: reporter [HBUS_IF] Master reads db from 1124
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 26450: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1124   
  hdata               integral              8     'hdb     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    26250    
  end_time            time                  64    26450    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 26500: reporter [HBUS_IF] Master writes 24 to 1124
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 26500: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10243                                   
  haddr                        integral              16    'h1124                                   
  hdata                        integral              8     'h24                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    26500                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 26550: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 26550: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 26650: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1124    
  hdata               integral              8     'h24      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    26550     
  end_time            time                  64    26650     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 26700: reporter [HBUS_IF] Master writes d9 to 1126
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 26700: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10310                                   
  haddr                        integral              16    'h1126                                   
  hdata                        integral              8     'hd9                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    26700                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 26750: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 26750: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 26850: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1126    
  hdata               integral              8     'hd9      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    26750     
  end_time            time                  64    26850     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 26900: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10257                                   
  haddr                        integral              16    'h1125                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    26900                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 26950: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 26950: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 27100: reporter [HBUS_IF] Master reads da from 1125
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 27150: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1125   
  hdata               integral              8     'hda     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    26950    
  end_time            time                  64    27150    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 27200: reporter [HBUS_IF] Master writes 25 to 1125
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 27200: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10319                                   
  haddr                        integral              16    'h1125                                   
  hdata                        integral              8     'h25                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    27200                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 27250: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 27250: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 27350: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1125    
  hdata               integral              8     'h25      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    27250     
  end_time            time                  64    27350     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 27400: reporter [HBUS_IF] Master writes d8 to 1127
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 27400: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10213                                   
  haddr                        integral              16    'h1127                                   
  hdata                        integral              8     'hd8                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    27400                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 27450: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 27450: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 27550: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1127    
  hdata               integral              8     'hd8      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    27450     
  end_time            time                  64    27550     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 27600: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10432                                   
  haddr                        integral              16    'h1126                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    27600                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 27650: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 27650: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 27800: reporter [HBUS_IF] Master reads d9 from 1126
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 27850: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1126   
  hdata               integral              8     'hd9     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    27650    
  end_time            time                  64    27850    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 27900: reporter [HBUS_IF] Master writes 26 to 1126
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 27900: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10291                                   
  haddr                        integral              16    'h1126                                   
  hdata                        integral              8     'h26                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    27900                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 27950: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 27950: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 28050: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1126    
  hdata               integral              8     'h26      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    27950     
  end_time            time                  64    28050     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 28100: reporter [HBUS_IF] Master writes d7 to 1128
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 28100: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10218                                   
  haddr                        integral              16    'h1128                                   
  hdata                        integral              8     'hd7                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    28100                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 28150: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 28150: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 28250: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1128    
  hdata               integral              8     'hd7      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    28150     
  end_time            time                  64    28250     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 28300: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10237                                   
  haddr                        integral              16    'h1127                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    28300                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 28350: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 28350: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 28500: reporter [HBUS_IF] Master reads d8 from 1127
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 28550: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1127   
  hdata               integral              8     'hd8     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    28350    
  end_time            time                  64    28550    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 28600: reporter [HBUS_IF] Master writes 27 to 1127
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 28600: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10286                                   
  haddr                        integral              16    'h1127                                   
  hdata                        integral              8     'h27                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    28600                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 28650: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 28650: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 28750: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1127    
  hdata               integral              8     'h27      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    28650     
  end_time            time                  64    28750     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 28800: reporter [HBUS_IF] Master writes d6 to 1129
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 28800: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10299                                   
  haddr                        integral              16    'h1129                                   
  hdata                        integral              8     'hd6                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    28800                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 28850: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 28850: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 28950: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1129    
  hdata               integral              8     'hd6      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    28850     
  end_time            time                  64    28950     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 29000: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10444                                   
  haddr                        integral              16    'h1128                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    29000                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 29050: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 29050: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 29200: reporter [HBUS_IF] Master reads d7 from 1128
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 29250: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1128   
  hdata               integral              8     'hd7     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    29050    
  end_time            time                  64    29250    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 29300: reporter [HBUS_IF] Master writes 28 to 1128
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 29300: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10216                                   
  haddr                        integral              16    'h1128                                   
  hdata                        integral              8     'h28                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    29300                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 29350: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 29350: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 29450: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1128    
  hdata               integral              8     'h28      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    29350     
  end_time            time                  64    29450     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 29500: reporter [HBUS_IF] Master writes d5 to 112a
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 29500: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10278                                   
  haddr                        integral              16    'h112a                                   
  hdata                        integral              8     'hd5                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    29500                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 29550: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 29550: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 29650: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h112a    
  hdata               integral              8     'hd5      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    29550     
  end_time            time                  64    29650     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 29700: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10447                                   
  haddr                        integral              16    'h1129                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    29700                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 29750: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 29750: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 29900: reporter [HBUS_IF] Master reads d6 from 1129
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 29950: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1129   
  hdata               integral              8     'hd6     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    29750    
  end_time            time                  64    29950    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 30000: reporter [HBUS_IF] Master writes 29 to 1129
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 30000: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10241                                   
  haddr                        integral              16    'h1129                                   
  hdata                        integral              8     'h29                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    30000                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 30050: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 30050: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 30150: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1129    
  hdata               integral              8     'h29      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    30050     
  end_time            time                  64    30150     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 30200: reporter [HBUS_IF] Master writes d4 to 112b
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 30200: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10252                                   
  haddr                        integral              16    'h112b                                   
  hdata                        integral              8     'hd4                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    30200                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 30250: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 30250: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 30350: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h112b    
  hdata               integral              8     'hd4      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    30250     
  end_time            time                  64    30350     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 30400: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10295                                   
  haddr                        integral              16    'h112a                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    30400                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 30450: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 30450: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 30600: reporter [HBUS_IF] Master reads d5 from 112a
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 30650: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h112a   
  hdata               integral              8     'hd5     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    30450    
  end_time            time                  64    30650    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 30700: reporter [HBUS_IF] Master writes 2a to 112a
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 30700: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10450                                   
  haddr                        integral              16    'h112a                                   
  hdata                        integral              8     'h2a                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    30700                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 30750: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 30750: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 30850: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h112a    
  hdata               integral              8     'h2a      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    30750     
  end_time            time                  64    30850     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 30900: reporter [HBUS_IF] Master writes d3 to 112c
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 30900: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10430                                   
  haddr                        integral              16    'h112c                                   
  hdata                        integral              8     'hd3                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    30900                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 30950: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 30950: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 31050: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h112c    
  hdata               integral              8     'hd3      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    30950     
  end_time            time                  64    31050     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 31100: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10452                                   
  haddr                        integral              16    'h112b                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    31100                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 31150: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 31150: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 31300: reporter [HBUS_IF] Master reads d4 from 112b
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 31350: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h112b   
  hdata               integral              8     'hd4     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    31150    
  end_time            time                  64    31350    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 31400: reporter [HBUS_IF] Master writes 2b to 112b
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 31400: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10255                                   
  haddr                        integral              16    'h112b                                   
  hdata                        integral              8     'h2b                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    31400                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 31450: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 31450: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 31550: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h112b    
  hdata               integral              8     'h2b      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    31450     
  end_time            time                  64    31550     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 31600: reporter [HBUS_IF] Master writes d2 to 112d
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 31600: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10302                                   
  haddr                        integral              16    'h112d                                   
  hdata                        integral              8     'hd2                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    31600                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 31650: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 31650: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 31750: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h112d    
  hdata               integral              8     'hd2      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    31650     
  end_time            time                  64    31750     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 31800: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10242                                   
  haddr                        integral              16    'h112c                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    31800                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 31850: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 31850: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 32000: reporter [HBUS_IF] Master reads d3 from 112c
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 32050: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h112c   
  hdata               integral              8     'hd3     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    31850    
  end_time            time                  64    32050    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 32100: reporter [HBUS_IF] Master writes 2c to 112c
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 32100: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10440                                   
  haddr                        integral              16    'h112c                                   
  hdata                        integral              8     'h2c                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    32100                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 32150: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 32150: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 32250: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h112c    
  hdata               integral              8     'h2c      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    32150     
  end_time            time                  64    32250     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 32300: reporter [HBUS_IF] Master writes d1 to 112e
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 32300: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10443                                   
  haddr                        integral              16    'h112e                                   
  hdata                        integral              8     'hd1                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    32300                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 32350: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 32350: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 32450: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h112e    
  hdata               integral              8     'hd1      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    32350     
  end_time            time                  64    32450     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 32500: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10257                                   
  haddr                        integral              16    'h112d                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    32500                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 32550: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 32550: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 32700: reporter [HBUS_IF] Master reads d2 from 112d
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 32750: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h112d   
  hdata               integral              8     'hd2     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    32550    
  end_time            time                  64    32750    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 32800: reporter [HBUS_IF] Master writes 2d to 112d
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 32800: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10321                                   
  haddr                        integral              16    'h112d                                   
  hdata                        integral              8     'h2d                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    32800                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 32850: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 32850: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 32950: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h112d    
  hdata               integral              8     'h2d      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    32850     
  end_time            time                  64    32950     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 33000: reporter [HBUS_IF] Master writes d0 to 112f
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 33000: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10249                                   
  haddr                        integral              16    'h112f                                   
  hdata                        integral              8     'hd0                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    33000                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 33050: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 33050: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 33150: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h112f    
  hdata               integral              8     'hd0      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    33050     
  end_time            time                  64    33150     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 33200: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10432                                   
  haddr                        integral              16    'h112e                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    33200                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 33250: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 33250: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 33400: reporter [HBUS_IF] Master reads d1 from 112e
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 33450: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h112e   
  hdata               integral              8     'hd1     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    33250    
  end_time            time                  64    33450    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 33500: reporter [HBUS_IF] Master writes 2e to 112e
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 33500: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10227                                   
  haddr                        integral              16    'h112e                                   
  hdata                        integral              8     'h2e                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    33500                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 33550: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 33550: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 33650: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h112e    
  hdata               integral              8     'h2e      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    33550     
  end_time            time                  64    33650     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 33700: reporter [HBUS_IF] Master writes cf to 1130
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 33700: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10229                                   
  haddr                        integral              16    'h1130                                   
  hdata                        integral              8     'hcf                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    33700                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 33750: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 33750: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 33850: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1130    
  hdata               integral              8     'hcf      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    33750     
  end_time            time                  64    33850     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 33900: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10237                                   
  haddr                        integral              16    'h112f                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    33900                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 33950: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 33950: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 34100: reporter [HBUS_IF] Master reads d0 from 112f
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 34150: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h112f   
  hdata               integral              8     'hd0     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    33950    
  end_time            time                  64    34150    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 34200: reporter [HBUS_IF] Master writes 2f to 112f
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 34200: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10250                                   
  haddr                        integral              16    'h112f                                   
  hdata                        integral              8     'h2f                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    34200                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 34250: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 34250: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 34350: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h112f    
  hdata               integral              8     'h2f      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    34250     
  end_time            time                  64    34350     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 34400: reporter [HBUS_IF] Master writes ce to 1131
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 34400: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10310                                   
  haddr                        integral              16    'h1131                                   
  hdata                        integral              8     'hce                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    34400                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 34450: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 34450: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 34550: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1131    
  hdata               integral              8     'hce      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    34450     
  end_time            time                  64    34550     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 34600: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10444                                   
  haddr                        integral              16    'h1130                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    34600                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 34650: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 34650: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 34800: reporter [HBUS_IF] Master reads cf from 1130
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 34850: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1130   
  hdata               integral              8     'hcf     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    34650    
  end_time            time                  64    34850    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 34900: reporter [HBUS_IF] Master writes 30 to 1130
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 34900: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10219                                   
  haddr                        integral              16    'h1130                                   
  hdata                        integral              8     'h30                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    34900                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 34950: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 34950: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 35050: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1130    
  hdata               integral              8     'h30      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    34950     
  end_time            time                  64    35050     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 35100: reporter [HBUS_IF] Master writes cd to 1132
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 35100: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10213                                   
  haddr                        integral              16    'h1132                                   
  hdata                        integral              8     'hcd                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    35100                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 35150: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 35150: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 35250: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1132    
  hdata               integral              8     'hcd      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    35150     
  end_time            time                  64    35250     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 35300: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10447                                   
  haddr                        integral              16    'h1131                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    35300                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 35350: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 35350: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 35500: reporter [HBUS_IF] Master reads ce from 1131
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 35550: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1131   
  hdata               integral              8     'hce     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    35350    
  end_time            time                  64    35550    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 35600: reporter [HBUS_IF] Master writes 31 to 1131
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 35600: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10290                                   
  haddr                        integral              16    'h1131                                   
  hdata                        integral              8     'h31                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    35600                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 35650: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 35650: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 35750: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1131    
  hdata               integral              8     'h31      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    35650     
  end_time            time                  64    35750     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 35800: reporter [HBUS_IF] Master writes cc to 1133
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 35800: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10218                                   
  haddr                        integral              16    'h1133                                   
  hdata                        integral              8     'hcc                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    35800                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 35850: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 35850: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 35950: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1133    
  hdata               integral              8     'hcc      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    35850     
  end_time            time                  64    35950     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 36000: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10295                                   
  haddr                        integral              16    'h1132                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    36000                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 36050: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 36050: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 36200: reporter [HBUS_IF] Master reads cd from 1132
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 36250: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1132   
  hdata               integral              8     'hcd     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    36050    
  end_time            time                  64    36250    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 36300: reporter [HBUS_IF] Master writes 32 to 1132
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 36300: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10280                                   
  haddr                        integral              16    'h1132                                   
  hdata                        integral              8     'h32                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    36300                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 36350: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 36350: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 36450: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1132    
  hdata               integral              8     'h32      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    36350     
  end_time            time                  64    36450     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 36500: reporter [HBUS_IF] Master writes cb to 1134
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 36500: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10299                                   
  haddr                        integral              16    'h1134                                   
  hdata                        integral              8     'hcb                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    36500                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 36550: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 36550: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 36650: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1134    
  hdata               integral              8     'hcb      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    36550     
  end_time            time                  64    36650     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 36700: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10452                                   
  haddr                        integral              16    'h1133                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    36700                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 36750: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 36750: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 36900: reporter [HBUS_IF] Master reads cc from 1133
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 36950: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1133   
  hdata               integral              8     'hcc     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    36750    
  end_time            time                  64    36950    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 37000: reporter [HBUS_IF] Master writes 33 to 1133
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 37000: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10301                                   
  haddr                        integral              16    'h1133                                   
  hdata                        integral              8     'h33                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    37000                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 37050: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 37050: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 37150: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1133    
  hdata               integral              8     'h33      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    37050     
  end_time            time                  64    37150     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 37200: reporter [HBUS_IF] Master writes ca to 1135
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 37200: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10278                                   
  haddr                        integral              16    'h1135                                   
  hdata                        integral              8     'hca                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    37200                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 37250: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 37250: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 37350: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1135    
  hdata               integral              8     'hca      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    37250     
  end_time            time                  64    37350     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 37400: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10242                                   
  haddr                        integral              16    'h1134                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    37400                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 37450: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 37450: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 37600: reporter [HBUS_IF] Master reads cb from 1134
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 37650: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1134   
  hdata               integral              8     'hcb     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    37450    
  end_time            time                  64    37650    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 37700: reporter [HBUS_IF] Master writes 34 to 1134
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 37700: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10436                                   
  haddr                        integral              16    'h1134                                   
  hdata                        integral              8     'h34                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    37700                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 37750: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 37750: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 37850: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1134    
  hdata               integral              8     'h34      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    37750     
  end_time            time                  64    37850     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 37900: reporter [HBUS_IF] Master writes c9 to 1136
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 37900: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10252                                   
  haddr                        integral              16    'h1136                                   
  hdata                        integral              8     'hc9                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    37900                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 37950: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 37950: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 38050: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1136    
  hdata               integral              8     'hc9      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    37950     
  end_time            time                  64    38050     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 38100: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10257                                   
  haddr                        integral              16    'h1135                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    38100                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 38150: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 38150: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 38300: reporter [HBUS_IF] Master reads ca from 1135
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 38350: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1135   
  hdata               integral              8     'hca     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    38150    
  end_time            time                  64    38350    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 38400: reporter [HBUS_IF] Master writes 35 to 1135
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 38400: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10593                                   
  haddr                        integral              16    'h1135                                   
  hdata                        integral              8     'h35                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    38400                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 38450: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 38450: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 38550: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1135    
  hdata               integral              8     'h35      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    38450     
  end_time            time                  64    38550     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 38600: reporter [HBUS_IF] Master writes c8 to 1137
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 38600: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10430                                   
  haddr                        integral              16    'h1137                                   
  hdata                        integral              8     'hc8                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    38600                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 38650: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 38650: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 38750: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1137    
  hdata               integral              8     'hc8      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    38650     
  end_time            time                  64    38750     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 38800: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10432                                   
  haddr                        integral              16    'h1136                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    38800                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 38850: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 38850: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 39000: reporter [HBUS_IF] Master reads c9 from 1136
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 39050: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1136   
  hdata               integral              8     'hc9     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    38850    
  end_time            time                  64    39050    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 39100: reporter [HBUS_IF] Master writes 36 to 1136
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 39100: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10293                                   
  haddr                        integral              16    'h1136                                   
  hdata                        integral              8     'h36                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    39100                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 39150: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 39150: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 39250: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1136    
  hdata               integral              8     'h36      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    39150     
  end_time            time                  64    39250     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 39300: reporter [HBUS_IF] Master writes c7 to 1138
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 39300: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10302                                   
  haddr                        integral              16    'h1138                                   
  hdata                        integral              8     'hc7                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    39300                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 39350: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 39350: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 39450: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1138    
  hdata               integral              8     'hc7      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    39350     
  end_time            time                  64    39450     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 39500: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10237                                   
  haddr                        integral              16    'h1137                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    39500                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 39550: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 39550: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 39700: reporter [HBUS_IF] Master reads c8 from 1137
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 39750: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1137   
  hdata               integral              8     'hc8     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    39550    
  end_time            time                  64    39750    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 39800: reporter [HBUS_IF] Master writes 37 to 1137
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 39800: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10442                                   
  haddr                        integral              16    'h1137                                   
  hdata                        integral              8     'h37                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    39800                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 39850: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 39850: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 39950: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1137    
  hdata               integral              8     'h37      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    39850     
  end_time            time                  64    39950     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 40000: reporter [HBUS_IF] Master writes c6 to 1139
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 40000: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10443                                   
  haddr                        integral              16    'h1139                                   
  hdata                        integral              8     'hc6                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    40000                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 40050: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 40050: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 40150: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1139    
  hdata               integral              8     'hc6      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    40050     
  end_time            time                  64    40150     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 40200: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10444                                   
  haddr                        integral              16    'h1138                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    40200                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 40250: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 40250: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 40400: reporter [HBUS_IF] Master reads c7 from 1138
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 40450: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1138   
  hdata               integral              8     'hc7     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    40250    
  end_time            time                  64    40450    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 40500: reporter [HBUS_IF] Master writes 38 to 1138
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 40500: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10253                                   
  haddr                        integral              16    'h1138                                   
  hdata                        integral              8     'h38                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    40500                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 40550: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 40550: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 40650: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1138    
  hdata               integral              8     'h38      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    40550     
  end_time            time                  64    40650     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 40700: reporter [HBUS_IF] Master writes c5 to 113a
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 40700: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10249                                   
  haddr                        integral              16    'h113a                                   
  hdata                        integral              8     'hc5                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    40700                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 40750: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 40750: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 40850: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h113a    
  hdata               integral              8     'hc5      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    40750     
  end_time            time                  64    40850     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 40900: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10447                                   
  haddr                        integral              16    'h1139                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    40900                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 40950: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 40950: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 41100: reporter [HBUS_IF] Master reads c6 from 1139
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 41150: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1139   
  hdata               integral              8     'hc6     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    40950    
  end_time            time                  64    41150    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 41200: reporter [HBUS_IF] Master writes 39 to 1139
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 41200: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10251                                   
  haddr                        integral              16    'h1139                                   
  hdata                        integral              8     'h39                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    41200                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 41250: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 41250: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 41350: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1139    
  hdata               integral              8     'h39      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    41250     
  end_time            time                  64    41350     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 41400: reporter [HBUS_IF] Master writes c4 to 113b
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 41400: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10229                                   
  haddr                        integral              16    'h113b                                   
  hdata                        integral              8     'hc4                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    41400                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 41450: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 41450: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 41550: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h113b    
  hdata               integral              8     'hc4      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    41450     
  end_time            time                  64    41550     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 41600: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10295                                   
  haddr                        integral              16    'h113a                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    41600                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 41650: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 41650: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 41800: reporter [HBUS_IF] Master reads c5 from 113a
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 41850: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h113a   
  hdata               integral              8     'hc5     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    41650    
  end_time            time                  64    41850    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 41900: reporter [HBUS_IF] Master writes 3a to 113a
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 41900: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10297                                   
  haddr                        integral              16    'h113a                                   
  hdata                        integral              8     'h3a                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    41900                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 41950: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 41950: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 42050: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h113a    
  hdata               integral              8     'h3a      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    41950     
  end_time            time                  64    42050     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 42100: reporter [HBUS_IF] Master writes c3 to 113c
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 42100: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10310                                   
  haddr                        integral              16    'h113c                                   
  hdata                        integral              8     'hc3                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    42100                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 42150: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 42150: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 42250: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h113c    
  hdata               integral              8     'hc3      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    42150     
  end_time            time                  64    42250     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 42300: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10452                                   
  haddr                        integral              16    'h113b                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    42300                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 42350: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 42350: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 42500: reporter [HBUS_IF] Master reads c4 from 113b
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 42550: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h113b   
  hdata               integral              8     'hc4     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    42350    
  end_time            time                  64    42550    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 42600: reporter [HBUS_IF] Master writes 3b to 113b
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 42600: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10233                                   
  haddr                        integral              16    'h113b                                   
  hdata                        integral              8     'h3b                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    42600                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 42650: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 42650: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 42750: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h113b    
  hdata               integral              8     'h3b      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    42650     
  end_time            time                  64    42750     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 42800: reporter [HBUS_IF] Master writes c2 to 113d
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 42800: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10213                                   
  haddr                        integral              16    'h113d                                   
  hdata                        integral              8     'hc2                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    42800                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 42850: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 42850: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 42950: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h113d    
  hdata               integral              8     'hc2      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    42850     
  end_time            time                  64    42950     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 43000: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10242                                   
  haddr                        integral              16    'h113c                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    43000                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 43050: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 43050: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 43200: reporter [HBUS_IF] Master reads c3 from 113c
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 43250: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h113c   
  hdata               integral              8     'hc3     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    43050    
  end_time            time                  64    43250    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 43300: reporter [HBUS_IF] Master writes 3c to 113c
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 43300: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10331                                   
  haddr                        integral              16    'h113c                                   
  hdata                        integral              8     'h3c                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    43300                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 43350: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 43350: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 43450: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h113c    
  hdata               integral              8     'h3c      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    43350     
  end_time            time                  64    43450     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 43500: reporter [HBUS_IF] Master writes c1 to 113e
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 43500: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10218                                   
  haddr                        integral              16    'h113e                                   
  hdata                        integral              8     'hc1                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    43500                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 43550: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 43550: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 43650: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h113e    
  hdata               integral              8     'hc1      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    43550     
  end_time            time                  64    43650     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 43700: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10257                                   
  haddr                        integral              16    'h113d                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    43700                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 43750: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 43750: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 43900: reporter [HBUS_IF] Master reads c2 from 113d
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 43950: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h113d   
  hdata               integral              8     'hc2     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    43750    
  end_time            time                  64    43950    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 44000: reporter [HBUS_IF] Master writes 3d to 113d
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 44000: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10239                                   
  haddr                        integral              16    'h113d                                   
  hdata                        integral              8     'h3d                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    44000                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 44050: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 44050: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 44150: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h113d    
  hdata               integral              8     'h3d      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    44050     
  end_time            time                  64    44150     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 44200: reporter [HBUS_IF] Master writes c0 to 113f
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 44200: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10299                                   
  haddr                        integral              16    'h113f                                   
  hdata                        integral              8     'hc0                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    44200                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 44250: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 44250: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 44350: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h113f    
  hdata               integral              8     'hc0      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    44250     
  end_time            time                  64    44350     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 44400: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10432                                   
  haddr                        integral              16    'h113e                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    44400                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 44450: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 44450: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 44600: reporter [HBUS_IF] Master reads c1 from 113e
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 44650: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h113e   
  hdata               integral              8     'hc1     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    44450    
  end_time            time                  64    44650    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 44700: reporter [HBUS_IF] Master writes 3e to 113e
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 44700: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10431                                   
  haddr                        integral              16    'h113e                                   
  hdata                        integral              8     'h3e                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    44700                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 44750: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 44750: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 44850: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h113e    
  hdata               integral              8     'h3e      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    44750     
  end_time            time                  64    44850     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 44900: reporter [HBUS_IF] Master writes bf to 1140
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 44900: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10278                                   
  haddr                        integral              16    'h1140                                   
  hdata                        integral              8     'hbf                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    44900                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 44950: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 44950: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 45050: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1140    
  hdata               integral              8     'hbf      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    44950     
  end_time            time                  64    45050     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 45100: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10237                                   
  haddr                        integral              16    'h113f                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    45100                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 45150: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 45150: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 45300: reporter [HBUS_IF] Master reads c0 from 113f
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 45350: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h113f   
  hdata               integral              8     'hc0     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    45150    
  end_time            time                  64    45350    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 45400: reporter [HBUS_IF] Master writes 3f to 113f
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 45400: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10274                                   
  haddr                        integral              16    'h113f                                   
  hdata                        integral              8     'h3f                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    45400                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 45450: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 45450: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 45550: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h113f    
  hdata               integral              8     'h3f      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    45450     
  end_time            time                  64    45550     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 45600: reporter [HBUS_IF] Master writes be to 1141
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 45600: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10252                                   
  haddr                        integral              16    'h1141                                   
  hdata                        integral              8     'hbe                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    45600                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 45650: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 45650: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 45750: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1141    
  hdata               integral              8     'hbe      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    45650     
  end_time            time                  64    45750     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 45800: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10444                                   
  haddr                        integral              16    'h1140                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    45800                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 45850: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 45850: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 46000: reporter [HBUS_IF] Master reads bf from 1140
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 46050: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1140   
  hdata               integral              8     'hbf     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    45850    
  end_time            time                  64    46050    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 46100: reporter [HBUS_IF] Master writes 40 to 1140
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 46100: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10435                                   
  haddr                        integral              16    'h1140                                   
  hdata                        integral              8     'h40                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    46100                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 46150: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 46150: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 46250: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1140    
  hdata               integral              8     'h40      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    46150     
  end_time            time                  64    46250     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 46300: reporter [HBUS_IF] Master writes bd to 1142
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 46300: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10430                                   
  haddr                        integral              16    'h1142                                   
  hdata                        integral              8     'hbd                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    46300                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 46350: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 46350: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 46450: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1142    
  hdata               integral              8     'hbd      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    46350     
  end_time            time                  64    46450     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 46500: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10447                                   
  haddr                        integral              16    'h1141                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    46500                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 46550: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 46550: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 46700: reporter [HBUS_IF] Master reads be from 1141
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 46750: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1141   
  hdata               integral              8     'hbe     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    46550    
  end_time            time                  64    46750    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 46800: reporter [HBUS_IF] Master writes 41 to 1141
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 46800: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10244                                   
  haddr                        integral              16    'h1141                                   
  hdata                        integral              8     'h41                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    46800                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 46850: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 46850: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 46950: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1141    
  hdata               integral              8     'h41      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    46850     
  end_time            time                  64    46950     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 47000: reporter [HBUS_IF] Master writes bc to 1143
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 47000: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10302                                   
  haddr                        integral              16    'h1143                                   
  hdata                        integral              8     'hbc                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    47000                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 47050: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 47050: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 47150: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1143    
  hdata               integral              8     'hbc      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    47050     
  end_time            time                  64    47150     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 47200: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10295                                   
  haddr                        integral              16    'h1142                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    47200                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 47250: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 47250: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 47400: reporter [HBUS_IF] Master reads bd from 1142
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 47450: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1142   
  hdata               integral              8     'hbd     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    47250    
  end_time            time                  64    47450    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 47500: reporter [HBUS_IF] Master writes 42 to 1142
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 47500: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10248                                   
  haddr                        integral              16    'h1142                                   
  hdata                        integral              8     'h42                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    47500                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 47550: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 47550: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 47650: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1142    
  hdata               integral              8     'h42      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    47550     
  end_time            time                  64    47650     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 47700: reporter [HBUS_IF] Master writes bb to 1144
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 47700: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10443                                   
  haddr                        integral              16    'h1144                                   
  hdata                        integral              8     'hbb                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    47700                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 47750: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 47750: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 47850: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1144    
  hdata               integral              8     'hbb      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    47750     
  end_time            time                  64    47850     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 47900: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10452                                   
  haddr                        integral              16    'h1143                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    47900                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 47950: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 47950: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 48100: reporter [HBUS_IF] Master reads bc from 1143
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 48150: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1143   
  hdata               integral              8     'hbc     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    47950    
  end_time            time                  64    48150    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 48200: reporter [HBUS_IF] Master writes 43 to 1143
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 48200: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10221                                   
  haddr                        integral              16    'h1143                                   
  hdata                        integral              8     'h43                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    48200                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 48250: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 48250: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 48350: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1143    
  hdata               integral              8     'h43      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    48250     
  end_time            time                  64    48350     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 48400: reporter [HBUS_IF] Master writes ba to 1145
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 48400: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10249                                   
  haddr                        integral              16    'h1145                                   
  hdata                        integral              8     'hba                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    48400                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 48450: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 48450: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 48550: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1145    
  hdata               integral              8     'hba      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    48450     
  end_time            time                  64    48550     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 48600: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10242                                   
  haddr                        integral              16    'h1144                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    48600                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 48650: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 48650: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 48800: reporter [HBUS_IF] Master reads bb from 1144
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 48850: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1144   
  hdata               integral              8     'hbb     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    48650    
  end_time            time                  64    48850    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 48900: reporter [HBUS_IF] Master writes 44 to 1144
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 48900: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10306                                   
  haddr                        integral              16    'h1144                                   
  hdata                        integral              8     'h44                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    48900                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 48950: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 48950: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 49050: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1144    
  hdata               integral              8     'h44      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    48950     
  end_time            time                  64    49050     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 49100: reporter [HBUS_IF] Master writes b9 to 1146
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 49100: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10229                                   
  haddr                        integral              16    'h1146                                   
  hdata                        integral              8     'hb9                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    49100                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 49150: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 49150: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 49250: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1146    
  hdata               integral              8     'hb9      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    49150     
  end_time            time                  64    49250     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 49300: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10257                                   
  haddr                        integral              16    'h1145                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    49300                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 49350: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 49350: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 49500: reporter [HBUS_IF] Master reads ba from 1145
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 49550: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1145   
  hdata               integral              8     'hba     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    49350    
  end_time            time                  64    49550    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 49600: reporter [HBUS_IF] Master writes 45 to 1145
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 49600: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10223                                   
  haddr                        integral              16    'h1145                                   
  hdata                        integral              8     'h45                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    49600                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 49650: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 49650: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 49750: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1145    
  hdata               integral              8     'h45      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    49650     
  end_time            time                  64    49750     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 49800: reporter [HBUS_IF] Master writes b8 to 1147
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 49800: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10310                                   
  haddr                        integral              16    'h1147                                   
  hdata                        integral              8     'hb8                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    49800                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 49850: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 49850: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 49950: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1147    
  hdata               integral              8     'hb8      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    49850     
  end_time            time                  64    49950     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 50000: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10432                                   
  haddr                        integral              16    'h1146                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    50000                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 50050: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 50050: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 50200: reporter [HBUS_IF] Master reads b9 from 1146
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 50250: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1146   
  hdata               integral              8     'hb9     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    50050    
  end_time            time                  64    50250    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 50300: reporter [HBUS_IF] Master writes 46 to 1146
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 50300: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10429                                   
  haddr                        integral              16    'h1146                                   
  hdata                        integral              8     'h46                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    50300                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 50350: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 50350: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 50450: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1146    
  hdata               integral              8     'h46      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    50350     
  end_time            time                  64    50450     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 50500: reporter [HBUS_IF] Master writes b7 to 1148
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 50500: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10213                                   
  haddr                        integral              16    'h1148                                   
  hdata                        integral              8     'hb7                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    50500                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 50550: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 50550: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 50650: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1148    
  hdata               integral              8     'hb7      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    50550     
  end_time            time                  64    50650     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 50700: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10237                                   
  haddr                        integral              16    'h1147                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    50700                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 50750: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 50750: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 50900: reporter [HBUS_IF] Master reads b8 from 1147
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 50950: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1147   
  hdata               integral              8     'hb8     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    50750    
  end_time            time                  64    50950    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 51000: reporter [HBUS_IF] Master writes 47 to 1147
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 51000: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10448                                   
  haddr                        integral              16    'h1147                                   
  hdata                        integral              8     'h47                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    51000                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 51050: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 51050: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 51150: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1147    
  hdata               integral              8     'h47      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    51050     
  end_time            time                  64    51150     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 51200: reporter [HBUS_IF] Master writes b6 to 1149
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 51200: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10218                                   
  haddr                        integral              16    'h1149                                   
  hdata                        integral              8     'hb6                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    51200                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 51250: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 51250: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 51350: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1149    
  hdata               integral              8     'hb6      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    51250     
  end_time            time                  64    51350     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 51400: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10444                                   
  haddr                        integral              16    'h1148                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    51400                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 51450: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 51450: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 51600: reporter [HBUS_IF] Master reads b7 from 1148
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 51650: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1148   
  hdata               integral              8     'hb7     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    51450    
  end_time            time                  64    51650    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 51700: reporter [HBUS_IF] Master writes 48 to 1148
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 51700: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10243                                   
  haddr                        integral              16    'h1148                                   
  hdata                        integral              8     'h48                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    51700                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 51750: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 51750: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 51850: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1148    
  hdata               integral              8     'h48      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    51750     
  end_time            time                  64    51850     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 51900: reporter [HBUS_IF] Master writes b5 to 114a
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 51900: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10299                                   
  haddr                        integral              16    'h114a                                   
  hdata                        integral              8     'hb5                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    51900                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 51950: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 51950: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 52050: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h114a    
  hdata               integral              8     'hb5      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    51950     
  end_time            time                  64    52050     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 52100: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10447                                   
  haddr                        integral              16    'h1149                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    52100                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 52150: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 52150: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 52300: reporter [HBUS_IF] Master reads b6 from 1149
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 52350: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1149   
  hdata               integral              8     'hb6     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    52150    
  end_time            time                  64    52350    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 52400: reporter [HBUS_IF] Master writes 49 to 1149
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 52400: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10319                                   
  haddr                        integral              16    'h1149                                   
  hdata                        integral              8     'h49                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    52400                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 52450: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 52450: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 52550: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1149    
  hdata               integral              8     'h49      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    52450     
  end_time            time                  64    52550     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 52600: reporter [HBUS_IF] Master writes b4 to 114b
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 52600: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10278                                   
  haddr                        integral              16    'h114b                                   
  hdata                        integral              8     'hb4                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    52600                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 52650: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 52650: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 52750: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h114b    
  hdata               integral              8     'hb4      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    52650     
  end_time            time                  64    52750     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 52800: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10295                                   
  haddr                        integral              16    'h114a                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    52800                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 52850: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 52850: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 53000: reporter [HBUS_IF] Master reads b5 from 114a
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 53050: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h114a   
  hdata               integral              8     'hb5     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    52850    
  end_time            time                  64    53050    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 53100: reporter [HBUS_IF] Master writes 4a to 114a
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 53100: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10291                                   
  haddr                        integral              16    'h114a                                   
  hdata                        integral              8     'h4a                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    53100                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 53150: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 53150: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 53250: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h114a    
  hdata               integral              8     'h4a      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    53150     
  end_time            time                  64    53250     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 53300: reporter [HBUS_IF] Master writes b3 to 114c
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 53300: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10252                                   
  haddr                        integral              16    'h114c                                   
  hdata                        integral              8     'hb3                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    53300                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 53350: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 53350: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 53450: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h114c    
  hdata               integral              8     'hb3      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    53350     
  end_time            time                  64    53450     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 53500: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10452                                   
  haddr                        integral              16    'h114b                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    53500                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 53550: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 53550: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 53700: reporter [HBUS_IF] Master reads b4 from 114b
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 53750: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h114b   
  hdata               integral              8     'hb4     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    53550    
  end_time            time                  64    53750    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 53800: reporter [HBUS_IF] Master writes 4b to 114b
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 53800: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10286                                   
  haddr                        integral              16    'h114b                                   
  hdata                        integral              8     'h4b                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    53800                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 53850: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 53850: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 53950: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h114b    
  hdata               integral              8     'h4b      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    53850     
  end_time            time                  64    53950     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 54000: reporter [HBUS_IF] Master writes b2 to 114d
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 54000: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10430                                   
  haddr                        integral              16    'h114d                                   
  hdata                        integral              8     'hb2                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    54000                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 54050: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 54050: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 54150: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h114d    
  hdata               integral              8     'hb2      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    54050     
  end_time            time                  64    54150     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 54200: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10242                                   
  haddr                        integral              16    'h114c                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    54200                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 54250: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 54250: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 54400: reporter [HBUS_IF] Master reads b3 from 114c
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 54450: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h114c   
  hdata               integral              8     'hb3     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    54250    
  end_time            time                  64    54450    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 54500: reporter [HBUS_IF] Master writes 4c to 114c
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 54500: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10216                                   
  haddr                        integral              16    'h114c                                   
  hdata                        integral              8     'h4c                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    54500                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 54550: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 54550: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 54650: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h114c    
  hdata               integral              8     'h4c      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    54550     
  end_time            time                  64    54650     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 54700: reporter [HBUS_IF] Master writes b1 to 114e
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 54700: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10302                                   
  haddr                        integral              16    'h114e                                   
  hdata                        integral              8     'hb1                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    54700                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 54750: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 54750: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 54850: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h114e    
  hdata               integral              8     'hb1      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    54750     
  end_time            time                  64    54850     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 54900: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10257                                   
  haddr                        integral              16    'h114d                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    54900                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 54950: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 54950: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 55100: reporter [HBUS_IF] Master reads b2 from 114d
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 55150: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h114d   
  hdata               integral              8     'hb2     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    54950    
  end_time            time                  64    55150    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 55200: reporter [HBUS_IF] Master writes 4d to 114d
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 55200: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10241                                   
  haddr                        integral              16    'h114d                                   
  hdata                        integral              8     'h4d                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    55200                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 55250: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 55250: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 55350: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h114d    
  hdata               integral              8     'h4d      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    55250     
  end_time            time                  64    55350     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 55400: reporter [HBUS_IF] Master writes b0 to 114f
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 55400: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10443                                   
  haddr                        integral              16    'h114f                                   
  hdata                        integral              8     'hb0                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    55400                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 55450: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 55450: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 55550: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h114f    
  hdata               integral              8     'hb0      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    55450     
  end_time            time                  64    55550     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 55600: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10432                                   
  haddr                        integral              16    'h114e                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    55600                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 55650: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 55650: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 55800: reporter [HBUS_IF] Master reads b1 from 114e
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 55850: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h114e   
  hdata               integral              8     'hb1     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    55650    
  end_time            time                  64    55850    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 55900: reporter [HBUS_IF] Master writes 4e to 114e
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 55900: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10450                                   
  haddr                        integral              16    'h114e                                   
  hdata                        integral              8     'h4e                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    55900                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 55950: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 55950: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 56050: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h114e    
  hdata               integral              8     'h4e      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    55950     
  end_time            time                  64    56050     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 56100: reporter [HBUS_IF] Master writes af to 1150
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 56100: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10249                                   
  haddr                        integral              16    'h1150                                   
  hdata                        integral              8     'haf                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    56100                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 56150: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 56150: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 56250: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1150    
  hdata               integral              8     'haf      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    56150     
  end_time            time                  64    56250     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 56300: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10237                                   
  haddr                        integral              16    'h114f                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    56300                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 56350: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 56350: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 56500: reporter [HBUS_IF] Master reads b0 from 114f
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 56550: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h114f   
  hdata               integral              8     'hb0     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    56350    
  end_time            time                  64    56550    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 56600: reporter [HBUS_IF] Master writes 4f to 114f
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 56600: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10255                                   
  haddr                        integral              16    'h114f                                   
  hdata                        integral              8     'h4f                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    56600                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 56650: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 56650: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 56750: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h114f    
  hdata               integral              8     'h4f      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    56650     
  end_time            time                  64    56750     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 56800: reporter [HBUS_IF] Master writes ae to 1151
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 56800: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10229                                   
  haddr                        integral              16    'h1151                                   
  hdata                        integral              8     'hae                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    56800                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 56850: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 56850: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 56950: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1151    
  hdata               integral              8     'hae      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    56850     
  end_time            time                  64    56950     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 57000: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10444                                   
  haddr                        integral              16    'h1150                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    57000                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 57050: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 57050: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 57200: reporter [HBUS_IF] Master reads af from 1150
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 57250: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1150   
  hdata               integral              8     'haf     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    57050    
  end_time            time                  64    57250    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 57300: reporter [HBUS_IF] Master writes 50 to 1150
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 57300: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10440                                   
  haddr                        integral              16    'h1150                                   
  hdata                        integral              8     'h50                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    57300                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 57350: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 57350: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 57450: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1150    
  hdata               integral              8     'h50      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    57350     
  end_time            time                  64    57450     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 57500: reporter [HBUS_IF] Master writes ad to 1152
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 57500: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10310                                   
  haddr                        integral              16    'h1152                                   
  hdata                        integral              8     'had                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    57500                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 57550: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 57550: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 57650: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1152    
  hdata               integral              8     'had      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    57550     
  end_time            time                  64    57650     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 57700: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10447                                   
  haddr                        integral              16    'h1151                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    57700                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 57750: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 57750: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 57900: reporter [HBUS_IF] Master reads ae from 1151
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 57950: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1151   
  hdata               integral              8     'hae     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    57750    
  end_time            time                  64    57950    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 58000: reporter [HBUS_IF] Master writes 51 to 1151
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 58000: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10321                                   
  haddr                        integral              16    'h1151                                   
  hdata                        integral              8     'h51                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    58000                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 58050: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 58050: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 58150: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1151    
  hdata               integral              8     'h51      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    58050     
  end_time            time                  64    58150     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 58200: reporter [HBUS_IF] Master writes ac to 1153
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 58200: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10213                                   
  haddr                        integral              16    'h1153                                   
  hdata                        integral              8     'hac                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    58200                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 58250: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 58250: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 58350: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1153    
  hdata               integral              8     'hac      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    58250     
  end_time            time                  64    58350     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 58400: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10295                                   
  haddr                        integral              16    'h1152                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    58400                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 58450: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 58450: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 58600: reporter [HBUS_IF] Master reads ad from 1152
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 58650: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1152   
  hdata               integral              8     'had     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    58450    
  end_time            time                  64    58650    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 58700: reporter [HBUS_IF] Master writes 52 to 1152
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 58700: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10227                                   
  haddr                        integral              16    'h1152                                   
  hdata                        integral              8     'h52                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    58700                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 58750: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 58750: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 58850: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1152    
  hdata               integral              8     'h52      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    58750     
  end_time            time                  64    58850     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 58900: reporter [HBUS_IF] Master writes ab to 1154
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 58900: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10218                                   
  haddr                        integral              16    'h1154                                   
  hdata                        integral              8     'hab                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    58900                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 58950: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 58950: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 59050: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1154    
  hdata               integral              8     'hab      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    58950     
  end_time            time                  64    59050     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 59100: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10452                                   
  haddr                        integral              16    'h1153                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    59100                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 59150: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 59150: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 59300: reporter [HBUS_IF] Master reads ac from 1153
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 59350: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1153   
  hdata               integral              8     'hac     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    59150    
  end_time            time                  64    59350    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 59400: reporter [HBUS_IF] Master writes 53 to 1153
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 59400: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10250                                   
  haddr                        integral              16    'h1153                                   
  hdata                        integral              8     'h53                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    59400                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 59450: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 59450: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 59550: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1153    
  hdata               integral              8     'h53      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    59450     
  end_time            time                  64    59550     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 59600: reporter [HBUS_IF] Master writes aa to 1155
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 59600: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10299                                   
  haddr                        integral              16    'h1155                                   
  hdata                        integral              8     'haa                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    59600                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 59650: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 59650: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 59750: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1155    
  hdata               integral              8     'haa      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    59650     
  end_time            time                  64    59750     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 59800: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10242                                   
  haddr                        integral              16    'h1154                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    59800                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 59850: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 59850: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 60000: reporter [HBUS_IF] Master reads ab from 1154
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 60050: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1154   
  hdata               integral              8     'hab     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    59850    
  end_time            time                  64    60050    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 60100: reporter [HBUS_IF] Master writes 54 to 1154
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 60100: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10219                                   
  haddr                        integral              16    'h1154                                   
  hdata                        integral              8     'h54                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    60100                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 60150: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 60150: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 60250: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1154    
  hdata               integral              8     'h54      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    60150     
  end_time            time                  64    60250     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 60300: reporter [HBUS_IF] Master writes a9 to 1156
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 60300: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10278                                   
  haddr                        integral              16    'h1156                                   
  hdata                        integral              8     'ha9                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    60300                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 60350: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 60350: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 60450: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1156    
  hdata               integral              8     'ha9      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    60350     
  end_time            time                  64    60450     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 60500: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10257                                   
  haddr                        integral              16    'h1155                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    60500                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 60550: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 60550: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 60700: reporter [HBUS_IF] Master reads aa from 1155
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 60750: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1155   
  hdata               integral              8     'haa     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    60550    
  end_time            time                  64    60750    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 60800: reporter [HBUS_IF] Master writes 55 to 1155
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 60800: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10290                                   
  haddr                        integral              16    'h1155                                   
  hdata                        integral              8     'h55                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    60800                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 60850: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 60850: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 60950: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1155    
  hdata               integral              8     'h55      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    60850     
  end_time            time                  64    60950     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 61000: reporter [HBUS_IF] Master writes a8 to 1157
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 61000: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10252                                   
  haddr                        integral              16    'h1157                                   
  hdata                        integral              8     'ha8                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    61000                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 61050: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 61050: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 61150: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1157    
  hdata               integral              8     'ha8      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    61050     
  end_time            time                  64    61150     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 61200: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10432                                   
  haddr                        integral              16    'h1156                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    61200                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 61250: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 61250: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 61400: reporter [HBUS_IF] Master reads a9 from 1156
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 61450: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1156   
  hdata               integral              8     'ha9     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    61250    
  end_time            time                  64    61450    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 61500: reporter [HBUS_IF] Master writes 56 to 1156
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 61500: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10280                                   
  haddr                        integral              16    'h1156                                   
  hdata                        integral              8     'h56                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    61500                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 61550: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 61550: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 61650: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1156    
  hdata               integral              8     'h56      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    61550     
  end_time            time                  64    61650     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 61700: reporter [HBUS_IF] Master writes a7 to 1158
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 61700: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10430                                   
  haddr                        integral              16    'h1158                                   
  hdata                        integral              8     'ha7                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    61700                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 61750: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 61750: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 61850: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1158    
  hdata               integral              8     'ha7      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    61750     
  end_time            time                  64    61850     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 61900: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10237                                   
  haddr                        integral              16    'h1157                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    61900                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 61950: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 61950: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 62100: reporter [HBUS_IF] Master reads a8 from 1157
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 62150: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1157   
  hdata               integral              8     'ha8     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    61950    
  end_time            time                  64    62150    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 62200: reporter [HBUS_IF] Master writes 57 to 1157
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 62200: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10301                                   
  haddr                        integral              16    'h1157                                   
  hdata                        integral              8     'h57                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    62200                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 62250: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 62250: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 62350: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1157    
  hdata               integral              8     'h57      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    62250     
  end_time            time                  64    62350     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 62400: reporter [HBUS_IF] Master writes a6 to 1159
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 62400: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10302                                   
  haddr                        integral              16    'h1159                                   
  hdata                        integral              8     'ha6                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    62400                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 62450: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 62450: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 62550: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1159    
  hdata               integral              8     'ha6      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    62450     
  end_time            time                  64    62550     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 62600: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10444                                   
  haddr                        integral              16    'h1158                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    62600                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 62650: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 62650: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 62800: reporter [HBUS_IF] Master reads a7 from 1158
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 62850: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1158   
  hdata               integral              8     'ha7     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    62650    
  end_time            time                  64    62850    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 62900: reporter [HBUS_IF] Master writes 58 to 1158
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 62900: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10436                                   
  haddr                        integral              16    'h1158                                   
  hdata                        integral              8     'h58                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    62900                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 62950: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 62950: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 63050: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1158    
  hdata               integral              8     'h58      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    62950     
  end_time            time                  64    63050     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 63100: reporter [HBUS_IF] Master writes a5 to 115a
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 63100: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10443                                   
  haddr                        integral              16    'h115a                                   
  hdata                        integral              8     'ha5                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    63100                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 63150: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 63150: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 63250: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h115a    
  hdata               integral              8     'ha5      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    63150     
  end_time            time                  64    63250     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 63300: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10447                                   
  haddr                        integral              16    'h1159                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    63300                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 63350: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 63350: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 63500: reporter [HBUS_IF] Master reads a6 from 1159
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 63550: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1159   
  hdata               integral              8     'ha6     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    63350    
  end_time            time                  64    63550    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 63600: reporter [HBUS_IF] Master writes 59 to 1159
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 63600: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10593                                   
  haddr                        integral              16    'h1159                                   
  hdata                        integral              8     'h59                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    63600                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 63650: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 63650: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 63750: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1159    
  hdata               integral              8     'h59      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    63650     
  end_time            time                  64    63750     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 63800: reporter [HBUS_IF] Master writes a4 to 115b
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 63800: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10249                                   
  haddr                        integral              16    'h115b                                   
  hdata                        integral              8     'ha4                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    63800                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 63850: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 63850: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 63950: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h115b    
  hdata               integral              8     'ha4      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    63850     
  end_time            time                  64    63950     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 64000: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10295                                   
  haddr                        integral              16    'h115a                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    64000                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 64050: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 64050: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 64200: reporter [HBUS_IF] Master reads a5 from 115a
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 64250: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h115a   
  hdata               integral              8     'ha5     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    64050    
  end_time            time                  64    64250    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 64300: reporter [HBUS_IF] Master writes 5a to 115a
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 64300: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10293                                   
  haddr                        integral              16    'h115a                                   
  hdata                        integral              8     'h5a                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    64300                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 64350: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 64350: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 64450: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h115a    
  hdata               integral              8     'h5a      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    64350     
  end_time            time                  64    64450     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 64500: reporter [HBUS_IF] Master writes a3 to 115c
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 64500: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10229                                   
  haddr                        integral              16    'h115c                                   
  hdata                        integral              8     'ha3                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    64500                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 64550: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 64550: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 64650: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h115c    
  hdata               integral              8     'ha3      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    64550     
  end_time            time                  64    64650     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 64700: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10452                                   
  haddr                        integral              16    'h115b                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    64700                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 64750: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 64750: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 64900: reporter [HBUS_IF] Master reads a4 from 115b
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 64950: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h115b   
  hdata               integral              8     'ha4     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    64750    
  end_time            time                  64    64950    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 65000: reporter [HBUS_IF] Master writes 5b to 115b
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 65000: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10442                                   
  haddr                        integral              16    'h115b                                   
  hdata                        integral              8     'h5b                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    65000                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 65050: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 65050: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 65150: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h115b    
  hdata               integral              8     'h5b      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    65050     
  end_time            time                  64    65150     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 65200: reporter [HBUS_IF] Master writes a2 to 115d
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 65200: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10310                                   
  haddr                        integral              16    'h115d                                   
  hdata                        integral              8     'ha2                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    65200                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 65250: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 65250: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 65350: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h115d    
  hdata               integral              8     'ha2      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    65250     
  end_time            time                  64    65350     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 65400: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10242                                   
  haddr                        integral              16    'h115c                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    65400                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 65450: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 65450: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 65600: reporter [HBUS_IF] Master reads a3 from 115c
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 65650: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h115c   
  hdata               integral              8     'ha3     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    65450    
  end_time            time                  64    65650    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 65700: reporter [HBUS_IF] Master writes 5c to 115c
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 65700: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10253                                   
  haddr                        integral              16    'h115c                                   
  hdata                        integral              8     'h5c                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    65700                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 65750: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 65750: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 65850: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h115c    
  hdata               integral              8     'h5c      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    65750     
  end_time            time                  64    65850     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 65900: reporter [HBUS_IF] Master writes a1 to 115e
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 65900: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10213                                   
  haddr                        integral              16    'h115e                                   
  hdata                        integral              8     'ha1                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    65900                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 65950: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 65950: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 66050: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h115e    
  hdata               integral              8     'ha1      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    65950     
  end_time            time                  64    66050     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 66100: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10257                                   
  haddr                        integral              16    'h115d                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    66100                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 66150: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 66150: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 66300: reporter [HBUS_IF] Master reads a2 from 115d
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 66350: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h115d   
  hdata               integral              8     'ha2     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    66150    
  end_time            time                  64    66350    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 66400: reporter [HBUS_IF] Master writes 5d to 115d
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 66400: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10251                                   
  haddr                        integral              16    'h115d                                   
  hdata                        integral              8     'h5d                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    66400                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 66450: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 66450: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 66550: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h115d    
  hdata               integral              8     'h5d      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    66450     
  end_time            time                  64    66550     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 66600: reporter [HBUS_IF] Master writes a0 to 115f
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 66600: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10218                                   
  haddr                        integral              16    'h115f                                   
  hdata                        integral              8     'ha0                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    66600                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 66650: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 66650: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 66750: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h115f    
  hdata               integral              8     'ha0      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    66650     
  end_time            time                  64    66750     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 66800: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10432                                   
  haddr                        integral              16    'h115e                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    66800                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 66850: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 66850: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 67000: reporter [HBUS_IF] Master reads a1 from 115e
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 67050: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h115e   
  hdata               integral              8     'ha1     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    66850    
  end_time            time                  64    67050    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 67100: reporter [HBUS_IF] Master writes 5e to 115e
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 67100: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10297                                   
  haddr                        integral              16    'h115e                                   
  hdata                        integral              8     'h5e                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    67100                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 67150: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 67150: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 67250: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h115e    
  hdata               integral              8     'h5e      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    67150     
  end_time            time                  64    67250     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 67300: reporter [HBUS_IF] Master writes 9f to 1160
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 67300: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10299                                   
  haddr                        integral              16    'h1160                                   
  hdata                        integral              8     'h9f                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    67300                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 67350: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 67350: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 67450: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1160    
  hdata               integral              8     'h9f      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    67350     
  end_time            time                  64    67450     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 67500: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10237                                   
  haddr                        integral              16    'h115f                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    67500                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 67550: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 67550: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 67700: reporter [HBUS_IF] Master reads a0 from 115f
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 67750: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h115f   
  hdata               integral              8     'ha0     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    67550    
  end_time            time                  64    67750    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 67800: reporter [HBUS_IF] Master writes 5f to 115f
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 67800: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10233                                   
  haddr                        integral              16    'h115f                                   
  hdata                        integral              8     'h5f                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    67800                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 67850: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 67850: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 67950: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h115f    
  hdata               integral              8     'h5f      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    67850     
  end_time            time                  64    67950     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 68000: reporter [HBUS_IF] Master writes 9e to 1161
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 68000: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10278                                   
  haddr                        integral              16    'h1161                                   
  hdata                        integral              8     'h9e                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    68000                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 68050: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 68050: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 68150: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1161    
  hdata               integral              8     'h9e      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    68050     
  end_time            time                  64    68150     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 68200: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10444                                   
  haddr                        integral              16    'h1160                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    68200                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 68250: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 68250: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 68400: reporter [HBUS_IF] Master reads 9f from 1160
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 68450: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1160   
  hdata               integral              8     'h9f     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    68250    
  end_time            time                  64    68450    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 68500: reporter [HBUS_IF] Master writes 60 to 1160
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 68500: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10331                                   
  haddr                        integral              16    'h1160                                   
  hdata                        integral              8     'h60                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    68500                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 68550: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 68550: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 68650: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1160    
  hdata               integral              8     'h60      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    68550     
  end_time            time                  64    68650     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 68700: reporter [HBUS_IF] Master writes 9d to 1162
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 68700: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10252                                   
  haddr                        integral              16    'h1162                                   
  hdata                        integral              8     'h9d                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    68700                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 68750: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 68750: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 68850: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1162    
  hdata               integral              8     'h9d      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    68750     
  end_time            time                  64    68850     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 68900: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10447                                   
  haddr                        integral              16    'h1161                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    68900                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 68950: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 68950: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 69100: reporter [HBUS_IF] Master reads 9e from 1161
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 69150: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1161   
  hdata               integral              8     'h9e     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    68950    
  end_time            time                  64    69150    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 69200: reporter [HBUS_IF] Master writes 61 to 1161
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 69200: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10239                                   
  haddr                        integral              16    'h1161                                   
  hdata                        integral              8     'h61                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    69200                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 69250: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 69250: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 69350: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1161    
  hdata               integral              8     'h61      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    69250     
  end_time            time                  64    69350     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 69400: reporter [HBUS_IF] Master writes 9c to 1163
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 69400: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10430                                   
  haddr                        integral              16    'h1163                                   
  hdata                        integral              8     'h9c                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    69400                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 69450: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 69450: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 69550: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1163    
  hdata               integral              8     'h9c      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    69450     
  end_time            time                  64    69550     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 69600: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10295                                   
  haddr                        integral              16    'h1162                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    69600                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 69650: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 69650: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 69800: reporter [HBUS_IF] Master reads 9d from 1162
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 69850: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1162   
  hdata               integral              8     'h9d     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    69650    
  end_time            time                  64    69850    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 69900: reporter [HBUS_IF] Master writes 62 to 1162
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 69900: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10431                                   
  haddr                        integral              16    'h1162                                   
  hdata                        integral              8     'h62                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    69900                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 69950: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 69950: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 70050: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1162    
  hdata               integral              8     'h62      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    69950     
  end_time            time                  64    70050     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 70100: reporter [HBUS_IF] Master writes 9b to 1164
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 70100: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10302                                   
  haddr                        integral              16    'h1164                                   
  hdata                        integral              8     'h9b                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    70100                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 70150: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 70150: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 70250: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1164    
  hdata               integral              8     'h9b      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    70150     
  end_time            time                  64    70250     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 70300: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10452                                   
  haddr                        integral              16    'h1163                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    70300                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 70350: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 70350: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 70500: reporter [HBUS_IF] Master reads 9c from 1163
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 70550: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1163   
  hdata               integral              8     'h9c     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    70350    
  end_time            time                  64    70550    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 70600: reporter [HBUS_IF] Master writes 63 to 1163
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 70600: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10274                                   
  haddr                        integral              16    'h1163                                   
  hdata                        integral              8     'h63                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    70600                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 70650: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 70650: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 70750: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1163    
  hdata               integral              8     'h63      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    70650     
  end_time            time                  64    70750     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 70800: reporter [HBUS_IF] Master writes 9a to 1165
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 70800: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10443                                   
  haddr                        integral              16    'h1165                                   
  hdata                        integral              8     'h9a                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    70800                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 70850: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 70850: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 70950: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1165    
  hdata               integral              8     'h9a      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    70850     
  end_time            time                  64    70950     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 71000: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10242                                   
  haddr                        integral              16    'h1164                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    71000                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 71050: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 71050: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 71200: reporter [HBUS_IF] Master reads 9b from 1164
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 71250: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1164   
  hdata               integral              8     'h9b     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    71050    
  end_time            time                  64    71250    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 71300: reporter [HBUS_IF] Master writes 64 to 1164
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 71300: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10435                                   
  haddr                        integral              16    'h1164                                   
  hdata                        integral              8     'h64                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    71300                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 71350: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 71350: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 71450: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1164    
  hdata               integral              8     'h64      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    71350     
  end_time            time                  64    71450     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 71500: reporter [HBUS_IF] Master writes 99 to 1166
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 71500: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10249                                   
  haddr                        integral              16    'h1166                                   
  hdata                        integral              8     'h99                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    71500                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 71550: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 71550: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 71650: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1166    
  hdata               integral              8     'h99      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    71550     
  end_time            time                  64    71650     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 71700: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10257                                   
  haddr                        integral              16    'h1165                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    71700                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 71750: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 71750: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 71900: reporter [HBUS_IF] Master reads 9a from 1165
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 71950: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1165   
  hdata               integral              8     'h9a     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    71750    
  end_time            time                  64    71950    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 72000: reporter [HBUS_IF] Master writes 65 to 1165
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 72000: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10244                                   
  haddr                        integral              16    'h1165                                   
  hdata                        integral              8     'h65                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    72000                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 72050: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 72050: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 72150: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1165    
  hdata               integral              8     'h65      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    72050     
  end_time            time                  64    72150     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 72200: reporter [HBUS_IF] Master writes 98 to 1167
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 72200: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10229                                   
  haddr                        integral              16    'h1167                                   
  hdata                        integral              8     'h98                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    72200                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 72250: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 72250: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 72350: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1167    
  hdata               integral              8     'h98      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    72250     
  end_time            time                  64    72350     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 72400: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10432                                   
  haddr                        integral              16    'h1166                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    72400                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 72450: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 72450: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 72600: reporter [HBUS_IF] Master reads 99 from 1166
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 72650: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1166   
  hdata               integral              8     'h99     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    72450    
  end_time            time                  64    72650    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 72700: reporter [HBUS_IF] Master writes 66 to 1166
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 72700: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10248                                   
  haddr                        integral              16    'h1166                                   
  hdata                        integral              8     'h66                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    72700                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 72750: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 72750: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 72850: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1166    
  hdata               integral              8     'h66      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    72750     
  end_time            time                  64    72850     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 72900: reporter [HBUS_IF] Master writes 97 to 1168
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 72900: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10310                                   
  haddr                        integral              16    'h1168                                   
  hdata                        integral              8     'h97                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    72900                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 72950: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 72950: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 73050: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1168    
  hdata               integral              8     'h97      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    72950     
  end_time            time                  64    73050     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 73100: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10237                                   
  haddr                        integral              16    'h1167                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    73100                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 73150: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 73150: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 73300: reporter [HBUS_IF] Master reads 98 from 1167
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 73350: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1167   
  hdata               integral              8     'h98     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    73150    
  end_time            time                  64    73350    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 73400: reporter [HBUS_IF] Master writes 67 to 1167
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 73400: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10221                                   
  haddr                        integral              16    'h1167                                   
  hdata                        integral              8     'h67                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    73400                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 73450: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 73450: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 73550: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1167    
  hdata               integral              8     'h67      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    73450     
  end_time            time                  64    73550     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 73600: reporter [HBUS_IF] Master writes 96 to 1169
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 73600: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10213                                   
  haddr                        integral              16    'h1169                                   
  hdata                        integral              8     'h96                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    73600                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 73650: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 73650: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 73750: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1169    
  hdata               integral              8     'h96      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    73650     
  end_time            time                  64    73750     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 73800: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10444                                   
  haddr                        integral              16    'h1168                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    73800                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 73850: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 73850: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 74000: reporter [HBUS_IF] Master reads 97 from 1168
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 74050: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1168   
  hdata               integral              8     'h97     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    73850    
  end_time            time                  64    74050    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 74100: reporter [HBUS_IF] Master writes 68 to 1168
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 74100: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10306                                   
  haddr                        integral              16    'h1168                                   
  hdata                        integral              8     'h68                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    74100                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 74150: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 74150: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 74250: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1168    
  hdata               integral              8     'h68      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    74150     
  end_time            time                  64    74250     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 74300: reporter [HBUS_IF] Master writes 95 to 116a
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 74300: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10218                                   
  haddr                        integral              16    'h116a                                   
  hdata                        integral              8     'h95                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    74300                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 74350: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 74350: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 74450: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h116a    
  hdata               integral              8     'h95      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    74350     
  end_time            time                  64    74450     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 74500: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10447                                   
  haddr                        integral              16    'h1169                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    74500                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 74550: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 74550: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 74700: reporter [HBUS_IF] Master reads 96 from 1169
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 74750: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1169   
  hdata               integral              8     'h96     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    74550    
  end_time            time                  64    74750    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 74800: reporter [HBUS_IF] Master writes 69 to 1169
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 74800: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10223                                   
  haddr                        integral              16    'h1169                                   
  hdata                        integral              8     'h69                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    74800                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 74850: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 74850: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 74950: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1169    
  hdata               integral              8     'h69      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    74850     
  end_time            time                  64    74950     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 75000: reporter [HBUS_IF] Master writes 94 to 116b
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 75000: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10299                                   
  haddr                        integral              16    'h116b                                   
  hdata                        integral              8     'h94                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    75000                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 75050: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 75050: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 75150: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h116b    
  hdata               integral              8     'h94      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    75050     
  end_time            time                  64    75150     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 75200: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10295                                   
  haddr                        integral              16    'h116a                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    75200                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 75250: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 75250: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 75400: reporter [HBUS_IF] Master reads 95 from 116a
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 75450: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h116a   
  hdata               integral              8     'h95     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    75250    
  end_time            time                  64    75450    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 75500: reporter [HBUS_IF] Master writes 6a to 116a
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 75500: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10429                                   
  haddr                        integral              16    'h116a                                   
  hdata                        integral              8     'h6a                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    75500                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 75550: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 75550: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 75650: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h116a    
  hdata               integral              8     'h6a      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    75550     
  end_time            time                  64    75650     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 75700: reporter [HBUS_IF] Master writes 93 to 116c
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 75700: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10278                                   
  haddr                        integral              16    'h116c                                   
  hdata                        integral              8     'h93                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    75700                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 75750: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 75750: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 75850: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h116c    
  hdata               integral              8     'h93      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    75750     
  end_time            time                  64    75850     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 75900: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10452                                   
  haddr                        integral              16    'h116b                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    75900                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 75950: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 75950: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 76100: reporter [HBUS_IF] Master reads 94 from 116b
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 76150: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h116b   
  hdata               integral              8     'h94     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    75950    
  end_time            time                  64    76150    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 76200: reporter [HBUS_IF] Master writes 6b to 116b
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 76200: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10448                                   
  haddr                        integral              16    'h116b                                   
  hdata                        integral              8     'h6b                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    76200                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 76250: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 76250: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 76350: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h116b    
  hdata               integral              8     'h6b      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    76250     
  end_time            time                  64    76350     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 76400: reporter [HBUS_IF] Master writes 92 to 116d
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 76400: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10252                                   
  haddr                        integral              16    'h116d                                   
  hdata                        integral              8     'h92                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    76400                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 76450: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 76450: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 76550: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h116d    
  hdata               integral              8     'h92      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    76450     
  end_time            time                  64    76550     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 76600: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10242                                   
  haddr                        integral              16    'h116c                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    76600                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 76650: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 76650: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 76800: reporter [HBUS_IF] Master reads 93 from 116c
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 76850: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h116c   
  hdata               integral              8     'h93     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    76650    
  end_time            time                  64    76850    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 76900: reporter [HBUS_IF] Master writes 6c to 116c
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 76900: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10243                                   
  haddr                        integral              16    'h116c                                   
  hdata                        integral              8     'h6c                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    76900                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 76950: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 76950: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 77050: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h116c    
  hdata               integral              8     'h6c      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    76950     
  end_time            time                  64    77050     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 77100: reporter [HBUS_IF] Master writes 91 to 116e
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 77100: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10430                                   
  haddr                        integral              16    'h116e                                   
  hdata                        integral              8     'h91                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    77100                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 77150: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 77150: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 77250: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h116e    
  hdata               integral              8     'h91      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    77150     
  end_time            time                  64    77250     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 77300: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10257                                   
  haddr                        integral              16    'h116d                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    77300                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 77350: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 77350: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 77500: reporter [HBUS_IF] Master reads 92 from 116d
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 77550: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h116d   
  hdata               integral              8     'h92     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    77350    
  end_time            time                  64    77550    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 77600: reporter [HBUS_IF] Master writes 6d to 116d
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 77600: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10319                                   
  haddr                        integral              16    'h116d                                   
  hdata                        integral              8     'h6d                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    77600                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 77650: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 77650: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 77750: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h116d    
  hdata               integral              8     'h6d      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    77650     
  end_time            time                  64    77750     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 77800: reporter [HBUS_IF] Master writes 90 to 116f
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 77800: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10302                                   
  haddr                        integral              16    'h116f                                   
  hdata                        integral              8     'h90                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    77800                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 77850: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 77850: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 77950: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h116f    
  hdata               integral              8     'h90      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    77850     
  end_time            time                  64    77950     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 78000: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10432                                   
  haddr                        integral              16    'h116e                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    78000                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 78050: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 78050: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 78200: reporter [HBUS_IF] Master reads 91 from 116e
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 78250: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h116e   
  hdata               integral              8     'h91     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    78050    
  end_time            time                  64    78250    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 78300: reporter [HBUS_IF] Master writes 6e to 116e
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 78300: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10291                                   
  haddr                        integral              16    'h116e                                   
  hdata                        integral              8     'h6e                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    78300                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 78350: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 78350: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 78450: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h116e    
  hdata               integral              8     'h6e      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    78350     
  end_time            time                  64    78450     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 78500: reporter [HBUS_IF] Master writes 8f to 1170
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 78500: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10443                                   
  haddr                        integral              16    'h1170                                   
  hdata                        integral              8     'h8f                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    78500                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 78550: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 78550: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 78650: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1170    
  hdata               integral              8     'h8f      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    78550     
  end_time            time                  64    78650     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 78700: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10237                                   
  haddr                        integral              16    'h116f                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    78700                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 78750: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 78750: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 78900: reporter [HBUS_IF] Master reads 90 from 116f
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 78950: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h116f   
  hdata               integral              8     'h90     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    78750    
  end_time            time                  64    78950    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 79000: reporter [HBUS_IF] Master writes 6f to 116f
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 79000: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10286                                   
  haddr                        integral              16    'h116f                                   
  hdata                        integral              8     'h6f                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    79000                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 79050: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 79050: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 79150: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h116f    
  hdata               integral              8     'h6f      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    79050     
  end_time            time                  64    79150     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 79200: reporter [HBUS_IF] Master writes 8e to 1171
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 79200: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10249                                   
  haddr                        integral              16    'h1171                                   
  hdata                        integral              8     'h8e                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    79200                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 79250: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 79250: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 79350: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1171    
  hdata               integral              8     'h8e      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    79250     
  end_time            time                  64    79350     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 79400: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10444                                   
  haddr                        integral              16    'h1170                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    79400                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 79450: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 79450: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 79600: reporter [HBUS_IF] Master reads 8f from 1170
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 79650: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1170   
  hdata               integral              8     'h8f     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    79450    
  end_time            time                  64    79650    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 79700: reporter [HBUS_IF] Master writes 70 to 1170
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 79700: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10216                                   
  haddr                        integral              16    'h1170                                   
  hdata                        integral              8     'h70                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    79700                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 79750: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 79750: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 79850: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1170    
  hdata               integral              8     'h70      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    79750     
  end_time            time                  64    79850     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 79900: reporter [HBUS_IF] Master writes 8d to 1172
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 79900: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10229                                   
  haddr                        integral              16    'h1172                                   
  hdata                        integral              8     'h8d                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    79900                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 79950: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 79950: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 80050: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1172    
  hdata               integral              8     'h8d      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    79950     
  end_time            time                  64    80050     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 80100: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10447                                   
  haddr                        integral              16    'h1171                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    80100                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 80150: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 80150: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 80300: reporter [HBUS_IF] Master reads 8e from 1171
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 80350: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1171   
  hdata               integral              8     'h8e     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    80150    
  end_time            time                  64    80350    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 80400: reporter [HBUS_IF] Master writes 71 to 1171
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 80400: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10241                                   
  haddr                        integral              16    'h1171                                   
  hdata                        integral              8     'h71                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    80400                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 80450: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 80450: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 80550: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1171    
  hdata               integral              8     'h71      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    80450     
  end_time            time                  64    80550     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 80600: reporter [HBUS_IF] Master writes 8c to 1173
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 80600: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10310                                   
  haddr                        integral              16    'h1173                                   
  hdata                        integral              8     'h8c                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    80600                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 80650: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 80650: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 80750: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1173    
  hdata               integral              8     'h8c      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    80650     
  end_time            time                  64    80750     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 80800: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10295                                   
  haddr                        integral              16    'h1172                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    80800                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 80850: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 80850: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 81000: reporter [HBUS_IF] Master reads 8d from 1172
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 81050: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1172   
  hdata               integral              8     'h8d     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    80850    
  end_time            time                  64    81050    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 81100: reporter [HBUS_IF] Master writes 72 to 1172
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 81100: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10450                                   
  haddr                        integral              16    'h1172                                   
  hdata                        integral              8     'h72                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    81100                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 81150: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 81150: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 81250: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1172    
  hdata               integral              8     'h72      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    81150     
  end_time            time                  64    81250     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 81300: reporter [HBUS_IF] Master writes 8b to 1174
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 81300: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10213                                   
  haddr                        integral              16    'h1174                                   
  hdata                        integral              8     'h8b                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    81300                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 81350: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 81350: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 81450: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1174    
  hdata               integral              8     'h8b      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    81350     
  end_time            time                  64    81450     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 81500: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10452                                   
  haddr                        integral              16    'h1173                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    81500                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 81550: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 81550: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 81700: reporter [HBUS_IF] Master reads 8c from 1173
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 81750: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1173   
  hdata               integral              8     'h8c     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    81550    
  end_time            time                  64    81750    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 81800: reporter [HBUS_IF] Master writes 73 to 1173
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 81800: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10255                                   
  haddr                        integral              16    'h1173                                   
  hdata                        integral              8     'h73                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    81800                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 81850: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 81850: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 81950: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1173    
  hdata               integral              8     'h73      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    81850     
  end_time            time                  64    81950     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 82000: reporter [HBUS_IF] Master writes 8a to 1175
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 82000: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10218                                   
  haddr                        integral              16    'h1175                                   
  hdata                        integral              8     'h8a                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    82000                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 82050: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 82050: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 82150: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1175    
  hdata               integral              8     'h8a      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    82050     
  end_time            time                  64    82150     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 82200: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10242                                   
  haddr                        integral              16    'h1174                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    82200                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 82250: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 82250: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 82400: reporter [HBUS_IF] Master reads 8b from 1174
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 82450: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1174   
  hdata               integral              8     'h8b     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    82250    
  end_time            time                  64    82450    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 82500: reporter [HBUS_IF] Master writes 74 to 1174
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 82500: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10440                                   
  haddr                        integral              16    'h1174                                   
  hdata                        integral              8     'h74                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    82500                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 82550: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 82550: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 82650: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1174    
  hdata               integral              8     'h74      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    82550     
  end_time            time                  64    82650     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 82700: reporter [HBUS_IF] Master writes 89 to 1176
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 82700: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10299                                   
  haddr                        integral              16    'h1176                                   
  hdata                        integral              8     'h89                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    82700                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 82750: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 82750: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 82850: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1176    
  hdata               integral              8     'h89      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    82750     
  end_time            time                  64    82850     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 82900: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10257                                   
  haddr                        integral              16    'h1175                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    82900                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 82950: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 82950: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 83100: reporter [HBUS_IF] Master reads 8a from 1175
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 83150: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1175   
  hdata               integral              8     'h8a     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    82950    
  end_time            time                  64    83150    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 83200: reporter [HBUS_IF] Master writes 75 to 1175
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 83200: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10321                                   
  haddr                        integral              16    'h1175                                   
  hdata                        integral              8     'h75                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    83200                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 83250: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 83250: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 83350: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1175    
  hdata               integral              8     'h75      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    83250     
  end_time            time                  64    83350     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 83400: reporter [HBUS_IF] Master writes 88 to 1177
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 83400: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10278                                   
  haddr                        integral              16    'h1177                                   
  hdata                        integral              8     'h88                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    83400                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 83450: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 83450: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 83550: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1177    
  hdata               integral              8     'h88      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    83450     
  end_time            time                  64    83550     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 83600: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10432                                   
  haddr                        integral              16    'h1176                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    83600                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 83650: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 83650: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 83800: reporter [HBUS_IF] Master reads 89 from 1176
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 83850: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1176   
  hdata               integral              8     'h89     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    83650    
  end_time            time                  64    83850    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 83900: reporter [HBUS_IF] Master writes 76 to 1176
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 83900: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10227                                   
  haddr                        integral              16    'h1176                                   
  hdata                        integral              8     'h76                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    83900                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 83950: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 83950: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 84050: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1176    
  hdata               integral              8     'h76      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    83950     
  end_time            time                  64    84050     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 84100: reporter [HBUS_IF] Master writes 87 to 1178
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 84100: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10252                                   
  haddr                        integral              16    'h1178                                   
  hdata                        integral              8     'h87                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    84100                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 84150: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 84150: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 84250: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1178    
  hdata               integral              8     'h87      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    84150     
  end_time            time                  64    84250     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 84300: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10237                                   
  haddr                        integral              16    'h1177                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    84300                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 84350: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 84350: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 84500: reporter [HBUS_IF] Master reads 88 from 1177
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 84550: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1177   
  hdata               integral              8     'h88     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    84350    
  end_time            time                  64    84550    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 84600: reporter [HBUS_IF] Master writes 77 to 1177
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 84600: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10250                                   
  haddr                        integral              16    'h1177                                   
  hdata                        integral              8     'h77                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    84600                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 84650: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 84650: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 84750: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1177    
  hdata               integral              8     'h77      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    84650     
  end_time            time                  64    84750     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 84800: reporter [HBUS_IF] Master writes 86 to 1179
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 84800: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10430                                   
  haddr                        integral              16    'h1179                                   
  hdata                        integral              8     'h86                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    84800                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 84850: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 84850: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 84950: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1179    
  hdata               integral              8     'h86      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    84850     
  end_time            time                  64    84950     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 85000: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10444                                   
  haddr                        integral              16    'h1178                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    85000                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 85050: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 85050: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 85200: reporter [HBUS_IF] Master reads 87 from 1178
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 85250: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1178   
  hdata               integral              8     'h87     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    85050    
  end_time            time                  64    85250    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 85300: reporter [HBUS_IF] Master writes 78 to 1178
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 85300: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10219                                   
  haddr                        integral              16    'h1178                                   
  hdata                        integral              8     'h78                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    85300                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 85350: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 85350: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 85450: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1178    
  hdata               integral              8     'h78      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    85350     
  end_time            time                  64    85450     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 85500: reporter [HBUS_IF] Master writes 85 to 117a
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 85500: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10302                                   
  haddr                        integral              16    'h117a                                   
  hdata                        integral              8     'h85                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    85500                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 85550: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 85550: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 85650: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h117a    
  hdata               integral              8     'h85      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    85550     
  end_time            time                  64    85650     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 85700: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10447                                   
  haddr                        integral              16    'h1179                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    85700                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 85750: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 85750: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 85900: reporter [HBUS_IF] Master reads 86 from 1179
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 85950: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1179   
  hdata               integral              8     'h86     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    85750    
  end_time            time                  64    85950    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 86000: reporter [HBUS_IF] Master writes 79 to 1179
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 86000: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10290                                   
  haddr                        integral              16    'h1179                                   
  hdata                        integral              8     'h79                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    86000                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 86050: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 86050: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 86150: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1179    
  hdata               integral              8     'h79      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    86050     
  end_time            time                  64    86150     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 86200: reporter [HBUS_IF] Master writes 84 to 117b
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 86200: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10443                                   
  haddr                        integral              16    'h117b                                   
  hdata                        integral              8     'h84                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    86200                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 86250: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 86250: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 86350: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h117b    
  hdata               integral              8     'h84      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    86250     
  end_time            time                  64    86350     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 86400: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10295                                   
  haddr                        integral              16    'h117a                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    86400                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 86450: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 86450: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 86600: reporter [HBUS_IF] Master reads 85 from 117a
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 86650: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h117a   
  hdata               integral              8     'h85     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    86450    
  end_time            time                  64    86650    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 86700: reporter [HBUS_IF] Master writes 7a to 117a
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 86700: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10280                                   
  haddr                        integral              16    'h117a                                   
  hdata                        integral              8     'h7a                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    86700                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 86750: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 86750: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 86850: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h117a    
  hdata               integral              8     'h7a      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    86750     
  end_time            time                  64    86850     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 86900: reporter [HBUS_IF] Master writes 83 to 117c
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 86900: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10249                                   
  haddr                        integral              16    'h117c                                   
  hdata                        integral              8     'h83                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    86900                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 86950: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 86950: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 87050: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h117c    
  hdata               integral              8     'h83      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    86950     
  end_time            time                  64    87050     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 87100: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10452                                   
  haddr                        integral              16    'h117b                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    87100                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 87150: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 87150: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 87300: reporter [HBUS_IF] Master reads 84 from 117b
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 87350: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h117b   
  hdata               integral              8     'h84     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    87150    
  end_time            time                  64    87350    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 87400: reporter [HBUS_IF] Master writes 7b to 117b
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 87400: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10301                                   
  haddr                        integral              16    'h117b                                   
  hdata                        integral              8     'h7b                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    87400                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 87450: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 87450: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 87550: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h117b    
  hdata               integral              8     'h7b      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    87450     
  end_time            time                  64    87550     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 87600: reporter [HBUS_IF] Master writes 82 to 117d
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 87600: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10229                                   
  haddr                        integral              16    'h117d                                   
  hdata                        integral              8     'h82                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    87600                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 87650: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 87650: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 87750: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h117d    
  hdata               integral              8     'h82      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    87650     
  end_time            time                  64    87750     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 87800: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10242                                   
  haddr                        integral              16    'h117c                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    87800                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 87850: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 87850: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 88000: reporter [HBUS_IF] Master reads 83 from 117c
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 88050: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h117c   
  hdata               integral              8     'h83     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    87850    
  end_time            time                  64    88050    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 88100: reporter [HBUS_IF] Master writes 7c to 117c
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 88100: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10436                                   
  haddr                        integral              16    'h117c                                   
  hdata                        integral              8     'h7c                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    88100                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 88150: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 88150: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 88250: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h117c    
  hdata               integral              8     'h7c      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    88150     
  end_time            time                  64    88250     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 88300: reporter [HBUS_IF] Master writes 81 to 117e
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 88300: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10310                                   
  haddr                        integral              16    'h117e                                   
  hdata                        integral              8     'h81                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    88300                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 88350: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 88350: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 88450: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h117e    
  hdata               integral              8     'h81      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    88350     
  end_time            time                  64    88450     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 88500: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10257                                   
  haddr                        integral              16    'h117d                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    88500                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 88550: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 88550: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 88700: reporter [HBUS_IF] Master reads 82 from 117d
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 88750: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h117d   
  hdata               integral              8     'h82     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    88550    
  end_time            time                  64    88750    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 88800: reporter [HBUS_IF] Master writes 7d to 117d
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 88800: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10593                                   
  haddr                        integral              16    'h117d                                   
  hdata                        integral              8     'h7d                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    88800                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 88850: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 88850: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 88950: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h117d    
  hdata               integral              8     'h7d      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    88850     
  end_time            time                  64    88950     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 89000: reporter [HBUS_IF] Master writes 80 to 117f
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 89000: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10213                                   
  haddr                        integral              16    'h117f                                   
  hdata                        integral              8     'h80                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    89000                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 89050: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 89050: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 89150: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h117f    
  hdata               integral              8     'h80      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    89050     
  end_time            time                  64    89150     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 89200: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10432                                   
  haddr                        integral              16    'h117e                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    89200                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 89250: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 89250: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 89400: reporter [HBUS_IF] Master reads 81 from 117e
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 89450: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h117e   
  hdata               integral              8     'h81     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    89250    
  end_time            time                  64    89450    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 89500: reporter [HBUS_IF] Master writes 7e to 117e
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 89500: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10293                                   
  haddr                        integral              16    'h117e                                   
  hdata                        integral              8     'h7e                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    89500                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 89550: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 89550: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 89650: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h117e    
  hdata               integral              8     'h7e      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    89550     
  end_time            time                  64    89650     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 89700: reporter [HBUS_IF] Master writes 7f to 1180
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 89700: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10218                                   
  haddr                        integral              16    'h1180                                   
  hdata                        integral              8     'h7f                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    89700                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 89750: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 89750: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 89850: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1180    
  hdata               integral              8     'h7f      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    89750     
  end_time            time                  64    89850     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 89900: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10237                                   
  haddr                        integral              16    'h117f                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    89900                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 89950: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 89950: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 90100: reporter [HBUS_IF] Master reads 80 from 117f
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 90150: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h117f   
  hdata               integral              8     'h80     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    89950    
  end_time            time                  64    90150    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 90200: reporter [HBUS_IF] Master writes 7f to 117f
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 90200: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10442                                   
  haddr                        integral              16    'h117f                                   
  hdata                        integral              8     'h7f                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    90200                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 90250: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 90250: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 90350: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h117f    
  hdata               integral              8     'h7f      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    90250     
  end_time            time                  64    90350     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 90400: reporter [HBUS_IF] Master writes 7e to 1181
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 90400: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10299                                   
  haddr                        integral              16    'h1181                                   
  hdata                        integral              8     'h7e                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    90400                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 90450: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 90450: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 90550: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1181    
  hdata               integral              8     'h7e      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    90450     
  end_time            time                  64    90550     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 90600: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10444                                   
  haddr                        integral              16    'h1180                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    90600                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 90650: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 90650: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 90800: reporter [HBUS_IF] Master reads 7f from 1180
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 90850: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1180   
  hdata               integral              8     'h7f     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    90650    
  end_time            time                  64    90850    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 90900: reporter [HBUS_IF] Master writes 80 to 1180
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 90900: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10253                                   
  haddr                        integral              16    'h1180                                   
  hdata                        integral              8     'h80                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    90900                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 90950: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 90950: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 91050: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1180    
  hdata               integral              8     'h80      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    90950     
  end_time            time                  64    91050     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 91100: reporter [HBUS_IF] Master writes 7d to 1182
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 91100: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10278                                   
  haddr                        integral              16    'h1182                                   
  hdata                        integral              8     'h7d                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    91100                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 91150: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 91150: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 91250: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1182    
  hdata               integral              8     'h7d      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    91150     
  end_time            time                  64    91250     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 91300: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10447                                   
  haddr                        integral              16    'h1181                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    91300                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 91350: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 91350: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 91500: reporter [HBUS_IF] Master reads 7e from 1181
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 91550: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1181   
  hdata               integral              8     'h7e     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    91350    
  end_time            time                  64    91550    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 91600: reporter [HBUS_IF] Master writes 81 to 1181
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 91600: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10251                                   
  haddr                        integral              16    'h1181                                   
  hdata                        integral              8     'h81                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    91600                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 91650: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 91650: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 91750: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1181    
  hdata               integral              8     'h81      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    91650     
  end_time            time                  64    91750     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 91800: reporter [HBUS_IF] Master writes 7c to 1183
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 91800: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10252                                   
  haddr                        integral              16    'h1183                                   
  hdata                        integral              8     'h7c                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    91800                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 91850: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 91850: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 91950: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1183    
  hdata               integral              8     'h7c      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    91850     
  end_time            time                  64    91950     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 92000: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10295                                   
  haddr                        integral              16    'h1182                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    92000                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 92050: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 92050: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 92200: reporter [HBUS_IF] Master reads 7d from 1182
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 92250: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1182   
  hdata               integral              8     'h7d     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    92050    
  end_time            time                  64    92250    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 92300: reporter [HBUS_IF] Master writes 82 to 1182
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 92300: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10297                                   
  haddr                        integral              16    'h1182                                   
  hdata                        integral              8     'h82                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    92300                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 92350: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 92350: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 92450: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1182    
  hdata               integral              8     'h82      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    92350     
  end_time            time                  64    92450     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 92500: reporter [HBUS_IF] Master writes 7b to 1184
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 92500: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10430                                   
  haddr                        integral              16    'h1184                                   
  hdata                        integral              8     'h7b                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    92500                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 92550: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 92550: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 92650: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1184    
  hdata               integral              8     'h7b      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    92550     
  end_time            time                  64    92650     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 92700: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10452                                   
  haddr                        integral              16    'h1183                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    92700                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 92750: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 92750: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 92900: reporter [HBUS_IF] Master reads 7c from 1183
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 92950: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1183   
  hdata               integral              8     'h7c     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    92750    
  end_time            time                  64    92950    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 93000: reporter [HBUS_IF] Master writes 83 to 1183
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 93000: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10233                                   
  haddr                        integral              16    'h1183                                   
  hdata                        integral              8     'h83                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    93000                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 93050: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 93050: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 93150: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1183    
  hdata               integral              8     'h83      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    93050     
  end_time            time                  64    93150     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 93200: reporter [HBUS_IF] Master writes 7a to 1185
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 93200: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10302                                   
  haddr                        integral              16    'h1185                                   
  hdata                        integral              8     'h7a                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    93200                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 93250: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 93250: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 93350: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1185    
  hdata               integral              8     'h7a      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    93250     
  end_time            time                  64    93350     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 93400: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10242                                   
  haddr                        integral              16    'h1184                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    93400                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 93450: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 93450: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 93600: reporter [HBUS_IF] Master reads 7b from 1184
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 93650: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1184   
  hdata               integral              8     'h7b     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    93450    
  end_time            time                  64    93650    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 93700: reporter [HBUS_IF] Master writes 84 to 1184
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 93700: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10331                                   
  haddr                        integral              16    'h1184                                   
  hdata                        integral              8     'h84                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    93700                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 93750: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 93750: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 93850: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1184    
  hdata               integral              8     'h84      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    93750     
  end_time            time                  64    93850     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 93900: reporter [HBUS_IF] Master writes 79 to 1186
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 93900: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10443                                   
  haddr                        integral              16    'h1186                                   
  hdata                        integral              8     'h79                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    93900                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 93950: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 93950: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 94050: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1186    
  hdata               integral              8     'h79      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    93950     
  end_time            time                  64    94050     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 94100: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10257                                   
  haddr                        integral              16    'h1185                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    94100                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 94150: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 94150: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 94300: reporter [HBUS_IF] Master reads 7a from 1185
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 94350: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1185   
  hdata               integral              8     'h7a     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    94150    
  end_time            time                  64    94350    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 94400: reporter [HBUS_IF] Master writes 85 to 1185
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 94400: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10239                                   
  haddr                        integral              16    'h1185                                   
  hdata                        integral              8     'h85                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    94400                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 94450: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 94450: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 94550: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1185    
  hdata               integral              8     'h85      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    94450     
  end_time            time                  64    94550     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 94600: reporter [HBUS_IF] Master writes 78 to 1187
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 94600: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10249                                   
  haddr                        integral              16    'h1187                                   
  hdata                        integral              8     'h78                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    94600                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 94650: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 94650: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 94750: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1187    
  hdata               integral              8     'h78      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    94650     
  end_time            time                  64    94750     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 94800: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10432                                   
  haddr                        integral              16    'h1186                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    94800                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 94850: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 94850: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 95000: reporter [HBUS_IF] Master reads 79 from 1186
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 95050: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1186   
  hdata               integral              8     'h79     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    94850    
  end_time            time                  64    95050    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 95100: reporter [HBUS_IF] Master writes 86 to 1186
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 95100: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10431                                   
  haddr                        integral              16    'h1186                                   
  hdata                        integral              8     'h86                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    95100                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 95150: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 95150: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 95250: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1186    
  hdata               integral              8     'h86      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    95150     
  end_time            time                  64    95250     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 95300: reporter [HBUS_IF] Master writes 77 to 1188
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 95300: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10229                                   
  haddr                        integral              16    'h1188                                   
  hdata                        integral              8     'h77                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    95300                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 95350: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 95350: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 95450: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1188    
  hdata               integral              8     'h77      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    95350     
  end_time            time                  64    95450     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 95500: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10237                                   
  haddr                        integral              16    'h1187                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    95500                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 95550: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 95550: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 95700: reporter [HBUS_IF] Master reads 78 from 1187
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 95750: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1187   
  hdata               integral              8     'h78     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    95550    
  end_time            time                  64    95750    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 95800: reporter [HBUS_IF] Master writes 87 to 1187
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 95800: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10274                                   
  haddr                        integral              16    'h1187                                   
  hdata                        integral              8     'h87                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    95800                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 95850: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 95850: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 95950: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1187    
  hdata               integral              8     'h87      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    95850     
  end_time            time                  64    95950     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 96000: reporter [HBUS_IF] Master writes 76 to 1189
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 96000: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10310                                   
  haddr                        integral              16    'h1189                                   
  hdata                        integral              8     'h76                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    96000                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 96050: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 96050: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 96150: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1189    
  hdata               integral              8     'h76      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    96050     
  end_time            time                  64    96150     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 96200: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10444                                   
  haddr                        integral              16    'h1188                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    96200                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 96250: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 96250: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 96400: reporter [HBUS_IF] Master reads 77 from 1188
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 96450: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1188   
  hdata               integral              8     'h77     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    96250    
  end_time            time                  64    96450    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 96500: reporter [HBUS_IF] Master writes 88 to 1188
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 96500: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10435                                   
  haddr                        integral              16    'h1188                                   
  hdata                        integral              8     'h88                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    96500                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 96550: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 96550: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 96650: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1188    
  hdata               integral              8     'h88      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    96550     
  end_time            time                  64    96650     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 96700: reporter [HBUS_IF] Master writes 75 to 118a
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 96700: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10213                                   
  haddr                        integral              16    'h118a                                   
  hdata                        integral              8     'h75                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    96700                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 96750: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 96750: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 96850: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h118a    
  hdata               integral              8     'h75      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    96750     
  end_time            time                  64    96850     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 96900: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10447                                   
  haddr                        integral              16    'h1189                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    96900                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 96950: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 96950: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 97100: reporter [HBUS_IF] Master reads 76 from 1189
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 97150: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1189   
  hdata               integral              8     'h76     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    96950    
  end_time            time                  64    97150    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 97200: reporter [HBUS_IF] Master writes 89 to 1189
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 97200: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10244                                   
  haddr                        integral              16    'h1189                                   
  hdata                        integral              8     'h89                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    97200                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 97250: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 97250: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 97350: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1189    
  hdata               integral              8     'h89      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    97250     
  end_time            time                  64    97350     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 97400: reporter [HBUS_IF] Master writes 74 to 118b
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 97400: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10218                                   
  haddr                        integral              16    'h118b                                   
  hdata                        integral              8     'h74                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    97400                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 97450: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 97450: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 97550: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h118b    
  hdata               integral              8     'h74      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    97450     
  end_time            time                  64    97550     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 97600: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10295                                   
  haddr                        integral              16    'h118a                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    97600                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 97650: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 97650: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 97800: reporter [HBUS_IF] Master reads 75 from 118a
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 97850: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h118a   
  hdata               integral              8     'h75     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    97650    
  end_time            time                  64    97850    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 97900: reporter [HBUS_IF] Master writes 8a to 118a
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 97900: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10248                                   
  haddr                        integral              16    'h118a                                   
  hdata                        integral              8     'h8a                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    97900                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 97950: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 97950: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 98050: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h118a    
  hdata               integral              8     'h8a      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    97950     
  end_time            time                  64    98050     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 98100: reporter [HBUS_IF] Master writes 73 to 118c
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 98100: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10299                                   
  haddr                        integral              16    'h118c                                   
  hdata                        integral              8     'h73                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    98100                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 98150: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 98150: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 98250: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h118c    
  hdata               integral              8     'h73      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    98150     
  end_time            time                  64    98250     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 98300: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10452                                   
  haddr                        integral              16    'h118b                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    98300                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 98350: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 98350: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 98500: reporter [HBUS_IF] Master reads 74 from 118b
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 98550: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h118b   
  hdata               integral              8     'h74     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    98350    
  end_time            time                  64    98550    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 98600: reporter [HBUS_IF] Master writes 8b to 118b
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 98600: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10221                                   
  haddr                        integral              16    'h118b                                   
  hdata                        integral              8     'h8b                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    98600                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 98650: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 98650: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 98750: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h118b    
  hdata               integral              8     'h8b      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    98650     
  end_time            time                  64    98750     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 98800: reporter [HBUS_IF] Master writes 72 to 118d
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 98800: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10278                                   
  haddr                        integral              16    'h118d                                   
  hdata                        integral              8     'h72                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    98800                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 98850: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 98850: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 98950: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h118d    
  hdata               integral              8     'h72      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    98850     
  end_time            time                  64    98950     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 99000: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10242                                   
  haddr                        integral              16    'h118c                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    99000                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 99050: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 99050: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 99200: reporter [HBUS_IF] Master reads 73 from 118c
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 99250: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h118c   
  hdata               integral              8     'h73     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    99050    
  end_time            time                  64    99250    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 99300: reporter [HBUS_IF] Master writes 8c to 118c
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 99300: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10306                                   
  haddr                        integral              16    'h118c                                   
  hdata                        integral              8     'h8c                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    99300                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 99350: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 99350: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 99450: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h118c    
  hdata               integral              8     'h8c      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    99350     
  end_time            time                  64    99450     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 99500: reporter [HBUS_IF] Master writes 71 to 118e
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 99500: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10252                                   
  haddr                        integral              16    'h118e                                   
  hdata                        integral              8     'h71                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    99500                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 99550: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 99550: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 99650: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h118e    
  hdata               integral              8     'h71      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    99550     
  end_time            time                  64    99650     
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 99700: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10257                                   
  haddr                        integral              16    'h118d                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    99700                                    
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 99750: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 99750: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 99900: reporter [HBUS_IF] Master reads 72 from 118d
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 99950: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h118d   
  hdata               integral              8     'h72     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    99750    
  end_time            time                  64    99950    
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 100000: reporter [HBUS_IF] Master writes 8d to 118d
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 100000: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10223                                   
  haddr                        integral              16    'h118d                                   
  hdata                        integral              8     'h8d                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    100000                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 100050: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 100050: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 100150: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h118d    
  hdata               integral              8     'h8d      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    100050    
  end_time            time                  64    100150    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 100200: reporter [HBUS_IF] Master writes 70 to 118f
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 100200: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10430                                   
  haddr                        integral              16    'h118f                                   
  hdata                        integral              8     'h70                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    100200                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 100250: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 100250: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 100350: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h118f    
  hdata               integral              8     'h70      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    100250    
  end_time            time                  64    100350    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 100400: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10432                                   
  haddr                        integral              16    'h118e                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    100400                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 100450: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 100450: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 100600: reporter [HBUS_IF] Master reads 71 from 118e
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 100650: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h118e   
  hdata               integral              8     'h71     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    100450   
  end_time            time                  64    100650   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 100700: reporter [HBUS_IF] Master writes 8e to 118e
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 100700: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10429                                   
  haddr                        integral              16    'h118e                                   
  hdata                        integral              8     'h8e                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    100700                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 100750: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 100750: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 100850: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h118e    
  hdata               integral              8     'h8e      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    100750    
  end_time            time                  64    100850    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 100900: reporter [HBUS_IF] Master writes 6f to 1190
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 100900: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10302                                   
  haddr                        integral              16    'h1190                                   
  hdata                        integral              8     'h6f                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    100900                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 100950: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 100950: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 101050: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1190    
  hdata               integral              8     'h6f      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    100950    
  end_time            time                  64    101050    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 101100: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10237                                   
  haddr                        integral              16    'h118f                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    101100                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 101150: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 101150: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 101300: reporter [HBUS_IF] Master reads 70 from 118f
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 101350: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h118f   
  hdata               integral              8     'h70     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    101150   
  end_time            time                  64    101350   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 101400: reporter [HBUS_IF] Master writes 8f to 118f
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 101400: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10448                                   
  haddr                        integral              16    'h118f                                   
  hdata                        integral              8     'h8f                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    101400                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 101450: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 101450: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 101550: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h118f    
  hdata               integral              8     'h8f      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    101450    
  end_time            time                  64    101550    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 101600: reporter [HBUS_IF] Master writes 6e to 1191
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 101600: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10443                                   
  haddr                        integral              16    'h1191                                   
  hdata                        integral              8     'h6e                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    101600                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 101650: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 101650: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 101750: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1191    
  hdata               integral              8     'h6e      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    101650    
  end_time            time                  64    101750    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 101800: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10444                                   
  haddr                        integral              16    'h1190                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    101800                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 101850: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 101850: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 102000: reporter [HBUS_IF] Master reads 6f from 1190
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 102050: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1190   
  hdata               integral              8     'h6f     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    101850   
  end_time            time                  64    102050   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 102100: reporter [HBUS_IF] Master writes 90 to 1190
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 102100: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10243                                   
  haddr                        integral              16    'h1190                                   
  hdata                        integral              8     'h90                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    102100                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 102150: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 102150: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 102250: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1190    
  hdata               integral              8     'h90      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    102150    
  end_time            time                  64    102250    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 102300: reporter [HBUS_IF] Master writes 6d to 1192
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 102300: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10249                                   
  haddr                        integral              16    'h1192                                   
  hdata                        integral              8     'h6d                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    102300                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 102350: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 102350: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 102450: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1192    
  hdata               integral              8     'h6d      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    102350    
  end_time            time                  64    102450    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 102500: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10447                                   
  haddr                        integral              16    'h1191                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    102500                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 102550: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 102550: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 102700: reporter [HBUS_IF] Master reads 6e from 1191
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 102750: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1191   
  hdata               integral              8     'h6e     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    102550   
  end_time            time                  64    102750   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 102800: reporter [HBUS_IF] Master writes 91 to 1191
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 102800: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10319                                   
  haddr                        integral              16    'h1191                                   
  hdata                        integral              8     'h91                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    102800                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 102850: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 102850: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 102950: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1191    
  hdata               integral              8     'h91      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    102850    
  end_time            time                  64    102950    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 103000: reporter [HBUS_IF] Master writes 6c to 1193
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 103000: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10229                                   
  haddr                        integral              16    'h1193                                   
  hdata                        integral              8     'h6c                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    103000                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 103050: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 103050: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 103150: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1193    
  hdata               integral              8     'h6c      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    103050    
  end_time            time                  64    103150    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 103200: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10295                                   
  haddr                        integral              16    'h1192                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    103200                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 103250: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 103250: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 103400: reporter [HBUS_IF] Master reads 6d from 1192
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 103450: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1192   
  hdata               integral              8     'h6d     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    103250   
  end_time            time                  64    103450   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 103500: reporter [HBUS_IF] Master writes 92 to 1192
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 103500: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10291                                   
  haddr                        integral              16    'h1192                                   
  hdata                        integral              8     'h92                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    103500                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 103550: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 103550: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 103650: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1192    
  hdata               integral              8     'h92      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    103550    
  end_time            time                  64    103650    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 103700: reporter [HBUS_IF] Master writes 6b to 1194
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 103700: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10310                                   
  haddr                        integral              16    'h1194                                   
  hdata                        integral              8     'h6b                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    103700                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 103750: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 103750: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 103850: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1194    
  hdata               integral              8     'h6b      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    103750    
  end_time            time                  64    103850    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 103900: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10452                                   
  haddr                        integral              16    'h1193                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    103900                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 103950: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 103950: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 104100: reporter [HBUS_IF] Master reads 6c from 1193
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 104150: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1193   
  hdata               integral              8     'h6c     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    103950   
  end_time            time                  64    104150   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 104200: reporter [HBUS_IF] Master writes 93 to 1193
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 104200: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10286                                   
  haddr                        integral              16    'h1193                                   
  hdata                        integral              8     'h93                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    104200                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 104250: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 104250: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 104350: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1193    
  hdata               integral              8     'h93      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    104250    
  end_time            time                  64    104350    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 104400: reporter [HBUS_IF] Master writes 6a to 1195
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 104400: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10213                                   
  haddr                        integral              16    'h1195                                   
  hdata                        integral              8     'h6a                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    104400                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 104450: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 104450: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 104550: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1195    
  hdata               integral              8     'h6a      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    104450    
  end_time            time                  64    104550    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 104600: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10242                                   
  haddr                        integral              16    'h1194                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    104600                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 104650: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 104650: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 104800: reporter [HBUS_IF] Master reads 6b from 1194
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 104850: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1194   
  hdata               integral              8     'h6b     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    104650   
  end_time            time                  64    104850   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 104900: reporter [HBUS_IF] Master writes 94 to 1194
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 104900: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10216                                   
  haddr                        integral              16    'h1194                                   
  hdata                        integral              8     'h94                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    104900                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 104950: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 104950: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 105050: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1194    
  hdata               integral              8     'h94      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    104950    
  end_time            time                  64    105050    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 105100: reporter [HBUS_IF] Master writes 69 to 1196
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 105100: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10218                                   
  haddr                        integral              16    'h1196                                   
  hdata                        integral              8     'h69                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    105100                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 105150: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 105150: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 105250: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1196    
  hdata               integral              8     'h69      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    105150    
  end_time            time                  64    105250    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 105300: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10257                                   
  haddr                        integral              16    'h1195                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    105300                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 105350: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 105350: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 105500: reporter [HBUS_IF] Master reads 6a from 1195
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 105550: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1195   
  hdata               integral              8     'h6a     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    105350   
  end_time            time                  64    105550   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 105600: reporter [HBUS_IF] Master writes 95 to 1195
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 105600: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10241                                   
  haddr                        integral              16    'h1195                                   
  hdata                        integral              8     'h95                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    105600                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 105650: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 105650: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 105750: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1195    
  hdata               integral              8     'h95      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    105650    
  end_time            time                  64    105750    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 105800: reporter [HBUS_IF] Master writes 68 to 1197
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 105800: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10299                                   
  haddr                        integral              16    'h1197                                   
  hdata                        integral              8     'h68                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    105800                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 105850: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 105850: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 105950: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1197    
  hdata               integral              8     'h68      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    105850    
  end_time            time                  64    105950    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 106000: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10432                                   
  haddr                        integral              16    'h1196                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    106000                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 106050: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 106050: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 106200: reporter [HBUS_IF] Master reads 69 from 1196
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 106250: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1196   
  hdata               integral              8     'h69     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    106050   
  end_time            time                  64    106250   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 106300: reporter [HBUS_IF] Master writes 96 to 1196
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 106300: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10450                                   
  haddr                        integral              16    'h1196                                   
  hdata                        integral              8     'h96                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    106300                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 106350: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 106350: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 106450: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1196    
  hdata               integral              8     'h96      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    106350    
  end_time            time                  64    106450    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 106500: reporter [HBUS_IF] Master writes 67 to 1198
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 106500: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10278                                   
  haddr                        integral              16    'h1198                                   
  hdata                        integral              8     'h67                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    106500                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 106550: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 106550: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 106650: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1198    
  hdata               integral              8     'h67      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    106550    
  end_time            time                  64    106650    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 106700: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10237                                   
  haddr                        integral              16    'h1197                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    106700                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 106750: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 106750: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 106900: reporter [HBUS_IF] Master reads 68 from 1197
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 106950: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1197   
  hdata               integral              8     'h68     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    106750   
  end_time            time                  64    106950   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 107000: reporter [HBUS_IF] Master writes 97 to 1197
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 107000: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10255                                   
  haddr                        integral              16    'h1197                                   
  hdata                        integral              8     'h97                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    107000                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 107050: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 107050: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 107150: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1197    
  hdata               integral              8     'h97      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    107050    
  end_time            time                  64    107150    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 107200: reporter [HBUS_IF] Master writes 66 to 1199
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 107200: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10252                                   
  haddr                        integral              16    'h1199                                   
  hdata                        integral              8     'h66                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    107200                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 107250: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 107250: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 107350: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1199    
  hdata               integral              8     'h66      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    107250    
  end_time            time                  64    107350    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 107400: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10444                                   
  haddr                        integral              16    'h1198                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    107400                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 107450: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 107450: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 107600: reporter [HBUS_IF] Master reads 67 from 1198
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 107650: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1198   
  hdata               integral              8     'h67     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    107450   
  end_time            time                  64    107650   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 107700: reporter [HBUS_IF] Master writes 98 to 1198
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 107700: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10440                                   
  haddr                        integral              16    'h1198                                   
  hdata                        integral              8     'h98                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    107700                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 107750: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 107750: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 107850: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1198    
  hdata               integral              8     'h98      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    107750    
  end_time            time                  64    107850    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 107900: reporter [HBUS_IF] Master writes 65 to 119a
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 107900: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10430                                   
  haddr                        integral              16    'h119a                                   
  hdata                        integral              8     'h65                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    107900                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 107950: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 107950: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 108050: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h119a    
  hdata               integral              8     'h65      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    107950    
  end_time            time                  64    108050    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 108100: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10447                                   
  haddr                        integral              16    'h1199                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    108100                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 108150: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 108150: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 108300: reporter [HBUS_IF] Master reads 66 from 1199
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 108350: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h1199   
  hdata               integral              8     'h66     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    108150   
  end_time            time                  64    108350   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 108400: reporter [HBUS_IF] Master writes 99 to 1199
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 108400: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10321                                   
  haddr                        integral              16    'h1199                                   
  hdata                        integral              8     'h99                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    108400                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 108450: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 108450: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 108550: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h1199    
  hdata               integral              8     'h99      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    108450    
  end_time            time                  64    108550    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 108600: reporter [HBUS_IF] Master writes 64 to 119b
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 108600: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10302                                   
  haddr                        integral              16    'h119b                                   
  hdata                        integral              8     'h64                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    108600                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 108650: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 108650: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 108750: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h119b    
  hdata               integral              8     'h64      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    108650    
  end_time            time                  64    108750    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 108800: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10295                                   
  haddr                        integral              16    'h119a                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    108800                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 108850: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 108850: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 109000: reporter [HBUS_IF] Master reads 65 from 119a
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 109050: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h119a   
  hdata               integral              8     'h65     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    108850   
  end_time            time                  64    109050   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 109100: reporter [HBUS_IF] Master writes 9a to 119a
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 109100: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10227                                   
  haddr                        integral              16    'h119a                                   
  hdata                        integral              8     'h9a                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    109100                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 109150: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 109150: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 109250: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h119a    
  hdata               integral              8     'h9a      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    109150    
  end_time            time                  64    109250    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 109300: reporter [HBUS_IF] Master writes 63 to 119c
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 109300: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10443                                   
  haddr                        integral              16    'h119c                                   
  hdata                        integral              8     'h63                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    109300                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 109350: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 109350: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 109450: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h119c    
  hdata               integral              8     'h63      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    109350    
  end_time            time                  64    109450    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 109500: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10452                                   
  haddr                        integral              16    'h119b                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    109500                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 109550: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 109550: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 109700: reporter [HBUS_IF] Master reads 64 from 119b
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 109750: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h119b   
  hdata               integral              8     'h64     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    109550   
  end_time            time                  64    109750   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 109800: reporter [HBUS_IF] Master writes 9b to 119b
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 109800: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10250                                   
  haddr                        integral              16    'h119b                                   
  hdata                        integral              8     'h9b                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    109800                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 109850: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 109850: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 109950: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h119b    
  hdata               integral              8     'h9b      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    109850    
  end_time            time                  64    109950    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 110000: reporter [HBUS_IF] Master writes 62 to 119d
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 110000: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10249                                   
  haddr                        integral              16    'h119d                                   
  hdata                        integral              8     'h62                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    110000                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 110050: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 110050: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 110150: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h119d    
  hdata               integral              8     'h62      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    110050    
  end_time            time                  64    110150    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 110200: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10242                                   
  haddr                        integral              16    'h119c                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    110200                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 110250: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 110250: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 110400: reporter [HBUS_IF] Master reads 63 from 119c
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 110450: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h119c   
  hdata               integral              8     'h63     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    110250   
  end_time            time                  64    110450   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 110500: reporter [HBUS_IF] Master writes 9c to 119c
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 110500: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10219                                   
  haddr                        integral              16    'h119c                                   
  hdata                        integral              8     'h9c                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    110500                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 110550: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 110550: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 110650: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h119c    
  hdata               integral              8     'h9c      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    110550    
  end_time            time                  64    110650    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 110700: reporter [HBUS_IF] Master writes 61 to 119e
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 110700: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10229                                   
  haddr                        integral              16    'h119e                                   
  hdata                        integral              8     'h61                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    110700                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 110750: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 110750: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 110850: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h119e    
  hdata               integral              8     'h61      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    110750    
  end_time            time                  64    110850    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 110900: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10257                                   
  haddr                        integral              16    'h119d                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    110900                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 110950: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 110950: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 111100: reporter [HBUS_IF] Master reads 62 from 119d
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 111150: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h119d   
  hdata               integral              8     'h62     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    110950   
  end_time            time                  64    111150   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 111200: reporter [HBUS_IF] Master writes 9d to 119d
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 111200: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10290                                   
  haddr                        integral              16    'h119d                                   
  hdata                        integral              8     'h9d                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    111200                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 111250: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 111250: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 111350: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h119d    
  hdata               integral              8     'h9d      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    111250    
  end_time            time                  64    111350    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 111400: reporter [HBUS_IF] Master writes 60 to 119f
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 111400: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10310                                   
  haddr                        integral              16    'h119f                                   
  hdata                        integral              8     'h60                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    111400                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 111450: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 111450: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 111550: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h119f    
  hdata               integral              8     'h60      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    111450    
  end_time            time                  64    111550    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 111600: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10432                                   
  haddr                        integral              16    'h119e                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    111600                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 111650: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 111650: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 111800: reporter [HBUS_IF] Master reads 61 from 119e
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 111850: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h119e   
  hdata               integral              8     'h61     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    111650   
  end_time            time                  64    111850   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 111900: reporter [HBUS_IF] Master writes 9e to 119e
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 111900: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10280                                   
  haddr                        integral              16    'h119e                                   
  hdata                        integral              8     'h9e                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    111900                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 111950: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 111950: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 112050: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h119e    
  hdata               integral              8     'h9e      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    111950    
  end_time            time                  64    112050    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 112100: reporter [HBUS_IF] Master writes 5f to 11a0
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 112100: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10213                                   
  haddr                        integral              16    'h11a0                                   
  hdata                        integral              8     'h5f                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    112100                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 112150: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 112150: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 112250: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11a0    
  hdata               integral              8     'h5f      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    112150    
  end_time            time                  64    112250    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 112300: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10237                                   
  haddr                        integral              16    'h119f                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    112300                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 112350: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 112350: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 112500: reporter [HBUS_IF] Master reads 60 from 119f
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 112550: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h119f   
  hdata               integral              8     'h60     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    112350   
  end_time            time                  64    112550   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 112600: reporter [HBUS_IF] Master writes 9f to 119f
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 112600: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10301                                   
  haddr                        integral              16    'h119f                                   
  hdata                        integral              8     'h9f                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    112600                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 112650: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 112650: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 112750: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h119f    
  hdata               integral              8     'h9f      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    112650    
  end_time            time                  64    112750    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 112800: reporter [HBUS_IF] Master writes 5e to 11a1
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 112800: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10218                                   
  haddr                        integral              16    'h11a1                                   
  hdata                        integral              8     'h5e                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    112800                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 112850: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 112850: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 112950: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11a1    
  hdata               integral              8     'h5e      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    112850    
  end_time            time                  64    112950    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 113000: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10444                                   
  haddr                        integral              16    'h11a0                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    113000                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 113050: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 113050: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 113200: reporter [HBUS_IF] Master reads 5f from 11a0
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 113250: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11a0   
  hdata               integral              8     'h5f     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    113050   
  end_time            time                  64    113250   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 113300: reporter [HBUS_IF] Master writes a0 to 11a0
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 113300: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10436                                   
  haddr                        integral              16    'h11a0                                   
  hdata                        integral              8     'ha0                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    113300                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 113350: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 113350: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 113450: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11a0    
  hdata               integral              8     'ha0      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    113350    
  end_time            time                  64    113450    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 113500: reporter [HBUS_IF] Master writes 5d to 11a2
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 113500: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10299                                   
  haddr                        integral              16    'h11a2                                   
  hdata                        integral              8     'h5d                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    113500                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 113550: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 113550: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 113650: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11a2    
  hdata               integral              8     'h5d      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    113550    
  end_time            time                  64    113650    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 113700: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10447                                   
  haddr                        integral              16    'h11a1                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    113700                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 113750: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 113750: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 113900: reporter [HBUS_IF] Master reads 5e from 11a1
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 113950: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11a1   
  hdata               integral              8     'h5e     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    113750   
  end_time            time                  64    113950   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 114000: reporter [HBUS_IF] Master writes a1 to 11a1
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 114000: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10593                                   
  haddr                        integral              16    'h11a1                                   
  hdata                        integral              8     'ha1                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    114000                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 114050: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 114050: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 114150: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11a1    
  hdata               integral              8     'ha1      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    114050    
  end_time            time                  64    114150    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 114200: reporter [HBUS_IF] Master writes 5c to 11a3
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 114200: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10278                                   
  haddr                        integral              16    'h11a3                                   
  hdata                        integral              8     'h5c                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    114200                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 114250: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 114250: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 114350: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11a3    
  hdata               integral              8     'h5c      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    114250    
  end_time            time                  64    114350    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 114400: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10295                                   
  haddr                        integral              16    'h11a2                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    114400                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 114450: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 114450: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 114600: reporter [HBUS_IF] Master reads 5d from 11a2
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 114650: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11a2   
  hdata               integral              8     'h5d     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    114450   
  end_time            time                  64    114650   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 114700: reporter [HBUS_IF] Master writes a2 to 11a2
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 114700: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10293                                   
  haddr                        integral              16    'h11a2                                   
  hdata                        integral              8     'ha2                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    114700                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 114750: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 114750: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 114850: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11a2    
  hdata               integral              8     'ha2      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    114750    
  end_time            time                  64    114850    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 114900: reporter [HBUS_IF] Master writes 5b to 11a4
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 114900: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10252                                   
  haddr                        integral              16    'h11a4                                   
  hdata                        integral              8     'h5b                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    114900                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 114950: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 114950: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 115050: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11a4    
  hdata               integral              8     'h5b      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    114950    
  end_time            time                  64    115050    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 115100: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10452                                   
  haddr                        integral              16    'h11a3                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    115100                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 115150: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 115150: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 115300: reporter [HBUS_IF] Master reads 5c from 11a3
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 115350: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11a3   
  hdata               integral              8     'h5c     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    115150   
  end_time            time                  64    115350   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 115400: reporter [HBUS_IF] Master writes a3 to 11a3
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 115400: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10442                                   
  haddr                        integral              16    'h11a3                                   
  hdata                        integral              8     'ha3                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    115400                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 115450: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 115450: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 115550: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11a3    
  hdata               integral              8     'ha3      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    115450    
  end_time            time                  64    115550    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 115600: reporter [HBUS_IF] Master writes 5a to 11a5
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 115600: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10430                                   
  haddr                        integral              16    'h11a5                                   
  hdata                        integral              8     'h5a                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    115600                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 115650: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 115650: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 115750: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11a5    
  hdata               integral              8     'h5a      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    115650    
  end_time            time                  64    115750    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 115800: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10242                                   
  haddr                        integral              16    'h11a4                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    115800                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 115850: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 115850: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 116000: reporter [HBUS_IF] Master reads 5b from 11a4
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 116050: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11a4   
  hdata               integral              8     'h5b     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    115850   
  end_time            time                  64    116050   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 116100: reporter [HBUS_IF] Master writes a4 to 11a4
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 116100: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10253                                   
  haddr                        integral              16    'h11a4                                   
  hdata                        integral              8     'ha4                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    116100                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 116150: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 116150: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 116250: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11a4    
  hdata               integral              8     'ha4      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    116150    
  end_time            time                  64    116250    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 116300: reporter [HBUS_IF] Master writes 59 to 11a6
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 116300: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10302                                   
  haddr                        integral              16    'h11a6                                   
  hdata                        integral              8     'h59                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    116300                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 116350: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 116350: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 116450: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11a6    
  hdata               integral              8     'h59      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    116350    
  end_time            time                  64    116450    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 116500: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10257                                   
  haddr                        integral              16    'h11a5                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    116500                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 116550: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 116550: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 116700: reporter [HBUS_IF] Master reads 5a from 11a5
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 116750: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11a5   
  hdata               integral              8     'h5a     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    116550   
  end_time            time                  64    116750   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 116800: reporter [HBUS_IF] Master writes a5 to 11a5
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 116800: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10251                                   
  haddr                        integral              16    'h11a5                                   
  hdata                        integral              8     'ha5                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    116800                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 116850: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 116850: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 116950: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11a5    
  hdata               integral              8     'ha5      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    116850    
  end_time            time                  64    116950    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 117000: reporter [HBUS_IF] Master writes 58 to 11a7
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 117000: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10443                                   
  haddr                        integral              16    'h11a7                                   
  hdata                        integral              8     'h58                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    117000                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 117050: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 117050: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 117150: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11a7    
  hdata               integral              8     'h58      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    117050    
  end_time            time                  64    117150    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 117200: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10432                                   
  haddr                        integral              16    'h11a6                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    117200                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 117250: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 117250: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 117400: reporter [HBUS_IF] Master reads 59 from 11a6
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 117450: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11a6   
  hdata               integral              8     'h59     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    117250   
  end_time            time                  64    117450   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 117500: reporter [HBUS_IF] Master writes a6 to 11a6
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 117500: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10297                                   
  haddr                        integral              16    'h11a6                                   
  hdata                        integral              8     'ha6                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    117500                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 117550: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 117550: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 117650: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11a6    
  hdata               integral              8     'ha6      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    117550    
  end_time            time                  64    117650    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 117700: reporter [HBUS_IF] Master writes 57 to 11a8
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 117700: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10249                                   
  haddr                        integral              16    'h11a8                                   
  hdata                        integral              8     'h57                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    117700                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 117750: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 117750: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 117850: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11a8    
  hdata               integral              8     'h57      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    117750    
  end_time            time                  64    117850    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 117900: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10237                                   
  haddr                        integral              16    'h11a7                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    117900                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 117950: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 117950: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 118100: reporter [HBUS_IF] Master reads 58 from 11a7
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 118150: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11a7   
  hdata               integral              8     'h58     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    117950   
  end_time            time                  64    118150   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 118200: reporter [HBUS_IF] Master writes a7 to 11a7
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 118200: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10233                                   
  haddr                        integral              16    'h11a7                                   
  hdata                        integral              8     'ha7                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    118200                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 118250: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 118250: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 118350: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11a7    
  hdata               integral              8     'ha7      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    118250    
  end_time            time                  64    118350    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 118400: reporter [HBUS_IF] Master writes 56 to 11a9
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 118400: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10229                                   
  haddr                        integral              16    'h11a9                                   
  hdata                        integral              8     'h56                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    118400                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 118450: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 118450: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 118550: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11a9    
  hdata               integral              8     'h56      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    118450    
  end_time            time                  64    118550    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 118600: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10444                                   
  haddr                        integral              16    'h11a8                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    118600                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 118650: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 118650: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 118800: reporter [HBUS_IF] Master reads 57 from 11a8
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 118850: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11a8   
  hdata               integral              8     'h57     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    118650   
  end_time            time                  64    118850   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 118900: reporter [HBUS_IF] Master writes a8 to 11a8
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 118900: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10331                                   
  haddr                        integral              16    'h11a8                                   
  hdata                        integral              8     'ha8                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    118900                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 118950: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 118950: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 119050: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11a8    
  hdata               integral              8     'ha8      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    118950    
  end_time            time                  64    119050    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 119100: reporter [HBUS_IF] Master writes 55 to 11aa
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 119100: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10310                                   
  haddr                        integral              16    'h11aa                                   
  hdata                        integral              8     'h55                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    119100                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 119150: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 119150: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 119250: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11aa    
  hdata               integral              8     'h55      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    119150    
  end_time            time                  64    119250    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 119300: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10447                                   
  haddr                        integral              16    'h11a9                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    119300                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 119350: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 119350: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 119500: reporter [HBUS_IF] Master reads 56 from 11a9
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 119550: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11a9   
  hdata               integral              8     'h56     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    119350   
  end_time            time                  64    119550   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 119600: reporter [HBUS_IF] Master writes a9 to 11a9
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 119600: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10239                                   
  haddr                        integral              16    'h11a9                                   
  hdata                        integral              8     'ha9                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    119600                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 119650: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 119650: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 119750: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11a9    
  hdata               integral              8     'ha9      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    119650    
  end_time            time                  64    119750    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 119800: reporter [HBUS_IF] Master writes 54 to 11ab
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 119800: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10213                                   
  haddr                        integral              16    'h11ab                                   
  hdata                        integral              8     'h54                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    119800                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 119850: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 119850: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 119950: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11ab    
  hdata               integral              8     'h54      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    119850    
  end_time            time                  64    119950    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 120000: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10295                                   
  haddr                        integral              16    'h11aa                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    120000                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 120050: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 120050: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 120200: reporter [HBUS_IF] Master reads 55 from 11aa
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 120250: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11aa   
  hdata               integral              8     'h55     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    120050   
  end_time            time                  64    120250   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 120300: reporter [HBUS_IF] Master writes aa to 11aa
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 120300: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10431                                   
  haddr                        integral              16    'h11aa                                   
  hdata                        integral              8     'haa                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    120300                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 120350: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 120350: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 120450: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11aa    
  hdata               integral              8     'haa      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    120350    
  end_time            time                  64    120450    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 120500: reporter [HBUS_IF] Master writes 53 to 11ac
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 120500: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10218                                   
  haddr                        integral              16    'h11ac                                   
  hdata                        integral              8     'h53                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    120500                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 120550: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 120550: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 120650: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11ac    
  hdata               integral              8     'h53      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    120550    
  end_time            time                  64    120650    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 120700: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10452                                   
  haddr                        integral              16    'h11ab                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    120700                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 120750: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 120750: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 120900: reporter [HBUS_IF] Master reads 54 from 11ab
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 120950: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11ab   
  hdata               integral              8     'h54     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    120750   
  end_time            time                  64    120950   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 121000: reporter [HBUS_IF] Master writes ab to 11ab
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 121000: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10274                                   
  haddr                        integral              16    'h11ab                                   
  hdata                        integral              8     'hab                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    121000                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 121050: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 121050: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 121150: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11ab    
  hdata               integral              8     'hab      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    121050    
  end_time            time                  64    121150    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 121200: reporter [HBUS_IF] Master writes 52 to 11ad
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 121200: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10299                                   
  haddr                        integral              16    'h11ad                                   
  hdata                        integral              8     'h52                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    121200                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 121250: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 121250: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 121350: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11ad    
  hdata               integral              8     'h52      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    121250    
  end_time            time                  64    121350    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 121400: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10242                                   
  haddr                        integral              16    'h11ac                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    121400                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 121450: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 121450: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 121600: reporter [HBUS_IF] Master reads 53 from 11ac
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 121650: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11ac   
  hdata               integral              8     'h53     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    121450   
  end_time            time                  64    121650   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 121700: reporter [HBUS_IF] Master writes ac to 11ac
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 121700: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10435                                   
  haddr                        integral              16    'h11ac                                   
  hdata                        integral              8     'hac                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    121700                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 121750: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 121750: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 121850: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11ac    
  hdata               integral              8     'hac      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    121750    
  end_time            time                  64    121850    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 121900: reporter [HBUS_IF] Master writes 51 to 11ae
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 121900: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10278                                   
  haddr                        integral              16    'h11ae                                   
  hdata                        integral              8     'h51                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    121900                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 121950: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 121950: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 122050: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11ae    
  hdata               integral              8     'h51      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    121950    
  end_time            time                  64    122050    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 122100: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10257                                   
  haddr                        integral              16    'h11ad                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    122100                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 122150: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 122150: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 122300: reporter [HBUS_IF] Master reads 52 from 11ad
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 122350: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11ad   
  hdata               integral              8     'h52     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    122150   
  end_time            time                  64    122350   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 122400: reporter [HBUS_IF] Master writes ad to 11ad
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 122400: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10244                                   
  haddr                        integral              16    'h11ad                                   
  hdata                        integral              8     'had                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    122400                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 122450: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 122450: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 122550: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11ad    
  hdata               integral              8     'had      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    122450    
  end_time            time                  64    122550    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 122600: reporter [HBUS_IF] Master writes 50 to 11af
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 122600: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10252                                   
  haddr                        integral              16    'h11af                                   
  hdata                        integral              8     'h50                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    122600                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 122650: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 122650: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 122750: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11af    
  hdata               integral              8     'h50      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    122650    
  end_time            time                  64    122750    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 122800: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10432                                   
  haddr                        integral              16    'h11ae                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    122800                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 122850: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 122850: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 123000: reporter [HBUS_IF] Master reads 51 from 11ae
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 123050: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11ae   
  hdata               integral              8     'h51     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    122850   
  end_time            time                  64    123050   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 123100: reporter [HBUS_IF] Master writes ae to 11ae
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 123100: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10248                                   
  haddr                        integral              16    'h11ae                                   
  hdata                        integral              8     'hae                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    123100                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 123150: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 123150: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 123250: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11ae    
  hdata               integral              8     'hae      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    123150    
  end_time            time                  64    123250    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 123300: reporter [HBUS_IF] Master writes 4f to 11b0
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 123300: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10430                                   
  haddr                        integral              16    'h11b0                                   
  hdata                        integral              8     'h4f                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    123300                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 123350: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 123350: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 123450: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11b0    
  hdata               integral              8     'h4f      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    123350    
  end_time            time                  64    123450    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 123500: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10237                                   
  haddr                        integral              16    'h11af                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    123500                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 123550: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 123550: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 123700: reporter [HBUS_IF] Master reads 50 from 11af
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 123750: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11af   
  hdata               integral              8     'h50     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    123550   
  end_time            time                  64    123750   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 123800: reporter [HBUS_IF] Master writes af to 11af
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 123800: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10221                                   
  haddr                        integral              16    'h11af                                   
  hdata                        integral              8     'haf                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    123800                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 123850: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 123850: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 123950: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11af    
  hdata               integral              8     'haf      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    123850    
  end_time            time                  64    123950    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 124000: reporter [HBUS_IF] Master writes 4e to 11b1
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 124000: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10302                                   
  haddr                        integral              16    'h11b1                                   
  hdata                        integral              8     'h4e                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    124000                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 124050: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 124050: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 124150: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11b1    
  hdata               integral              8     'h4e      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    124050    
  end_time            time                  64    124150    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 124200: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10444                                   
  haddr                        integral              16    'h11b0                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    124200                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 124250: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 124250: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 124400: reporter [HBUS_IF] Master reads 4f from 11b0
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 124450: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11b0   
  hdata               integral              8     'h4f     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    124250   
  end_time            time                  64    124450   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 124500: reporter [HBUS_IF] Master writes b0 to 11b0
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 124500: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10306                                   
  haddr                        integral              16    'h11b0                                   
  hdata                        integral              8     'hb0                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    124500                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 124550: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 124550: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 124650: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11b0    
  hdata               integral              8     'hb0      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    124550    
  end_time            time                  64    124650    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 124700: reporter [HBUS_IF] Master writes 4d to 11b2
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 124700: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10443                                   
  haddr                        integral              16    'h11b2                                   
  hdata                        integral              8     'h4d                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    124700                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 124750: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 124750: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 124850: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11b2    
  hdata               integral              8     'h4d      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    124750    
  end_time            time                  64    124850    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 124900: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10447                                   
  haddr                        integral              16    'h11b1                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    124900                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 124950: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 124950: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 125100: reporter [HBUS_IF] Master reads 4e from 11b1
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 125150: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11b1   
  hdata               integral              8     'h4e     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    124950   
  end_time            time                  64    125150   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 125200: reporter [HBUS_IF] Master writes b1 to 11b1
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 125200: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10223                                   
  haddr                        integral              16    'h11b1                                   
  hdata                        integral              8     'hb1                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    125200                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 125250: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 125250: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 125350: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11b1    
  hdata               integral              8     'hb1      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    125250    
  end_time            time                  64    125350    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 125400: reporter [HBUS_IF] Master writes 4c to 11b3
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 125400: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10249                                   
  haddr                        integral              16    'h11b3                                   
  hdata                        integral              8     'h4c                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    125400                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 125450: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 125450: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 125550: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11b3    
  hdata               integral              8     'h4c      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    125450    
  end_time            time                  64    125550    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 125600: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10295                                   
  haddr                        integral              16    'h11b2                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    125600                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 125650: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 125650: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 125800: reporter [HBUS_IF] Master reads 4d from 11b2
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 125850: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11b2   
  hdata               integral              8     'h4d     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    125650   
  end_time            time                  64    125850   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 125900: reporter [HBUS_IF] Master writes b2 to 11b2
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 125900: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10429                                   
  haddr                        integral              16    'h11b2                                   
  hdata                        integral              8     'hb2                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    125900                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 125950: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 125950: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 126050: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11b2    
  hdata               integral              8     'hb2      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    125950    
  end_time            time                  64    126050    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 126100: reporter [HBUS_IF] Master writes 4b to 11b4
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 126100: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10229                                   
  haddr                        integral              16    'h11b4                                   
  hdata                        integral              8     'h4b                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    126100                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 126150: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 126150: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 126250: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11b4    
  hdata               integral              8     'h4b      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    126150    
  end_time            time                  64    126250    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 126300: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10452                                   
  haddr                        integral              16    'h11b3                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    126300                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 126350: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 126350: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 126500: reporter [HBUS_IF] Master reads 4c from 11b3
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 126550: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11b3   
  hdata               integral              8     'h4c     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    126350   
  end_time            time                  64    126550   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 126600: reporter [HBUS_IF] Master writes b3 to 11b3
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 126600: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10448                                   
  haddr                        integral              16    'h11b3                                   
  hdata                        integral              8     'hb3                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    126600                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 126650: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 126650: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 126750: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11b3    
  hdata               integral              8     'hb3      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    126650    
  end_time            time                  64    126750    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 126800: reporter [HBUS_IF] Master writes 4a to 11b5
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 126800: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10310                                   
  haddr                        integral              16    'h11b5                                   
  hdata                        integral              8     'h4a                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    126800                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 126850: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 126850: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 126950: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11b5    
  hdata               integral              8     'h4a      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    126850    
  end_time            time                  64    126950    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 127000: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10242                                   
  haddr                        integral              16    'h11b4                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    127000                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 127050: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 127050: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 127200: reporter [HBUS_IF] Master reads 4b from 11b4
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 127250: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11b4   
  hdata               integral              8     'h4b     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    127050   
  end_time            time                  64    127250   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 127300: reporter [HBUS_IF] Master writes b4 to 11b4
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 127300: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10243                                   
  haddr                        integral              16    'h11b4                                   
  hdata                        integral              8     'hb4                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    127300                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 127350: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 127350: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 127450: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11b4    
  hdata               integral              8     'hb4      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    127350    
  end_time            time                  64    127450    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 127500: reporter [HBUS_IF] Master writes 49 to 11b6
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 127500: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10213                                   
  haddr                        integral              16    'h11b6                                   
  hdata                        integral              8     'h49                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    127500                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 127550: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 127550: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 127650: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11b6    
  hdata               integral              8     'h49      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    127550    
  end_time            time                  64    127650    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 127700: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10257                                   
  haddr                        integral              16    'h11b5                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    127700                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 127750: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 127750: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 127900: reporter [HBUS_IF] Master reads 4a from 11b5
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 127950: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11b5   
  hdata               integral              8     'h4a     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    127750   
  end_time            time                  64    127950   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 128000: reporter [HBUS_IF] Master writes b5 to 11b5
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 128000: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10319                                   
  haddr                        integral              16    'h11b5                                   
  hdata                        integral              8     'hb5                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    128000                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 128050: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 128050: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 128150: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11b5    
  hdata               integral              8     'hb5      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    128050    
  end_time            time                  64    128150    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 128200: reporter [HBUS_IF] Master writes 48 to 11b7
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 128200: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10218                                   
  haddr                        integral              16    'h11b7                                   
  hdata                        integral              8     'h48                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    128200                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 128250: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 128250: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 128350: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11b7    
  hdata               integral              8     'h48      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    128250    
  end_time            time                  64    128350    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 128400: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10432                                   
  haddr                        integral              16    'h11b6                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    128400                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 128450: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 128450: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 128600: reporter [HBUS_IF] Master reads 49 from 11b6
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 128650: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11b6   
  hdata               integral              8     'h49     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    128450   
  end_time            time                  64    128650   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 128700: reporter [HBUS_IF] Master writes b6 to 11b6
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 128700: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10291                                   
  haddr                        integral              16    'h11b6                                   
  hdata                        integral              8     'hb6                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    128700                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 128750: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 128750: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 128850: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11b6    
  hdata               integral              8     'hb6      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    128750    
  end_time            time                  64    128850    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 128900: reporter [HBUS_IF] Master writes 47 to 11b8
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 128900: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10299                                   
  haddr                        integral              16    'h11b8                                   
  hdata                        integral              8     'h47                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    128900                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 128950: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 128950: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 129050: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11b8    
  hdata               integral              8     'h47      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    128950    
  end_time            time                  64    129050    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 129100: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10237                                   
  haddr                        integral              16    'h11b7                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    129100                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 129150: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 129150: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 129300: reporter [HBUS_IF] Master reads 48 from 11b7
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 129350: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11b7   
  hdata               integral              8     'h48     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    129150   
  end_time            time                  64    129350   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 129400: reporter [HBUS_IF] Master writes b7 to 11b7
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 129400: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10286                                   
  haddr                        integral              16    'h11b7                                   
  hdata                        integral              8     'hb7                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    129400                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 129450: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 129450: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 129550: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11b7    
  hdata               integral              8     'hb7      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    129450    
  end_time            time                  64    129550    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 129600: reporter [HBUS_IF] Master writes 46 to 11b9
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 129600: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10278                                   
  haddr                        integral              16    'h11b9                                   
  hdata                        integral              8     'h46                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    129600                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 129650: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 129650: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 129750: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11b9    
  hdata               integral              8     'h46      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    129650    
  end_time            time                  64    129750    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 129800: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10444                                   
  haddr                        integral              16    'h11b8                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    129800                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 129850: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 129850: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 130000: reporter [HBUS_IF] Master reads 47 from 11b8
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 130050: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11b8   
  hdata               integral              8     'h47     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    129850   
  end_time            time                  64    130050   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 130100: reporter [HBUS_IF] Master writes b8 to 11b8
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 130100: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10216                                   
  haddr                        integral              16    'h11b8                                   
  hdata                        integral              8     'hb8                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    130100                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 130150: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 130150: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 130250: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11b8    
  hdata               integral              8     'hb8      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    130150    
  end_time            time                  64    130250    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 130300: reporter [HBUS_IF] Master writes 45 to 11ba
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 130300: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10252                                   
  haddr                        integral              16    'h11ba                                   
  hdata                        integral              8     'h45                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    130300                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 130350: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 130350: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 130450: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11ba    
  hdata               integral              8     'h45      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    130350    
  end_time            time                  64    130450    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 130500: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10447                                   
  haddr                        integral              16    'h11b9                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    130500                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 130550: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 130550: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 130700: reporter [HBUS_IF] Master reads 46 from 11b9
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 130750: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11b9   
  hdata               integral              8     'h46     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    130550   
  end_time            time                  64    130750   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 130800: reporter [HBUS_IF] Master writes b9 to 11b9
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 130800: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10241                                   
  haddr                        integral              16    'h11b9                                   
  hdata                        integral              8     'hb9                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    130800                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 130850: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 130850: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 130950: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11b9    
  hdata               integral              8     'hb9      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    130850    
  end_time            time                  64    130950    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 131000: reporter [HBUS_IF] Master writes 44 to 11bb
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 131000: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10430                                   
  haddr                        integral              16    'h11bb                                   
  hdata                        integral              8     'h44                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    131000                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 131050: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 131050: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 131150: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11bb    
  hdata               integral              8     'h44      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    131050    
  end_time            time                  64    131150    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 131200: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10295                                   
  haddr                        integral              16    'h11ba                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    131200                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 131250: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 131250: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 131400: reporter [HBUS_IF] Master reads 45 from 11ba
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 131450: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11ba   
  hdata               integral              8     'h45     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    131250   
  end_time            time                  64    131450   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 131500: reporter [HBUS_IF] Master writes ba to 11ba
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 131500: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10450                                   
  haddr                        integral              16    'h11ba                                   
  hdata                        integral              8     'hba                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    131500                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 131550: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 131550: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 131650: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11ba    
  hdata               integral              8     'hba      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    131550    
  end_time            time                  64    131650    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 131700: reporter [HBUS_IF] Master writes 43 to 11bc
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 131700: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10302                                   
  haddr                        integral              16    'h11bc                                   
  hdata                        integral              8     'h43                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    131700                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 131750: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 131750: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 131850: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11bc    
  hdata               integral              8     'h43      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    131750    
  end_time            time                  64    131850    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 131900: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10452                                   
  haddr                        integral              16    'h11bb                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    131900                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 131950: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 131950: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 132100: reporter [HBUS_IF] Master reads 44 from 11bb
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 132150: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11bb   
  hdata               integral              8     'h44     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    131950   
  end_time            time                  64    132150   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 132200: reporter [HBUS_IF] Master writes bb to 11bb
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 132200: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10255                                   
  haddr                        integral              16    'h11bb                                   
  hdata                        integral              8     'hbb                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    132200                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 132250: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 132250: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 132350: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11bb    
  hdata               integral              8     'hbb      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    132250    
  end_time            time                  64    132350    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 132400: reporter [HBUS_IF] Master writes 42 to 11bd
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 132400: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10443                                   
  haddr                        integral              16    'h11bd                                   
  hdata                        integral              8     'h42                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    132400                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 132450: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 132450: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 132550: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11bd    
  hdata               integral              8     'h42      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    132450    
  end_time            time                  64    132550    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 132600: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10242                                   
  haddr                        integral              16    'h11bc                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    132600                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 132650: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 132650: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 132800: reporter [HBUS_IF] Master reads 43 from 11bc
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 132850: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11bc   
  hdata               integral              8     'h43     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    132650   
  end_time            time                  64    132850   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 132900: reporter [HBUS_IF] Master writes bc to 11bc
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 132900: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10440                                   
  haddr                        integral              16    'h11bc                                   
  hdata                        integral              8     'hbc                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    132900                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 132950: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 132950: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 133050: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11bc    
  hdata               integral              8     'hbc      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    132950    
  end_time            time                  64    133050    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 133100: reporter [HBUS_IF] Master writes 41 to 11be
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 133100: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10249                                   
  haddr                        integral              16    'h11be                                   
  hdata                        integral              8     'h41                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    133100                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 133150: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 133150: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 133250: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11be    
  hdata               integral              8     'h41      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    133150    
  end_time            time                  64    133250    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 133300: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10257                                   
  haddr                        integral              16    'h11bd                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    133300                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 133350: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 133350: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 133500: reporter [HBUS_IF] Master reads 42 from 11bd
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 133550: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11bd   
  hdata               integral              8     'h42     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    133350   
  end_time            time                  64    133550   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 133600: reporter [HBUS_IF] Master writes bd to 11bd
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 133600: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10321                                   
  haddr                        integral              16    'h11bd                                   
  hdata                        integral              8     'hbd                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    133600                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 133650: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 133650: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 133750: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11bd    
  hdata               integral              8     'hbd      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    133650    
  end_time            time                  64    133750    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 133800: reporter [HBUS_IF] Master writes 40 to 11bf
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 133800: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10229                                   
  haddr                        integral              16    'h11bf                                   
  hdata                        integral              8     'h40                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    133800                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 133850: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 133850: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 133950: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11bf    
  hdata               integral              8     'h40      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    133850    
  end_time            time                  64    133950    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 134000: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10432                                   
  haddr                        integral              16    'h11be                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    134000                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 134050: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 134050: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 134200: reporter [HBUS_IF] Master reads 41 from 11be
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 134250: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11be   
  hdata               integral              8     'h41     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    134050   
  end_time            time                  64    134250   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 134300: reporter [HBUS_IF] Master writes be to 11be
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 134300: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10227                                   
  haddr                        integral              16    'h11be                                   
  hdata                        integral              8     'hbe                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    134300                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 134350: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 134350: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 134450: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11be    
  hdata               integral              8     'hbe      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    134350    
  end_time            time                  64    134450    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 134500: reporter [HBUS_IF] Master writes 3f to 11c0
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 134500: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10310                                   
  haddr                        integral              16    'h11c0                                   
  hdata                        integral              8     'h3f                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    134500                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 134550: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 134550: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 134650: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11c0    
  hdata               integral              8     'h3f      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    134550    
  end_time            time                  64    134650    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 134700: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10237                                   
  haddr                        integral              16    'h11bf                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    134700                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 134750: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 134750: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 134900: reporter [HBUS_IF] Master reads 40 from 11bf
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 134950: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11bf   
  hdata               integral              8     'h40     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    134750   
  end_time            time                  64    134950   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 135000: reporter [HBUS_IF] Master writes bf to 11bf
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 135000: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10250                                   
  haddr                        integral              16    'h11bf                                   
  hdata                        integral              8     'hbf                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    135000                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 135050: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 135050: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 135150: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11bf    
  hdata               integral              8     'hbf      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    135050    
  end_time            time                  64    135150    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 135200: reporter [HBUS_IF] Master writes 3e to 11c1
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 135200: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10213                                   
  haddr                        integral              16    'h11c1                                   
  hdata                        integral              8     'h3e                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    135200                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 135250: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 135250: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 135350: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11c1    
  hdata               integral              8     'h3e      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    135250    
  end_time            time                  64    135350    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 135400: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10444                                   
  haddr                        integral              16    'h11c0                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    135400                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 135450: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 135450: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 135600: reporter [HBUS_IF] Master reads 3f from 11c0
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 135650: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11c0   
  hdata               integral              8     'h3f     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    135450   
  end_time            time                  64    135650   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 135700: reporter [HBUS_IF] Master writes c0 to 11c0
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 135700: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10219                                   
  haddr                        integral              16    'h11c0                                   
  hdata                        integral              8     'hc0                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    135700                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 135750: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 135750: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 135850: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11c0    
  hdata               integral              8     'hc0      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    135750    
  end_time            time                  64    135850    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 135900: reporter [HBUS_IF] Master writes 3d to 11c2
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 135900: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10218                                   
  haddr                        integral              16    'h11c2                                   
  hdata                        integral              8     'h3d                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    135900                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 135950: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 135950: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 136050: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11c2    
  hdata               integral              8     'h3d      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    135950    
  end_time            time                  64    136050    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 136100: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10447                                   
  haddr                        integral              16    'h11c1                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    136100                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 136150: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 136150: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 136300: reporter [HBUS_IF] Master reads 3e from 11c1
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 136350: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11c1   
  hdata               integral              8     'h3e     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    136150   
  end_time            time                  64    136350   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 136400: reporter [HBUS_IF] Master writes c1 to 11c1
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 136400: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10290                                   
  haddr                        integral              16    'h11c1                                   
  hdata                        integral              8     'hc1                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    136400                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 136450: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 136450: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 136550: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11c1    
  hdata               integral              8     'hc1      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    136450    
  end_time            time                  64    136550    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 136600: reporter [HBUS_IF] Master writes 3c to 11c3
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 136600: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10299                                   
  haddr                        integral              16    'h11c3                                   
  hdata                        integral              8     'h3c                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    136600                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 136650: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 136650: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 136750: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11c3    
  hdata               integral              8     'h3c      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    136650    
  end_time            time                  64    136750    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 136800: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10295                                   
  haddr                        integral              16    'h11c2                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    136800                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 136850: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 136850: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 137000: reporter [HBUS_IF] Master reads 3d from 11c2
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 137050: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11c2   
  hdata               integral              8     'h3d     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    136850   
  end_time            time                  64    137050   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 137100: reporter [HBUS_IF] Master writes c2 to 11c2
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 137100: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10280                                   
  haddr                        integral              16    'h11c2                                   
  hdata                        integral              8     'hc2                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    137100                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 137150: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 137150: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 137250: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11c2    
  hdata               integral              8     'hc2      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    137150    
  end_time            time                  64    137250    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 137300: reporter [HBUS_IF] Master writes 3b to 11c4
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 137300: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10278                                   
  haddr                        integral              16    'h11c4                                   
  hdata                        integral              8     'h3b                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    137300                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 137350: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 137350: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 137450: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11c4    
  hdata               integral              8     'h3b      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    137350    
  end_time            time                  64    137450    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 137500: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10452                                   
  haddr                        integral              16    'h11c3                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    137500                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 137550: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 137550: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 137700: reporter [HBUS_IF] Master reads 3c from 11c3
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 137750: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11c3   
  hdata               integral              8     'h3c     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    137550   
  end_time            time                  64    137750   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 137800: reporter [HBUS_IF] Master writes c3 to 11c3
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 137800: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10301                                   
  haddr                        integral              16    'h11c3                                   
  hdata                        integral              8     'hc3                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    137800                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 137850: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 137850: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 137950: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11c3    
  hdata               integral              8     'hc3      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    137850    
  end_time            time                  64    137950    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 138000: reporter [HBUS_IF] Master writes 3a to 11c5
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 138000: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10252                                   
  haddr                        integral              16    'h11c5                                   
  hdata                        integral              8     'h3a                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    138000                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 138050: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 138050: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 138150: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11c5    
  hdata               integral              8     'h3a      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    138050    
  end_time            time                  64    138150    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 138200: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10242                                   
  haddr                        integral              16    'h11c4                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    138200                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 138250: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 138250: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 138400: reporter [HBUS_IF] Master reads 3b from 11c4
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 138450: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11c4   
  hdata               integral              8     'h3b     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    138250   
  end_time            time                  64    138450   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 138500: reporter [HBUS_IF] Master writes c4 to 11c4
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 138500: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10436                                   
  haddr                        integral              16    'h11c4                                   
  hdata                        integral              8     'hc4                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    138500                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 138550: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 138550: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 138650: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11c4    
  hdata               integral              8     'hc4      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    138550    
  end_time            time                  64    138650    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 138700: reporter [HBUS_IF] Master writes 39 to 11c6
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 138700: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10430                                   
  haddr                        integral              16    'h11c6                                   
  hdata                        integral              8     'h39                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    138700                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 138750: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 138750: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 138850: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11c6    
  hdata               integral              8     'h39      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    138750    
  end_time            time                  64    138850    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 138900: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10257                                   
  haddr                        integral              16    'h11c5                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    138900                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 138950: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 138950: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 139100: reporter [HBUS_IF] Master reads 3a from 11c5
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 139150: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11c5   
  hdata               integral              8     'h3a     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    138950   
  end_time            time                  64    139150   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 139200: reporter [HBUS_IF] Master writes c5 to 11c5
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 139200: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10593                                   
  haddr                        integral              16    'h11c5                                   
  hdata                        integral              8     'hc5                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    139200                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 139250: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 139250: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 139350: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11c5    
  hdata               integral              8     'hc5      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    139250    
  end_time            time                  64    139350    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 139400: reporter [HBUS_IF] Master writes 38 to 11c7
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 139400: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10302                                   
  haddr                        integral              16    'h11c7                                   
  hdata                        integral              8     'h38                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    139400                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 139450: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 139450: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 139550: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11c7    
  hdata               integral              8     'h38      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    139450    
  end_time            time                  64    139550    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 139600: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10432                                   
  haddr                        integral              16    'h11c6                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    139600                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 139650: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 139650: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 139800: reporter [HBUS_IF] Master reads 39 from 11c6
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 139850: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11c6   
  hdata               integral              8     'h39     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    139650   
  end_time            time                  64    139850   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 139900: reporter [HBUS_IF] Master writes c6 to 11c6
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 139900: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10293                                   
  haddr                        integral              16    'h11c6                                   
  hdata                        integral              8     'hc6                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    139900                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 139950: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 139950: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 140050: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11c6    
  hdata               integral              8     'hc6      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    139950    
  end_time            time                  64    140050    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 140100: reporter [HBUS_IF] Master writes 37 to 11c8
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 140100: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10443                                   
  haddr                        integral              16    'h11c8                                   
  hdata                        integral              8     'h37                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    140100                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 140150: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 140150: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 140250: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11c8    
  hdata               integral              8     'h37      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    140150    
  end_time            time                  64    140250    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 140300: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10237                                   
  haddr                        integral              16    'h11c7                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    140300                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 140350: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 140350: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 140500: reporter [HBUS_IF] Master reads 38 from 11c7
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 140550: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11c7   
  hdata               integral              8     'h38     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    140350   
  end_time            time                  64    140550   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 140600: reporter [HBUS_IF] Master writes c7 to 11c7
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 140600: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10442                                   
  haddr                        integral              16    'h11c7                                   
  hdata                        integral              8     'hc7                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    140600                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 140650: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 140650: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 140750: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11c7    
  hdata               integral              8     'hc7      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    140650    
  end_time            time                  64    140750    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 140800: reporter [HBUS_IF] Master writes 36 to 11c9
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 140800: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10249                                   
  haddr                        integral              16    'h11c9                                   
  hdata                        integral              8     'h36                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    140800                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 140850: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 140850: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 140950: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11c9    
  hdata               integral              8     'h36      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    140850    
  end_time            time                  64    140950    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 141000: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10444                                   
  haddr                        integral              16    'h11c8                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    141000                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 141050: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 141050: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 141200: reporter [HBUS_IF] Master reads 37 from 11c8
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 141250: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11c8   
  hdata               integral              8     'h37     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    141050   
  end_time            time                  64    141250   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 141300: reporter [HBUS_IF] Master writes c8 to 11c8
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 141300: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10253                                   
  haddr                        integral              16    'h11c8                                   
  hdata                        integral              8     'hc8                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    141300                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 141350: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 141350: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 141450: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11c8    
  hdata               integral              8     'hc8      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    141350    
  end_time            time                  64    141450    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 141500: reporter [HBUS_IF] Master writes 35 to 11ca
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 141500: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10229                                   
  haddr                        integral              16    'h11ca                                   
  hdata                        integral              8     'h35                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    141500                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 141550: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 141550: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 141650: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11ca    
  hdata               integral              8     'h35      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    141550    
  end_time            time                  64    141650    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 141700: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10447                                   
  haddr                        integral              16    'h11c9                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    141700                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 141750: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 141750: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 141900: reporter [HBUS_IF] Master reads 36 from 11c9
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 141950: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11c9   
  hdata               integral              8     'h36     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    141750   
  end_time            time                  64    141950   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 142000: reporter [HBUS_IF] Master writes c9 to 11c9
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 142000: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10251                                   
  haddr                        integral              16    'h11c9                                   
  hdata                        integral              8     'hc9                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    142000                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 142050: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 142050: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 142150: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11c9    
  hdata               integral              8     'hc9      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    142050    
  end_time            time                  64    142150    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 142200: reporter [HBUS_IF] Master writes 34 to 11cb
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 142200: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10310                                   
  haddr                        integral              16    'h11cb                                   
  hdata                        integral              8     'h34                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    142200                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 142250: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 142250: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 142350: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11cb    
  hdata               integral              8     'h34      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    142250    
  end_time            time                  64    142350    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 142400: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10295                                   
  haddr                        integral              16    'h11ca                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    142400                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 142450: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 142450: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 142600: reporter [HBUS_IF] Master reads 35 from 11ca
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 142650: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11ca   
  hdata               integral              8     'h35     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    142450   
  end_time            time                  64    142650   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 142700: reporter [HBUS_IF] Master writes ca to 11ca
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 142700: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10297                                   
  haddr                        integral              16    'h11ca                                   
  hdata                        integral              8     'hca                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    142700                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 142750: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 142750: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 142850: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11ca    
  hdata               integral              8     'hca      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    142750    
  end_time            time                  64    142850    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 142900: reporter [HBUS_IF] Master writes 33 to 11cc
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 142900: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10213                                   
  haddr                        integral              16    'h11cc                                   
  hdata                        integral              8     'h33                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    142900                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 142950: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 142950: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 143050: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11cc    
  hdata               integral              8     'h33      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    142950    
  end_time            time                  64    143050    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 143100: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10452                                   
  haddr                        integral              16    'h11cb                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    143100                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 143150: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 143150: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 143300: reporter [HBUS_IF] Master reads 34 from 11cb
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 143350: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11cb   
  hdata               integral              8     'h34     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    143150   
  end_time            time                  64    143350   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 143400: reporter [HBUS_IF] Master writes cb to 11cb
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 143400: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10233                                   
  haddr                        integral              16    'h11cb                                   
  hdata                        integral              8     'hcb                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    143400                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 143450: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 143450: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 143550: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11cb    
  hdata               integral              8     'hcb      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    143450    
  end_time            time                  64    143550    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 143600: reporter [HBUS_IF] Master writes 32 to 11cd
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 143600: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10218                                   
  haddr                        integral              16    'h11cd                                   
  hdata                        integral              8     'h32                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    143600                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 143650: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 143650: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 143750: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11cd    
  hdata               integral              8     'h32      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    143650    
  end_time            time                  64    143750    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 143800: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10242                                   
  haddr                        integral              16    'h11cc                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    143800                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 143850: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 143850: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 144000: reporter [HBUS_IF] Master reads 33 from 11cc
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 144050: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11cc   
  hdata               integral              8     'h33     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    143850   
  end_time            time                  64    144050   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 144100: reporter [HBUS_IF] Master writes cc to 11cc
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 144100: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10331                                   
  haddr                        integral              16    'h11cc                                   
  hdata                        integral              8     'hcc                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    144100                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 144150: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 144150: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 144250: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11cc    
  hdata               integral              8     'hcc      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    144150    
  end_time            time                  64    144250    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 144300: reporter [HBUS_IF] Master writes 31 to 11ce
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 144300: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10299                                   
  haddr                        integral              16    'h11ce                                   
  hdata                        integral              8     'h31                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    144300                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 144350: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 144350: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 144450: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11ce    
  hdata               integral              8     'h31      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    144350    
  end_time            time                  64    144450    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 144500: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10257                                   
  haddr                        integral              16    'h11cd                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    144500                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 144550: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 144550: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 144700: reporter [HBUS_IF] Master reads 32 from 11cd
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 144750: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11cd   
  hdata               integral              8     'h32     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    144550   
  end_time            time                  64    144750   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 144800: reporter [HBUS_IF] Master writes cd to 11cd
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 144800: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10239                                   
  haddr                        integral              16    'h11cd                                   
  hdata                        integral              8     'hcd                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    144800                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 144850: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 144850: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 144950: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11cd    
  hdata               integral              8     'hcd      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    144850    
  end_time            time                  64    144950    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 145000: reporter [HBUS_IF] Master writes 30 to 11cf
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 145000: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10278                                   
  haddr                        integral              16    'h11cf                                   
  hdata                        integral              8     'h30                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    145000                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 145050: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 145050: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 145150: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11cf    
  hdata               integral              8     'h30      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    145050    
  end_time            time                  64    145150    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 145200: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10432                                   
  haddr                        integral              16    'h11ce                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    145200                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 145250: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 145250: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 145400: reporter [HBUS_IF] Master reads 31 from 11ce
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 145450: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11ce   
  hdata               integral              8     'h31     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    145250   
  end_time            time                  64    145450   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 145500: reporter [HBUS_IF] Master writes ce to 11ce
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 145500: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10431                                   
  haddr                        integral              16    'h11ce                                   
  hdata                        integral              8     'hce                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    145500                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 145550: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 145550: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 145650: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11ce    
  hdata               integral              8     'hce      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    145550    
  end_time            time                  64    145650    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 145700: reporter [HBUS_IF] Master writes 2f to 11d0
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 145700: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10252                                   
  haddr                        integral              16    'h11d0                                   
  hdata                        integral              8     'h2f                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    145700                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 145750: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 145750: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 145850: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11d0    
  hdata               integral              8     'h2f      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    145750    
  end_time            time                  64    145850    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 145900: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10237                                   
  haddr                        integral              16    'h11cf                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    145900                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 145950: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 145950: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 146100: reporter [HBUS_IF] Master reads 30 from 11cf
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 146150: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11cf   
  hdata               integral              8     'h30     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    145950   
  end_time            time                  64    146150   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 146200: reporter [HBUS_IF] Master writes cf to 11cf
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 146200: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10274                                   
  haddr                        integral              16    'h11cf                                   
  hdata                        integral              8     'hcf                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    146200                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 146250: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 146250: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 146350: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11cf    
  hdata               integral              8     'hcf      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    146250    
  end_time            time                  64    146350    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 146400: reporter [HBUS_IF] Master writes 2e to 11d1
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 146400: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10430                                   
  haddr                        integral              16    'h11d1                                   
  hdata                        integral              8     'h2e                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    146400                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 146450: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 146450: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 146550: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11d1    
  hdata               integral              8     'h2e      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    146450    
  end_time            time                  64    146550    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 146600: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10444                                   
  haddr                        integral              16    'h11d0                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    146600                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 146650: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 146650: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 146800: reporter [HBUS_IF] Master reads 2f from 11d0
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 146850: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11d0   
  hdata               integral              8     'h2f     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    146650   
  end_time            time                  64    146850   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 146900: reporter [HBUS_IF] Master writes d0 to 11d0
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 146900: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10435                                   
  haddr                        integral              16    'h11d0                                   
  hdata                        integral              8     'hd0                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    146900                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 146950: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 146950: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 147050: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11d0    
  hdata               integral              8     'hd0      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    146950    
  end_time            time                  64    147050    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 147100: reporter [HBUS_IF] Master writes 2d to 11d2
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 147100: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10302                                   
  haddr                        integral              16    'h11d2                                   
  hdata                        integral              8     'h2d                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    147100                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 147150: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 147150: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 147250: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11d2    
  hdata               integral              8     'h2d      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    147150    
  end_time            time                  64    147250    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 147300: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10447                                   
  haddr                        integral              16    'h11d1                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    147300                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 147350: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 147350: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 147500: reporter [HBUS_IF] Master reads 2e from 11d1
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 147550: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11d1   
  hdata               integral              8     'h2e     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    147350   
  end_time            time                  64    147550   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 147600: reporter [HBUS_IF] Master writes d1 to 11d1
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 147600: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10244                                   
  haddr                        integral              16    'h11d1                                   
  hdata                        integral              8     'hd1                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    147600                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 147650: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 147650: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 147750: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11d1    
  hdata               integral              8     'hd1      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    147650    
  end_time            time                  64    147750    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 147800: reporter [HBUS_IF] Master writes 2c to 11d3
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 147800: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10443                                   
  haddr                        integral              16    'h11d3                                   
  hdata                        integral              8     'h2c                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    147800                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 147850: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 147850: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 147950: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11d3    
  hdata               integral              8     'h2c      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    147850    
  end_time            time                  64    147950    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 148000: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10295                                   
  haddr                        integral              16    'h11d2                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    148000                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 148050: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 148050: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 148200: reporter [HBUS_IF] Master reads 2d from 11d2
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 148250: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11d2   
  hdata               integral              8     'h2d     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    148050   
  end_time            time                  64    148250   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 148300: reporter [HBUS_IF] Master writes d2 to 11d2
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 148300: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10248                                   
  haddr                        integral              16    'h11d2                                   
  hdata                        integral              8     'hd2                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    148300                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 148350: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 148350: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 148450: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11d2    
  hdata               integral              8     'hd2      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    148350    
  end_time            time                  64    148450    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 148500: reporter [HBUS_IF] Master writes 2b to 11d4
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 148500: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10249                                   
  haddr                        integral              16    'h11d4                                   
  hdata                        integral              8     'h2b                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    148500                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 148550: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 148550: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 148650: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11d4    
  hdata               integral              8     'h2b      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    148550    
  end_time            time                  64    148650    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 148700: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10452                                   
  haddr                        integral              16    'h11d3                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    148700                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 148750: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 148750: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 148900: reporter [HBUS_IF] Master reads 2c from 11d3
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 148950: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11d3   
  hdata               integral              8     'h2c     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    148750   
  end_time            time                  64    148950   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 149000: reporter [HBUS_IF] Master writes d3 to 11d3
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 149000: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10221                                   
  haddr                        integral              16    'h11d3                                   
  hdata                        integral              8     'hd3                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    149000                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 149050: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 149050: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 149150: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11d3    
  hdata               integral              8     'hd3      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    149050    
  end_time            time                  64    149150    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 149200: reporter [HBUS_IF] Master writes 2a to 11d5
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 149200: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10229                                   
  haddr                        integral              16    'h11d5                                   
  hdata                        integral              8     'h2a                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    149200                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 149250: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 149250: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 149350: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11d5    
  hdata               integral              8     'h2a      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    149250    
  end_time            time                  64    149350    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 149400: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10242                                   
  haddr                        integral              16    'h11d4                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    149400                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 149450: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 149450: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 149600: reporter [HBUS_IF] Master reads 2b from 11d4
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 149650: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11d4   
  hdata               integral              8     'h2b     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    149450   
  end_time            time                  64    149650   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 149700: reporter [HBUS_IF] Master writes d4 to 11d4
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 149700: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10306                                   
  haddr                        integral              16    'h11d4                                   
  hdata                        integral              8     'hd4                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    149700                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 149750: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 149750: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 149850: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11d4    
  hdata               integral              8     'hd4      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    149750    
  end_time            time                  64    149850    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 149900: reporter [HBUS_IF] Master writes 29 to 11d6
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 149900: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10310                                   
  haddr                        integral              16    'h11d6                                   
  hdata                        integral              8     'h29                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    149900                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 149950: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 149950: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 150050: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11d6    
  hdata               integral              8     'h29      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    149950    
  end_time            time                  64    150050    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 150100: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10257                                   
  haddr                        integral              16    'h11d5                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    150100                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 150150: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 150150: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 150300: reporter [HBUS_IF] Master reads 2a from 11d5
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 150350: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11d5   
  hdata               integral              8     'h2a     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    150150   
  end_time            time                  64    150350   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 150400: reporter [HBUS_IF] Master writes d5 to 11d5
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 150400: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10223                                   
  haddr                        integral              16    'h11d5                                   
  hdata                        integral              8     'hd5                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    150400                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 150450: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 150450: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 150550: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11d5    
  hdata               integral              8     'hd5      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    150450    
  end_time            time                  64    150550    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 150600: reporter [HBUS_IF] Master writes 28 to 11d7
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 150600: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10213                                   
  haddr                        integral              16    'h11d7                                   
  hdata                        integral              8     'h28                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    150600                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 150650: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 150650: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 150750: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11d7    
  hdata               integral              8     'h28      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    150650    
  end_time            time                  64    150750    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 150800: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10432                                   
  haddr                        integral              16    'h11d6                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    150800                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 150850: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 150850: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 151000: reporter [HBUS_IF] Master reads 29 from 11d6
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 151050: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11d6   
  hdata               integral              8     'h29     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    150850   
  end_time            time                  64    151050   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 151100: reporter [HBUS_IF] Master writes d6 to 11d6
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 151100: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10429                                   
  haddr                        integral              16    'h11d6                                   
  hdata                        integral              8     'hd6                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    151100                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 151150: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 151150: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 151250: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11d6    
  hdata               integral              8     'hd6      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    151150    
  end_time            time                  64    151250    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 151300: reporter [HBUS_IF] Master writes 27 to 11d8
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 151300: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10218                                   
  haddr                        integral              16    'h11d8                                   
  hdata                        integral              8     'h27                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    151300                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 151350: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 151350: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 151450: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11d8    
  hdata               integral              8     'h27      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    151350    
  end_time            time                  64    151450    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 151500: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10237                                   
  haddr                        integral              16    'h11d7                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    151500                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 151550: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 151550: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 151700: reporter [HBUS_IF] Master reads 28 from 11d7
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 151750: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11d7   
  hdata               integral              8     'h28     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    151550   
  end_time            time                  64    151750   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 151800: reporter [HBUS_IF] Master writes d7 to 11d7
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 151800: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10448                                   
  haddr                        integral              16    'h11d7                                   
  hdata                        integral              8     'hd7                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    151800                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 151850: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 151850: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 151950: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11d7    
  hdata               integral              8     'hd7      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    151850    
  end_time            time                  64    151950    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 152000: reporter [HBUS_IF] Master writes 26 to 11d9
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 152000: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10299                                   
  haddr                        integral              16    'h11d9                                   
  hdata                        integral              8     'h26                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    152000                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 152050: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 152050: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 152150: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11d9    
  hdata               integral              8     'h26      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    152050    
  end_time            time                  64    152150    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 152200: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10444                                   
  haddr                        integral              16    'h11d8                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    152200                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 152250: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 152250: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 152400: reporter [HBUS_IF] Master reads 27 from 11d8
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 152450: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11d8   
  hdata               integral              8     'h27     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    152250   
  end_time            time                  64    152450   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 152500: reporter [HBUS_IF] Master writes d8 to 11d8
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 152500: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10243                                   
  haddr                        integral              16    'h11d8                                   
  hdata                        integral              8     'hd8                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    152500                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 152550: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 152550: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 152650: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11d8    
  hdata               integral              8     'hd8      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    152550    
  end_time            time                  64    152650    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 152700: reporter [HBUS_IF] Master writes 25 to 11da
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 152700: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10278                                   
  haddr                        integral              16    'h11da                                   
  hdata                        integral              8     'h25                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    152700                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 152750: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 152750: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 152850: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11da    
  hdata               integral              8     'h25      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    152750    
  end_time            time                  64    152850    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 152900: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10447                                   
  haddr                        integral              16    'h11d9                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    152900                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 152950: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 152950: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 153100: reporter [HBUS_IF] Master reads 26 from 11d9
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 153150: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11d9   
  hdata               integral              8     'h26     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    152950   
  end_time            time                  64    153150   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 153200: reporter [HBUS_IF] Master writes d9 to 11d9
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 153200: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10319                                   
  haddr                        integral              16    'h11d9                                   
  hdata                        integral              8     'hd9                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    153200                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 153250: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 153250: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 153350: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11d9    
  hdata               integral              8     'hd9      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    153250    
  end_time            time                  64    153350    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 153400: reporter [HBUS_IF] Master writes 24 to 11db
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 153400: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10252                                   
  haddr                        integral              16    'h11db                                   
  hdata                        integral              8     'h24                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    153400                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 153450: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 153450: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 153550: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11db    
  hdata               integral              8     'h24      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    153450    
  end_time            time                  64    153550    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 153600: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10295                                   
  haddr                        integral              16    'h11da                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    153600                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 153650: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 153650: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 153800: reporter [HBUS_IF] Master reads 25 from 11da
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 153850: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11da   
  hdata               integral              8     'h25     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    153650   
  end_time            time                  64    153850   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 153900: reporter [HBUS_IF] Master writes da to 11da
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 153900: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10291                                   
  haddr                        integral              16    'h11da                                   
  hdata                        integral              8     'hda                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    153900                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 153950: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 153950: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 154050: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11da    
  hdata               integral              8     'hda      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    153950    
  end_time            time                  64    154050    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 154100: reporter [HBUS_IF] Master writes 23 to 11dc
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 154100: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10430                                   
  haddr                        integral              16    'h11dc                                   
  hdata                        integral              8     'h23                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    154100                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 154150: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 154150: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 154250: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11dc    
  hdata               integral              8     'h23      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    154150    
  end_time            time                  64    154250    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 154300: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10452                                   
  haddr                        integral              16    'h11db                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    154300                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 154350: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 154350: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 154500: reporter [HBUS_IF] Master reads 24 from 11db
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 154550: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11db   
  hdata               integral              8     'h24     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    154350   
  end_time            time                  64    154550   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 154600: reporter [HBUS_IF] Master writes db to 11db
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 154600: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10286                                   
  haddr                        integral              16    'h11db                                   
  hdata                        integral              8     'hdb                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    154600                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 154650: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 154650: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 154750: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11db    
  hdata               integral              8     'hdb      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    154650    
  end_time            time                  64    154750    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 154800: reporter [HBUS_IF] Master writes 22 to 11dd
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 154800: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10302                                   
  haddr                        integral              16    'h11dd                                   
  hdata                        integral              8     'h22                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    154800                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 154850: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 154850: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 154950: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11dd    
  hdata               integral              8     'h22      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    154850    
  end_time            time                  64    154950    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 155000: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10242                                   
  haddr                        integral              16    'h11dc                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    155000                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 155050: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 155050: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 155200: reporter [HBUS_IF] Master reads 23 from 11dc
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 155250: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11dc   
  hdata               integral              8     'h23     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    155050   
  end_time            time                  64    155250   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 155300: reporter [HBUS_IF] Master writes dc to 11dc
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 155300: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10216                                   
  haddr                        integral              16    'h11dc                                   
  hdata                        integral              8     'hdc                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    155300                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 155350: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 155350: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 155450: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11dc    
  hdata               integral              8     'hdc      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    155350    
  end_time            time                  64    155450    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 155500: reporter [HBUS_IF] Master writes 21 to 11de
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 155500: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10443                                   
  haddr                        integral              16    'h11de                                   
  hdata                        integral              8     'h21                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    155500                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 155550: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 155550: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 155650: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11de    
  hdata               integral              8     'h21      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    155550    
  end_time            time                  64    155650    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 155700: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10257                                   
  haddr                        integral              16    'h11dd                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    155700                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 155750: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 155750: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 155900: reporter [HBUS_IF] Master reads 22 from 11dd
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 155950: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11dd   
  hdata               integral              8     'h22     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    155750   
  end_time            time                  64    155950   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 156000: reporter [HBUS_IF] Master writes dd to 11dd
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 156000: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10241                                   
  haddr                        integral              16    'h11dd                                   
  hdata                        integral              8     'hdd                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    156000                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 156050: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 156050: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 156150: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11dd    
  hdata               integral              8     'hdd      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    156050    
  end_time            time                  64    156150    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 156200: reporter [HBUS_IF] Master writes 20 to 11df
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 156200: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10249                                   
  haddr                        integral              16    'h11df                                   
  hdata                        integral              8     'h20                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    156200                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 156250: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 156250: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 156350: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11df    
  hdata               integral              8     'h20      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    156250    
  end_time            time                  64    156350    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 156400: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10432                                   
  haddr                        integral              16    'h11de                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    156400                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 156450: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 156450: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 156600: reporter [HBUS_IF] Master reads 21 from 11de
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 156650: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11de   
  hdata               integral              8     'h21     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    156450   
  end_time            time                  64    156650   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 156700: reporter [HBUS_IF] Master writes de to 11de
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 156700: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10450                                   
  haddr                        integral              16    'h11de                                   
  hdata                        integral              8     'hde                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    156700                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 156750: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 156750: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 156850: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11de    
  hdata               integral              8     'hde      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    156750    
  end_time            time                  64    156850    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 156900: reporter [HBUS_IF] Master writes 1f to 11e0
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 156900: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10229                                   
  haddr                        integral              16    'h11e0                                   
  hdata                        integral              8     'h1f                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    156900                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 156950: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 156950: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 157050: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11e0    
  hdata               integral              8     'h1f      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    156950    
  end_time            time                  64    157050    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 157100: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10237                                   
  haddr                        integral              16    'h11df                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    157100                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 157150: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 157150: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 157300: reporter [HBUS_IF] Master reads 20 from 11df
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 157350: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11df   
  hdata               integral              8     'h20     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    157150   
  end_time            time                  64    157350   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 157400: reporter [HBUS_IF] Master writes df to 11df
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 157400: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10255                                   
  haddr                        integral              16    'h11df                                   
  hdata                        integral              8     'hdf                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    157400                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 157450: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 157450: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 157550: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11df    
  hdata               integral              8     'hdf      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    157450    
  end_time            time                  64    157550    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 157600: reporter [HBUS_IF] Master writes 1e to 11e1
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 157600: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10310                                   
  haddr                        integral              16    'h11e1                                   
  hdata                        integral              8     'h1e                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    157600                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 157650: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 157650: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 157750: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11e1    
  hdata               integral              8     'h1e      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    157650    
  end_time            time                  64    157750    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 157800: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10444                                   
  haddr                        integral              16    'h11e0                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    157800                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 157850: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 157850: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 158000: reporter [HBUS_IF] Master reads 1f from 11e0
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 158050: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11e0   
  hdata               integral              8     'h1f     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    157850   
  end_time            time                  64    158050   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 158100: reporter [HBUS_IF] Master writes e0 to 11e0
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 158100: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10440                                   
  haddr                        integral              16    'h11e0                                   
  hdata                        integral              8     'he0                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    158100                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 158150: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 158150: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 158250: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11e0    
  hdata               integral              8     'he0      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    158150    
  end_time            time                  64    158250    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 158300: reporter [HBUS_IF] Master writes 1d to 11e2
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 158300: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10213                                   
  haddr                        integral              16    'h11e2                                   
  hdata                        integral              8     'h1d                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    158300                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 158350: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 158350: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 158450: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11e2    
  hdata               integral              8     'h1d      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    158350    
  end_time            time                  64    158450    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 158500: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10447                                   
  haddr                        integral              16    'h11e1                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    158500                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 158550: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 158550: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 158700: reporter [HBUS_IF] Master reads 1e from 11e1
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 158750: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11e1   
  hdata               integral              8     'h1e     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    158550   
  end_time            time                  64    158750   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 158800: reporter [HBUS_IF] Master writes e1 to 11e1
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 158800: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10321                                   
  haddr                        integral              16    'h11e1                                   
  hdata                        integral              8     'he1                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    158800                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 158850: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 158850: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 158950: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11e1    
  hdata               integral              8     'he1      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    158850    
  end_time            time                  64    158950    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 159000: reporter [HBUS_IF] Master writes 1c to 11e3
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 159000: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10218                                   
  haddr                        integral              16    'h11e3                                   
  hdata                        integral              8     'h1c                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    159000                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 159050: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 159050: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 159150: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11e3    
  hdata               integral              8     'h1c      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    159050    
  end_time            time                  64    159150    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 159200: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10295                                   
  haddr                        integral              16    'h11e2                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    159200                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 159250: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 159250: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 159400: reporter [HBUS_IF] Master reads 1d from 11e2
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 159450: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11e2   
  hdata               integral              8     'h1d     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    159250   
  end_time            time                  64    159450   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 159500: reporter [HBUS_IF] Master writes e2 to 11e2
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 159500: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10227                                   
  haddr                        integral              16    'h11e2                                   
  hdata                        integral              8     'he2                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    159500                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 159550: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 159550: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 159650: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11e2    
  hdata               integral              8     'he2      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    159550    
  end_time            time                  64    159650    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 159700: reporter [HBUS_IF] Master writes 1b to 11e4
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 159700: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10299                                   
  haddr                        integral              16    'h11e4                                   
  hdata                        integral              8     'h1b                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    159700                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 159750: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 159750: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 159850: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11e4    
  hdata               integral              8     'h1b      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    159750    
  end_time            time                  64    159850    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 159900: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10452                                   
  haddr                        integral              16    'h11e3                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    159900                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 159950: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 159950: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 160100: reporter [HBUS_IF] Master reads 1c from 11e3
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 160150: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11e3   
  hdata               integral              8     'h1c     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    159950   
  end_time            time                  64    160150   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 160200: reporter [HBUS_IF] Master writes e3 to 11e3
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 160200: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10250                                   
  haddr                        integral              16    'h11e3                                   
  hdata                        integral              8     'he3                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    160200                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 160250: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 160250: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 160350: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11e3    
  hdata               integral              8     'he3      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    160250    
  end_time            time                  64    160350    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 160400: reporter [HBUS_IF] Master writes 1a to 11e5
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 160400: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10278                                   
  haddr                        integral              16    'h11e5                                   
  hdata                        integral              8     'h1a                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    160400                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 160450: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 160450: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 160550: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11e5    
  hdata               integral              8     'h1a      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    160450    
  end_time            time                  64    160550    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 160600: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10242                                   
  haddr                        integral              16    'h11e4                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    160600                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 160650: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 160650: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 160800: reporter [HBUS_IF] Master reads 1b from 11e4
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 160850: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11e4   
  hdata               integral              8     'h1b     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    160650   
  end_time            time                  64    160850   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 160900: reporter [HBUS_IF] Master writes e4 to 11e4
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 160900: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10219                                   
  haddr                        integral              16    'h11e4                                   
  hdata                        integral              8     'he4                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    160900                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 160950: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 160950: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 161050: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11e4    
  hdata               integral              8     'he4      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    160950    
  end_time            time                  64    161050    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 161100: reporter [HBUS_IF] Master writes 19 to 11e6
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 161100: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10252                                   
  haddr                        integral              16    'h11e6                                   
  hdata                        integral              8     'h19                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    161100                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 161150: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 161150: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 161250: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11e6    
  hdata               integral              8     'h19      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    161150    
  end_time            time                  64    161250    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 161300: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10257                                   
  haddr                        integral              16    'h11e5                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    161300                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 161350: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 161350: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 161500: reporter [HBUS_IF] Master reads 1a from 11e5
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 161550: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11e5   
  hdata               integral              8     'h1a     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    161350   
  end_time            time                  64    161550   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 161600: reporter [HBUS_IF] Master writes e5 to 11e5
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 161600: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10290                                   
  haddr                        integral              16    'h11e5                                   
  hdata                        integral              8     'he5                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    161600                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 161650: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 161650: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 161750: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11e5    
  hdata               integral              8     'he5      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    161650    
  end_time            time                  64    161750    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 161800: reporter [HBUS_IF] Master writes 18 to 11e7
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 161800: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10430                                   
  haddr                        integral              16    'h11e7                                   
  hdata                        integral              8     'h18                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    161800                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 161850: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 161850: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 161950: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11e7    
  hdata               integral              8     'h18      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    161850    
  end_time            time                  64    161950    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 162000: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10432                                   
  haddr                        integral              16    'h11e6                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    162000                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 162050: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 162050: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 162200: reporter [HBUS_IF] Master reads 19 from 11e6
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 162250: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11e6   
  hdata               integral              8     'h19     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    162050   
  end_time            time                  64    162250   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 162300: reporter [HBUS_IF] Master writes e6 to 11e6
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 162300: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10280                                   
  haddr                        integral              16    'h11e6                                   
  hdata                        integral              8     'he6                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    162300                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 162350: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 162350: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 162450: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11e6    
  hdata               integral              8     'he6      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    162350    
  end_time            time                  64    162450    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 162500: reporter [HBUS_IF] Master writes 17 to 11e8
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 162500: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10302                                   
  haddr                        integral              16    'h11e8                                   
  hdata                        integral              8     'h17                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    162500                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 162550: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 162550: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 162650: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11e8    
  hdata               integral              8     'h17      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    162550    
  end_time            time                  64    162650    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 162700: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10237                                   
  haddr                        integral              16    'h11e7                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    162700                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 162750: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 162750: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 162900: reporter [HBUS_IF] Master reads 18 from 11e7
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 162950: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11e7   
  hdata               integral              8     'h18     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    162750   
  end_time            time                  64    162950   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 163000: reporter [HBUS_IF] Master writes e7 to 11e7
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 163000: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10301                                   
  haddr                        integral              16    'h11e7                                   
  hdata                        integral              8     'he7                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    163000                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 163050: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 163050: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 163150: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11e7    
  hdata               integral              8     'he7      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    163050    
  end_time            time                  64    163150    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 163200: reporter [HBUS_IF] Master writes 16 to 11e9
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 163200: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10443                                   
  haddr                        integral              16    'h11e9                                   
  hdata                        integral              8     'h16                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    163200                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 163250: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 163250: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 163350: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11e9    
  hdata               integral              8     'h16      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    163250    
  end_time            time                  64    163350    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 163400: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10444                                   
  haddr                        integral              16    'h11e8                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    163400                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 163450: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 163450: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 163600: reporter [HBUS_IF] Master reads 17 from 11e8
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 163650: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11e8   
  hdata               integral              8     'h17     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    163450   
  end_time            time                  64    163650   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 163700: reporter [HBUS_IF] Master writes e8 to 11e8
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 163700: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10436                                   
  haddr                        integral              16    'h11e8                                   
  hdata                        integral              8     'he8                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    163700                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 163750: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 163750: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 163850: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11e8    
  hdata               integral              8     'he8      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    163750    
  end_time            time                  64    163850    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 163900: reporter [HBUS_IF] Master writes 15 to 11ea
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 163900: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10249                                   
  haddr                        integral              16    'h11ea                                   
  hdata                        integral              8     'h15                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    163900                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 163950: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 163950: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 164050: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11ea    
  hdata               integral              8     'h15      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    163950    
  end_time            time                  64    164050    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 164100: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10447                                   
  haddr                        integral              16    'h11e9                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    164100                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 164150: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 164150: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 164300: reporter [HBUS_IF] Master reads 16 from 11e9
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 164350: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11e9   
  hdata               integral              8     'h16     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    164150   
  end_time            time                  64    164350   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 164400: reporter [HBUS_IF] Master writes e9 to 11e9
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 164400: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10593                                   
  haddr                        integral              16    'h11e9                                   
  hdata                        integral              8     'he9                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    164400                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 164450: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 164450: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 164550: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11e9    
  hdata               integral              8     'he9      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    164450    
  end_time            time                  64    164550    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 164600: reporter [HBUS_IF] Master writes 14 to 11eb
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 164600: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10229                                   
  haddr                        integral              16    'h11eb                                   
  hdata                        integral              8     'h14                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    164600                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 164650: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 164650: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 164750: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11eb    
  hdata               integral              8     'h14      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    164650    
  end_time            time                  64    164750    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 164800: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10295                                   
  haddr                        integral              16    'h11ea                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    164800                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 164850: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 164850: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 165000: reporter [HBUS_IF] Master reads 15 from 11ea
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 165050: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11ea   
  hdata               integral              8     'h15     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    164850   
  end_time            time                  64    165050   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 165100: reporter [HBUS_IF] Master writes ea to 11ea
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 165100: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10293                                   
  haddr                        integral              16    'h11ea                                   
  hdata                        integral              8     'hea                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    165100                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 165150: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 165150: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 165250: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11ea    
  hdata               integral              8     'hea      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    165150    
  end_time            time                  64    165250    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 165300: reporter [HBUS_IF] Master writes 13 to 11ec
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 165300: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10310                                   
  haddr                        integral              16    'h11ec                                   
  hdata                        integral              8     'h13                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    165300                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 165350: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 165350: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 165450: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11ec    
  hdata               integral              8     'h13      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    165350    
  end_time            time                  64    165450    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 165500: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10452                                   
  haddr                        integral              16    'h11eb                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    165500                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 165550: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 165550: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 165700: reporter [HBUS_IF] Master reads 14 from 11eb
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 165750: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11eb   
  hdata               integral              8     'h14     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    165550   
  end_time            time                  64    165750   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 165800: reporter [HBUS_IF] Master writes eb to 11eb
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 165800: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10442                                   
  haddr                        integral              16    'h11eb                                   
  hdata                        integral              8     'heb                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    165800                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 165850: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 165850: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 165950: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11eb    
  hdata               integral              8     'heb      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    165850    
  end_time            time                  64    165950    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 166000: reporter [HBUS_IF] Master writes 12 to 11ed
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 166000: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10213                                   
  haddr                        integral              16    'h11ed                                   
  hdata                        integral              8     'h12                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    166000                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 166050: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 166050: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 166150: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11ed    
  hdata               integral              8     'h12      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    166050    
  end_time            time                  64    166150    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 166200: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10242                                   
  haddr                        integral              16    'h11ec                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    166200                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 166250: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 166250: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 166400: reporter [HBUS_IF] Master reads 13 from 11ec
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 166450: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11ec   
  hdata               integral              8     'h13     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    166250   
  end_time            time                  64    166450   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 166500: reporter [HBUS_IF] Master writes ec to 11ec
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 166500: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10253                                   
  haddr                        integral              16    'h11ec                                   
  hdata                        integral              8     'hec                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    166500                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 166550: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 166550: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 166650: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11ec    
  hdata               integral              8     'hec      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    166550    
  end_time            time                  64    166650    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 166700: reporter [HBUS_IF] Master writes 11 to 11ee
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 166700: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10218                                   
  haddr                        integral              16    'h11ee                                   
  hdata                        integral              8     'h11                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    166700                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 166750: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 166750: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 166850: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11ee    
  hdata               integral              8     'h11      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    166750    
  end_time            time                  64    166850    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 166900: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10257                                   
  haddr                        integral              16    'h11ed                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    166900                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 166950: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 166950: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 167100: reporter [HBUS_IF] Master reads 12 from 11ed
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 167150: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11ed   
  hdata               integral              8     'h12     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    166950   
  end_time            time                  64    167150   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 167200: reporter [HBUS_IF] Master writes ed to 11ed
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 167200: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10251                                   
  haddr                        integral              16    'h11ed                                   
  hdata                        integral              8     'hed                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    167200                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 167250: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 167250: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 167350: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11ed    
  hdata               integral              8     'hed      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    167250    
  end_time            time                  64    167350    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 167400: reporter [HBUS_IF] Master writes 10 to 11ef
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 167400: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10299                                   
  haddr                        integral              16    'h11ef                                   
  hdata                        integral              8     'h10                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    167400                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 167450: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 167450: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 167550: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11ef    
  hdata               integral              8     'h10      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    167450    
  end_time            time                  64    167550    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 167600: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10432                                   
  haddr                        integral              16    'h11ee                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    167600                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 167650: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 167650: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 167800: reporter [HBUS_IF] Master reads 11 from 11ee
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 167850: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11ee   
  hdata               integral              8     'h11     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    167650   
  end_time            time                  64    167850   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 167900: reporter [HBUS_IF] Master writes ee to 11ee
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 167900: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10297                                   
  haddr                        integral              16    'h11ee                                   
  hdata                        integral              8     'hee                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    167900                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 167950: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 167950: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 168050: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11ee    
  hdata               integral              8     'hee      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    167950    
  end_time            time                  64    168050    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 168100: reporter [HBUS_IF] Master writes 0f to 11f0
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 168100: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10278                                   
  haddr                        integral              16    'h11f0                                   
  hdata                        integral              8     'hf                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    168100                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 168150: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 168150: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 168250: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11f0    
  hdata               integral              8     'hf       
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    168150    
  end_time            time                  64    168250    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 168300: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10237                                   
  haddr                        integral              16    'h11ef                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    168300                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 168350: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 168350: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 168500: reporter [HBUS_IF] Master reads 10 from 11ef
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 168550: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11ef   
  hdata               integral              8     'h10     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    168350   
  end_time            time                  64    168550   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 168600: reporter [HBUS_IF] Master writes ef to 11ef
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 168600: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10233                                   
  haddr                        integral              16    'h11ef                                   
  hdata                        integral              8     'hef                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    168600                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 168650: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 168650: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 168750: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11ef    
  hdata               integral              8     'hef      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    168650    
  end_time            time                  64    168750    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 168800: reporter [HBUS_IF] Master writes 0e to 11f1
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 168800: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10252                                   
  haddr                        integral              16    'h11f1                                   
  hdata                        integral              8     'he                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    168800                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 168850: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 168850: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 168950: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11f1    
  hdata               integral              8     'he       
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    168850    
  end_time            time                  64    168950    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 169000: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10444                                   
  haddr                        integral              16    'h11f0                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    169000                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 169050: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 169050: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 169200: reporter [HBUS_IF] Master reads 0f from 11f0
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 169250: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11f0   
  hdata               integral              8     'hf      
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    169050   
  end_time            time                  64    169250   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 169300: reporter [HBUS_IF] Master writes f0 to 11f0
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 169300: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10331                                   
  haddr                        integral              16    'h11f0                                   
  hdata                        integral              8     'hf0                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    169300                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 169350: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 169350: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 169450: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11f0    
  hdata               integral              8     'hf0      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    169350    
  end_time            time                  64    169450    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 169500: reporter [HBUS_IF] Master writes 0d to 11f2
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 169500: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10430                                   
  haddr                        integral              16    'h11f2                                   
  hdata                        integral              8     'hd                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    169500                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 169550: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 169550: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 169650: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11f2    
  hdata               integral              8     'hd       
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    169550    
  end_time            time                  64    169650    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 169700: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10447                                   
  haddr                        integral              16    'h11f1                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    169700                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 169750: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 169750: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 169900: reporter [HBUS_IF] Master reads 0e from 11f1
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 169950: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11f1   
  hdata               integral              8     'he      
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    169750   
  end_time            time                  64    169950   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 170000: reporter [HBUS_IF] Master writes f1 to 11f1
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 170000: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10239                                   
  haddr                        integral              16    'h11f1                                   
  hdata                        integral              8     'hf1                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    170000                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 170050: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 170050: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 170150: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11f1    
  hdata               integral              8     'hf1      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    170050    
  end_time            time                  64    170150    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 170200: reporter [HBUS_IF] Master writes 0c to 11f3
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 170200: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10302                                   
  haddr                        integral              16    'h11f3                                   
  hdata                        integral              8     'hc                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    170200                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 170250: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 170250: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 170350: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11f3    
  hdata               integral              8     'hc       
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    170250    
  end_time            time                  64    170350    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 170400: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10295                                   
  haddr                        integral              16    'h11f2                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    170400                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 170450: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 170450: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 170600: reporter [HBUS_IF] Master reads 0d from 11f2
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 170650: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11f2   
  hdata               integral              8     'hd      
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    170450   
  end_time            time                  64    170650   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 170700: reporter [HBUS_IF] Master writes f2 to 11f2
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 170700: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10431                                   
  haddr                        integral              16    'h11f2                                   
  hdata                        integral              8     'hf2                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    170700                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 170750: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 170750: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 170850: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11f2    
  hdata               integral              8     'hf2      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    170750    
  end_time            time                  64    170850    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 170900: reporter [HBUS_IF] Master writes 0b to 11f4
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 170900: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10443                                   
  haddr                        integral              16    'h11f4                                   
  hdata                        integral              8     'hb                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    170900                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 170950: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 170950: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 171050: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11f4    
  hdata               integral              8     'hb       
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    170950    
  end_time            time                  64    171050    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 171100: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10452                                   
  haddr                        integral              16    'h11f3                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    171100                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 171150: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 171150: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 171300: reporter [HBUS_IF] Master reads 0c from 11f3
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 171350: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11f3   
  hdata               integral              8     'hc      
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    171150   
  end_time            time                  64    171350   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 171400: reporter [HBUS_IF] Master writes f3 to 11f3
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 171400: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10274                                   
  haddr                        integral              16    'h11f3                                   
  hdata                        integral              8     'hf3                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    171400                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 171450: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 171450: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 171550: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11f3    
  hdata               integral              8     'hf3      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    171450    
  end_time            time                  64    171550    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 171600: reporter [HBUS_IF] Master writes 0a to 11f5
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 171600: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10249                                   
  haddr                        integral              16    'h11f5                                   
  hdata                        integral              8     'ha                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    171600                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 171650: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 171650: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 171750: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11f5    
  hdata               integral              8     'ha       
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    171650    
  end_time            time                  64    171750    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 171800: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10242                                   
  haddr                        integral              16    'h11f4                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    171800                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 171850: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 171850: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 172000: reporter [HBUS_IF] Master reads 0b from 11f4
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 172050: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11f4   
  hdata               integral              8     'hb      
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    171850   
  end_time            time                  64    172050   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 172100: reporter [HBUS_IF] Master writes f4 to 11f4
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 172100: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10435                                   
  haddr                        integral              16    'h11f4                                   
  hdata                        integral              8     'hf4                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    172100                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 172150: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 172150: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 172250: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11f4    
  hdata               integral              8     'hf4      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    172150    
  end_time            time                  64    172250    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 172300: reporter [HBUS_IF] Master writes 09 to 11f6
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 172300: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10229                                   
  haddr                        integral              16    'h11f6                                   
  hdata                        integral              8     'h9                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    172300                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 172350: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 172350: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 172450: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11f6    
  hdata               integral              8     'h9       
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    172350    
  end_time            time                  64    172450    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 172500: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10257                                   
  haddr                        integral              16    'h11f5                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    172500                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 172550: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 172550: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 172700: reporter [HBUS_IF] Master reads 0a from 11f5
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 172750: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11f5   
  hdata               integral              8     'ha      
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    172550   
  end_time            time                  64    172750   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 172800: reporter [HBUS_IF] Master writes f5 to 11f5
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 172800: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10244                                   
  haddr                        integral              16    'h11f5                                   
  hdata                        integral              8     'hf5                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    172800                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 172850: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 172850: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 172950: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11f5    
  hdata               integral              8     'hf5      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    172850    
  end_time            time                  64    172950    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 173000: reporter [HBUS_IF] Master writes 08 to 11f7
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 173000: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10310                                   
  haddr                        integral              16    'h11f7                                   
  hdata                        integral              8     'h8                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    173000                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 173050: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 173050: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 173150: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11f7    
  hdata               integral              8     'h8       
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    173050    
  end_time            time                  64    173150    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 173200: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10432                                   
  haddr                        integral              16    'h11f6                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    173200                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 173250: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 173250: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 173400: reporter [HBUS_IF] Master reads 09 from 11f6
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 173450: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11f6   
  hdata               integral              8     'h9      
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    173250   
  end_time            time                  64    173450   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 173500: reporter [HBUS_IF] Master writes f6 to 11f6
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 173500: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10248                                   
  haddr                        integral              16    'h11f6                                   
  hdata                        integral              8     'hf6                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    173500                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 173550: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 173550: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 173650: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11f6    
  hdata               integral              8     'hf6      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    173550    
  end_time            time                  64    173650    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 173700: reporter [HBUS_IF] Master writes 07 to 11f8
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 173700: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10213                                   
  haddr                        integral              16    'h11f8                                   
  hdata                        integral              8     'h7                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    173700                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 173750: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 173750: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 173850: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11f8    
  hdata               integral              8     'h7       
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    173750    
  end_time            time                  64    173850    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 173900: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10237                                   
  haddr                        integral              16    'h11f7                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    173900                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 173950: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 173950: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 174100: reporter [HBUS_IF] Master reads 08 from 11f7
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 174150: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11f7   
  hdata               integral              8     'h8      
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    173950   
  end_time            time                  64    174150   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 174200: reporter [HBUS_IF] Master writes f7 to 11f7
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 174200: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10221                                   
  haddr                        integral              16    'h11f7                                   
  hdata                        integral              8     'hf7                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    174200                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 174250: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 174250: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 174350: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11f7    
  hdata               integral              8     'hf7      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    174250    
  end_time            time                  64    174350    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 174400: reporter [HBUS_IF] Master writes 06 to 11f9
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 174400: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10218                                   
  haddr                        integral              16    'h11f9                                   
  hdata                        integral              8     'h6                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    174400                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 174450: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 174450: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 174550: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11f9    
  hdata               integral              8     'h6       
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    174450    
  end_time            time                  64    174550    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 174600: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10444                                   
  haddr                        integral              16    'h11f8                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    174600                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 174650: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 174650: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 174800: reporter [HBUS_IF] Master reads 07 from 11f8
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 174850: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11f8   
  hdata               integral              8     'h7      
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    174650   
  end_time            time                  64    174850   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 174900: reporter [HBUS_IF] Master writes f8 to 11f8
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 174900: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10306                                   
  haddr                        integral              16    'h11f8                                   
  hdata                        integral              8     'hf8                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    174900                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 174950: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 174950: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 175050: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11f8    
  hdata               integral              8     'hf8      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    174950    
  end_time            time                  64    175050    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 175100: reporter [HBUS_IF] Master writes 05 to 11fa
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 175100: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10299                                   
  haddr                        integral              16    'h11fa                                   
  hdata                        integral              8     'h5                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    175100                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 175150: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 175150: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 175250: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11fa    
  hdata               integral              8     'h5       
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    175150    
  end_time            time                  64    175250    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 175300: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10447                                   
  haddr                        integral              16    'h11f9                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    175300                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 175350: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 175350: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 175500: reporter [HBUS_IF] Master reads 06 from 11f9
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 175550: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11f9   
  hdata               integral              8     'h6      
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    175350   
  end_time            time                  64    175550   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 175600: reporter [HBUS_IF] Master writes f9 to 11f9
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 175600: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10223                                   
  haddr                        integral              16    'h11f9                                   
  hdata                        integral              8     'hf9                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    175600                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 175650: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 175650: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 175750: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11f9    
  hdata               integral              8     'hf9      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    175650    
  end_time            time                  64    175750    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 175800: reporter [HBUS_IF] Master writes 04 to 11fb
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 175800: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10278                                   
  haddr                        integral              16    'h11fb                                   
  hdata                        integral              8     'h4                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    175800                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 175850: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 175850: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 175950: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11fb    
  hdata               integral              8     'h4       
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    175850    
  end_time            time                  64    175950    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 176000: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10295                                   
  haddr                        integral              16    'h11fa                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    176000                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 176050: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 176050: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 176200: reporter [HBUS_IF] Master reads 05 from 11fa
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 176250: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11fa   
  hdata               integral              8     'h5      
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    176050   
  end_time            time                  64    176250   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 176300: reporter [HBUS_IF] Master writes fa to 11fa
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 176300: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10429                                   
  haddr                        integral              16    'h11fa                                   
  hdata                        integral              8     'hfa                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    176300                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 176350: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 176350: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 176450: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11fa    
  hdata               integral              8     'hfa      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    176350    
  end_time            time                  64    176450    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 176500: reporter [HBUS_IF] Master writes 03 to 11fc
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 176500: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10252                                   
  haddr                        integral              16    'h11fc                                   
  hdata                        integral              8     'h3                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    176500                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 176550: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 176550: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 176650: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11fc    
  hdata               integral              8     'h3       
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    176550    
  end_time            time                  64    176650    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 176700: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10452                                   
  haddr                        integral              16    'h11fb                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    176700                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 176750: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 176750: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 176900: reporter [HBUS_IF] Master reads 04 from 11fb
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 176950: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11fb   
  hdata               integral              8     'h4      
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    176750   
  end_time            time                  64    176950   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 177000: reporter [HBUS_IF] Master writes fb to 11fb
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 177000: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10448                                   
  haddr                        integral              16    'h11fb                                   
  hdata                        integral              8     'hfb                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    177000                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 177050: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 177050: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 177150: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11fb    
  hdata               integral              8     'hfb      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    177050    
  end_time            time                  64    177150    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 177200: reporter [HBUS_IF] Master writes 02 to 11fd
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 177200: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10430                                   
  haddr                        integral              16    'h11fd                                   
  hdata                        integral              8     'h2                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    177200                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 177250: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 177250: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 177350: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11fd    
  hdata               integral              8     'h2       
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    177250    
  end_time            time                  64    177350    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 177400: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10242                                   
  haddr                        integral              16    'h11fc                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    177400                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 177450: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 177450: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 177600: reporter [HBUS_IF] Master reads 03 from 11fc
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 177650: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11fc   
  hdata               integral              8     'h3      
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    177450   
  end_time            time                  64    177650   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 177700: reporter [HBUS_IF] Master writes fc to 11fc
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 177700: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10243                                   
  haddr                        integral              16    'h11fc                                   
  hdata                        integral              8     'hfc                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    177700                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 177750: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 177750: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 177850: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11fc    
  hdata               integral              8     'hfc      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    177750    
  end_time            time                  64    177850    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 177900: reporter [HBUS_IF] Master writes 01 to 11fe
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 177900: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10302                                   
  haddr                        integral              16    'h11fe                                   
  hdata                        integral              8     'h1                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    177900                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 177950: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 177950: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 178050: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11fe    
  hdata               integral              8     'h1       
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    177950    
  end_time            time                  64    178050    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 178100: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10257                                   
  haddr                        integral              16    'h11fd                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    178100                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 178150: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 178150: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 178300: reporter [HBUS_IF] Master reads 02 from 11fd
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 178350: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11fd   
  hdata               integral              8     'h2      
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    178150   
  end_time            time                  64    178350   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 178400: reporter [HBUS_IF] Master writes fd to 11fd
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 178400: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10319                                   
  haddr                        integral              16    'h11fd                                   
  hdata                        integral              8     'hfd                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    178400                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 178450: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 178450: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 178550: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11fd    
  hdata               integral              8     'hfd      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    178450    
  end_time            time                  64    178550    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 178600: reporter [HBUS_IF] Master writes 00 to 11ff
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 178600: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10443                                   
  haddr                        integral              16    'h11ff                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    178600                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 178650: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 178650: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 178750: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11ff    
  hdata               integral              8     'h0       
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    178650    
  end_time            time                  64    178750    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 178800: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10432                                   
  haddr                        integral              16    'h11fe                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    178800                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 178850: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 178850: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 179000: reporter [HBUS_IF] Master reads 01 from 11fe
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 179050: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10603   
  haddr               integral              16    'h11fe   
  hdata               integral              8     'h1      
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    178850   
  end_time            time                  64    179050   
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(74) @ 179100: reporter [HBUS_IF] Master writes fe to 11fe
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 179100: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10291                                   
  haddr                        integral              16    'h11fe                                   
  hdata                        integral              8     'hfe                                     
  hwr_rd                       hbus_read_write_enum  1     HBUS_WRITE                               
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    179100                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(148) @ 179150: reporter [HBUS_IF] Monitor Write Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 179150: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 179250: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @10603    
  haddr               integral              16    'h11fe    
  hdata               integral              8     'hfe      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    179150    
  end_time            time                  64    179250    
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 179300: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10249                                   
  haddr                        integral              16    'h11ff                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    179300                                   
  depth                        int                   32    'd3                                      
  parent sequence (name)       string                19    single_mem_walk_seq                      
  parent sequence (full name)  string                32    mem_walk_seq.single_mem_walk_seq         
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 179350: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 179350: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 179500: reporter [HBUS_IF] Master reads 00 from 11ff
UVM_INFO /tools/cdnc/xcelium/current/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_objection.svh(1268) @ 179500: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO ../../channel/sv/channel_rx_driver.sv(94) @ 179500: uvm_test_top.tb.ch0.rx_agent.driver [channel_rx_driver] Report: Channel_0 RX Driver Sent 0 Responses
UVM_INFO ../../channel/sv/channel_rx_monitor.sv(157) @ 179500: uvm_test_top.tb.ch0.rx_agent.monitor [channel_rx_monitor] Report: Channel_0 Monitor Collected 0 Packets
UVM_INFO ../../channel/sv/channel_rx_driver.sv(94) @ 179500: uvm_test_top.tb.ch1.rx_agent.driver [channel_rx_driver] Report: Channel_1 RX Driver Sent 0 Responses
UVM_INFO ../../channel/sv/channel_rx_monitor.sv(157) @ 179500: uvm_test_top.tb.ch1.rx_agent.monitor [channel_rx_monitor] Report: Channel_1 Monitor Collected 0 Packets
UVM_INFO ../../channel/sv/channel_rx_driver.sv(94) @ 179500: uvm_test_top.tb.ch2.rx_agent.driver [channel_rx_driver] Report: Channel_2 RX Driver Sent 0 Responses
UVM_INFO ../../channel/sv/channel_rx_monitor.sv(157) @ 179500: uvm_test_top.tb.ch2.rx_agent.monitor [channel_rx_monitor] Report: Channel_2 Monitor Collected 0 Packets
UVM_INFO ../../yapp/sv/yapp_tx_driver.sv(67) @ 179500: uvm_test_top.tb.env.tx_agent.driver [yapp_tx_driver] Report: YAPP TX driver sent 0 packets
UVM_INFO ../../yapp/sv/yapp_tx_monitor.sv(59) @ 179500: uvm_test_top.tb.env.tx_agent.monitor [yapp_tx_monitor] Report: YAPP Monitor Collected 0 Packets
UVM_INFO ../../hbus/sv/hbus_monitor.sv(132) @ 179500: uvm_test_top.tb.hbus.monitor [hbus_monitor] Report: HBUS Monitor Collected 511 WRITE and 255 READ Transactions

--- UVM Report catcher Summary ---


Number of demoted UVM_FATAL reports  :    0
Number of demoted UVM_ERROR reports  :    0
Number of demoted UVM_WARNING reports:    0
Number of caught UVM_FATAL reports   :    0
Number of caught UVM_ERROR reports   :    0
Number of caught UVM_WARNING reports :    0

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO : 3868
UVM_WARNING :    0
UVM_ERROR :    1
UVM_FATAL :    0
** Report counts by id
[HBUS_IF]  1535
[NOCOV]     3
[RNTST]     1
[STARTING_SEQ]     1
[TEST_DONE]     1
[UVMTOP]     1
[channel_rx_driver]     6
[channel_rx_monitor]     9
[clk10_rst5_seq]     1
[clock_and_reset_sequence]     1
[hbus_master_driver]   768
[hbus_monitor]  1536
[uvm_mem_walk_seq]     2
[yapp_tx_driver]     2
[yapp_tx_monitor]     2
Simulation complete via $finish(1) at time 17950 NS + 65
/tools/cdnc/xcelium/current/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_root.svh:457     $finish;
xcelium> exit
TOOL:	xrun(64)	19.09-s010: Exiting on May 17, 2022 at 13:50:51 IDT  (total: 00:00:12)
