$date
  Mon Apr 11 23:00:59 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module std_logic_arith $end
$upscope $end
$scope module std_logic_unsigned $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module enc8x3_sel_test $end
$var reg 8 ! x[7:0] $end
$var reg 3 " y[2:0] $end
$scope module uut $end
$var reg 8 # x[7:0] $end
$var reg 3 $ y[2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b00000000 !
b000 "
b00000000 #
b000 $
#100000000
b00000010 !
b00000010 #
#110000000
b001 "
b001 $
#200000000
b00000000 !
b000 "
b00000000 #
b000 $
#220000000
b00000010 !
b00000010 #
#230000000
b001 "
b001 $
#300000000
b00000100 !
b010 "
b00000100 #
b010 $
#400000000
b00000000 !
b000 "
b00000000 #
b000 $
#420000000
b00000100 !
b010 "
b00000100 #
b010 $
#500000000
b00000000 !
b000 "
b00000000 #
b000 $
#600000000
#700000000
b00000010 !
b00000010 #
#710000000
b001 "
b001 $
#800000000
b00000000 !
b000 "
b00000000 #
b000 $
#820000000
b00000010 !
b00000010 #
#830000000
b001 "
b001 $
#900000000
b00000100 !
b010 "
b00000100 #
b010 $
#1000000000
b00000000 !
b000 "
b00000000 #
b000 $
