<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>Silicon Labs EZR32 CMSIS: LESENSE_TypeDef Struct Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="modules.html"><span>Modules</span></a></li>
    <li id="current"><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li><a href="files.html"><span>Files</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li><a href="functions.html"><span>Data&nbsp;Fields</span></a></li>
  </ul></div>
<h1>LESENSE_TypeDef Struct Reference<br>
<small>
[<a class="el" href="group__EZR32LG__LESENSE.html">EZR32LG_LESENSE</a>]</small>
</h1><!-- doxytag: class="LESENSE_TypeDef" --><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Data Fields</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLESENSE__TypeDef.html#29309eb6719752fc9e09f74088db27da">CTRL</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLESENSE__TypeDef.html#3e3a1f2ceef61fe4cd44e550fcfc7b15">TIMCTRL</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLESENSE__TypeDef.html#f87a48c05a15769bcdb99aaef607b971">PERCTRL</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLESENSE__TypeDef.html#063aa04a8e4e72569f943b1d03a0a82c">DECCTRL</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLESENSE__TypeDef.html#96c38c8f5db96e73d45fe333e5d118c0">BIASCTRL</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLESENSE__TypeDef.html#4cd433041d328153bf851aac0f9558a0">CMD</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLESENSE__TypeDef.html#fdd840b15c9d86f46fd0e59d3be67c64">CHEN</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__I uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLESENSE__TypeDef.html#c30f2905f036f05aac6b5c9f0b54bb70">SCANRES</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__I uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLESENSE__TypeDef.html#52072b81f763a5ec5bfc555f21f1abd4">STATUS</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__I uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLESENSE__TypeDef.html#c3f696902e6db5972a5f36eb639395b0">PTR</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__I uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLESENSE__TypeDef.html#24ef41592e323112f26fb49b7d0dd734">BUFDATA</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__I uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLESENSE__TypeDef.html#a34d09a79d1ef7c7e9617fa9dae62a5b">CURCH</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLESENSE__TypeDef.html#2652323b9f6800892b0b73c5a6cba2ed">DECSTATE</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLESENSE__TypeDef.html#f586ac16877c6d73cac2b4cc855a60b4">SENSORSTATE</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLESENSE__TypeDef.html#943346f59fcf65b1a3504e3bf077cb17">IDLECONF</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLESENSE__TypeDef.html#6dab5731befc81fcc4407ea2a1e1a939">ALTEXCONF</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__I uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLESENSE__TypeDef.html#890d729c63317dde953a49483b0ba394">IF</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLESENSE__TypeDef.html#44129bb694fc1fc250bc4d78a872f070">IFC</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLESENSE__TypeDef.html#b70c08758126e7137d1655408f200b5f">IFS</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLESENSE__TypeDef.html#edd36aada1a74c536b1331f6390cb2bb">IEN</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__I uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLESENSE__TypeDef.html#3686d0716e9cac563f5355de0d5a8dfa">SYNCBUSY</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLESENSE__TypeDef.html#4aba818c5ff9a79d0a2940a23081a8be">ROUTE</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLESENSE__TypeDef.html#edc81570305b1501db3424abadc49ad6">POWERDOWN</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLESENSE__TypeDef.html#d2611c3ff9c5c62c7b4486d4aa5c47fa">RESERVED0</a> [105]</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="structLESENSE__ST__TypeDef.html">LESENSE_ST_TypeDef</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLESENSE__TypeDef.html#596d2a070681c8dbf82ab1dbc00aff6c">ST</a> [16]</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="structLESENSE__BUF__TypeDef.html">LESENSE_BUF_TypeDef</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLESENSE__TypeDef.html#afc85d89b7c155d760337efa1c6614af">BUF</a> [16]</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="structLESENSE__CH__TypeDef.html">LESENSE_CH_TypeDef</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLESENSE__TypeDef.html#59df1c4e6307a655829b34968639e361">CH</a> [16]</td></tr>

</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>

<p>

<p>
Definition at line <a class="el" href="ezr32lg__lesense_8h-source.html#l00037">37</a> of file <a class="el" href="ezr32lg__lesense_8h-source.html">ezr32lg_lesense.h</a>.<hr><h2>Field Documentation</h2>
<a class="anchor" name="6dab5731befc81fcc4407ea2a1e1a939"></a><!-- doxytag: member="LESENSE_TypeDef::ALTEXCONF" ref="6dab5731befc81fcc4407ea2a1e1a939" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="structLESENSE__TypeDef.html#6dab5731befc81fcc4407ea2a1e1a939">LESENSE_TypeDef::ALTEXCONF</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Alternative excite pin configuration 
<p>
Definition at line <a class="el" href="ezr32lg__lesense_8h-source.html#l00054">54</a> of file <a class="el" href="ezr32lg__lesense_8h-source.html">ezr32lg_lesense.h</a>.
</div>
</div><p>
<a class="anchor" name="96c38c8f5db96e73d45fe333e5d118c0"></a><!-- doxytag: member="LESENSE_TypeDef::BIASCTRL" ref="96c38c8f5db96e73d45fe333e5d118c0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="structLESENSE__TypeDef.html#96c38c8f5db96e73d45fe333e5d118c0">LESENSE_TypeDef::BIASCTRL</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bias Control Register 
<p>
Definition at line <a class="el" href="ezr32lg__lesense_8h-source.html#l00043">43</a> of file <a class="el" href="ezr32lg__lesense_8h-source.html">ezr32lg_lesense.h</a>.
</div>
</div><p>
<a class="anchor" name="afc85d89b7c155d760337efa1c6614af"></a><!-- doxytag: member="LESENSE_TypeDef::BUF" ref="afc85d89b7c155d760337efa1c6614af" args="[16]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structLESENSE__BUF__TypeDef.html">LESENSE_BUF_TypeDef</a> <a class="el" href="structLESENSE__TypeDef.html#afc85d89b7c155d760337efa1c6614af">LESENSE_TypeDef::BUF</a>[16]          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Scanresult 
<p>
Definition at line <a class="el" href="ezr32lg__lesense_8h-source.html#l00066">66</a> of file <a class="el" href="ezr32lg__lesense_8h-source.html">ezr32lg_lesense.h</a>.
</div>
</div><p>
<a class="anchor" name="24ef41592e323112f26fb49b7d0dd734"></a><!-- doxytag: member="LESENSE_TypeDef::BUFDATA" ref="24ef41592e323112f26fb49b7d0dd734" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t <a class="el" href="structLESENSE__TypeDef.html#24ef41592e323112f26fb49b7d0dd734">LESENSE_TypeDef::BUFDATA</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Result buffer data register 
<p>
Definition at line <a class="el" href="ezr32lg__lesense_8h-source.html#l00049">49</a> of file <a class="el" href="ezr32lg__lesense_8h-source.html">ezr32lg_lesense.h</a>.
</div>
</div><p>
<a class="anchor" name="59df1c4e6307a655829b34968639e361"></a><!-- doxytag: member="LESENSE_TypeDef::CH" ref="59df1c4e6307a655829b34968639e361" args="[16]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structLESENSE__CH__TypeDef.html">LESENSE_CH_TypeDef</a> <a class="el" href="structLESENSE__TypeDef.html#59df1c4e6307a655829b34968639e361">LESENSE_TypeDef::CH</a>[16]          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Scanconfig 
<p>
Definition at line <a class="el" href="ezr32lg__lesense_8h-source.html#l00068">68</a> of file <a class="el" href="ezr32lg__lesense_8h-source.html">ezr32lg_lesense.h</a>.
</div>
</div><p>
<a class="anchor" name="fdd840b15c9d86f46fd0e59d3be67c64"></a><!-- doxytag: member="LESENSE_TypeDef::CHEN" ref="fdd840b15c9d86f46fd0e59d3be67c64" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="structLESENSE__TypeDef.html#fdd840b15c9d86f46fd0e59d3be67c64">LESENSE_TypeDef::CHEN</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel enable Register 
<p>
Definition at line <a class="el" href="ezr32lg__lesense_8h-source.html#l00045">45</a> of file <a class="el" href="ezr32lg__lesense_8h-source.html">ezr32lg_lesense.h</a>.
</div>
</div><p>
<a class="anchor" name="4cd433041d328153bf851aac0f9558a0"></a><!-- doxytag: member="LESENSE_TypeDef::CMD" ref="4cd433041d328153bf851aac0f9558a0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="structLESENSE__TypeDef.html#4cd433041d328153bf851aac0f9558a0">LESENSE_TypeDef::CMD</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Command Register 
<p>
Definition at line <a class="el" href="ezr32lg__lesense_8h-source.html#l00044">44</a> of file <a class="el" href="ezr32lg__lesense_8h-source.html">ezr32lg_lesense.h</a>.
</div>
</div><p>
<a class="anchor" name="29309eb6719752fc9e09f74088db27da"></a><!-- doxytag: member="LESENSE_TypeDef::CTRL" ref="29309eb6719752fc9e09f74088db27da" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="structLESENSE__TypeDef.html#29309eb6719752fc9e09f74088db27da">LESENSE_TypeDef::CTRL</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Control Register 
<p>
Definition at line <a class="el" href="ezr32lg__lesense_8h-source.html#l00039">39</a> of file <a class="el" href="ezr32lg__lesense_8h-source.html">ezr32lg_lesense.h</a>.
</div>
</div><p>
<a class="anchor" name="a34d09a79d1ef7c7e9617fa9dae62a5b"></a><!-- doxytag: member="LESENSE_TypeDef::CURCH" ref="a34d09a79d1ef7c7e9617fa9dae62a5b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t <a class="el" href="structLESENSE__TypeDef.html#a34d09a79d1ef7c7e9617fa9dae62a5b">LESENSE_TypeDef::CURCH</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Current channel index 
<p>
Definition at line <a class="el" href="ezr32lg__lesense_8h-source.html#l00050">50</a> of file <a class="el" href="ezr32lg__lesense_8h-source.html">ezr32lg_lesense.h</a>.
</div>
</div><p>
<a class="anchor" name="063aa04a8e4e72569f943b1d03a0a82c"></a><!-- doxytag: member="LESENSE_TypeDef::DECCTRL" ref="063aa04a8e4e72569f943b1d03a0a82c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="structLESENSE__TypeDef.html#063aa04a8e4e72569f943b1d03a0a82c">LESENSE_TypeDef::DECCTRL</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Decoder control Register 
<p>
Definition at line <a class="el" href="ezr32lg__lesense_8h-source.html#l00042">42</a> of file <a class="el" href="ezr32lg__lesense_8h-source.html">ezr32lg_lesense.h</a>.
</div>
</div><p>
<a class="anchor" name="2652323b9f6800892b0b73c5a6cba2ed"></a><!-- doxytag: member="LESENSE_TypeDef::DECSTATE" ref="2652323b9f6800892b0b73c5a6cba2ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="structLESENSE__TypeDef.html#2652323b9f6800892b0b73c5a6cba2ed">LESENSE_TypeDef::DECSTATE</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Current decoder state 
<p>
Definition at line <a class="el" href="ezr32lg__lesense_8h-source.html#l00051">51</a> of file <a class="el" href="ezr32lg__lesense_8h-source.html">ezr32lg_lesense.h</a>.
</div>
</div><p>
<a class="anchor" name="943346f59fcf65b1a3504e3bf077cb17"></a><!-- doxytag: member="LESENSE_TypeDef::IDLECONF" ref="943346f59fcf65b1a3504e3bf077cb17" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="structLESENSE__TypeDef.html#943346f59fcf65b1a3504e3bf077cb17">LESENSE_TypeDef::IDLECONF</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
GPIO Idle phase configuration 
<p>
Definition at line <a class="el" href="ezr32lg__lesense_8h-source.html#l00053">53</a> of file <a class="el" href="ezr32lg__lesense_8h-source.html">ezr32lg_lesense.h</a>.
</div>
</div><p>
<a class="anchor" name="edd36aada1a74c536b1331f6390cb2bb"></a><!-- doxytag: member="LESENSE_TypeDef::IEN" ref="edd36aada1a74c536b1331f6390cb2bb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="structLESENSE__TypeDef.html#edd36aada1a74c536b1331f6390cb2bb">LESENSE_TypeDef::IEN</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt Enable Register 
<p>
Definition at line <a class="el" href="ezr32lg__lesense_8h-source.html#l00058">58</a> of file <a class="el" href="ezr32lg__lesense_8h-source.html">ezr32lg_lesense.h</a>.
</div>
</div><p>
<a class="anchor" name="890d729c63317dde953a49483b0ba394"></a><!-- doxytag: member="LESENSE_TypeDef::IF" ref="890d729c63317dde953a49483b0ba394" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t <a class="el" href="structLESENSE__TypeDef.html#890d729c63317dde953a49483b0ba394">LESENSE_TypeDef::IF</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt Flag Register 
<p>
Definition at line <a class="el" href="ezr32lg__lesense_8h-source.html#l00055">55</a> of file <a class="el" href="ezr32lg__lesense_8h-source.html">ezr32lg_lesense.h</a>.
</div>
</div><p>
<a class="anchor" name="44129bb694fc1fc250bc4d78a872f070"></a><!-- doxytag: member="LESENSE_TypeDef::IFC" ref="44129bb694fc1fc250bc4d78a872f070" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="structLESENSE__TypeDef.html#44129bb694fc1fc250bc4d78a872f070">LESENSE_TypeDef::IFC</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt Flag Clear Register 
<p>
Definition at line <a class="el" href="ezr32lg__lesense_8h-source.html#l00056">56</a> of file <a class="el" href="ezr32lg__lesense_8h-source.html">ezr32lg_lesense.h</a>.
</div>
</div><p>
<a class="anchor" name="b70c08758126e7137d1655408f200b5f"></a><!-- doxytag: member="LESENSE_TypeDef::IFS" ref="b70c08758126e7137d1655408f200b5f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="structLESENSE__TypeDef.html#b70c08758126e7137d1655408f200b5f">LESENSE_TypeDef::IFS</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt Flag Set Register 
<p>
Definition at line <a class="el" href="ezr32lg__lesense_8h-source.html#l00057">57</a> of file <a class="el" href="ezr32lg__lesense_8h-source.html">ezr32lg_lesense.h</a>.
</div>
</div><p>
<a class="anchor" name="f87a48c05a15769bcdb99aaef607b971"></a><!-- doxytag: member="LESENSE_TypeDef::PERCTRL" ref="f87a48c05a15769bcdb99aaef607b971" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="structLESENSE__TypeDef.html#f87a48c05a15769bcdb99aaef607b971">LESENSE_TypeDef::PERCTRL</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Peripheral Control Register 
<p>
Definition at line <a class="el" href="ezr32lg__lesense_8h-source.html#l00041">41</a> of file <a class="el" href="ezr32lg__lesense_8h-source.html">ezr32lg_lesense.h</a>.
</div>
</div><p>
<a class="anchor" name="edc81570305b1501db3424abadc49ad6"></a><!-- doxytag: member="LESENSE_TypeDef::POWERDOWN" ref="edc81570305b1501db3424abadc49ad6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="structLESENSE__TypeDef.html#edc81570305b1501db3424abadc49ad6">LESENSE_TypeDef::POWERDOWN</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
LESENSE RAM power-down register 
<p>
Definition at line <a class="el" href="ezr32lg__lesense_8h-source.html#l00061">61</a> of file <a class="el" href="ezr32lg__lesense_8h-source.html">ezr32lg_lesense.h</a>.
</div>
</div><p>
<a class="anchor" name="c3f696902e6db5972a5f36eb639395b0"></a><!-- doxytag: member="LESENSE_TypeDef::PTR" ref="c3f696902e6db5972a5f36eb639395b0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t <a class="el" href="structLESENSE__TypeDef.html#c3f696902e6db5972a5f36eb639395b0">LESENSE_TypeDef::PTR</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Result buffer pointers 
<p>
Definition at line <a class="el" href="ezr32lg__lesense_8h-source.html#l00048">48</a> of file <a class="el" href="ezr32lg__lesense_8h-source.html">ezr32lg_lesense.h</a>.
</div>
</div><p>
<a class="anchor" name="d2611c3ff9c5c62c7b4486d4aa5c47fa"></a><!-- doxytag: member="LESENSE_TypeDef::RESERVED0" ref="d2611c3ff9c5c62c7b4486d4aa5c47fa" args="[105]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structLESENSE__TypeDef.html#d2611c3ff9c5c62c7b4486d4aa5c47fa">LESENSE_TypeDef::RESERVED0</a>[105]          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Reserved registers 
<p>
Definition at line <a class="el" href="ezr32lg__lesense_8h-source.html#l00063">63</a> of file <a class="el" href="ezr32lg__lesense_8h-source.html">ezr32lg_lesense.h</a>.
</div>
</div><p>
<a class="anchor" name="4aba818c5ff9a79d0a2940a23081a8be"></a><!-- doxytag: member="LESENSE_TypeDef::ROUTE" ref="4aba818c5ff9a79d0a2940a23081a8be" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="structLESENSE__TypeDef.html#4aba818c5ff9a79d0a2940a23081a8be">LESENSE_TypeDef::ROUTE</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
I/O Routing Register 
<p>
Definition at line <a class="el" href="ezr32lg__lesense_8h-source.html#l00060">60</a> of file <a class="el" href="ezr32lg__lesense_8h-source.html">ezr32lg_lesense.h</a>.
</div>
</div><p>
<a class="anchor" name="c30f2905f036f05aac6b5c9f0b54bb70"></a><!-- doxytag: member="LESENSE_TypeDef::SCANRES" ref="c30f2905f036f05aac6b5c9f0b54bb70" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t <a class="el" href="structLESENSE__TypeDef.html#c30f2905f036f05aac6b5c9f0b54bb70">LESENSE_TypeDef::SCANRES</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Scan result register 
<p>
Definition at line <a class="el" href="ezr32lg__lesense_8h-source.html#l00046">46</a> of file <a class="el" href="ezr32lg__lesense_8h-source.html">ezr32lg_lesense.h</a>.
</div>
</div><p>
<a class="anchor" name="f586ac16877c6d73cac2b4cc855a60b4"></a><!-- doxytag: member="LESENSE_TypeDef::SENSORSTATE" ref="f586ac16877c6d73cac2b4cc855a60b4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="structLESENSE__TypeDef.html#f586ac16877c6d73cac2b4cc855a60b4">LESENSE_TypeDef::SENSORSTATE</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Decoder input register 
<p>
Definition at line <a class="el" href="ezr32lg__lesense_8h-source.html#l00052">52</a> of file <a class="el" href="ezr32lg__lesense_8h-source.html">ezr32lg_lesense.h</a>.
</div>
</div><p>
<a class="anchor" name="596d2a070681c8dbf82ab1dbc00aff6c"></a><!-- doxytag: member="LESENSE_TypeDef::ST" ref="596d2a070681c8dbf82ab1dbc00aff6c" args="[16]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structLESENSE__ST__TypeDef.html">LESENSE_ST_TypeDef</a> <a class="el" href="structLESENSE__TypeDef.html#596d2a070681c8dbf82ab1dbc00aff6c">LESENSE_TypeDef::ST</a>[16]          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Decoding states 
<p>
Definition at line <a class="el" href="ezr32lg__lesense_8h-source.html#l00064">64</a> of file <a class="el" href="ezr32lg__lesense_8h-source.html">ezr32lg_lesense.h</a>.
</div>
</div><p>
<a class="anchor" name="52072b81f763a5ec5bfc555f21f1abd4"></a><!-- doxytag: member="LESENSE_TypeDef::STATUS" ref="52072b81f763a5ec5bfc555f21f1abd4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t <a class="el" href="structLESENSE__TypeDef.html#52072b81f763a5ec5bfc555f21f1abd4">LESENSE_TypeDef::STATUS</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Status Register 
<p>
Definition at line <a class="el" href="ezr32lg__lesense_8h-source.html#l00047">47</a> of file <a class="el" href="ezr32lg__lesense_8h-source.html">ezr32lg_lesense.h</a>.
</div>
</div><p>
<a class="anchor" name="3686d0716e9cac563f5355de0d5a8dfa"></a><!-- doxytag: member="LESENSE_TypeDef::SYNCBUSY" ref="3686d0716e9cac563f5355de0d5a8dfa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t <a class="el" href="structLESENSE__TypeDef.html#3686d0716e9cac563f5355de0d5a8dfa">LESENSE_TypeDef::SYNCBUSY</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Synchronization Busy Register 
<p>
Definition at line <a class="el" href="ezr32lg__lesense_8h-source.html#l00059">59</a> of file <a class="el" href="ezr32lg__lesense_8h-source.html">ezr32lg_lesense.h</a>.
</div>
</div><p>
<a class="anchor" name="3e3a1f2ceef61fe4cd44e550fcfc7b15"></a><!-- doxytag: member="LESENSE_TypeDef::TIMCTRL" ref="3e3a1f2ceef61fe4cd44e550fcfc7b15" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="structLESENSE__TypeDef.html#3e3a1f2ceef61fe4cd44e550fcfc7b15">LESENSE_TypeDef::TIMCTRL</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Timing Control Register 
<p>
Definition at line <a class="el" href="ezr32lg__lesense_8h-source.html#l00040">40</a> of file <a class="el" href="ezr32lg__lesense_8h-source.html">ezr32lg_lesense.h</a>.
</div>
</div><p>
<hr>The documentation for this struct was generated from the following file:<ul>
<li>release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EZR32LG/Include/<a class="el" href="ezr32lg__lesense_8h-source.html">ezr32lg_lesense.h</a></ul>
<div id="footer">
<hr size="1"><address style="text-align: right;"><small>
Generated on Thu Sep 10 08:13:39 2015</small> for Silicon Labs EZR32 CMSIS by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a><small> 1.4.7 </small></address></div>
</body>
</html>
