;redcode
;assert 1
	SPL 0, <80
	CMP -307, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMZ @270, <1
	JMZ @270, <1
	MOV -7, <-20
	MOV @-127, -100
	JMZ @270, <1
	SUB @127, 106
	CMP -312, @-500
	MOV 30, 9
	SUB #72, @200
	JMP 30, <12
	SPL 0, <80
	SPL 0, <80
	SPL 0, <6
	SUB @121, 106
	SUB #72, @200
	SUB @121, 106
	SUB #72, @200
	MOV -1, <-20
	SUB #72, @288
	SUB #72, @288
	MOV @-127, 100
	ADD #270, 1
	SUB -312, @-500
	SPL 0, <6
	CMP 12, @10
	SUB 101, <-553
	JMP @-72, #288
	JMN <12, <310
	MOV @-127, -100
	CMP #-72, @288
	SLT -714, <-300
	SUB @-127, 100
	JMN <-127, 100
	JMN <12, <10
	SPL 0, <782
	MOV <300, -90
	SPL 0, <782
	DAT #-107, #800
	ADD 270, 60
	SUB @127, 106
	CMP -307, <-126
	SUB @127, 106
	JMN <-127, 100
	SUB #72, @280
	JMN <-127, 100
	CMP -307, <-126
