{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1753568748737 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Symbol File Quartus Prime " "Running Quartus Prime Create Symbol File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1753568748737 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 26 15:25:48 2025 " "Processing started: Sat Jul 26 15:25:48 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1753568748737 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1753568748737 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off risc_v_core -c risc_v_core --generate_symbol=C:/Users/alexm/math/RISC-V-Computer/source/schematic_version/vga_wrapper.sv " "Command: quartus_map --read_settings_files=on --write_settings_files=off risc_v_core -c risc_v_core --generate_symbol=C:/Users/alexm/math/RISC-V-Computer/source/schematic_version/vga_wrapper.sv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1753568748737 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x0 X0 reg_file.sv(15) " "Verilog HDL Declaration information at reg_file.sv(15): object \"x0\" differs only in case from object \"X0\" in the same scope" {  } { { "reg_file.sv" "" { Text "C:/Users/alexm/math/RISC-V-Computer/source/schematic_version/reg_file.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1753568749372 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x1 X1 reg_file.sv(15) " "Verilog HDL Declaration information at reg_file.sv(15): object \"x1\" differs only in case from object \"X1\" in the same scope" {  } { { "reg_file.sv" "" { Text "C:/Users/alexm/math/RISC-V-Computer/source/schematic_version/reg_file.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1753568749372 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x2 X2 reg_file.sv(15) " "Verilog HDL Declaration information at reg_file.sv(15): object \"x2\" differs only in case from object \"X2\" in the same scope" {  } { { "reg_file.sv" "" { Text "C:/Users/alexm/math/RISC-V-Computer/source/schematic_version/reg_file.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1753568749372 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x3 X3 reg_file.sv(15) " "Verilog HDL Declaration information at reg_file.sv(15): object \"x3\" differs only in case from object \"X3\" in the same scope" {  } { { "reg_file.sv" "" { Text "C:/Users/alexm/math/RISC-V-Computer/source/schematic_version/reg_file.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1753568749372 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x4 X4 reg_file.sv(15) " "Verilog HDL Declaration information at reg_file.sv(15): object \"x4\" differs only in case from object \"X4\" in the same scope" {  } { { "reg_file.sv" "" { Text "C:/Users/alexm/math/RISC-V-Computer/source/schematic_version/reg_file.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1753568749372 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x5 X5 reg_file.sv(15) " "Verilog HDL Declaration information at reg_file.sv(15): object \"x5\" differs only in case from object \"X5\" in the same scope" {  } { { "reg_file.sv" "" { Text "C:/Users/alexm/math/RISC-V-Computer/source/schematic_version/reg_file.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1753568749372 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x6 X6 reg_file.sv(15) " "Verilog HDL Declaration information at reg_file.sv(15): object \"x6\" differs only in case from object \"X6\" in the same scope" {  } { { "reg_file.sv" "" { Text "C:/Users/alexm/math/RISC-V-Computer/source/schematic_version/reg_file.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1753568749372 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x7 X7 reg_file.sv(15) " "Verilog HDL Declaration information at reg_file.sv(15): object \"x7\" differs only in case from object \"X7\" in the same scope" {  } { { "reg_file.sv" "" { Text "C:/Users/alexm/math/RISC-V-Computer/source/schematic_version/reg_file.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1753568749372 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x8 X8 reg_file.sv(15) " "Verilog HDL Declaration information at reg_file.sv(15): object \"x8\" differs only in case from object \"X8\" in the same scope" {  } { { "reg_file.sv" "" { Text "C:/Users/alexm/math/RISC-V-Computer/source/schematic_version/reg_file.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1753568749372 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x9 X9 reg_file.sv(15) " "Verilog HDL Declaration information at reg_file.sv(15): object \"x9\" differs only in case from object \"X9\" in the same scope" {  } { { "reg_file.sv" "" { Text "C:/Users/alexm/math/RISC-V-Computer/source/schematic_version/reg_file.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1753568749372 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x10 X10 reg_file.sv(15) " "Verilog HDL Declaration information at reg_file.sv(15): object \"x10\" differs only in case from object \"X10\" in the same scope" {  } { { "reg_file.sv" "" { Text "C:/Users/alexm/math/RISC-V-Computer/source/schematic_version/reg_file.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1753568749372 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x11 X11 reg_file.sv(15) " "Verilog HDL Declaration information at reg_file.sv(15): object \"x11\" differs only in case from object \"X11\" in the same scope" {  } { { "reg_file.sv" "" { Text "C:/Users/alexm/math/RISC-V-Computer/source/schematic_version/reg_file.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1753568749372 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x12 X12 reg_file.sv(15) " "Verilog HDL Declaration information at reg_file.sv(15): object \"x12\" differs only in case from object \"X12\" in the same scope" {  } { { "reg_file.sv" "" { Text "C:/Users/alexm/math/RISC-V-Computer/source/schematic_version/reg_file.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1753568749372 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x13 X13 reg_file.sv(15) " "Verilog HDL Declaration information at reg_file.sv(15): object \"x13\" differs only in case from object \"X13\" in the same scope" {  } { { "reg_file.sv" "" { Text "C:/Users/alexm/math/RISC-V-Computer/source/schematic_version/reg_file.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1753568749372 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x14 X14 reg_file.sv(15) " "Verilog HDL Declaration information at reg_file.sv(15): object \"x14\" differs only in case from object \"X14\" in the same scope" {  } { { "reg_file.sv" "" { Text "C:/Users/alexm/math/RISC-V-Computer/source/schematic_version/reg_file.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1753568749372 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x15 X15 reg_file.sv(15) " "Verilog HDL Declaration information at reg_file.sv(15): object \"x15\" differs only in case from object \"X15\" in the same scope" {  } { { "reg_file.sv" "" { Text "C:/Users/alexm/math/RISC-V-Computer/source/schematic_version/reg_file.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1753568749372 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x16 X16 reg_file.sv(15) " "Verilog HDL Declaration information at reg_file.sv(15): object \"x16\" differs only in case from object \"X16\" in the same scope" {  } { { "reg_file.sv" "" { Text "C:/Users/alexm/math/RISC-V-Computer/source/schematic_version/reg_file.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1753568749372 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x17 X17 reg_file.sv(15) " "Verilog HDL Declaration information at reg_file.sv(15): object \"x17\" differs only in case from object \"X17\" in the same scope" {  } { { "reg_file.sv" "" { Text "C:/Users/alexm/math/RISC-V-Computer/source/schematic_version/reg_file.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1753568749372 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x18 X18 reg_file.sv(15) " "Verilog HDL Declaration information at reg_file.sv(15): object \"x18\" differs only in case from object \"X18\" in the same scope" {  } { { "reg_file.sv" "" { Text "C:/Users/alexm/math/RISC-V-Computer/source/schematic_version/reg_file.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1753568749372 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x19 X19 reg_file.sv(15) " "Verilog HDL Declaration information at reg_file.sv(15): object \"x19\" differs only in case from object \"X19\" in the same scope" {  } { { "reg_file.sv" "" { Text "C:/Users/alexm/math/RISC-V-Computer/source/schematic_version/reg_file.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1753568749372 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x20 X20 reg_file.sv(15) " "Verilog HDL Declaration information at reg_file.sv(15): object \"x20\" differs only in case from object \"X20\" in the same scope" {  } { { "reg_file.sv" "" { Text "C:/Users/alexm/math/RISC-V-Computer/source/schematic_version/reg_file.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1753568749372 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x21 X21 reg_file.sv(15) " "Verilog HDL Declaration information at reg_file.sv(15): object \"x21\" differs only in case from object \"X21\" in the same scope" {  } { { "reg_file.sv" "" { Text "C:/Users/alexm/math/RISC-V-Computer/source/schematic_version/reg_file.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1753568749372 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x22 X22 reg_file.sv(15) " "Verilog HDL Declaration information at reg_file.sv(15): object \"x22\" differs only in case from object \"X22\" in the same scope" {  } { { "reg_file.sv" "" { Text "C:/Users/alexm/math/RISC-V-Computer/source/schematic_version/reg_file.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1753568749372 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x23 X23 reg_file.sv(15) " "Verilog HDL Declaration information at reg_file.sv(15): object \"x23\" differs only in case from object \"X23\" in the same scope" {  } { { "reg_file.sv" "" { Text "C:/Users/alexm/math/RISC-V-Computer/source/schematic_version/reg_file.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1753568749373 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x24 X24 reg_file.sv(15) " "Verilog HDL Declaration information at reg_file.sv(15): object \"x24\" differs only in case from object \"X24\" in the same scope" {  } { { "reg_file.sv" "" { Text "C:/Users/alexm/math/RISC-V-Computer/source/schematic_version/reg_file.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1753568749373 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x25 X25 reg_file.sv(15) " "Verilog HDL Declaration information at reg_file.sv(15): object \"x25\" differs only in case from object \"X25\" in the same scope" {  } { { "reg_file.sv" "" { Text "C:/Users/alexm/math/RISC-V-Computer/source/schematic_version/reg_file.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1753568749373 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x26 X26 reg_file.sv(15) " "Verilog HDL Declaration information at reg_file.sv(15): object \"x26\" differs only in case from object \"X26\" in the same scope" {  } { { "reg_file.sv" "" { Text "C:/Users/alexm/math/RISC-V-Computer/source/schematic_version/reg_file.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1753568749373 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x27 X27 reg_file.sv(15) " "Verilog HDL Declaration information at reg_file.sv(15): object \"x27\" differs only in case from object \"X27\" in the same scope" {  } { { "reg_file.sv" "" { Text "C:/Users/alexm/math/RISC-V-Computer/source/schematic_version/reg_file.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1753568749373 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x28 X28 reg_file.sv(15) " "Verilog HDL Declaration information at reg_file.sv(15): object \"x28\" differs only in case from object \"X28\" in the same scope" {  } { { "reg_file.sv" "" { Text "C:/Users/alexm/math/RISC-V-Computer/source/schematic_version/reg_file.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1753568749373 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x29 X29 reg_file.sv(15) " "Verilog HDL Declaration information at reg_file.sv(15): object \"x29\" differs only in case from object \"X29\" in the same scope" {  } { { "reg_file.sv" "" { Text "C:/Users/alexm/math/RISC-V-Computer/source/schematic_version/reg_file.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1753568749373 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x30 X30 reg_file.sv(15) " "Verilog HDL Declaration information at reg_file.sv(15): object \"x30\" differs only in case from object \"X30\" in the same scope" {  } { { "reg_file.sv" "" { Text "C:/Users/alexm/math/RISC-V-Computer/source/schematic_version/reg_file.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1753568749373 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x31 X31 reg_file.sv(15) " "Verilog HDL Declaration information at reg_file.sv(15): object \"x31\" differs only in case from object \"X31\" in the same scope" {  } { { "reg_file.sv" "" { Text "C:/Users/alexm/math/RISC-V-Computer/source/schematic_version/reg_file.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1753568749373 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "reg_file.sv(64) " "Verilog HDL information at reg_file.sv(64): always construct contains both blocking and non-blocking assignments" {  } { { "reg_file.sv" "" { Text "C:/Users/alexm/math/RISC-V-Computer/source/schematic_version/reg_file.sv" 64 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1753568749373 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Create Symbol File 0 s 0 s Quartus Prime " "Quartus Prime Create Symbol File was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4668 " "Peak virtual memory: 4668 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1753568749426 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 26 15:25:49 2025 " "Processing ended: Sat Jul 26 15:25:49 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1753568749426 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1753568749426 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1753568749426 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1753568749426 ""}
