// Seed: 3810846264
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  initial begin
    if (1'h0) id_1 = 1;
  end
  always @(posedge (1));
  logic [7:0] id_4;
  assign id_4['b0] = 1'h0;
endmodule
module module_1 (
    output tri  id_0,
    input  wor  id_1,
    output tri1 id_2,
    output tri  id_3,
    output wand id_4
);
  assign id_4 = 1'b0;
  assign id_3 = 1;
  wire id_6;
  module_0(
      id_6, id_6
  );
  assign id_2 = id_1;
  assign id_3 = 1;
endmodule
