
/*
 * This file is autogenerated by the tool reismmio.
 */

#pragma once
/* The `platform.hh` should be created and include the specific platform header which will contain the device addresses.*/
#include  "platform.hh" 
#include  "mmio.hh" 
namespace mmio {
namespace io_bank {

/* GPIO status */
union GpioStatusReg { 
    private:
      reismmio::Register reg_;
    public:
    /* interrupt to processors, after override is applied */
    reismmio::BitField<26, 1, reismmio::Permissions::Read> irqtoproc;
    /* interrupt from pad before override is applied */
    reismmio::BitField<24, 1, reismmio::Permissions::Read> irqfrompad;
    /* input signal to peripheral, after override is applied */
    reismmio::BitField<19, 1, reismmio::Permissions::Read> intoperi;
    /* input signal from pad, before override is applied */
    reismmio::BitField<17, 1, reismmio::Permissions::Read> infrompad;
    /* output enable to pad after register override is applied */
    reismmio::BitField<13, 1, reismmio::Permissions::Read> oetopad;
    /* output enable from selected peripheral, before register override is applied */
    reismmio::BitField<12, 1, reismmio::Permissions::Read> oefromperi;
    /* output signal to pad after register override is applied */
    reismmio::BitField<9, 1, reismmio::Permissions::Read> outtopad;
    /* output signal from selected peripheral, before register override is applied */
    reismmio::BitField<8, 1, reismmio::Permissions::Read> outfromperi;
    constexpr GpioStatusReg (uintptr_t addr): reg_{.addr = addr}
    {}

    inline void commit() { reg_.commit(); }

    inline Gpio0StatusReg& fetch() {
        reg_.fetch();
        return *this;
    }
};



/* GPIO control including function select and overrides. */
union GpioCtrlReg { 
    private:
      reismmio::Register reg_;
    public:
    /* IRQOVER */
    reismmio::BitField<28, 2, reismmio::Permissions::ReadWrite> irqover;
    /* INOVER */
    reismmio::BitField<16, 2, reismmio::Permissions::ReadWrite> inover;
    /* OEOVER */
    reismmio::BitField<12, 2, reismmio::Permissions::ReadWrite> oeover;
    /* OUTOVER */
    reismmio::BitField<8, 2, reismmio::Permissions::ReadWrite> outover;
    /* 0-31 -> selects pin function according to the GPIO table. Not all options are valid for all GPIO pins. */
    reismmio::BitField<0, 5, reismmio::Permissions::ReadWrite> funcsel;
    constexpr GpioCtrlReg (uintptr_t addr): reg_{.addr = addr}
    {}

    inline void commit() { reg_.commit(); }

    inline Gpio0CtrlReg& fetch() {
        reg_.fetch();
        return *this;
    }
};



/* Raw Interrupts */
union Intr%sReg { 
    private:
      reismmio::Register reg_;
    public:
    /* GPIO7_EDGE_HIGH */
    reismmio::BitField<31, 1, reismmio::Permissions::ReadWrite> gpio7_edge_high;
    /* GPIO7_EDGE_LOW */
    reismmio::BitField<30, 1, reismmio::Permissions::ReadWrite> gpio7_edge_low;
    /* GPIO7_LEVEL_HIGH */
    reismmio::BitField<29, 1, reismmio::Permissions::Read> gpio7_level_high;
    /* GPIO7_LEVEL_LOW */
    reismmio::BitField<28, 1, reismmio::Permissions::Read> gpio7_level_low;
    /* GPIO6_EDGE_HIGH */
    reismmio::BitField<27, 1, reismmio::Permissions::ReadWrite> gpio6_edge_high;
    /* GPIO6_EDGE_LOW */
    reismmio::BitField<26, 1, reismmio::Permissions::ReadWrite> gpio6_edge_low;
    /* GPIO6_LEVEL_HIGH */
    reismmio::BitField<25, 1, reismmio::Permissions::Read> gpio6_level_high;
    /* GPIO6_LEVEL_LOW */
    reismmio::BitField<24, 1, reismmio::Permissions::Read> gpio6_level_low;
    /* GPIO5_EDGE_HIGH */
    reismmio::BitField<23, 1, reismmio::Permissions::ReadWrite> gpio5_edge_high;
    /* GPIO5_EDGE_LOW */
    reismmio::BitField<22, 1, reismmio::Permissions::ReadWrite> gpio5_edge_low;
    /* GPIO5_LEVEL_HIGH */
    reismmio::BitField<21, 1, reismmio::Permissions::Read> gpio5_level_high;
    /* GPIO5_LEVEL_LOW */
    reismmio::BitField<20, 1, reismmio::Permissions::Read> gpio5_level_low;
    /* GPIO4_EDGE_HIGH */
    reismmio::BitField<19, 1, reismmio::Permissions::ReadWrite> gpio4_edge_high;
    /* GPIO4_EDGE_LOW */
    reismmio::BitField<18, 1, reismmio::Permissions::ReadWrite> gpio4_edge_low;
    /* GPIO4_LEVEL_HIGH */
    reismmio::BitField<17, 1, reismmio::Permissions::Read> gpio4_level_high;
    /* GPIO4_LEVEL_LOW */
    reismmio::BitField<16, 1, reismmio::Permissions::Read> gpio4_level_low;
    /* GPIO3_EDGE_HIGH */
    reismmio::BitField<15, 1, reismmio::Permissions::ReadWrite> gpio3_edge_high;
    /* GPIO3_EDGE_LOW */
    reismmio::BitField<14, 1, reismmio::Permissions::ReadWrite> gpio3_edge_low;
    /* GPIO3_LEVEL_HIGH */
    reismmio::BitField<13, 1, reismmio::Permissions::Read> gpio3_level_high;
    /* GPIO3_LEVEL_LOW */
    reismmio::BitField<12, 1, reismmio::Permissions::Read> gpio3_level_low;
    /* GPIO2_EDGE_HIGH */
    reismmio::BitField<11, 1, reismmio::Permissions::ReadWrite> gpio2_edge_high;
    /* GPIO2_EDGE_LOW */
    reismmio::BitField<10, 1, reismmio::Permissions::ReadWrite> gpio2_edge_low;
    /* GPIO2_LEVEL_HIGH */
    reismmio::BitField<9, 1, reismmio::Permissions::Read> gpio2_level_high;
    /* GPIO2_LEVEL_LOW */
    reismmio::BitField<8, 1, reismmio::Permissions::Read> gpio2_level_low;
    /* GPIO1_EDGE_HIGH */
    reismmio::BitField<7, 1, reismmio::Permissions::ReadWrite> gpio1_edge_high;
    /* GPIO1_EDGE_LOW */
    reismmio::BitField<6, 1, reismmio::Permissions::ReadWrite> gpio1_edge_low;
    /* GPIO1_LEVEL_HIGH */
    reismmio::BitField<5, 1, reismmio::Permissions::Read> gpio1_level_high;
    /* GPIO1_LEVEL_LOW */
    reismmio::BitField<4, 1, reismmio::Permissions::Read> gpio1_level_low;
    /* GPIO0_EDGE_HIGH */
    reismmio::BitField<3, 1, reismmio::Permissions::ReadWrite> gpio0_edge_high;
    /* GPIO0_EDGE_LOW */
    reismmio::BitField<2, 1, reismmio::Permissions::ReadWrite> gpio0_edge_low;
    /* GPIO0_LEVEL_HIGH */
    reismmio::BitField<1, 1, reismmio::Permissions::Read> gpio0_level_high;
    /* GPIO0_LEVEL_LOW */
    reismmio::BitField<0, 1, reismmio::Permissions::Read> gpio0_level_low;
    constexpr Intr%sReg (uintptr_t addr): reg_{.addr = addr}
    {}

    inline void commit() { reg_.commit(); }

    inline Intr0Reg& fetch() {
        reg_.fetch();
        return *this;
    }
};



/* Interrupt Enable for proc0 */
union Proc0Inte%sReg { 
    private:
      reismmio::Register reg_;
    public:
    /* GPIO7_EDGE_HIGH */
    reismmio::BitField<31, 1, reismmio::Permissions::ReadWrite> gpio7_edge_high;
    /* GPIO7_EDGE_LOW */
    reismmio::BitField<30, 1, reismmio::Permissions::ReadWrite> gpio7_edge_low;
    /* GPIO7_LEVEL_HIGH */
    reismmio::BitField<29, 1, reismmio::Permissions::ReadWrite> gpio7_level_high;
    /* GPIO7_LEVEL_LOW */
    reismmio::BitField<28, 1, reismmio::Permissions::ReadWrite> gpio7_level_low;
    /* GPIO6_EDGE_HIGH */
    reismmio::BitField<27, 1, reismmio::Permissions::ReadWrite> gpio6_edge_high;
    /* GPIO6_EDGE_LOW */
    reismmio::BitField<26, 1, reismmio::Permissions::ReadWrite> gpio6_edge_low;
    /* GPIO6_LEVEL_HIGH */
    reismmio::BitField<25, 1, reismmio::Permissions::ReadWrite> gpio6_level_high;
    /* GPIO6_LEVEL_LOW */
    reismmio::BitField<24, 1, reismmio::Permissions::ReadWrite> gpio6_level_low;
    /* GPIO5_EDGE_HIGH */
    reismmio::BitField<23, 1, reismmio::Permissions::ReadWrite> gpio5_edge_high;
    /* GPIO5_EDGE_LOW */
    reismmio::BitField<22, 1, reismmio::Permissions::ReadWrite> gpio5_edge_low;
    /* GPIO5_LEVEL_HIGH */
    reismmio::BitField<21, 1, reismmio::Permissions::ReadWrite> gpio5_level_high;
    /* GPIO5_LEVEL_LOW */
    reismmio::BitField<20, 1, reismmio::Permissions::ReadWrite> gpio5_level_low;
    /* GPIO4_EDGE_HIGH */
    reismmio::BitField<19, 1, reismmio::Permissions::ReadWrite> gpio4_edge_high;
    /* GPIO4_EDGE_LOW */
    reismmio::BitField<18, 1, reismmio::Permissions::ReadWrite> gpio4_edge_low;
    /* GPIO4_LEVEL_HIGH */
    reismmio::BitField<17, 1, reismmio::Permissions::ReadWrite> gpio4_level_high;
    /* GPIO4_LEVEL_LOW */
    reismmio::BitField<16, 1, reismmio::Permissions::ReadWrite> gpio4_level_low;
    /* GPIO3_EDGE_HIGH */
    reismmio::BitField<15, 1, reismmio::Permissions::ReadWrite> gpio3_edge_high;
    /* GPIO3_EDGE_LOW */
    reismmio::BitField<14, 1, reismmio::Permissions::ReadWrite> gpio3_edge_low;
    /* GPIO3_LEVEL_HIGH */
    reismmio::BitField<13, 1, reismmio::Permissions::ReadWrite> gpio3_level_high;
    /* GPIO3_LEVEL_LOW */
    reismmio::BitField<12, 1, reismmio::Permissions::ReadWrite> gpio3_level_low;
    /* GPIO2_EDGE_HIGH */
    reismmio::BitField<11, 1, reismmio::Permissions::ReadWrite> gpio2_edge_high;
    /* GPIO2_EDGE_LOW */
    reismmio::BitField<10, 1, reismmio::Permissions::ReadWrite> gpio2_edge_low;
    /* GPIO2_LEVEL_HIGH */
    reismmio::BitField<9, 1, reismmio::Permissions::ReadWrite> gpio2_level_high;
    /* GPIO2_LEVEL_LOW */
    reismmio::BitField<8, 1, reismmio::Permissions::ReadWrite> gpio2_level_low;
    /* GPIO1_EDGE_HIGH */
    reismmio::BitField<7, 1, reismmio::Permissions::ReadWrite> gpio1_edge_high;
    /* GPIO1_EDGE_LOW */
    reismmio::BitField<6, 1, reismmio::Permissions::ReadWrite> gpio1_edge_low;
    /* GPIO1_LEVEL_HIGH */
    reismmio::BitField<5, 1, reismmio::Permissions::ReadWrite> gpio1_level_high;
    /* GPIO1_LEVEL_LOW */
    reismmio::BitField<4, 1, reismmio::Permissions::ReadWrite> gpio1_level_low;
    /* GPIO0_EDGE_HIGH */
    reismmio::BitField<3, 1, reismmio::Permissions::ReadWrite> gpio0_edge_high;
    /* GPIO0_EDGE_LOW */
    reismmio::BitField<2, 1, reismmio::Permissions::ReadWrite> gpio0_edge_low;
    /* GPIO0_LEVEL_HIGH */
    reismmio::BitField<1, 1, reismmio::Permissions::ReadWrite> gpio0_level_high;
    /* GPIO0_LEVEL_LOW */
    reismmio::BitField<0, 1, reismmio::Permissions::ReadWrite> gpio0_level_low;
    constexpr Proc0Inte%sReg (uintptr_t addr): reg_{.addr = addr}
    {}

    inline void commit() { reg_.commit(); }

    inline Proc0Inte0Reg& fetch() {
        reg_.fetch();
        return *this;
    }
};



/* Interrupt Force for proc0 */
union Proc0Intf%sReg { 
    private:
      reismmio::Register reg_;
    public:
    /* GPIO7_EDGE_HIGH */
    reismmio::BitField<31, 1, reismmio::Permissions::ReadWrite> gpio7_edge_high;
    /* GPIO7_EDGE_LOW */
    reismmio::BitField<30, 1, reismmio::Permissions::ReadWrite> gpio7_edge_low;
    /* GPIO7_LEVEL_HIGH */
    reismmio::BitField<29, 1, reismmio::Permissions::ReadWrite> gpio7_level_high;
    /* GPIO7_LEVEL_LOW */
    reismmio::BitField<28, 1, reismmio::Permissions::ReadWrite> gpio7_level_low;
    /* GPIO6_EDGE_HIGH */
    reismmio::BitField<27, 1, reismmio::Permissions::ReadWrite> gpio6_edge_high;
    /* GPIO6_EDGE_LOW */
    reismmio::BitField<26, 1, reismmio::Permissions::ReadWrite> gpio6_edge_low;
    /* GPIO6_LEVEL_HIGH */
    reismmio::BitField<25, 1, reismmio::Permissions::ReadWrite> gpio6_level_high;
    /* GPIO6_LEVEL_LOW */
    reismmio::BitField<24, 1, reismmio::Permissions::ReadWrite> gpio6_level_low;
    /* GPIO5_EDGE_HIGH */
    reismmio::BitField<23, 1, reismmio::Permissions::ReadWrite> gpio5_edge_high;
    /* GPIO5_EDGE_LOW */
    reismmio::BitField<22, 1, reismmio::Permissions::ReadWrite> gpio5_edge_low;
    /* GPIO5_LEVEL_HIGH */
    reismmio::BitField<21, 1, reismmio::Permissions::ReadWrite> gpio5_level_high;
    /* GPIO5_LEVEL_LOW */
    reismmio::BitField<20, 1, reismmio::Permissions::ReadWrite> gpio5_level_low;
    /* GPIO4_EDGE_HIGH */
    reismmio::BitField<19, 1, reismmio::Permissions::ReadWrite> gpio4_edge_high;
    /* GPIO4_EDGE_LOW */
    reismmio::BitField<18, 1, reismmio::Permissions::ReadWrite> gpio4_edge_low;
    /* GPIO4_LEVEL_HIGH */
    reismmio::BitField<17, 1, reismmio::Permissions::ReadWrite> gpio4_level_high;
    /* GPIO4_LEVEL_LOW */
    reismmio::BitField<16, 1, reismmio::Permissions::ReadWrite> gpio4_level_low;
    /* GPIO3_EDGE_HIGH */
    reismmio::BitField<15, 1, reismmio::Permissions::ReadWrite> gpio3_edge_high;
    /* GPIO3_EDGE_LOW */
    reismmio::BitField<14, 1, reismmio::Permissions::ReadWrite> gpio3_edge_low;
    /* GPIO3_LEVEL_HIGH */
    reismmio::BitField<13, 1, reismmio::Permissions::ReadWrite> gpio3_level_high;
    /* GPIO3_LEVEL_LOW */
    reismmio::BitField<12, 1, reismmio::Permissions::ReadWrite> gpio3_level_low;
    /* GPIO2_EDGE_HIGH */
    reismmio::BitField<11, 1, reismmio::Permissions::ReadWrite> gpio2_edge_high;
    /* GPIO2_EDGE_LOW */
    reismmio::BitField<10, 1, reismmio::Permissions::ReadWrite> gpio2_edge_low;
    /* GPIO2_LEVEL_HIGH */
    reismmio::BitField<9, 1, reismmio::Permissions::ReadWrite> gpio2_level_high;
    /* GPIO2_LEVEL_LOW */
    reismmio::BitField<8, 1, reismmio::Permissions::ReadWrite> gpio2_level_low;
    /* GPIO1_EDGE_HIGH */
    reismmio::BitField<7, 1, reismmio::Permissions::ReadWrite> gpio1_edge_high;
    /* GPIO1_EDGE_LOW */
    reismmio::BitField<6, 1, reismmio::Permissions::ReadWrite> gpio1_edge_low;
    /* GPIO1_LEVEL_HIGH */
    reismmio::BitField<5, 1, reismmio::Permissions::ReadWrite> gpio1_level_high;
    /* GPIO1_LEVEL_LOW */
    reismmio::BitField<4, 1, reismmio::Permissions::ReadWrite> gpio1_level_low;
    /* GPIO0_EDGE_HIGH */
    reismmio::BitField<3, 1, reismmio::Permissions::ReadWrite> gpio0_edge_high;
    /* GPIO0_EDGE_LOW */
    reismmio::BitField<2, 1, reismmio::Permissions::ReadWrite> gpio0_edge_low;
    /* GPIO0_LEVEL_HIGH */
    reismmio::BitField<1, 1, reismmio::Permissions::ReadWrite> gpio0_level_high;
    /* GPIO0_LEVEL_LOW */
    reismmio::BitField<0, 1, reismmio::Permissions::ReadWrite> gpio0_level_low;
    constexpr Proc0Intf%sReg (uintptr_t addr): reg_{.addr = addr}
    {}

    inline void commit() { reg_.commit(); }

    inline Proc0Intf0Reg& fetch() {
        reg_.fetch();
        return *this;
    }
};



/* Interrupt status after masking & forcing for proc0 */
union Proc0Ints%sReg { 
    private:
      reismmio::Register reg_;
    public:
    /* GPIO7_EDGE_HIGH */
    reismmio::BitField<31, 1, reismmio::Permissions::Read> gpio7_edge_high;
    /* GPIO7_EDGE_LOW */
    reismmio::BitField<30, 1, reismmio::Permissions::Read> gpio7_edge_low;
    /* GPIO7_LEVEL_HIGH */
    reismmio::BitField<29, 1, reismmio::Permissions::Read> gpio7_level_high;
    /* GPIO7_LEVEL_LOW */
    reismmio::BitField<28, 1, reismmio::Permissions::Read> gpio7_level_low;
    /* GPIO6_EDGE_HIGH */
    reismmio::BitField<27, 1, reismmio::Permissions::Read> gpio6_edge_high;
    /* GPIO6_EDGE_LOW */
    reismmio::BitField<26, 1, reismmio::Permissions::Read> gpio6_edge_low;
    /* GPIO6_LEVEL_HIGH */
    reismmio::BitField<25, 1, reismmio::Permissions::Read> gpio6_level_high;
    /* GPIO6_LEVEL_LOW */
    reismmio::BitField<24, 1, reismmio::Permissions::Read> gpio6_level_low;
    /* GPIO5_EDGE_HIGH */
    reismmio::BitField<23, 1, reismmio::Permissions::Read> gpio5_edge_high;
    /* GPIO5_EDGE_LOW */
    reismmio::BitField<22, 1, reismmio::Permissions::Read> gpio5_edge_low;
    /* GPIO5_LEVEL_HIGH */
    reismmio::BitField<21, 1, reismmio::Permissions::Read> gpio5_level_high;
    /* GPIO5_LEVEL_LOW */
    reismmio::BitField<20, 1, reismmio::Permissions::Read> gpio5_level_low;
    /* GPIO4_EDGE_HIGH */
    reismmio::BitField<19, 1, reismmio::Permissions::Read> gpio4_edge_high;
    /* GPIO4_EDGE_LOW */
    reismmio::BitField<18, 1, reismmio::Permissions::Read> gpio4_edge_low;
    /* GPIO4_LEVEL_HIGH */
    reismmio::BitField<17, 1, reismmio::Permissions::Read> gpio4_level_high;
    /* GPIO4_LEVEL_LOW */
    reismmio::BitField<16, 1, reismmio::Permissions::Read> gpio4_level_low;
    /* GPIO3_EDGE_HIGH */
    reismmio::BitField<15, 1, reismmio::Permissions::Read> gpio3_edge_high;
    /* GPIO3_EDGE_LOW */
    reismmio::BitField<14, 1, reismmio::Permissions::Read> gpio3_edge_low;
    /* GPIO3_LEVEL_HIGH */
    reismmio::BitField<13, 1, reismmio::Permissions::Read> gpio3_level_high;
    /* GPIO3_LEVEL_LOW */
    reismmio::BitField<12, 1, reismmio::Permissions::Read> gpio3_level_low;
    /* GPIO2_EDGE_HIGH */
    reismmio::BitField<11, 1, reismmio::Permissions::Read> gpio2_edge_high;
    /* GPIO2_EDGE_LOW */
    reismmio::BitField<10, 1, reismmio::Permissions::Read> gpio2_edge_low;
    /* GPIO2_LEVEL_HIGH */
    reismmio::BitField<9, 1, reismmio::Permissions::Read> gpio2_level_high;
    /* GPIO2_LEVEL_LOW */
    reismmio::BitField<8, 1, reismmio::Permissions::Read> gpio2_level_low;
    /* GPIO1_EDGE_HIGH */
    reismmio::BitField<7, 1, reismmio::Permissions::Read> gpio1_edge_high;
    /* GPIO1_EDGE_LOW */
    reismmio::BitField<6, 1, reismmio::Permissions::Read> gpio1_edge_low;
    /* GPIO1_LEVEL_HIGH */
    reismmio::BitField<5, 1, reismmio::Permissions::Read> gpio1_level_high;
    /* GPIO1_LEVEL_LOW */
    reismmio::BitField<4, 1, reismmio::Permissions::Read> gpio1_level_low;
    /* GPIO0_EDGE_HIGH */
    reismmio::BitField<3, 1, reismmio::Permissions::Read> gpio0_edge_high;
    /* GPIO0_EDGE_LOW */
    reismmio::BitField<2, 1, reismmio::Permissions::Read> gpio0_edge_low;
    /* GPIO0_LEVEL_HIGH */
    reismmio::BitField<1, 1, reismmio::Permissions::Read> gpio0_level_high;
    /* GPIO0_LEVEL_LOW */
    reismmio::BitField<0, 1, reismmio::Permissions::Read> gpio0_level_low;
    constexpr Proc0Ints%sReg (uintptr_t addr): reg_{.addr = addr}
    {}

    inline void commit() { reg_.commit(); }

    inline Proc0Ints0Reg& fetch() {
        reg_.fetch();
        return *this;
    }
};



/* Interrupt Enable for proc1 */
union Proc1Inte%sReg { 
    private:
      reismmio::Register reg_;
    public:
    /* GPIO7_EDGE_HIGH */
    reismmio::BitField<31, 1, reismmio::Permissions::ReadWrite> gpio7_edge_high;
    /* GPIO7_EDGE_LOW */
    reismmio::BitField<30, 1, reismmio::Permissions::ReadWrite> gpio7_edge_low;
    /* GPIO7_LEVEL_HIGH */
    reismmio::BitField<29, 1, reismmio::Permissions::ReadWrite> gpio7_level_high;
    /* GPIO7_LEVEL_LOW */
    reismmio::BitField<28, 1, reismmio::Permissions::ReadWrite> gpio7_level_low;
    /* GPIO6_EDGE_HIGH */
    reismmio::BitField<27, 1, reismmio::Permissions::ReadWrite> gpio6_edge_high;
    /* GPIO6_EDGE_LOW */
    reismmio::BitField<26, 1, reismmio::Permissions::ReadWrite> gpio6_edge_low;
    /* GPIO6_LEVEL_HIGH */
    reismmio::BitField<25, 1, reismmio::Permissions::ReadWrite> gpio6_level_high;
    /* GPIO6_LEVEL_LOW */
    reismmio::BitField<24, 1, reismmio::Permissions::ReadWrite> gpio6_level_low;
    /* GPIO5_EDGE_HIGH */
    reismmio::BitField<23, 1, reismmio::Permissions::ReadWrite> gpio5_edge_high;
    /* GPIO5_EDGE_LOW */
    reismmio::BitField<22, 1, reismmio::Permissions::ReadWrite> gpio5_edge_low;
    /* GPIO5_LEVEL_HIGH */
    reismmio::BitField<21, 1, reismmio::Permissions::ReadWrite> gpio5_level_high;
    /* GPIO5_LEVEL_LOW */
    reismmio::BitField<20, 1, reismmio::Permissions::ReadWrite> gpio5_level_low;
    /* GPIO4_EDGE_HIGH */
    reismmio::BitField<19, 1, reismmio::Permissions::ReadWrite> gpio4_edge_high;
    /* GPIO4_EDGE_LOW */
    reismmio::BitField<18, 1, reismmio::Permissions::ReadWrite> gpio4_edge_low;
    /* GPIO4_LEVEL_HIGH */
    reismmio::BitField<17, 1, reismmio::Permissions::ReadWrite> gpio4_level_high;
    /* GPIO4_LEVEL_LOW */
    reismmio::BitField<16, 1, reismmio::Permissions::ReadWrite> gpio4_level_low;
    /* GPIO3_EDGE_HIGH */
    reismmio::BitField<15, 1, reismmio::Permissions::ReadWrite> gpio3_edge_high;
    /* GPIO3_EDGE_LOW */
    reismmio::BitField<14, 1, reismmio::Permissions::ReadWrite> gpio3_edge_low;
    /* GPIO3_LEVEL_HIGH */
    reismmio::BitField<13, 1, reismmio::Permissions::ReadWrite> gpio3_level_high;
    /* GPIO3_LEVEL_LOW */
    reismmio::BitField<12, 1, reismmio::Permissions::ReadWrite> gpio3_level_low;
    /* GPIO2_EDGE_HIGH */
    reismmio::BitField<11, 1, reismmio::Permissions::ReadWrite> gpio2_edge_high;
    /* GPIO2_EDGE_LOW */
    reismmio::BitField<10, 1, reismmio::Permissions::ReadWrite> gpio2_edge_low;
    /* GPIO2_LEVEL_HIGH */
    reismmio::BitField<9, 1, reismmio::Permissions::ReadWrite> gpio2_level_high;
    /* GPIO2_LEVEL_LOW */
    reismmio::BitField<8, 1, reismmio::Permissions::ReadWrite> gpio2_level_low;
    /* GPIO1_EDGE_HIGH */
    reismmio::BitField<7, 1, reismmio::Permissions::ReadWrite> gpio1_edge_high;
    /* GPIO1_EDGE_LOW */
    reismmio::BitField<6, 1, reismmio::Permissions::ReadWrite> gpio1_edge_low;
    /* GPIO1_LEVEL_HIGH */
    reismmio::BitField<5, 1, reismmio::Permissions::ReadWrite> gpio1_level_high;
    /* GPIO1_LEVEL_LOW */
    reismmio::BitField<4, 1, reismmio::Permissions::ReadWrite> gpio1_level_low;
    /* GPIO0_EDGE_HIGH */
    reismmio::BitField<3, 1, reismmio::Permissions::ReadWrite> gpio0_edge_high;
    /* GPIO0_EDGE_LOW */
    reismmio::BitField<2, 1, reismmio::Permissions::ReadWrite> gpio0_edge_low;
    /* GPIO0_LEVEL_HIGH */
    reismmio::BitField<1, 1, reismmio::Permissions::ReadWrite> gpio0_level_high;
    /* GPIO0_LEVEL_LOW */
    reismmio::BitField<0, 1, reismmio::Permissions::ReadWrite> gpio0_level_low;
    constexpr Proc1Inte%sReg (uintptr_t addr): reg_{.addr = addr}
    {}

    inline void commit() { reg_.commit(); }

    inline Proc1Inte0Reg& fetch() {
        reg_.fetch();
        return *this;
    }
};



/* Interrupt Force for proc1 */
union Proc1Intf%sReg { 
    private:
      reismmio::Register reg_;
    public:
    /* GPIO7_EDGE_HIGH */
    reismmio::BitField<31, 1, reismmio::Permissions::ReadWrite> gpio7_edge_high;
    /* GPIO7_EDGE_LOW */
    reismmio::BitField<30, 1, reismmio::Permissions::ReadWrite> gpio7_edge_low;
    /* GPIO7_LEVEL_HIGH */
    reismmio::BitField<29, 1, reismmio::Permissions::ReadWrite> gpio7_level_high;
    /* GPIO7_LEVEL_LOW */
    reismmio::BitField<28, 1, reismmio::Permissions::ReadWrite> gpio7_level_low;
    /* GPIO6_EDGE_HIGH */
    reismmio::BitField<27, 1, reismmio::Permissions::ReadWrite> gpio6_edge_high;
    /* GPIO6_EDGE_LOW */
    reismmio::BitField<26, 1, reismmio::Permissions::ReadWrite> gpio6_edge_low;
    /* GPIO6_LEVEL_HIGH */
    reismmio::BitField<25, 1, reismmio::Permissions::ReadWrite> gpio6_level_high;
    /* GPIO6_LEVEL_LOW */
    reismmio::BitField<24, 1, reismmio::Permissions::ReadWrite> gpio6_level_low;
    /* GPIO5_EDGE_HIGH */
    reismmio::BitField<23, 1, reismmio::Permissions::ReadWrite> gpio5_edge_high;
    /* GPIO5_EDGE_LOW */
    reismmio::BitField<22, 1, reismmio::Permissions::ReadWrite> gpio5_edge_low;
    /* GPIO5_LEVEL_HIGH */
    reismmio::BitField<21, 1, reismmio::Permissions::ReadWrite> gpio5_level_high;
    /* GPIO5_LEVEL_LOW */
    reismmio::BitField<20, 1, reismmio::Permissions::ReadWrite> gpio5_level_low;
    /* GPIO4_EDGE_HIGH */
    reismmio::BitField<19, 1, reismmio::Permissions::ReadWrite> gpio4_edge_high;
    /* GPIO4_EDGE_LOW */
    reismmio::BitField<18, 1, reismmio::Permissions::ReadWrite> gpio4_edge_low;
    /* GPIO4_LEVEL_HIGH */
    reismmio::BitField<17, 1, reismmio::Permissions::ReadWrite> gpio4_level_high;
    /* GPIO4_LEVEL_LOW */
    reismmio::BitField<16, 1, reismmio::Permissions::ReadWrite> gpio4_level_low;
    /* GPIO3_EDGE_HIGH */
    reismmio::BitField<15, 1, reismmio::Permissions::ReadWrite> gpio3_edge_high;
    /* GPIO3_EDGE_LOW */
    reismmio::BitField<14, 1, reismmio::Permissions::ReadWrite> gpio3_edge_low;
    /* GPIO3_LEVEL_HIGH */
    reismmio::BitField<13, 1, reismmio::Permissions::ReadWrite> gpio3_level_high;
    /* GPIO3_LEVEL_LOW */
    reismmio::BitField<12, 1, reismmio::Permissions::ReadWrite> gpio3_level_low;
    /* GPIO2_EDGE_HIGH */
    reismmio::BitField<11, 1, reismmio::Permissions::ReadWrite> gpio2_edge_high;
    /* GPIO2_EDGE_LOW */
    reismmio::BitField<10, 1, reismmio::Permissions::ReadWrite> gpio2_edge_low;
    /* GPIO2_LEVEL_HIGH */
    reismmio::BitField<9, 1, reismmio::Permissions::ReadWrite> gpio2_level_high;
    /* GPIO2_LEVEL_LOW */
    reismmio::BitField<8, 1, reismmio::Permissions::ReadWrite> gpio2_level_low;
    /* GPIO1_EDGE_HIGH */
    reismmio::BitField<7, 1, reismmio::Permissions::ReadWrite> gpio1_edge_high;
    /* GPIO1_EDGE_LOW */
    reismmio::BitField<6, 1, reismmio::Permissions::ReadWrite> gpio1_edge_low;
    /* GPIO1_LEVEL_HIGH */
    reismmio::BitField<5, 1, reismmio::Permissions::ReadWrite> gpio1_level_high;
    /* GPIO1_LEVEL_LOW */
    reismmio::BitField<4, 1, reismmio::Permissions::ReadWrite> gpio1_level_low;
    /* GPIO0_EDGE_HIGH */
    reismmio::BitField<3, 1, reismmio::Permissions::ReadWrite> gpio0_edge_high;
    /* GPIO0_EDGE_LOW */
    reismmio::BitField<2, 1, reismmio::Permissions::ReadWrite> gpio0_edge_low;
    /* GPIO0_LEVEL_HIGH */
    reismmio::BitField<1, 1, reismmio::Permissions::ReadWrite> gpio0_level_high;
    /* GPIO0_LEVEL_LOW */
    reismmio::BitField<0, 1, reismmio::Permissions::ReadWrite> gpio0_level_low;
    constexpr Proc1Intf%sReg (uintptr_t addr): reg_{.addr = addr}
    {}

    inline void commit() { reg_.commit(); }

    inline Proc1Intf0Reg& fetch() {
        reg_.fetch();
        return *this;
    }
};



/* Interrupt status after masking & forcing for proc1 */
union Proc1Ints%sReg { 
    private:
      reismmio::Register reg_;
    public:
    /* GPIO7_EDGE_HIGH */
    reismmio::BitField<31, 1, reismmio::Permissions::Read> gpio7_edge_high;
    /* GPIO7_EDGE_LOW */
    reismmio::BitField<30, 1, reismmio::Permissions::Read> gpio7_edge_low;
    /* GPIO7_LEVEL_HIGH */
    reismmio::BitField<29, 1, reismmio::Permissions::Read> gpio7_level_high;
    /* GPIO7_LEVEL_LOW */
    reismmio::BitField<28, 1, reismmio::Permissions::Read> gpio7_level_low;
    /* GPIO6_EDGE_HIGH */
    reismmio::BitField<27, 1, reismmio::Permissions::Read> gpio6_edge_high;
    /* GPIO6_EDGE_LOW */
    reismmio::BitField<26, 1, reismmio::Permissions::Read> gpio6_edge_low;
    /* GPIO6_LEVEL_HIGH */
    reismmio::BitField<25, 1, reismmio::Permissions::Read> gpio6_level_high;
    /* GPIO6_LEVEL_LOW */
    reismmio::BitField<24, 1, reismmio::Permissions::Read> gpio6_level_low;
    /* GPIO5_EDGE_HIGH */
    reismmio::BitField<23, 1, reismmio::Permissions::Read> gpio5_edge_high;
    /* GPIO5_EDGE_LOW */
    reismmio::BitField<22, 1, reismmio::Permissions::Read> gpio5_edge_low;
    /* GPIO5_LEVEL_HIGH */
    reismmio::BitField<21, 1, reismmio::Permissions::Read> gpio5_level_high;
    /* GPIO5_LEVEL_LOW */
    reismmio::BitField<20, 1, reismmio::Permissions::Read> gpio5_level_low;
    /* GPIO4_EDGE_HIGH */
    reismmio::BitField<19, 1, reismmio::Permissions::Read> gpio4_edge_high;
    /* GPIO4_EDGE_LOW */
    reismmio::BitField<18, 1, reismmio::Permissions::Read> gpio4_edge_low;
    /* GPIO4_LEVEL_HIGH */
    reismmio::BitField<17, 1, reismmio::Permissions::Read> gpio4_level_high;
    /* GPIO4_LEVEL_LOW */
    reismmio::BitField<16, 1, reismmio::Permissions::Read> gpio4_level_low;
    /* GPIO3_EDGE_HIGH */
    reismmio::BitField<15, 1, reismmio::Permissions::Read> gpio3_edge_high;
    /* GPIO3_EDGE_LOW */
    reismmio::BitField<14, 1, reismmio::Permissions::Read> gpio3_edge_low;
    /* GPIO3_LEVEL_HIGH */
    reismmio::BitField<13, 1, reismmio::Permissions::Read> gpio3_level_high;
    /* GPIO3_LEVEL_LOW */
    reismmio::BitField<12, 1, reismmio::Permissions::Read> gpio3_level_low;
    /* GPIO2_EDGE_HIGH */
    reismmio::BitField<11, 1, reismmio::Permissions::Read> gpio2_edge_high;
    /* GPIO2_EDGE_LOW */
    reismmio::BitField<10, 1, reismmio::Permissions::Read> gpio2_edge_low;
    /* GPIO2_LEVEL_HIGH */
    reismmio::BitField<9, 1, reismmio::Permissions::Read> gpio2_level_high;
    /* GPIO2_LEVEL_LOW */
    reismmio::BitField<8, 1, reismmio::Permissions::Read> gpio2_level_low;
    /* GPIO1_EDGE_HIGH */
    reismmio::BitField<7, 1, reismmio::Permissions::Read> gpio1_edge_high;
    /* GPIO1_EDGE_LOW */
    reismmio::BitField<6, 1, reismmio::Permissions::Read> gpio1_edge_low;
    /* GPIO1_LEVEL_HIGH */
    reismmio::BitField<5, 1, reismmio::Permissions::Read> gpio1_level_high;
    /* GPIO1_LEVEL_LOW */
    reismmio::BitField<4, 1, reismmio::Permissions::Read> gpio1_level_low;
    /* GPIO0_EDGE_HIGH */
    reismmio::BitField<3, 1, reismmio::Permissions::Read> gpio0_edge_high;
    /* GPIO0_EDGE_LOW */
    reismmio::BitField<2, 1, reismmio::Permissions::Read> gpio0_edge_low;
    /* GPIO0_LEVEL_HIGH */
    reismmio::BitField<1, 1, reismmio::Permissions::Read> gpio0_level_high;
    /* GPIO0_LEVEL_LOW */
    reismmio::BitField<0, 1, reismmio::Permissions::Read> gpio0_level_low;
    constexpr Proc1Ints%sReg (uintptr_t addr): reg_{.addr = addr}
    {}

    inline void commit() { reg_.commit(); }

    inline Proc1Ints0Reg& fetch() {
        reg_.fetch();
        return *this;
    }
};



/* Interrupt Enable for dormant_wake */
union DormantWakeInte%sReg { 
    private:
      reismmio::Register reg_;
    public:
    /* GPIO7_EDGE_HIGH */
    reismmio::BitField<31, 1, reismmio::Permissions::ReadWrite> gpio7_edge_high;
    /* GPIO7_EDGE_LOW */
    reismmio::BitField<30, 1, reismmio::Permissions::ReadWrite> gpio7_edge_low;
    /* GPIO7_LEVEL_HIGH */
    reismmio::BitField<29, 1, reismmio::Permissions::ReadWrite> gpio7_level_high;
    /* GPIO7_LEVEL_LOW */
    reismmio::BitField<28, 1, reismmio::Permissions::ReadWrite> gpio7_level_low;
    /* GPIO6_EDGE_HIGH */
    reismmio::BitField<27, 1, reismmio::Permissions::ReadWrite> gpio6_edge_high;
    /* GPIO6_EDGE_LOW */
    reismmio::BitField<26, 1, reismmio::Permissions::ReadWrite> gpio6_edge_low;
    /* GPIO6_LEVEL_HIGH */
    reismmio::BitField<25, 1, reismmio::Permissions::ReadWrite> gpio6_level_high;
    /* GPIO6_LEVEL_LOW */
    reismmio::BitField<24, 1, reismmio::Permissions::ReadWrite> gpio6_level_low;
    /* GPIO5_EDGE_HIGH */
    reismmio::BitField<23, 1, reismmio::Permissions::ReadWrite> gpio5_edge_high;
    /* GPIO5_EDGE_LOW */
    reismmio::BitField<22, 1, reismmio::Permissions::ReadWrite> gpio5_edge_low;
    /* GPIO5_LEVEL_HIGH */
    reismmio::BitField<21, 1, reismmio::Permissions::ReadWrite> gpio5_level_high;
    /* GPIO5_LEVEL_LOW */
    reismmio::BitField<20, 1, reismmio::Permissions::ReadWrite> gpio5_level_low;
    /* GPIO4_EDGE_HIGH */
    reismmio::BitField<19, 1, reismmio::Permissions::ReadWrite> gpio4_edge_high;
    /* GPIO4_EDGE_LOW */
    reismmio::BitField<18, 1, reismmio::Permissions::ReadWrite> gpio4_edge_low;
    /* GPIO4_LEVEL_HIGH */
    reismmio::BitField<17, 1, reismmio::Permissions::ReadWrite> gpio4_level_high;
    /* GPIO4_LEVEL_LOW */
    reismmio::BitField<16, 1, reismmio::Permissions::ReadWrite> gpio4_level_low;
    /* GPIO3_EDGE_HIGH */
    reismmio::BitField<15, 1, reismmio::Permissions::ReadWrite> gpio3_edge_high;
    /* GPIO3_EDGE_LOW */
    reismmio::BitField<14, 1, reismmio::Permissions::ReadWrite> gpio3_edge_low;
    /* GPIO3_LEVEL_HIGH */
    reismmio::BitField<13, 1, reismmio::Permissions::ReadWrite> gpio3_level_high;
    /* GPIO3_LEVEL_LOW */
    reismmio::BitField<12, 1, reismmio::Permissions::ReadWrite> gpio3_level_low;
    /* GPIO2_EDGE_HIGH */
    reismmio::BitField<11, 1, reismmio::Permissions::ReadWrite> gpio2_edge_high;
    /* GPIO2_EDGE_LOW */
    reismmio::BitField<10, 1, reismmio::Permissions::ReadWrite> gpio2_edge_low;
    /* GPIO2_LEVEL_HIGH */
    reismmio::BitField<9, 1, reismmio::Permissions::ReadWrite> gpio2_level_high;
    /* GPIO2_LEVEL_LOW */
    reismmio::BitField<8, 1, reismmio::Permissions::ReadWrite> gpio2_level_low;
    /* GPIO1_EDGE_HIGH */
    reismmio::BitField<7, 1, reismmio::Permissions::ReadWrite> gpio1_edge_high;
    /* GPIO1_EDGE_LOW */
    reismmio::BitField<6, 1, reismmio::Permissions::ReadWrite> gpio1_edge_low;
    /* GPIO1_LEVEL_HIGH */
    reismmio::BitField<5, 1, reismmio::Permissions::ReadWrite> gpio1_level_high;
    /* GPIO1_LEVEL_LOW */
    reismmio::BitField<4, 1, reismmio::Permissions::ReadWrite> gpio1_level_low;
    /* GPIO0_EDGE_HIGH */
    reismmio::BitField<3, 1, reismmio::Permissions::ReadWrite> gpio0_edge_high;
    /* GPIO0_EDGE_LOW */
    reismmio::BitField<2, 1, reismmio::Permissions::ReadWrite> gpio0_edge_low;
    /* GPIO0_LEVEL_HIGH */
    reismmio::BitField<1, 1, reismmio::Permissions::ReadWrite> gpio0_level_high;
    /* GPIO0_LEVEL_LOW */
    reismmio::BitField<0, 1, reismmio::Permissions::ReadWrite> gpio0_level_low;
    constexpr DormantWakeInte%sReg (uintptr_t addr): reg_{.addr = addr}
    {}

    inline void commit() { reg_.commit(); }

    inline DormantWakeInte0Reg& fetch() {
        reg_.fetch();
        return *this;
    }
};



/* Interrupt Force for dormant_wake */
union DormantWakeIntf%sReg { 
    private:
      reismmio::Register reg_;
    public:
    /* GPIO7_EDGE_HIGH */
    reismmio::BitField<31, 1, reismmio::Permissions::ReadWrite> gpio7_edge_high;
    /* GPIO7_EDGE_LOW */
    reismmio::BitField<30, 1, reismmio::Permissions::ReadWrite> gpio7_edge_low;
    /* GPIO7_LEVEL_HIGH */
    reismmio::BitField<29, 1, reismmio::Permissions::ReadWrite> gpio7_level_high;
    /* GPIO7_LEVEL_LOW */
    reismmio::BitField<28, 1, reismmio::Permissions::ReadWrite> gpio7_level_low;
    /* GPIO6_EDGE_HIGH */
    reismmio::BitField<27, 1, reismmio::Permissions::ReadWrite> gpio6_edge_high;
    /* GPIO6_EDGE_LOW */
    reismmio::BitField<26, 1, reismmio::Permissions::ReadWrite> gpio6_edge_low;
    /* GPIO6_LEVEL_HIGH */
    reismmio::BitField<25, 1, reismmio::Permissions::ReadWrite> gpio6_level_high;
    /* GPIO6_LEVEL_LOW */
    reismmio::BitField<24, 1, reismmio::Permissions::ReadWrite> gpio6_level_low;
    /* GPIO5_EDGE_HIGH */
    reismmio::BitField<23, 1, reismmio::Permissions::ReadWrite> gpio5_edge_high;
    /* GPIO5_EDGE_LOW */
    reismmio::BitField<22, 1, reismmio::Permissions::ReadWrite> gpio5_edge_low;
    /* GPIO5_LEVEL_HIGH */
    reismmio::BitField<21, 1, reismmio::Permissions::ReadWrite> gpio5_level_high;
    /* GPIO5_LEVEL_LOW */
    reismmio::BitField<20, 1, reismmio::Permissions::ReadWrite> gpio5_level_low;
    /* GPIO4_EDGE_HIGH */
    reismmio::BitField<19, 1, reismmio::Permissions::ReadWrite> gpio4_edge_high;
    /* GPIO4_EDGE_LOW */
    reismmio::BitField<18, 1, reismmio::Permissions::ReadWrite> gpio4_edge_low;
    /* GPIO4_LEVEL_HIGH */
    reismmio::BitField<17, 1, reismmio::Permissions::ReadWrite> gpio4_level_high;
    /* GPIO4_LEVEL_LOW */
    reismmio::BitField<16, 1, reismmio::Permissions::ReadWrite> gpio4_level_low;
    /* GPIO3_EDGE_HIGH */
    reismmio::BitField<15, 1, reismmio::Permissions::ReadWrite> gpio3_edge_high;
    /* GPIO3_EDGE_LOW */
    reismmio::BitField<14, 1, reismmio::Permissions::ReadWrite> gpio3_edge_low;
    /* GPIO3_LEVEL_HIGH */
    reismmio::BitField<13, 1, reismmio::Permissions::ReadWrite> gpio3_level_high;
    /* GPIO3_LEVEL_LOW */
    reismmio::BitField<12, 1, reismmio::Permissions::ReadWrite> gpio3_level_low;
    /* GPIO2_EDGE_HIGH */
    reismmio::BitField<11, 1, reismmio::Permissions::ReadWrite> gpio2_edge_high;
    /* GPIO2_EDGE_LOW */
    reismmio::BitField<10, 1, reismmio::Permissions::ReadWrite> gpio2_edge_low;
    /* GPIO2_LEVEL_HIGH */
    reismmio::BitField<9, 1, reismmio::Permissions::ReadWrite> gpio2_level_high;
    /* GPIO2_LEVEL_LOW */
    reismmio::BitField<8, 1, reismmio::Permissions::ReadWrite> gpio2_level_low;
    /* GPIO1_EDGE_HIGH */
    reismmio::BitField<7, 1, reismmio::Permissions::ReadWrite> gpio1_edge_high;
    /* GPIO1_EDGE_LOW */
    reismmio::BitField<6, 1, reismmio::Permissions::ReadWrite> gpio1_edge_low;
    /* GPIO1_LEVEL_HIGH */
    reismmio::BitField<5, 1, reismmio::Permissions::ReadWrite> gpio1_level_high;
    /* GPIO1_LEVEL_LOW */
    reismmio::BitField<4, 1, reismmio::Permissions::ReadWrite> gpio1_level_low;
    /* GPIO0_EDGE_HIGH */
    reismmio::BitField<3, 1, reismmio::Permissions::ReadWrite> gpio0_edge_high;
    /* GPIO0_EDGE_LOW */
    reismmio::BitField<2, 1, reismmio::Permissions::ReadWrite> gpio0_edge_low;
    /* GPIO0_LEVEL_HIGH */
    reismmio::BitField<1, 1, reismmio::Permissions::ReadWrite> gpio0_level_high;
    /* GPIO0_LEVEL_LOW */
    reismmio::BitField<0, 1, reismmio::Permissions::ReadWrite> gpio0_level_low;
    constexpr DormantWakeIntf%sReg (uintptr_t addr): reg_{.addr = addr}
    {}

    inline void commit() { reg_.commit(); }

    inline DormantWakeIntf0Reg& fetch() {
        reg_.fetch();
        return *this;
    }
};



/* Interrupt status after masking & forcing for dormant_wake */
union DormantWakeInts%sReg { 
    private:
      reismmio::Register reg_;
    public:
    /* GPIO7_EDGE_HIGH */
    reismmio::BitField<31, 1, reismmio::Permissions::Read> gpio7_edge_high;
    /* GPIO7_EDGE_LOW */
    reismmio::BitField<30, 1, reismmio::Permissions::Read> gpio7_edge_low;
    /* GPIO7_LEVEL_HIGH */
    reismmio::BitField<29, 1, reismmio::Permissions::Read> gpio7_level_high;
    /* GPIO7_LEVEL_LOW */
    reismmio::BitField<28, 1, reismmio::Permissions::Read> gpio7_level_low;
    /* GPIO6_EDGE_HIGH */
    reismmio::BitField<27, 1, reismmio::Permissions::Read> gpio6_edge_high;
    /* GPIO6_EDGE_LOW */
    reismmio::BitField<26, 1, reismmio::Permissions::Read> gpio6_edge_low;
    /* GPIO6_LEVEL_HIGH */
    reismmio::BitField<25, 1, reismmio::Permissions::Read> gpio6_level_high;
    /* GPIO6_LEVEL_LOW */
    reismmio::BitField<24, 1, reismmio::Permissions::Read> gpio6_level_low;
    /* GPIO5_EDGE_HIGH */
    reismmio::BitField<23, 1, reismmio::Permissions::Read> gpio5_edge_high;
    /* GPIO5_EDGE_LOW */
    reismmio::BitField<22, 1, reismmio::Permissions::Read> gpio5_edge_low;
    /* GPIO5_LEVEL_HIGH */
    reismmio::BitField<21, 1, reismmio::Permissions::Read> gpio5_level_high;
    /* GPIO5_LEVEL_LOW */
    reismmio::BitField<20, 1, reismmio::Permissions::Read> gpio5_level_low;
    /* GPIO4_EDGE_HIGH */
    reismmio::BitField<19, 1, reismmio::Permissions::Read> gpio4_edge_high;
    /* GPIO4_EDGE_LOW */
    reismmio::BitField<18, 1, reismmio::Permissions::Read> gpio4_edge_low;
    /* GPIO4_LEVEL_HIGH */
    reismmio::BitField<17, 1, reismmio::Permissions::Read> gpio4_level_high;
    /* GPIO4_LEVEL_LOW */
    reismmio::BitField<16, 1, reismmio::Permissions::Read> gpio4_level_low;
    /* GPIO3_EDGE_HIGH */
    reismmio::BitField<15, 1, reismmio::Permissions::Read> gpio3_edge_high;
    /* GPIO3_EDGE_LOW */
    reismmio::BitField<14, 1, reismmio::Permissions::Read> gpio3_edge_low;
    /* GPIO3_LEVEL_HIGH */
    reismmio::BitField<13, 1, reismmio::Permissions::Read> gpio3_level_high;
    /* GPIO3_LEVEL_LOW */
    reismmio::BitField<12, 1, reismmio::Permissions::Read> gpio3_level_low;
    /* GPIO2_EDGE_HIGH */
    reismmio::BitField<11, 1, reismmio::Permissions::Read> gpio2_edge_high;
    /* GPIO2_EDGE_LOW */
    reismmio::BitField<10, 1, reismmio::Permissions::Read> gpio2_edge_low;
    /* GPIO2_LEVEL_HIGH */
    reismmio::BitField<9, 1, reismmio::Permissions::Read> gpio2_level_high;
    /* GPIO2_LEVEL_LOW */
    reismmio::BitField<8, 1, reismmio::Permissions::Read> gpio2_level_low;
    /* GPIO1_EDGE_HIGH */
    reismmio::BitField<7, 1, reismmio::Permissions::Read> gpio1_edge_high;
    /* GPIO1_EDGE_LOW */
    reismmio::BitField<6, 1, reismmio::Permissions::Read> gpio1_edge_low;
    /* GPIO1_LEVEL_HIGH */
    reismmio::BitField<5, 1, reismmio::Permissions::Read> gpio1_level_high;
    /* GPIO1_LEVEL_LOW */
    reismmio::BitField<4, 1, reismmio::Permissions::Read> gpio1_level_low;
    /* GPIO0_EDGE_HIGH */
    reismmio::BitField<3, 1, reismmio::Permissions::Read> gpio0_edge_high;
    /* GPIO0_EDGE_LOW */
    reismmio::BitField<2, 1, reismmio::Permissions::Read> gpio0_edge_low;
    /* GPIO0_LEVEL_HIGH */
    reismmio::BitField<1, 1, reismmio::Permissions::Read> gpio0_level_high;
    /* GPIO0_LEVEL_LOW */
    reismmio::BitField<0, 1, reismmio::Permissions::Read> gpio0_level_low;
    constexpr DormantWakeInts%sReg (uintptr_t addr): reg_{.addr = addr}
    {}

    inline void commit() { reg_.commit(); }

    inline DormantWakeInts0Reg& fetch() {
        reg_.fetch();
        return *this;
    }
};



/* To facilitate compiler optimization of this abstraction, prefer using this struct within a small scope.*/
struct IoBank { 
GpioStatusReg gpio0_status;
    GpioStatusReg gpio1_status;
    GpioStatusReg gpio2_status;
    GpioStatusReg gpio3_status;
    GpioStatusReg gpio4_status;
    GpioStatusReg gpio5_status;
    GpioStatusReg gpio6_status;
    GpioStatusReg gpio7_status;
    GpioStatusReg gpio8_status;
    GpioStatusReg gpio9_status;
    GpioStatusReg gpio10_status;
    GpioStatusReg gpio11_status;
    GpioStatusReg gpio12_status;
    GpioStatusReg gpio13_status;
    GpioStatusReg gpio14_status;
    GpioStatusReg gpio15_status;
    GpioStatusReg gpio16_status;
    GpioStatusReg gpio17_status;
    GpioStatusReg gpio18_status;
    GpioStatusReg gpio19_status;
    GpioStatusReg gpio20_status;
    GpioStatusReg gpio21_status;
    GpioStatusReg gpio22_status;
    GpioStatusReg gpio23_status;
    GpioStatusReg gpio24_status;
    GpioStatusReg gpio25_status;
    GpioStatusReg gpio26_status;
    GpioStatusReg gpio27_status;
    GpioStatusReg gpio28_status;
    GpioStatusReg gpio29_status;
    GpioCtrlReg gpio0_ctrl;
    GpioCtrlReg gpio1_ctrl;
    GpioCtrlReg gpio2_ctrl;
    GpioCtrlReg gpio3_ctrl;
    GpioCtrlReg gpio4_ctrl;
    GpioCtrlReg gpio5_ctrl;
    GpioCtrlReg gpio6_ctrl;
    GpioCtrlReg gpio7_ctrl;
    GpioCtrlReg gpio8_ctrl;
    GpioCtrlReg gpio9_ctrl;
    GpioCtrlReg gpio10_ctrl;
    GpioCtrlReg gpio11_ctrl;
    GpioCtrlReg gpio12_ctrl;
    GpioCtrlReg gpio13_ctrl;
    GpioCtrlReg gpio14_ctrl;
    GpioCtrlReg gpio15_ctrl;
    GpioCtrlReg gpio16_ctrl;
    GpioCtrlReg gpio17_ctrl;
    GpioCtrlReg gpio18_ctrl;
    GpioCtrlReg gpio19_ctrl;
    GpioCtrlReg gpio20_ctrl;
    GpioCtrlReg gpio21_ctrl;
    GpioCtrlReg gpio22_ctrl;
    GpioCtrlReg gpio23_ctrl;
    GpioCtrlReg gpio24_ctrl;
    GpioCtrlReg gpio25_ctrl;
    GpioCtrlReg gpio26_ctrl;
    GpioCtrlReg gpio27_ctrl;
    GpioCtrlReg gpio28_ctrl;
    GpioCtrlReg gpio29_ctrl;
    Intr%sReg intr0;
    Intr%sReg intr1;
    Intr%sReg intr2;
    Intr%sReg intr3;
    Proc0Inte%sReg proc0_inte0;
    Proc0Inte%sReg proc0_inte1;
    Proc0Inte%sReg proc0_inte2;
    Proc0Inte%sReg proc0_inte3;
    Proc0Intf%sReg proc0_intf0;
    Proc0Intf%sReg proc0_intf1;
    Proc0Intf%sReg proc0_intf2;
    Proc0Intf%sReg proc0_intf3;
    Proc0Ints%sReg proc0_ints0;
    Proc0Ints%sReg proc0_ints1;
    Proc0Ints%sReg proc0_ints2;
    Proc0Ints%sReg proc0_ints3;
    Proc1Inte%sReg proc1_inte0;
    Proc1Inte%sReg proc1_inte1;
    Proc1Inte%sReg proc1_inte2;
    Proc1Inte%sReg proc1_inte3;
    Proc1Intf%sReg proc1_intf0;
    Proc1Intf%sReg proc1_intf1;
    Proc1Intf%sReg proc1_intf2;
    Proc1Intf%sReg proc1_intf3;
    Proc1Ints%sReg proc1_ints0;
    Proc1Ints%sReg proc1_ints1;
    Proc1Ints%sReg proc1_ints2;
    Proc1Ints%sReg proc1_ints3;
    DormantWakeInte%sReg dormant_wake_inte0;
    DormantWakeInte%sReg dormant_wake_inte1;
    DormantWakeInte%sReg dormant_wake_inte2;
    DormantWakeInte%sReg dormant_wake_inte3;
    DormantWakeIntf%sReg dormant_wake_intf0;
    DormantWakeIntf%sReg dormant_wake_intf1;
    DormantWakeIntf%sReg dormant_wake_intf2;
    DormantWakeIntf%sReg dormant_wake_intf3;
    DormantWakeInts%sReg dormant_wake_ints0;
    DormantWakeInts%sReg dormant_wake_ints1;
    DormantWakeInts%sReg dormant_wake_ints2;
    DormantWakeInts%sReg dormant_wake_ints3;
    
    
    constexpr IoBank (platform::IoBank addr):gpio0_status(addr + 0x0), gpio1_status(addr + 0x8), gpio2_status(addr + 0x10), gpio3_status(addr + 0x18), gpio4_status(addr + 0x20), gpio5_status(addr + 0x28), gpio6_status(addr + 0x30), gpio7_status(addr + 0x38), gpio8_status(addr + 0x40), gpio9_status(addr + 0x48), gpio10_status(addr + 0x50), gpio11_status(addr + 0x58), gpio12_status(addr + 0x60), gpio13_status(addr + 0x68), gpio14_status(addr + 0x70), gpio15_status(addr + 0x78), gpio16_status(addr + 0x80), gpio17_status(addr + 0x88), gpio18_status(addr + 0x90), gpio19_status(addr + 0x98), gpio20_status(addr + 0xa0), gpio21_status(addr + 0xa8), gpio22_status(addr + 0xb0), gpio23_status(addr + 0xb8), gpio24_status(addr + 0xc0), gpio25_status(addr + 0xc8), gpio26_status(addr + 0xd0), gpio27_status(addr + 0xd8), gpio28_status(addr + 0xe0), gpio29_status(addr + 0xe8), gpio0_ctrl(addr + 0x4), gpio1_ctrl(addr + 0xc), gpio2_ctrl(addr + 0x14), gpio3_ctrl(addr + 0x1c), gpio4_ctrl(addr + 0x24), gpio5_ctrl(addr + 0x2c), gpio6_ctrl(addr + 0x34), gpio7_ctrl(addr + 0x3c), gpio8_ctrl(addr + 0x44), gpio9_ctrl(addr + 0x4c), gpio10_ctrl(addr + 0x54), gpio11_ctrl(addr + 0x5c), gpio12_ctrl(addr + 0x64), gpio13_ctrl(addr + 0x6c), gpio14_ctrl(addr + 0x74), gpio15_ctrl(addr + 0x7c), gpio16_ctrl(addr + 0x84), gpio17_ctrl(addr + 0x8c), gpio18_ctrl(addr + 0x94), gpio19_ctrl(addr + 0x9c), gpio20_ctrl(addr + 0xa4), gpio21_ctrl(addr + 0xac), gpio22_ctrl(addr + 0xb4), gpio23_ctrl(addr + 0xbc), gpio24_ctrl(addr + 0xc4), gpio25_ctrl(addr + 0xcc), gpio26_ctrl(addr + 0xd4), gpio27_ctrl(addr + 0xdc), gpio28_ctrl(addr + 0xe4), gpio29_ctrl(addr + 0xec), intr0(addr + 0xf0), intr1(addr + 0xf4), intr2(addr + 0xf8), intr3(addr + 0xfc), proc0_inte0(addr + 0x100), proc0_inte1(addr + 0x104), proc0_inte2(addr + 0x108), proc0_inte3(addr + 0x10c), proc0_intf0(addr + 0x110), proc0_intf1(addr + 0x114), proc0_intf2(addr + 0x118), proc0_intf3(addr + 0x11c), proc0_ints0(addr + 0x120), proc0_ints1(addr + 0x124), proc0_ints2(addr + 0x128), proc0_ints3(addr + 0x12c), proc1_inte0(addr + 0x130), proc1_inte1(addr + 0x134), proc1_inte2(addr + 0x138), proc1_inte3(addr + 0x13c), proc1_intf0(addr + 0x140), proc1_intf1(addr + 0x144), proc1_intf2(addr + 0x148), proc1_intf3(addr + 0x14c), proc1_ints0(addr + 0x150), proc1_ints1(addr + 0x154), proc1_ints2(addr + 0x158), proc1_ints3(addr + 0x15c), dormant_wake_inte0(addr + 0x160), dormant_wake_inte1(addr + 0x164), dormant_wake_inte2(addr + 0x168), dormant_wake_inte3(addr + 0x16c), dormant_wake_intf0(addr + 0x170), dormant_wake_intf1(addr + 0x174), dormant_wake_intf2(addr + 0x178), dormant_wake_intf3(addr + 0x17c), dormant_wake_ints0(addr + 0x180), dormant_wake_ints1(addr + 0x184), dormant_wake_ints2(addr + 0x188), dormant_wake_ints3(addr + 0x18c){}
};


} // namespace io_bank
} // namespace mmio
