regmap	,	V_20
CMSPAR	,	V_108
gpiochip_remove	,	F_88
uart_handle_sysrq_char	,	F_16
besterr	,	V_31
MAX310X_LSR_RXOVR_BIT	,	V_52
MAX310X_MODE1_FORCESLEEP_BIT	,	V_173
MAX310X_LSR_FRERR_BIT	,	V_51
"MAX3108"	,	L_12
gpio_base	,	V_236
max310x_stop_tx	,	F_33
IXANY	,	V_110
direction_output	,	V_240
max310x_probe	,	F_64
UPIO_PORT	,	V_231
dev	,	V_2
max310x_start_tx	,	F_31
TTY_PARITY	,	V_63
uart_circ_chars_pending	,	F_22
brk	,	V_57
state	,	V_67
MAX3107_REV_ID	,	V_212
PORT_UNKNOWN	,	V_169
iotype	,	V_230
MAX310X_FLOWCTRL_SWFLOWEN_BIT	,	V_141
unlikely	,	F_13
old	,	V_104
regmap_read	,	F_7
TIOCM_CAR	,	V_97
uart_get_baud_rate	,	F_42
sts	,	V_28
spi_get_device_id	,	F_65
destroy_workqueue	,	F_85
MAX310X_LCR_EVENPARITY_BIT	,	V_123
"%s ID 0x%02x does not match\n"	,	L_16
uart_unregister_driver	,	F_87
max310x_gpio_get	,	F_60
max310x_gpio_direction_input	,	F_62
"Suspend\n"	,	L_6
GFP_KERNEL	,	V_187
TIOCM_DSR	,	V_96
device	,	V_1
tty_flip_buffer_push	,	F_18
pdata	,	V_25
fdiv	,	V_35
rx	,	V_55
MAX310X_LCR_REG	,	V_100
uart_resume_port	,	F_59
"SPI transfer failed\n"	,	L_15
MAX310X_BRGDIVMSB_REG	,	V_21
mutex_init	,	F_69
fifosize	,	V_227
MAX310X_TYPE_MAX3107	,	V_190
MAX310X_RXFIFOLVL_REG	,	V_9
MAX310X_LOOPBACK	,	V_151
MAX310X_TYPE_MAX3108	,	V_195
mutex_unlock	,	F_28
"No IRQ specified\n"	,	L_8
MAX310X_IRQ_CTS_BIT	,	V_86
MAX310X_LSR_IRQEN_REG	,	V_160
max310x_wq_proc	,	F_29
ENOTSUPP	,	V_186
max310x_release_port	,	F_52
INIT_WORK	,	F_78
ser	,	V_168
precious_reg	,	V_208
chip	,	V_175
set	,	V_241
MAX310X_LCR_STOPLEN_BIT	,	V_125
ch	,	V_47
f	,	V_30
tail	,	V_76
max310x_reg_volatile	,	F_2
MAX310X_THR_REG	,	V_73
irq	,	V_79
max310x_set_mctrl	,	F_38
MAX310X_FLOWCTRL_AUTORTS_BIT	,	V_138
cache_type	,	V_204
MAX310X_BRGCFG_2XMODE_BIT	,	V_18
spi_device	,	V_180
"MAX3107"	,	L_11
MAX310X_MODE2_RST_BIT	,	V_210
regmap_update_bits	,	F_40
rxlen	,	V_46
"Failed to remove gpio chip: %d\n"	,	L_24
buf	,	V_75
s	,	V_14
mctrl	,	V_98
mutex_lock	,	F_26
MAX310X_FLOWCTRL_SWFLOW1_BIT	,	V_143
spi_setup	,	F_70
read_flag_mask	,	V_202
IRQF_ONESHOT	,	V_219
max310x_gpio_direction_output	,	F_63
driver_flags	,	V_26
max310x_shutdown	,	F_49
MAX310X_AUTOSLEEP	,	V_216
uart_insert_char	,	F_17
tx	,	V_74
MAX310X_PLLCFG_REG	,	V_42
MAX310X_LCR_TXBREAK_BIT	,	V_101
__iomem	,	V_233
dev_dbg	,	F_11
"Failed to initialize register map\n"	,	L_14
frequency	,	V_38
"ttyMAX"	,	L_19
icount	,	V_54
x_char	,	V_72
max_speed_hz	,	V_199
reg	,	V_3
clksrc	,	V_33
MAX310X_ECHO_SUPRESS	,	V_153
max310x_suspend	,	F_55
max310x_ops	,	V_235
uart_circ_empty	,	F_20
UPF_SKIP_TEST	,	V_228
ret	,	V_171
uart_suspend_port	,	F_57
MAX310X_GPIOCFG_REG	,	V_179
MAX310X_BRGDIVLSB_REG	,	V_22
MAX310X_FLOWCTRL_REG	,	V_144
PARENB	,	V_120
err_out	,	V_209
MAX310X_FLOWCTRL_AUTOCTS_BIT	,	V_137
uart_add_one_port	,	F_79
membase	,	V_232
chiptype	,	V_182
MAX310X_EXT_CLK	,	V_27
max310x_ist	,	F_25
"GPIO support not enabled\n"	,	L_21
BRKINT	,	V_127
ops	,	V_234
port	,	V_45
MAX310X_TXFIFOLVL_REG	,	V_8
"Removing port\n"	,	L_23
name	,	V_164
"IRQ status: 0x%02x\n"	,	L_5
"%s not present\n"	,	L_17
frame	,	V_59
TTY_BREAK	,	V_62
dev_set_drvdata	,	F_68
work_struct	,	V_89
MAX310X_IRQEN_REG	,	V_162
parity	,	V_58
max310x_gpio_set	,	F_61
MAX310X_LSR_IRQSTS_REG	,	V_5
dev_err	,	F_66
MAX310X_FIFO_SIZE	,	V_49
PARODD	,	V_122
TTY_NORMAL	,	V_56
max310x_set_termios	,	F_41
MAX310X_MINOR	,	V_226
VSTART	,	V_133
uart_flags	,	V_148
MAX310X_FIFOTRIGLVL_REG	,	V_157
"Unsupported chip type %i\n"	,	L_13
MAX310X_MAJOR	,	V_224
MAX310X_CLKSRC_CRYST_BIT	,	V_40
regmap_write	,	F_5
xmit	,	V_69
wq	,	V_93
ws	,	V_90
MAX310X_BRGCFG_REG	,	V_23
owner	,	V_220
max310x_reg_precious	,	F_3
CRTSCTS	,	V_136
uart_register_driver	,	F_76
max_register	,	V_194
MAX310X_LSR_CTS_BIT	,	V_87
MAX310X_MODE1_TRNSCVCTRL_BIT	,	V_147
MAX310X_MODE2_FIFORST_BIT	,	V_155
MAX310X_MODE2_ECHOSUPR_BIT	,	V_154
label	,	V_237
uart_update_timeout	,	F_43
driver_name	,	V_222
"Unable to reguest IRQ %i\n"	,	L_18
max310x_mutex	,	V_83
base	,	V_242
MAX310X_GPIODATA_REG	,	V_12
ENOMEM	,	V_188
volatile_reg	,	V_207
dev_get_drvdata	,	F_56
ngpio	,	V_243
max310x_handle_rx	,	F_12
termios	,	V_103
MAX310X_XON1_REG	,	V_131
MAX3107_REVID_REG	,	V_10
dev_info	,	F_82
CSTOPB	,	V_124
MAX310X_LSR_RXTO_BIT	,	V_84
SPI_MODE_0	,	V_197
ignore_status_mask	,	V_66
CSIZE	,	V_111
devm_request_threaded_irq	,	F_74
ktermios	,	V_102
ists	,	V_81
regcfg	,	V_193
DIV_ROUND_CLOSEST	,	F_10
TTY_FRAME	,	V_64
MAX310X_FLOWLVL_HALT	,	F_48
max310x_type	,	F_50
uart_remove_one_port	,	F_86
PARMRK	,	V_128
UART_CONFIG_TYPE	,	V_166
flow	,	V_106
max310x_verify_port	,	F_54
CONFIG_GPIOLIB	,	F_80
baud	,	V_15
val	,	V_94
likely	,	F_23
init	,	V_214
"Reference clock set to %lu Hz\n"	,	L_1
break_state	,	V_99
MAX310X_LCR_WORD_LEN_5	,	V_113
devm_regmap_init_spi	,	F_71
IRQ_HANDLED	,	V_88
tryes	,	V_24
max310x_tx_empty	,	F_35
MAX310X_IRQSTS_REG	,	V_4
MAX310X_AUTO_DIR_CTRL	,	V_149
MAX310X_RHR_REG	,	V_11
pllcfg	,	V_34
PORT_MAX310X	,	V_163
MAX3107_REV_MASK	,	V_211
max310x_break_ctl	,	F_39
MAX310X_LCR_WORD_LEN_6	,	V_115
MAX310X_LCR_WORD_LEN_7	,	V_117
MAX310X_LCR_WORD_LEN_8	,	V_119
max310x_set_ref_clk	,	F_9
MAX310X_MODE1_REG	,	V_146
"Possible RX FIFO overrun %d\n"	,	L_2
MAX310X_MODE1_IRQSEL_BIT	,	V_215
ENODEV	,	V_213
err_freq	,	V_196
flag	,	V_48
"Resume\n"	,	L_7
flags	,	V_165
"RX Len = %u\n"	,	L_3
MAX310X_STS_IRQSTS_REG	,	V_7
MAX310X_MODE2_LOOPBACK_BIT	,	V_152
generic_plat_data	,	V_189
"Error allocating port structure\n"	,	L_9
MAX310X_STS_CLKREADY_BIT	,	V_29
MAX310X_LSR_RXPAR_BIT	,	V_50
"TX Len = %u\n"	,	L_4
write_flag_mask	,	V_203
get	,	V_239
bits_per_word	,	V_198
uart_write_wakeup	,	F_24
INPCK	,	V_126
MAX310X_FLOWCTRL_SWFLOW3_BIT	,	V_140
MAX310X_XOFF1_REG	,	V_134
MAX310X_BRGCFG_4XMODE_BIT	,	V_19
MAX310X_RXTO_REG	,	V_159
max310x_config_port	,	F_53
err	,	V_32
c_iflag	,	V_109
tx_work	,	V_91
IXON	,	V_139
EINVAL	,	V_170
uart_handle_cts_change	,	F_27
UART_XMIT_SIZE	,	V_77
read_status_mask	,	V_61
IRQF_TRIGGER_FALLING	,	V_218
UPF_FIXED_TYPE	,	V_229
uart_tx_stopped	,	F_21
bestfreq	,	V_37
max310x_pdata	,	V_184
minor	,	V_225
direction_input	,	V_238
txlen	,	V_70
nr_gpio	,	V_191
TTY_OVERRUN	,	V_65
MAX310X_MODE2_REG	,	V_156
MAX310X_CLKSRC_REG	,	V_44
gpiochip_add	,	F_81
CREAD	,	V_130
mode	,	V_16
c_cc	,	V_132
max310x_wait_pll	,	F_6
max3107_8_reg_writeable	,	F_1
major	,	V_223
IGNBRK	,	V_129
max310x_resume	,	F_58
"Registering UART driver failed\n"	,	L_20
max310x_startup	,	F_44
reg_bits	,	V_200
MAX310X_FIFOTRIGLVL_TX	,	F_46
MAX310X_SPCHR_IRQSTS_REG	,	V_6
uart_handle_break	,	F_15
writeable_reg	,	V_206
MAX310X_CLKSRC_EXTCLK_BIT	,	V_39
serial_struct	,	V_167
max310x_update_best_err	,	F_8
MAX310X_MODE1_AUTOSLEEP_BIT	,	V_217
suspend	,	V_145
MAX310X_IRQ_RX	,	V_161
offset	,	V_176
THIS_MODULE	,	V_221
spi	,	V_181
PTR_ERR	,	F_73
fmul	,	V_36
uartclk	,	V_17
MAX310X_MODE2_RXEMPTINV_BIT	,	V_150
WAKEUP_CHARS	,	V_78
VSTOP	,	V_135
max310x_set_baud	,	F_4
c_cflag	,	V_107
max310x_enable_ms	,	F_36
devm_kzalloc	,	F_67
overrun	,	V_60
CS5	,	V_112
max310x_request_port	,	F_51
nr	,	V_192
max310x_port	,	V_13
CS7	,	V_116
CS6	,	V_114
create_freezable_workqueue	,	F_77
CS8	,	V_118
max310x_handle_tx	,	F_19
lsr	,	V_82
max310x_get_mctrl	,	F_37
driver_data	,	V_183
max310x_stop_rx	,	F_34
max310x_remove	,	F_83
MAX310X_CLKSRC_PLL_BIT	,	V_41
MAX310X_LCR_PARITY_BIT	,	V_121
devm_free_irq	,	F_84
uart_port	,	V_92
MAX310X_FLOWLVL_RES	,	F_47
lcr	,	V_105
"Frequency parameter incorrect\n"	,	L_22
"No platform data supplied, using defaults\n"	,	L_10
value	,	V_178
val_bits	,	V_201
MAX310X_LSR_RXBRK_BIT	,	V_53
circ_buf	,	V_68
to_send	,	V_71
MAX310X_IRQ_TX	,	V_85
dev_name	,	F_75
MAX310X_FIFOTRIGLVL_RX	,	F_45
irqreturn_t	,	T_1
dev_warn	,	F_14
IXOFF	,	V_142
MAX310X_FLOWLVL_REG	,	V_158
dev_id	,	V_80
gpio_chip	,	V_174
can_sleep	,	V_244
container_of	,	F_30
queue_work	,	F_32
TIOCSER_TEMT	,	V_95
uart	,	V_172
REGCACHE_RBTREE	,	V_205
MAX310X_CLKSRC_PLLBYP_BIT	,	V_43
platform_data	,	V_185
gpio	,	V_177
IS_ERR	,	F_72
