
*** Running vivado
    with args -log pfm_dynamic_k_sign_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pfm_dynamic_k_sign_1_0.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source pfm_dynamic_k_sign_1_0.tcl -notrace
INFO: Dispatch client connection id - 33239
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/int/xo/ip_repo/xilinx_com_hls_k_sign_0_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/Xilinx/Vitis/2021.2/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/Xilinx/Vitis/2021.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top pfm_dynamic_k_sign_1_0 -part xcu280-fsvh2892-2L-e -directive sdx_optimization_effort_high -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1791808
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3519.195 ; gain = 353.797 ; free physical = 85264 ; free virtual = 221070
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_k_sign_1_0' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_k_sign_1_0/synth/pfm_dynamic_k_sign_1_0.v:61]
INFO: [Synth 8-6157] synthesizing module 'k_sign' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign.v:12]
INFO: [Synth 8-6157] synthesizing module 'k_sign_repr_RAM_AUTO_1R1W' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_repr_RAM_AUTO_1R1W.v:6]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_repr_RAM_AUTO_1R1W' (1#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_repr_RAM_AUTO_1R1W.v:6]
INFO: [Synth 8-6157] synthesizing module 'k_sign_k_sign_Pipeline_VITIS_LOOP_2594_1' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_k_sign_Pipeline_VITIS_LOOP_2594_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_flow_control_loop_pipe_sequential_init' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_flow_control_loop_pipe_sequential_init.v:8]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_flow_control_loop_pipe_sequential_init' (2#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_flow_control_loop_pipe_sequential_init.v:8]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_k_sign_Pipeline_VITIS_LOOP_2594_1' (3#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_k_sign_Pipeline_VITIS_LOOP_2594_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_dataflow' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_dataflow.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_entry_proc' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_entry_proc.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_entry_proc' (4#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_entry_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_readmem_bool_s' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_readmem_bool_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_readmem_bool_Pipeline_readmem' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_readmem_bool_Pipeline_readmem.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_readmem_bool_Pipeline_readmem' (5#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_readmem_bool_Pipeline_readmem.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_readmem_bool_s' (6#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_readmem_bool_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_quadruple_bool_s' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_quadruple_bool_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_quadruple_bool_Pipeline_duplicate' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_quadruple_bool_Pipeline_duplicate.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_quadruple_bool_Pipeline_duplicate' (7#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_quadruple_bool_Pipeline_duplicate.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_quadruple_bool_s' (8#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_quadruple_bool_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_readmem_special_unsigned_char_s' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_readmem_special_unsigned_char_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_270_1' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_270_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_270_1' (9#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_270_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2' (10#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_readmem_special_unsigned_char_s' (11#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_readmem_special_unsigned_char_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_dataflow_Block_split711_proc' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_dataflow_Block_split711_proc.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_dataflow_Block_split711_proc' (12#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_dataflow_Block_split711_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_unpack_sk' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_unpack_sk.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_unpack_sk_Pipeline_VITIS_LOOP_425_2' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_unpack_sk_Pipeline_VITIS_LOOP_425_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_unpack_sk_Pipeline_VITIS_LOOP_425_2' (13#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_unpack_sk_Pipeline_VITIS_LOOP_425_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_unpack_sk_Pipeline_VITIS_LOOP_429_3' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_unpack_sk_Pipeline_VITIS_LOOP_429_3.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_unpack_sk_Pipeline_VITIS_LOOP_429_3' (14#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_unpack_sk_Pipeline_VITIS_LOOP_429_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_unpack_sk_Pipeline_VITIS_LOOP_433_4' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_unpack_sk_Pipeline_VITIS_LOOP_433_4.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_unpack_sk_Pipeline_VITIS_LOOP_433_4' (15#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_unpack_sk_Pipeline_VITIS_LOOP_433_4.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_unpack_sk_Pipeline_VITIS_LOOP_367_1_VITIS_LOOP_369_2' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_unpack_sk_Pipeline_VITIS_LOOP_367_1_VITIS_LOOP_369_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_unpack_sk_Pipeline_VITIS_LOOP_367_1_VITIS_LOOP_369_2' (16#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_unpack_sk_Pipeline_VITIS_LOOP_367_1_VITIS_LOOP_369_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_unpack_sk_Pipeline_VITIS_LOOP_367_1_VITIS_LOOP_369_22' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_unpack_sk_Pipeline_VITIS_LOOP_367_1_VITIS_LOOP_369_22.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_unpack_sk_Pipeline_VITIS_LOOP_367_1_VITIS_LOOP_369_22' (17#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_unpack_sk_Pipeline_VITIS_LOOP_367_1_VITIS_LOOP_369_22.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_unpack_sk_Pipeline_VITIS_LOOP_439_5' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_unpack_sk_Pipeline_VITIS_LOOP_439_5.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_unpack_sk_Pipeline_VITIS_LOOP_439_5' (18#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_unpack_sk_Pipeline_VITIS_LOOP_439_5.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_unpack_sk' (19#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_unpack_sk.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_readmem_special_unsigned_char_1' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_readmem_special_unsigned_char_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_readmem_special_unsigned_char_1_Pipeline_VITIS_LOOP_270_1' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_readmem_special_unsigned_char_1_Pipeline_VITIS_LOOP_270_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_readmem_special_unsigned_char_1_Pipeline_VITIS_LOOP_270_1' (20#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_readmem_special_unsigned_char_1_Pipeline_VITIS_LOOP_270_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_readmem_special_unsigned_char_1_Pipeline_VITIS_LOOP_277_2' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_readmem_special_unsigned_char_1_Pipeline_VITIS_LOOP_277_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_readmem_special_unsigned_char_1_Pipeline_VITIS_LOOP_277_2' (21#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_readmem_special_unsigned_char_1_Pipeline_VITIS_LOOP_277_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_readmem_special_unsigned_char_1' (22#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_readmem_special_unsigned_char_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_shake_key_mu' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_shake_key_mu.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_shake_key_mu_Pipeline_VITIS_LOOP_708_1' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_shake_key_mu_Pipeline_VITIS_LOOP_708_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_mux_164_64_1_1' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mux_164_64_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_mux_164_64_1_1' (23#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mux_164_64_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_shake_key_mu_Pipeline_VITIS_LOOP_708_1' (24#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_shake_key_mu_Pipeline_VITIS_LOOP_708_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_KeccakF1600_StatePermute' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_KeccakF1600_StatePermute.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_KeccakF1600_StatePermute_KeccakF_RoundConstants_ROM_AUTO_1R' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_KeccakF1600_StatePermute_KeccakF_RoundConstants_ROM_AUTO_1R.v:6]
INFO: [Synth 8-3876] $readmem data file './k_sign_KeccakF1600_StatePermute_KeccakF_RoundConstants_ROM_AUTO_1R.dat' is read successfully [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_KeccakF1600_StatePermute_KeccakF_RoundConstants_ROM_AUTO_1R.v:22]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_KeccakF1600_StatePermute_KeccakF_RoundConstants_ROM_AUTO_1R' (25#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_KeccakF1600_StatePermute_KeccakF_RoundConstants_ROM_AUTO_1R.v:6]
INFO: [Synth 8-6157] synthesizing module 'k_sign_myxor' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_myxor.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_myxor' (26#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_myxor.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_compute' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_compute.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_compute' (27#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_compute.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_KeccakF1600_StatePermute' (28#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_KeccakF1600_StatePermute.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_squeeze_out' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_squeeze_out.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_squeeze_out_Pipeline_VITIS_LOOP_776_1' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_squeeze_out_Pipeline_VITIS_LOOP_776_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_squeeze_out_Pipeline_VITIS_LOOP_776_1' (29#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_squeeze_out_Pipeline_VITIS_LOOP_776_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_squeeze_out' (30#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_squeeze_out.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_shake_key_mu' (31#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_shake_key_mu.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_make_seed' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_make_seed.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_make_seed_rho_RAM_AUTO_1R1W' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_make_seed_rho_RAM_AUTO_1R1W.v:6]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_make_seed_rho_RAM_AUTO_1R1W' (32#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_make_seed_rho_RAM_AUTO_1R1W.v:6]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_make_seed' (33#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_make_seed.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_make_buf' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_make_buf.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_make_buf_state' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_make_buf_state.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_absorb_rate' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_absorb_rate.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_mux_255_64_1_1' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mux_255_64_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_mux_255_64_1_1' (34#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mux_255_64_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_absorb_rate' (35#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_absorb_rate.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_make_buf_state' (36#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_make_buf_state.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_make_buf_squeeze_out' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_make_buf_squeeze_out.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_mux_215_64_1_1' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mux_215_64_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_mux_215_64_1_1' (37#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mux_215_64_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_make_buf_squeeze_out' (38#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_make_buf_squeeze_out.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_make_buf' (39#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_make_buf.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_rej_uniform' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_rej_uniform.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_rej_uniform_Pipeline_VITIS_LOOP_1187_2' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_rej_uniform_Pipeline_VITIS_LOOP_1187_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_rej_uniform_Pipeline_VITIS_LOOP_1187_2' (40#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_rej_uniform_Pipeline_VITIS_LOOP_1187_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_rej_uniform' (41#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_rej_uniform.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_repeatkl_int_s' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_repeatkl_int_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_repeatkl_int_Pipeline_VITIS_LOOP_1769_1_VITIS_LOOP_1771_2' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_repeatkl_int_Pipeline_VITIS_LOOP_1769_1_VITIS_LOOP_1771_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_repeatkl_int_Pipeline_VITIS_LOOP_1769_1_VITIS_LOOP_1771_2' (42#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_repeatkl_int_Pipeline_VITIS_LOOP_1769_1_VITIS_LOOP_1771_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_repeatkl_int_s' (43#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_repeatkl_int_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_dataflow_Block_split719_proc' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_dataflow_Block_split719_proc.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_dataflow_Block_split719_proc' (44#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_dataflow_Block_split719_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_split_int_s' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_split_int_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_split_int_Pipeline_stream_split' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_split_int_Pipeline_stream_split.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_split_int_Pipeline_stream_split' (45#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_split_int_Pipeline_stream_split.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_split_int_s' (46#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_split_int_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_ntt_layer' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_ntt_layer.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_ntt_layer_Pipeline_VITIS_LOOP_1600_1' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_ntt_layer_Pipeline_VITIS_LOOP_1600_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_ntt_layer_Pipeline_VITIS_LOOP_1600_1_zetas65_ROM_AUTO_1R' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_ntt_layer_Pipeline_VITIS_LOOP_1600_1_zetas65_ROM_AUTO_1R.v:6]
INFO: [Synth 8-3876] $readmem data file './k_sign_ntt_layer_Pipeline_VITIS_LOOP_1600_1_zetas65_ROM_AUTO_1R.dat' is read successfully [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_ntt_layer_Pipeline_VITIS_LOOP_1600_1_zetas65_ROM_AUTO_1R.v:22]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_ntt_layer_Pipeline_VITIS_LOOP_1600_1_zetas65_ROM_AUTO_1R' (47#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_ntt_layer_Pipeline_VITIS_LOOP_1600_1_zetas65_ROM_AUTO_1R.v:6]
INFO: [Synth 8-6157] synthesizing module 'k_sign_mul_32s_23s_54_2_1' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_23s_54_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_mul_32s_23s_54_2_1' (48#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_23s_54_2_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'k_sign_mul_32s_27ns_32_2_1' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_27ns_32_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_mul_32s_27ns_32_2_1' (49#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_27ns_32_2_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'k_sign_mul_32s_24s_55_2_1' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_24s_55_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_mul_32s_24s_55_2_1' (50#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_24s_55_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_ntt_layer_Pipeline_VITIS_LOOP_1600_1' (51#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_ntt_layer_Pipeline_VITIS_LOOP_1600_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_ntt_layer' (52#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_ntt_layer.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_ntt_layer_1' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_ntt_layer_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_ntt_layer_1_Pipeline_VITIS_LOOP_1600_1' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_ntt_layer_1_Pipeline_VITIS_LOOP_1600_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_ntt_layer_1_Pipeline_VITIS_LOOP_1600_1' (53#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_ntt_layer_1_Pipeline_VITIS_LOOP_1600_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_ntt_layer_1' (54#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_ntt_layer_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_ntt_layer_2' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_ntt_layer_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_ntt_layer_2_Pipeline_VITIS_LOOP_1600_1' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_ntt_layer_2_Pipeline_VITIS_LOOP_1600_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_ntt_layer_2_Pipeline_VITIS_LOOP_1600_1' (55#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_ntt_layer_2_Pipeline_VITIS_LOOP_1600_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_ntt_layer_2' (56#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_ntt_layer_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_ntt_layer_3' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_ntt_layer_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_ntt_layer_3_Pipeline_VITIS_LOOP_1600_1' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_ntt_layer_3_Pipeline_VITIS_LOOP_1600_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_ntt_layer_3_Pipeline_VITIS_LOOP_1600_1' (57#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_ntt_layer_3_Pipeline_VITIS_LOOP_1600_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_ntt_layer_3' (58#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_ntt_layer_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_ntt_layer_4' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_ntt_layer_4.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_ntt_layer_4_Pipeline_VITIS_LOOP_1600_1' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_ntt_layer_4_Pipeline_VITIS_LOOP_1600_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_ntt_layer_4_Pipeline_VITIS_LOOP_1600_1' (59#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_ntt_layer_4_Pipeline_VITIS_LOOP_1600_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_ntt_layer_4' (60#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_ntt_layer_4.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_ntt_layer_5' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_ntt_layer_5.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_ntt_layer_5_Pipeline_VITIS_LOOP_1600_1' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_ntt_layer_5_Pipeline_VITIS_LOOP_1600_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_ntt_layer_5_Pipeline_VITIS_LOOP_1600_1' (61#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_ntt_layer_5_Pipeline_VITIS_LOOP_1600_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_ntt_layer_5' (62#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_ntt_layer_5.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_ntt_layer_6' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_ntt_layer_6.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_ntt_layer_6_Pipeline_VITIS_LOOP_1600_1' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_ntt_layer_6_Pipeline_VITIS_LOOP_1600_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_ntt_layer_6_Pipeline_VITIS_LOOP_1600_1' (63#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_ntt_layer_6_Pipeline_VITIS_LOOP_1600_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_ntt_layer_6' (64#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_ntt_layer_6.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_ntt_layer_7' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_ntt_layer_7.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_ntt_layer_7_Pipeline_VITIS_LOOP_1600_1' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_ntt_layer_7_Pipeline_VITIS_LOOP_1600_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_ntt_layer_7_Pipeline_VITIS_LOOP_1600_1' (65#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_ntt_layer_7_Pipeline_VITIS_LOOP_1600_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_ntt_layer_7' (66#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_ntt_layer_7.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_merge_int_s' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_merge_int_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_merge_int_Pipeline_merge' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_merge_int_Pipeline_merge.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_merge_int_Pipeline_merge' (67#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_merge_int_Pipeline_merge.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_merge_int_s' (68#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_merge_int_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_repeatl_int_s' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_repeatl_int_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_repeatl_int_Pipeline_VITIS_LOOP_1832_1_VITIS_LOOP_1834_2' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_repeatl_int_Pipeline_VITIS_LOOP_1832_1_VITIS_LOOP_1834_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_repeatl_int_Pipeline_VITIS_LOOP_1832_1_VITIS_LOOP_1834_2' (69#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_repeatl_int_Pipeline_VITIS_LOOP_1832_1_VITIS_LOOP_1834_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_repeatl_int_s' (70#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_repeatl_int_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_split_int_1' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_split_int_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_split_int_1_Pipeline_stream_split' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_split_int_1_Pipeline_stream_split.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_split_int_1_Pipeline_stream_split' (71#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_split_int_1_Pipeline_stream_split.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_split_int_1' (72#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_split_int_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_ntt_layer_8' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_ntt_layer_8.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_ntt_layer_8_Pipeline_VITIS_LOOP_1600_1' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_ntt_layer_8_Pipeline_VITIS_LOOP_1600_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_ntt_layer_8_Pipeline_VITIS_LOOP_1600_1' (73#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_ntt_layer_8_Pipeline_VITIS_LOOP_1600_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_ntt_layer_8' (74#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_ntt_layer_8.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_ntt_layer_9' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_ntt_layer_9.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_ntt_layer_9_Pipeline_VITIS_LOOP_1600_1' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_ntt_layer_9_Pipeline_VITIS_LOOP_1600_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_ntt_layer_9_Pipeline_VITIS_LOOP_1600_1' (75#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_ntt_layer_9_Pipeline_VITIS_LOOP_1600_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_ntt_layer_9' (76#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_ntt_layer_9.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_ntt_layer_10' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_ntt_layer_10.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_ntt_layer_10_Pipeline_VITIS_LOOP_1600_1' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_ntt_layer_10_Pipeline_VITIS_LOOP_1600_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_ntt_layer_10_Pipeline_VITIS_LOOP_1600_1' (77#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_ntt_layer_10_Pipeline_VITIS_LOOP_1600_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_ntt_layer_10' (78#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_ntt_layer_10.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_ntt_layer_11' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_ntt_layer_11.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_ntt_layer_11_Pipeline_VITIS_LOOP_1600_1' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_ntt_layer_11_Pipeline_VITIS_LOOP_1600_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_ntt_layer_11_Pipeline_VITIS_LOOP_1600_1' (79#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_ntt_layer_11_Pipeline_VITIS_LOOP_1600_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_ntt_layer_11' (80#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_ntt_layer_11.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_ntt_layer_12' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_ntt_layer_12.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_ntt_layer_12_Pipeline_VITIS_LOOP_1600_1' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_ntt_layer_12_Pipeline_VITIS_LOOP_1600_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_ntt_layer_12_Pipeline_VITIS_LOOP_1600_1' (81#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_ntt_layer_12_Pipeline_VITIS_LOOP_1600_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_ntt_layer_12' (82#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_ntt_layer_12.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_ntt_layer_13' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_ntt_layer_13.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_ntt_layer_13_Pipeline_VITIS_LOOP_1600_1' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_ntt_layer_13_Pipeline_VITIS_LOOP_1600_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_ntt_layer_13_Pipeline_VITIS_LOOP_1600_1' (83#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_ntt_layer_13_Pipeline_VITIS_LOOP_1600_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_ntt_layer_13' (84#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_ntt_layer_13.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_ntt_layer_14' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_ntt_layer_14.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_ntt_layer_14_Pipeline_VITIS_LOOP_1600_1' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_ntt_layer_14_Pipeline_VITIS_LOOP_1600_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_ntt_layer_14_Pipeline_VITIS_LOOP_1600_1' (85#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_ntt_layer_14_Pipeline_VITIS_LOOP_1600_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_ntt_layer_14' (86#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_ntt_layer_14.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_ntt_layer_15' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_ntt_layer_15.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_ntt_layer_15_Pipeline_VITIS_LOOP_1600_1' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_ntt_layer_15_Pipeline_VITIS_LOOP_1600_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_ntt_layer_15_Pipeline_VITIS_LOOP_1600_1' (87#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_ntt_layer_15_Pipeline_VITIS_LOOP_1600_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_ntt_layer_15' (88#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_ntt_layer_15.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_merge_int_1' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_merge_int_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_merge_int_1_Pipeline_merge' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_merge_int_1_Pipeline_merge.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_merge_int_1_Pipeline_merge' (89#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_merge_int_1_Pipeline_merge.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_merge_int_1' (90#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_merge_int_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_repeatk_int_s' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_repeatk_int_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_repeatk_int_Pipeline_VITIS_LOOP_1811_1_VITIS_LOOP_1813_2' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_repeatk_int_Pipeline_VITIS_LOOP_1811_1_VITIS_LOOP_1813_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_repeatk_int_Pipeline_VITIS_LOOP_1811_1_VITIS_LOOP_1813_2' (91#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_repeatk_int_Pipeline_VITIS_LOOP_1811_1_VITIS_LOOP_1813_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_repeatk_int_s' (92#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_repeatk_int_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_split_int_2' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_split_int_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_split_int_2_Pipeline_stream_split' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_split_int_2_Pipeline_stream_split.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_split_int_2_Pipeline_stream_split' (93#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_split_int_2_Pipeline_stream_split.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_split_int_2' (94#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_split_int_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_ntt_layer_16' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_ntt_layer_16.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_ntt_layer_16_Pipeline_VITIS_LOOP_1600_1' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_ntt_layer_16_Pipeline_VITIS_LOOP_1600_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_ntt_layer_16_Pipeline_VITIS_LOOP_1600_1' (95#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_ntt_layer_16_Pipeline_VITIS_LOOP_1600_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_ntt_layer_16' (96#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_ntt_layer_16.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_sign_ntt_layer_17' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_ntt_layer_17.v:10]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'k_sign_ntt_layer_17_Pipeline_VITIS_LOOP_1600_1' (97#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_ntt_layer_17_Pipeline_VITIS_LOOP_1600_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_ntt_layer_17' (98#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_ntt_layer_17.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_ntt_layer_18_Pipeline_VITIS_LOOP_1600_1' (99#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_ntt_layer_18_Pipeline_VITIS_LOOP_1600_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_sign_ntt_layer_18' (100#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_ntt_layer_18.v:10]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-155] case statement is not full and has no default [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_control_s_axi.v:253]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_control_s_axi.v:337]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_gmemret_m_axi.v:600]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_gmemret_m_axi.v:600]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_gmemsig_m_axi.v:600]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_gmemsig_m_axi.v:2111]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_gmemsig_m_axi.v:600]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_gmemsig_m_axi.v:1237]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_gmemmu_m_axi.v:600]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_gmemmu_m_axi.v:2111]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_gmemmu_m_axi.v:600]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_gmemmu_m_axi.v:1237]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_gmemmu2_m_axi.v:600]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_gmemmu2_m_axi.v:2111]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_gmemmu2_m_axi.v:600]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_gmemmu2_m_axi.v:1237]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_gmemsk_m_axi.v:600]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_gmemsk_m_axi.v:2111]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_gmemsk_m_axi.v:600]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_gmemsk_m_axi.v:1237]
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module k_sign_gmemsk_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module k_sign_gmemsk_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[3] in module k_sign_gmemsk_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[2] in module k_sign_gmemsk_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[1] in module k_sign_gmemsk_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[0] in module k_sign_gmemsk_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARPROT[2] in module k_sign_gmemsk_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARPROT[1] in module k_sign_gmemsk_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARPROT[0] in module k_sign_gmemsk_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARUSER[0] in module k_sign_gmemsk_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module k_sign_gmemsk_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module k_sign_gmemsk_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[3] in module k_sign_gmemsk_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[2] in module k_sign_gmemsk_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[1] in module k_sign_gmemsk_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[0] in module k_sign_gmemsk_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWPROT[2] in module k_sign_gmemsk_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWPROT[1] in module k_sign_gmemsk_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWPROT[0] in module k_sign_gmemsk_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWUSER[0] in module k_sign_gmemsk_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_WUSER[0] in module k_sign_gmemsk_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWID[0] in module k_sign_gmemsk_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWSIZE[2] in module k_sign_gmemsk_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWSIZE[1] in module k_sign_gmemsk_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWSIZE[0] in module k_sign_gmemsk_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWBURST[1] in module k_sign_gmemsk_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWBURST[0] in module k_sign_gmemsk_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWLOCK[1] in module k_sign_gmemsk_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWLOCK[0] in module k_sign_gmemsk_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_WID[0] in module k_sign_gmemsk_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_WLAST in module k_sign_gmemsk_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARID[0] in module k_sign_gmemsk_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARSIZE[2] in module k_sign_gmemsk_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARSIZE[1] in module k_sign_gmemsk_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARSIZE[0] in module k_sign_gmemsk_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARBURST[1] in module k_sign_gmemsk_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARBURST[0] in module k_sign_gmemsk_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARLOCK[1] in module k_sign_gmemsk_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARLOCK[0] in module k_sign_gmemsk_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module k_sign_gmemmu2_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module k_sign_gmemmu2_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[3] in module k_sign_gmemmu2_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[2] in module k_sign_gmemmu2_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[1] in module k_sign_gmemmu2_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[0] in module k_sign_gmemmu2_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARPROT[2] in module k_sign_gmemmu2_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARPROT[1] in module k_sign_gmemmu2_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARPROT[0] in module k_sign_gmemmu2_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARUSER[0] in module k_sign_gmemmu2_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module k_sign_gmemmu2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module k_sign_gmemmu2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[3] in module k_sign_gmemmu2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[2] in module k_sign_gmemmu2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[1] in module k_sign_gmemmu2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[0] in module k_sign_gmemmu2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWPROT[2] in module k_sign_gmemmu2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWPROT[1] in module k_sign_gmemmu2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWPROT[0] in module k_sign_gmemmu2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWUSER[0] in module k_sign_gmemmu2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_WUSER[0] in module k_sign_gmemmu2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWID[0] in module k_sign_gmemmu2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWSIZE[2] in module k_sign_gmemmu2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWSIZE[1] in module k_sign_gmemmu2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWSIZE[0] in module k_sign_gmemmu2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWBURST[1] in module k_sign_gmemmu2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWBURST[0] in module k_sign_gmemmu2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWLOCK[1] in module k_sign_gmemmu2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWLOCK[0] in module k_sign_gmemmu2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_WID[0] in module k_sign_gmemmu2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_WLAST in module k_sign_gmemmu2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARID[0] in module k_sign_gmemmu2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARSIZE[2] in module k_sign_gmemmu2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARSIZE[1] in module k_sign_gmemmu2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARSIZE[0] in module k_sign_gmemmu2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARBURST[1] in module k_sign_gmemmu2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARBURST[0] in module k_sign_gmemmu2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARLOCK[1] in module k_sign_gmemmu2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARLOCK[0] in module k_sign_gmemmu2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module k_sign_gmemmu_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module k_sign_gmemmu_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[3] in module k_sign_gmemmu_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[2] in module k_sign_gmemmu_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[1] in module k_sign_gmemmu_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[0] in module k_sign_gmemmu_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARPROT[2] in module k_sign_gmemmu_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARPROT[1] in module k_sign_gmemmu_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARPROT[0] in module k_sign_gmemmu_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARUSER[0] in module k_sign_gmemmu_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module k_sign_gmemmu_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module k_sign_gmemmu_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[3] in module k_sign_gmemmu_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[2] in module k_sign_gmemmu_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[1] in module k_sign_gmemmu_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[0] in module k_sign_gmemmu_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWPROT[2] in module k_sign_gmemmu_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWPROT[1] in module k_sign_gmemmu_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWPROT[0] in module k_sign_gmemmu_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWUSER[0] in module k_sign_gmemmu_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_WUSER[0] in module k_sign_gmemmu_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWID[0] in module k_sign_gmemmu_m_axi is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 4333.250 ; gain = 1167.852 ; free physical = 87813 ; free virtual = 224103
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:57 ; elapsed = 00:01:04 . Memory (MB): peak = 4345.125 ; gain = 1179.727 ; free physical = 85922 ; free virtual = 222191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:57 ; elapsed = 00:01:04 . Memory (MB): peak = 4345.125 ; gain = 1179.727 ; free physical = 85920 ; free virtual = 222190
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4390.867 ; gain = 0.000 ; free physical = 77356 ; free virtual = 213211
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_k_sign_1_0/constraints/k_sign_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_k_sign_1_0/constraints/k_sign_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.runs/pfm_dynamic_k_sign_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.runs/pfm_dynamic_k_sign_1_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5024.508 ; gain = 0.000 ; free physical = 87707 ; free virtual = 223643
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 5132.508 ; gain = 108.000 ; free physical = 89113 ; free virtual = 225052
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:02 ; elapsed = 00:02:23 . Memory (MB): peak = 5132.508 ; gain = 1967.109 ; free physical = 79496 ; free virtual = 215520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu280-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:02 ; elapsed = 00:02:23 . Memory (MB): peak = 5140.512 ; gain = 1975.113 ; free physical = 79466 ; free virtual = 215482
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter1_fsm_reg' in module 'k_sign_readmem_bool_Pipeline_readmem'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter1_fsm_reg' in module 'k_sign_quadruple_bool_Pipeline_duplicate'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter1_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_270_1'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter2_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_270_1'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter10_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter11_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter12_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter13_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter14_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter15_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter16_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter17_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter18_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter19_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter1_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter20_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter21_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter22_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter23_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter24_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter25_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter26_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter27_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter28_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter29_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter2_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter30_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter31_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter32_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter33_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter34_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter35_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter36_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter37_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter38_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter39_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter3_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter40_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter41_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter42_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter43_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter44_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter45_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter46_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter47_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter48_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter49_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter4_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter50_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter51_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter52_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter53_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter54_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter55_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter56_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter57_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter58_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter59_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter5_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter60_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter61_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter62_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter63_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter64_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter65_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter66_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter67_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter68_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter69_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter6_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter70_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter71_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter72_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter7_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter8_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter9_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter1_fsm_reg' in module 'k_sign_unpack_sk_Pipeline_VITIS_LOOP_425_2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter1_fsm_reg' in module 'k_sign_unpack_sk_Pipeline_VITIS_LOOP_429_3'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter1_fsm_reg' in module 'k_sign_unpack_sk_Pipeline_VITIS_LOOP_433_4'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter0_fsm_reg' in module 'k_sign_unpack_sk_Pipeline_VITIS_LOOP_367_1_VITIS_LOOP_369_2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter1_fsm_reg' in module 'k_sign_unpack_sk_Pipeline_VITIS_LOOP_367_1_VITIS_LOOP_369_2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter0_fsm_reg' in module 'k_sign_unpack_sk_Pipeline_VITIS_LOOP_367_1_VITIS_LOOP_369_22'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter1_fsm_reg' in module 'k_sign_unpack_sk_Pipeline_VITIS_LOOP_367_1_VITIS_LOOP_369_22'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter0_fsm_reg' in module 'k_sign_unpack_sk_Pipeline_VITIS_LOOP_439_5'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter1_fsm_reg' in module 'k_sign_unpack_sk_Pipeline_VITIS_LOOP_439_5'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter1_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_1_Pipeline_VITIS_LOOP_270_1'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter1_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_1_Pipeline_VITIS_LOOP_277_2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'j_3_reg_867_pp0_iter1_reg_reg' and it is trimmed from '8' to '7' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_shake_key_mu_Pipeline_VITIS_LOOP_708_1.v:503]
WARNING: [Synth 8-3936] Found unconnected internal register 'j_3_reg_867_reg' and it is trimmed from '8' to '7' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_shake_key_mu_Pipeline_VITIS_LOOP_708_1.v:502]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln1139_reg_288_reg' and it is trimmed from '6' to '5' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_make_seed.v:238]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter1_fsm_reg' in module 'k_sign_rej_uniform_Pipeline_VITIS_LOOP_1187_2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter2_fsm_reg' in module 'k_sign_rej_uniform_Pipeline_VITIS_LOOP_1187_2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter3_fsm_reg' in module 'k_sign_rej_uniform_Pipeline_VITIS_LOOP_1187_2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter1_fsm_reg' in module 'k_sign_repeatkl_int_Pipeline_VITIS_LOOP_1769_1_VITIS_LOOP_1771_2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter1_fsm_reg' in module 'k_sign_split_int_Pipeline_stream_split'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter0_fsm_reg' in module 'k_sign_ntt_layer_Pipeline_VITIS_LOOP_1600_1'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter1_fsm_reg' in module 'k_sign_ntt_layer_Pipeline_VITIS_LOOP_1600_1'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter2_fsm_reg' in module 'k_sign_ntt_layer_Pipeline_VITIS_LOOP_1600_1'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter3_fsm_reg' in module 'k_sign_ntt_layer_Pipeline_VITIS_LOOP_1600_1'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter4_fsm_reg' in module 'k_sign_ntt_layer_Pipeline_VITIS_LOOP_1600_1'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter5_fsm_reg' in module 'k_sign_ntt_layer_Pipeline_VITIS_LOOP_1600_1'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter6_fsm_reg' in module 'k_sign_ntt_layer_Pipeline_VITIS_LOOP_1600_1'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter0_fsm_reg' in module 'k_sign_ntt_layer_1_Pipeline_VITIS_LOOP_1600_1'
INFO: [Common 17-14] Message 'Synth 8-802' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln1517_reg_323_reg' and it is trimmed from '7' to '6' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_make_seed_gamma.v:236]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'i_25_reg_108_reg' and it is trimmed from '11' to '10' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_repeatl_int_1_Pipeline_VITIS_LOOP_1834_2.v:159]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'i_27_reg_108_reg' and it is trimmed from '9' to '8' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_repeat_int_Pipeline_VITIS_LOOP_1855_2.v:159]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Common 17-14] Message 'Synth 8-4490' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'i_31_reg_108_reg' and it is trimmed from '9' to '8' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_repeat_int_1_Pipeline_VITIS_LOOP_1855_2.v:159]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_29_reg_108_reg' and it is trimmed from '9' to '8' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_repeat_int_2_Pipeline_VITIS_LOOP_1855_2.v:159]
WARNING: [Synth 8-3936] Found unconnected internal register 'j_14_reg_445_pp0_iter1_reg_reg' and it is trimmed from '9' to '8' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_pack_sig_Pipeline_VITIS_LOOP_2207_5.v:314]
WARNING: [Synth 8-3936] Found unconnected internal register 'j_14_reg_445_reg' and it is trimmed from '9' to '8' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_pack_sig_Pipeline_VITIS_LOOP_2207_5.v:305]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln2605_reg_99_reg' and it is trimmed from '32' to '10' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_k_sign_Pipeline_VITIS_LOOP_2605_3.v:143]
INFO: [Synth 8-6904] The RAM "k_sign_repr_RAM_AUTO_1R1W:/ram_reg" of size (depth=1000 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter1_fsm_reg' in module 'k_sign_readmem_bool_Pipeline_readmem'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter1_fsm_reg' in module 'k_sign_quadruple_bool_Pipeline_duplicate'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                               01 |                               01
  ap_ST_iter2_fsm_state3 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter2_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_270_1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter1_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_270_1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter43_fsm_state0 |                               01 |                               01
ap_ST_iter43_fsm_state44 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter43_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter44_fsm_state0 |                               01 |                               01
ap_ST_iter44_fsm_state45 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter44_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter45_fsm_state0 |                               01 |                               01
ap_ST_iter45_fsm_state46 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter45_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter46_fsm_state0 |                               01 |                               01
ap_ST_iter46_fsm_state47 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter46_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter47_fsm_state0 |                               01 |                               01
ap_ST_iter47_fsm_state48 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter47_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter48_fsm_state0 |                               01 |                               01
ap_ST_iter48_fsm_state49 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter48_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter49_fsm_state0 |                               01 |                               01
ap_ST_iter49_fsm_state50 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter49_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter50_fsm_state0 |                               01 |                               01
ap_ST_iter50_fsm_state51 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter50_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter51_fsm_state0 |                               01 |                               01
ap_ST_iter51_fsm_state52 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter51_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter52_fsm_state0 |                               01 |                               01
ap_ST_iter52_fsm_state53 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter52_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter53_fsm_state0 |                               01 |                               01
ap_ST_iter53_fsm_state54 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter53_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter54_fsm_state0 |                               01 |                               01
ap_ST_iter54_fsm_state55 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter54_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter55_fsm_state0 |                               01 |                               01
ap_ST_iter55_fsm_state56 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter55_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter56_fsm_state0 |                               01 |                               01
ap_ST_iter56_fsm_state57 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter56_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter57_fsm_state0 |                               01 |                               01
ap_ST_iter57_fsm_state58 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter57_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter58_fsm_state0 |                               01 |                               01
ap_ST_iter58_fsm_state59 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter58_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter59_fsm_state0 |                               01 |                               01
ap_ST_iter59_fsm_state60 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter59_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter60_fsm_state0 |                               01 |                               01
ap_ST_iter60_fsm_state61 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter60_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter61_fsm_state0 |                               01 |                               01
ap_ST_iter61_fsm_state62 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter61_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter62_fsm_state0 |                               01 |                               01
ap_ST_iter62_fsm_state63 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter62_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter63_fsm_state0 |                               01 |                               01
ap_ST_iter63_fsm_state64 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter63_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter64_fsm_state0 |                               01 |                               01
ap_ST_iter64_fsm_state65 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter64_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter65_fsm_state0 |                               01 |                               01
ap_ST_iter65_fsm_state66 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter65_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter66_fsm_state0 |                               01 |                               01
ap_ST_iter66_fsm_state67 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter66_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter67_fsm_state0 |                               01 |                               01
ap_ST_iter67_fsm_state68 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter67_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter68_fsm_state0 |                               01 |                               01
ap_ST_iter68_fsm_state69 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter68_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter69_fsm_state0 |                               01 |                               01
ap_ST_iter69_fsm_state70 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter69_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter70_fsm_state0 |                               01 |                               01
ap_ST_iter70_fsm_state71 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter70_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter1_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                               01 |                               01
  ap_ST_iter2_fsm_state3 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter2_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                               01 |                               01
  ap_ST_iter3_fsm_state4 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter3_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                               01 |                               01
  ap_ST_iter4_fsm_state5 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter4_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                               01 |                               01
  ap_ST_iter5_fsm_state6 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter5_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter6_fsm_state0 |                               01 |                               01
  ap_ST_iter6_fsm_state7 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter6_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter7_fsm_state0 |                               01 |                               01
  ap_ST_iter7_fsm_state8 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter7_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter8_fsm_state0 |                               01 |                               01
  ap_ST_iter8_fsm_state9 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter8_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter9_fsm_state0 |                               01 |                               01
 ap_ST_iter9_fsm_state10 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter9_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter10_fsm_state0 |                               01 |                               01
ap_ST_iter10_fsm_state11 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter10_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter11_fsm_state0 |                               01 |                               01
ap_ST_iter11_fsm_state12 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter11_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter12_fsm_state0 |                               01 |                               01
ap_ST_iter12_fsm_state13 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter12_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter13_fsm_state0 |                               01 |                               01
ap_ST_iter13_fsm_state14 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter13_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter14_fsm_state0 |                               01 |                               01
ap_ST_iter14_fsm_state15 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter14_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter15_fsm_state0 |                               01 |                               01
ap_ST_iter15_fsm_state16 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter15_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter16_fsm_state0 |                               01 |                               01
ap_ST_iter16_fsm_state17 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter16_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter17_fsm_state0 |                               01 |                               01
ap_ST_iter17_fsm_state18 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter17_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter18_fsm_state0 |                               01 |                               01
ap_ST_iter18_fsm_state19 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter18_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter19_fsm_state0 |                               01 |                               01
ap_ST_iter19_fsm_state20 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter19_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter20_fsm_state0 |                               01 |                               01
ap_ST_iter20_fsm_state21 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter20_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter21_fsm_state0 |                               01 |                               01
ap_ST_iter21_fsm_state22 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter21_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter22_fsm_state0 |                               01 |                               01
ap_ST_iter22_fsm_state23 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter22_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter23_fsm_state0 |                               01 |                               01
ap_ST_iter23_fsm_state24 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter23_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter24_fsm_state0 |                               01 |                               01
ap_ST_iter24_fsm_state25 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter24_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter25_fsm_state0 |                               01 |                               01
ap_ST_iter25_fsm_state26 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter25_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter26_fsm_state0 |                               01 |                               01
ap_ST_iter26_fsm_state27 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter26_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter27_fsm_state0 |                               01 |                               01
ap_ST_iter27_fsm_state28 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter27_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter28_fsm_state0 |                               01 |                               01
ap_ST_iter28_fsm_state29 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter28_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter29_fsm_state0 |                               01 |                               01
ap_ST_iter29_fsm_state30 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter29_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter30_fsm_state0 |                               01 |                               01
ap_ST_iter30_fsm_state31 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter30_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter31_fsm_state0 |                               01 |                               01
ap_ST_iter31_fsm_state32 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter31_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter32_fsm_state0 |                               01 |                               01
ap_ST_iter32_fsm_state33 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter32_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter33_fsm_state0 |                               01 |                               01
ap_ST_iter33_fsm_state34 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter33_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter34_fsm_state0 |                               01 |                               01
ap_ST_iter34_fsm_state35 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter34_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter35_fsm_state0 |                               01 |                               01
ap_ST_iter35_fsm_state36 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter35_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter36_fsm_state0 |                               01 |                               01
ap_ST_iter36_fsm_state37 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter36_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter37_fsm_state0 |                               01 |                               01
ap_ST_iter37_fsm_state38 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter37_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter38_fsm_state0 |                               01 |                               01
ap_ST_iter38_fsm_state39 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter38_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter39_fsm_state0 |                               01 |                               01
ap_ST_iter39_fsm_state40 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter39_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter40_fsm_state0 |                               01 |                               01
ap_ST_iter40_fsm_state41 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter40_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter71_fsm_state0 |                               01 |                               01
ap_ST_iter71_fsm_state72 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter71_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter72_fsm_state0 |                               01 |                               01
ap_ST_iter72_fsm_state73 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter72_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter41_fsm_state0 |                               01 |                               01
ap_ST_iter41_fsm_state42 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter41_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter42_fsm_state0 |                               01 |                               01
ap_ST_iter42_fsm_state43 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter42_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter1_fsm_reg' in module 'k_sign_unpack_sk_Pipeline_VITIS_LOOP_425_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter1_fsm_reg' in module 'k_sign_unpack_sk_Pipeline_VITIS_LOOP_429_3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter1_fsm_reg' in module 'k_sign_unpack_sk_Pipeline_VITIS_LOOP_433_4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                              001 |                              001
  ap_ST_iter1_fsm_state9 |                              010 |                              010
 ap_ST_iter1_fsm_state10 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter1_fsm_reg' in module 'k_sign_unpack_sk_Pipeline_VITIS_LOOP_367_1_VITIS_LOOP_369_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter0_fsm_state1 |                         00000001 |                         00000001
  ap_ST_iter0_fsm_state2 |                         00000010 |                         00000010
  ap_ST_iter0_fsm_state3 |                         00000100 |                         00000100
  ap_ST_iter0_fsm_state4 |                         00001000 |                         00001000
  ap_ST_iter0_fsm_state5 |                         00010000 |                         00010000
  ap_ST_iter0_fsm_state6 |                         00100000 |                         00100000
  ap_ST_iter0_fsm_state7 |                         01000000 |                         01000000
  ap_ST_iter0_fsm_state8 |                         10000000 |                         10000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter0_fsm_reg' in module 'k_sign_unpack_sk_Pipeline_VITIS_LOOP_367_1_VITIS_LOOP_369_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                              001 |                              001
  ap_ST_iter1_fsm_state9 |                              010 |                              010
 ap_ST_iter1_fsm_state10 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter1_fsm_reg' in module 'k_sign_unpack_sk_Pipeline_VITIS_LOOP_367_1_VITIS_LOOP_369_22'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter0_fsm_state1 |                         00000001 |                         00000001
  ap_ST_iter0_fsm_state2 |                         00000010 |                         00000010
  ap_ST_iter0_fsm_state3 |                         00000100 |                         00000100
  ap_ST_iter0_fsm_state4 |                         00001000 |                         00001000
  ap_ST_iter0_fsm_state5 |                         00010000 |                         00010000
  ap_ST_iter0_fsm_state6 |                         00100000 |                         00100000
  ap_ST_iter0_fsm_state7 |                         01000000 |                         01000000
  ap_ST_iter0_fsm_state8 |                         10000000 |                         10000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter0_fsm_reg' in module 'k_sign_unpack_sk_Pipeline_VITIS_LOOP_367_1_VITIS_LOOP_369_22'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                              001 |                              001
 ap_ST_iter1_fsm_state14 |                              010 |                              010
 ap_ST_iter1_fsm_state15 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter1_fsm_reg' in module 'k_sign_unpack_sk_Pipeline_VITIS_LOOP_439_5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter0_fsm_state1 |                    0000000000001 |                    0000000000001
  ap_ST_iter0_fsm_state2 |                    0000000000010 |                    0000000000010
  ap_ST_iter0_fsm_state3 |                    0000000000100 |                    0000000000100
  ap_ST_iter0_fsm_state4 |                    0000000001000 |                    0000000001000
  ap_ST_iter0_fsm_state5 |                    0000000010000 |                    0000000010000
  ap_ST_iter0_fsm_state6 |                    0000000100000 |                    0000000100000
  ap_ST_iter0_fsm_state7 |                    0000001000000 |                    0000001000000
  ap_ST_iter0_fsm_state8 |                    0000010000000 |                    0000010000000
  ap_ST_iter0_fsm_state9 |                    0000100000000 |                    0000100000000
 ap_ST_iter0_fsm_state10 |                    0001000000000 |                    0001000000000
 ap_ST_iter0_fsm_state11 |                    0010000000000 |                    0010000000000
 ap_ST_iter0_fsm_state12 |                    0100000000000 |                    0100000000000
 ap_ST_iter0_fsm_state13 |                    1000000000000 |                    1000000000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter0_fsm_reg' in module 'k_sign_unpack_sk_Pipeline_VITIS_LOOP_439_5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter1_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_1_Pipeline_VITIS_LOOP_270_1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter1_fsm_reg' in module 'k_sign_readmem_special_unsigned_char_1_Pipeline_VITIS_LOOP_277_2'
INFO: [Synth 8-6904] The RAM "k_sign_make_seed_rho_RAM_AUTO_1R1W:/ram_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                               01 |                               01
  ap_ST_iter2_fsm_state3 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter2_fsm_reg' in module 'k_sign_rej_uniform_Pipeline_VITIS_LOOP_1187_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                               01 |                               01
  ap_ST_iter3_fsm_state4 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter3_fsm_reg' in module 'k_sign_rej_uniform_Pipeline_VITIS_LOOP_1187_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter1_fsm_reg' in module 'k_sign_rej_uniform_Pipeline_VITIS_LOOP_1187_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter1_fsm_reg' in module 'k_sign_repeatkl_int_Pipeline_VITIS_LOOP_1769_1_VITIS_LOOP_1771_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter1_fsm_reg' in module 'k_sign_split_int_Pipeline_stream_split'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                              001 |                              001
  ap_ST_iter1_fsm_state3 |                              010 |                              010
  ap_ST_iter1_fsm_state4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter1_fsm_reg' in module 'k_sign_ntt_layer_Pipeline_VITIS_LOOP_1600_1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                              001 |                              001
  ap_ST_iter2_fsm_state5 |                              010 |                              010
  ap_ST_iter2_fsm_state6 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter2_fsm_reg' in module 'k_sign_ntt_layer_Pipeline_VITIS_LOOP_1600_1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                              001 |                              001
  ap_ST_iter3_fsm_state7 |                              010 |                              010
  ap_ST_iter3_fsm_state8 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter3_fsm_reg' in module 'k_sign_ntt_layer_Pipeline_VITIS_LOOP_1600_1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                              001 |                              001
  ap_ST_iter4_fsm_state9 |                              010 |                              010
 ap_ST_iter4_fsm_state10 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter4_fsm_reg' in module 'k_sign_ntt_layer_Pipeline_VITIS_LOOP_1600_1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                              001 |                              001
 ap_ST_iter5_fsm_state11 |                              010 |                              010
 ap_ST_iter5_fsm_state12 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter5_fsm_reg' in module 'k_sign_ntt_layer_Pipeline_VITIS_LOOP_1600_1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter6_fsm_state0 |                               01 |                               01
 ap_ST_iter6_fsm_state13 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter6_fsm_reg' in module 'k_sign_ntt_layer_Pipeline_VITIS_LOOP_1600_1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter0_fsm_state1 |                               01 |                               01
  ap_ST_iter0_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter0_fsm_reg' in module 'k_sign_ntt_layer_Pipeline_VITIS_LOOP_1600_1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                              001 |                              001
  ap_ST_iter1_fsm_state3 |                              010 |                              010
  ap_ST_iter1_fsm_state4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter1_fsm_reg' in module 'k_sign_ntt_layer_1_Pipeline_VITIS_LOOP_1600_1'
INFO: [Common 17-14] Message 'Synth 8-3898' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                              001 |                              001
  ap_ST_iter2_fsm_state5 |                              010 |                              010
  ap_ST_iter2_fsm_state6 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                              001 |                              001
  ap_ST_iter3_fsm_state7 |                              010 |                              010
  ap_ST_iter3_fsm_state8 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                              001 |                              001
  ap_ST_iter4_fsm_state9 |                              010 |                              010
 ap_ST_iter4_fsm_state10 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                              001 |                              001
 ap_ST_iter5_fsm_state11 |                              010 |                              010
 ap_ST_iter5_fsm_state12 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter6_fsm_state0 |                               01 |                               01
 ap_ST_iter6_fsm_state13 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter0_fsm_state1 |                               01 |                               01
  ap_ST_iter0_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                              001 |                              001
  ap_ST_iter1_fsm_state3 |                              010 |                              010
  ap_ST_iter1_fsm_state4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                              001 |                              001
  ap_ST_iter2_fsm_state5 |                              010 |                              010
  ap_ST_iter2_fsm_state6 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                              001 |                              001
  ap_ST_iter3_fsm_state7 |                              010 |                              010
  ap_ST_iter3_fsm_state8 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                              001 |                              001
  ap_ST_iter4_fsm_state9 |                              010 |                              010
 ap_ST_iter4_fsm_state10 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                              001 |                              001
 ap_ST_iter5_fsm_state11 |                              010 |                              010
 ap_ST_iter5_fsm_state12 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter6_fsm_state0 |                               01 |                               01
 ap_ST_iter6_fsm_state13 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter0_fsm_state1 |                               01 |                               01
  ap_ST_iter0_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                              001 |                              001
  ap_ST_iter1_fsm_state3 |                              010 |                              010
  ap_ST_iter1_fsm_state4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                              001 |                              001
  ap_ST_iter2_fsm_state5 |                              010 |                              010
  ap_ST_iter2_fsm_state6 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                              001 |                              001
  ap_ST_iter3_fsm_state7 |                              010 |                              010
  ap_ST_iter3_fsm_state8 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                              001 |                              001
  ap_ST_iter4_fsm_state9 |                              010 |                              010
 ap_ST_iter4_fsm_state10 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                              001 |                              001
 ap_ST_iter5_fsm_state11 |                              010 |                              010
 ap_ST_iter5_fsm_state12 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter6_fsm_state0 |                               01 |                               01
 ap_ST_iter6_fsm_state13 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter0_fsm_state1 |                               01 |                               01
  ap_ST_iter0_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                              001 |                              001
  ap_ST_iter1_fsm_state3 |                              010 |                              010
  ap_ST_iter1_fsm_state4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                              001 |                              001
  ap_ST_iter2_fsm_state5 |                              010 |                              010
  ap_ST_iter2_fsm_state6 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                              001 |                              001
  ap_ST_iter3_fsm_state7 |                              010 |                              010
  ap_ST_iter3_fsm_state8 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                              001 |                              001
  ap_ST_iter4_fsm_state9 |                              010 |                              010
 ap_ST_iter4_fsm_state10 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                              001 |                              001
 ap_ST_iter5_fsm_state11 |                              010 |                              010
 ap_ST_iter5_fsm_state12 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter6_fsm_state0 |                               01 |                               01
 ap_ST_iter6_fsm_state13 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter0_fsm_state1 |                               01 |                               01
  ap_ST_iter0_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                              001 |                              001
  ap_ST_iter1_fsm_state3 |                              010 |                              010
  ap_ST_iter1_fsm_state4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                              001 |                              001
  ap_ST_iter2_fsm_state5 |                              010 |                              010
  ap_ST_iter2_fsm_state6 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                              001 |                              001
  ap_ST_iter3_fsm_state7 |                              010 |                              010
  ap_ST_iter3_fsm_state8 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                              001 |                              001
  ap_ST_iter4_fsm_state9 |                              010 |                              010
 ap_ST_iter4_fsm_state10 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                              001 |                              001
 ap_ST_iter5_fsm_state11 |                              010 |                              010
 ap_ST_iter5_fsm_state12 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter6_fsm_state0 |                               01 |                               01
 ap_ST_iter6_fsm_state13 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter0_fsm_state1 |                               01 |                               01
  ap_ST_iter0_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                              001 |                              001
  ap_ST_iter1_fsm_state3 |                              010 |                              010
  ap_ST_iter1_fsm_state4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                              001 |                              001
  ap_ST_iter2_fsm_state5 |                              010 |                              010
  ap_ST_iter2_fsm_state6 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                              001 |                              001
  ap_ST_iter3_fsm_state7 |                              010 |                              010
  ap_ST_iter3_fsm_state8 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                              001 |                              001
  ap_ST_iter4_fsm_state9 |                              010 |                              010
 ap_ST_iter4_fsm_state10 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                              001 |                              001
 ap_ST_iter5_fsm_state11 |                              010 |                              010
 ap_ST_iter5_fsm_state12 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter6_fsm_state0 |                               01 |                               01
 ap_ST_iter6_fsm_state13 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter0_fsm_state1 |                               01 |                               01
  ap_ST_iter0_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                              001 |                              001
  ap_ST_iter1_fsm_state3 |                              010 |                              010
  ap_ST_iter1_fsm_state4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                              001 |                              001
  ap_ST_iter2_fsm_state5 |                              010 |                              010
  ap_ST_iter2_fsm_state6 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                              001 |                              001
  ap_ST_iter3_fsm_state7 |                              010 |                              010
  ap_ST_iter3_fsm_state8 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                              001 |                              001
  ap_ST_iter4_fsm_state9 |                              010 |                              010
 ap_ST_iter4_fsm_state10 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                              001 |                              001
 ap_ST_iter5_fsm_state11 |                              010 |                              010
 ap_ST_iter5_fsm_state12 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter6_fsm_state0 |                               01 |                               01
 ap_ST_iter6_fsm_state13 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter0_fsm_state1 |                               01 |                               01
  ap_ST_iter0_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                               01 |                               01
  ap_ST_iter2_fsm_state3 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                              001 |                              001
  ap_ST_iter1_fsm_state3 |                              010 |                              010
  ap_ST_iter1_fsm_state4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                              001 |                              001
  ap_ST_iter2_fsm_state5 |                              010 |                              010
  ap_ST_iter2_fsm_state6 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                              001 |                              001
  ap_ST_iter3_fsm_state7 |                              010 |                              010
  ap_ST_iter3_fsm_state8 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                              001 |                              001
  ap_ST_iter4_fsm_state9 |                              010 |                              010
 ap_ST_iter4_fsm_state10 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                              001 |                              001
 ap_ST_iter5_fsm_state11 |                              010 |                              010
 ap_ST_iter5_fsm_state12 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter6_fsm_state0 |                               01 |                               01
 ap_ST_iter6_fsm_state13 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter0_fsm_state1 |                               01 |                               01
  ap_ST_iter0_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                              001 |                              001
  ap_ST_iter1_fsm_state3 |                              010 |                              010
  ap_ST_iter1_fsm_state4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                              001 |                              001
  ap_ST_iter2_fsm_state5 |                              010 |                              010
  ap_ST_iter2_fsm_state6 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                              001 |                              001
  ap_ST_iter3_fsm_state7 |                              010 |                              010
  ap_ST_iter3_fsm_state8 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                              001 |                              001
  ap_ST_iter4_fsm_state9 |                              010 |                              010
 ap_ST_iter4_fsm_state10 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                              001 |                              001
 ap_ST_iter5_fsm_state11 |                              010 |                              010
 ap_ST_iter5_fsm_state12 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter6_fsm_state0 |                               01 |                               01
 ap_ST_iter6_fsm_state13 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter0_fsm_state1 |                               01 |                               01
  ap_ST_iter0_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                              001 |                              001
  ap_ST_iter1_fsm_state3 |                              010 |                              010
  ap_ST_iter1_fsm_state4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                              001 |                              001
  ap_ST_iter2_fsm_state5 |                              010 |                              010
  ap_ST_iter2_fsm_state6 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                              001 |                              001
  ap_ST_iter3_fsm_state7 |                              010 |                              010
  ap_ST_iter3_fsm_state8 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                              001 |                              001
  ap_ST_iter4_fsm_state9 |                              010 |                              010
 ap_ST_iter4_fsm_state10 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                              001 |                              001
 ap_ST_iter5_fsm_state11 |                              010 |                              010
 ap_ST_iter5_fsm_state12 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter6_fsm_state0 |                               01 |                               01
 ap_ST_iter6_fsm_state13 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter0_fsm_state1 |                               01 |                               01
  ap_ST_iter0_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                              001 |                              001
  ap_ST_iter1_fsm_state3 |                              010 |                              010
  ap_ST_iter1_fsm_state4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                              001 |                              001
  ap_ST_iter2_fsm_state5 |                              010 |                              010
  ap_ST_iter2_fsm_state6 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                              001 |                              001
  ap_ST_iter3_fsm_state7 |                              010 |                              010
  ap_ST_iter3_fsm_state8 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                              001 |                              001
  ap_ST_iter4_fsm_state9 |                              010 |                              010
 ap_ST_iter4_fsm_state10 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                              001 |                              001
 ap_ST_iter5_fsm_state11 |                              010 |                              010
 ap_ST_iter5_fsm_state12 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter6_fsm_state0 |                               01 |                               01
 ap_ST_iter6_fsm_state13 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter0_fsm_state1 |                               01 |                               01
  ap_ST_iter0_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                              001 |                              001
  ap_ST_iter1_fsm_state3 |                              010 |                              010
  ap_ST_iter1_fsm_state4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                              001 |                              001
  ap_ST_iter2_fsm_state5 |                              010 |                              010
  ap_ST_iter2_fsm_state6 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                              001 |                              001
  ap_ST_iter3_fsm_state7 |                              010 |                              010
  ap_ST_iter3_fsm_state8 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                              001 |                              001
  ap_ST_iter4_fsm_state9 |                              010 |                              010
 ap_ST_iter4_fsm_state10 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                              001 |                              001
 ap_ST_iter5_fsm_state11 |                              010 |                              010
 ap_ST_iter5_fsm_state12 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter6_fsm_state0 |                               01 |                               01
 ap_ST_iter6_fsm_state13 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter0_fsm_state1 |                               01 |                               01
  ap_ST_iter0_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                              001 |                              001
  ap_ST_iter1_fsm_state3 |                              010 |                              010
  ap_ST_iter1_fsm_state4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                              001 |                              001
  ap_ST_iter2_fsm_state5 |                              010 |                              010
  ap_ST_iter2_fsm_state6 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                              001 |                              001
  ap_ST_iter3_fsm_state7 |                              010 |                              010
  ap_ST_iter3_fsm_state8 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                              001 |                              001
  ap_ST_iter4_fsm_state9 |                              010 |                              010
 ap_ST_iter4_fsm_state10 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                              001 |                              001
 ap_ST_iter5_fsm_state11 |                              010 |                              010
 ap_ST_iter5_fsm_state12 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter6_fsm_state0 |                               01 |                               01
 ap_ST_iter6_fsm_state13 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter0_fsm_state1 |                               01 |                               01
  ap_ST_iter0_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                              001 |                              001
  ap_ST_iter1_fsm_state3 |                              010 |                              010
  ap_ST_iter1_fsm_state4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                              001 |                              001
  ap_ST_iter2_fsm_state5 |                              010 |                              010
  ap_ST_iter2_fsm_state6 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                              001 |                              001
  ap_ST_iter3_fsm_state7 |                              010 |                              010
  ap_ST_iter3_fsm_state8 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                              001 |                              001
  ap_ST_iter4_fsm_state9 |                              010 |                              010
 ap_ST_iter4_fsm_state10 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                              001 |                              001
 ap_ST_iter5_fsm_state11 |                              010 |                              010
 ap_ST_iter5_fsm_state12 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter6_fsm_state0 |                               01 |                               01
 ap_ST_iter6_fsm_state13 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter0_fsm_state1 |                               01 |                               01
  ap_ST_iter0_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                              001 |                              001
  ap_ST_iter1_fsm_state3 |                              010 |                              010
  ap_ST_iter1_fsm_state4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                              001 |                              001
  ap_ST_iter2_fsm_state5 |                              010 |                              010
  ap_ST_iter2_fsm_state6 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                              001 |                              001
  ap_ST_iter3_fsm_state7 |                              010 |                              010
  ap_ST_iter3_fsm_state8 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                              001 |                              001
  ap_ST_iter4_fsm_state9 |                              010 |                              010
 ap_ST_iter4_fsm_state10 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                              001 |                              001
 ap_ST_iter5_fsm_state11 |                              010 |                              010
 ap_ST_iter5_fsm_state12 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter6_fsm_state0 |                               01 |                               01
 ap_ST_iter6_fsm_state13 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter0_fsm_state1 |                               01 |                               01
  ap_ST_iter0_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                               01 |                               01
  ap_ST_iter2_fsm_state3 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                              001 |                              001
  ap_ST_iter1_fsm_state3 |                              010 |                              010
  ap_ST_iter1_fsm_state4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                              001 |                              001
  ap_ST_iter2_fsm_state5 |                              010 |                              010
  ap_ST_iter2_fsm_state6 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                              001 |                              001
  ap_ST_iter3_fsm_state7 |                              010 |                              010
  ap_ST_iter3_fsm_state8 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                              001 |                              001
  ap_ST_iter4_fsm_state9 |                              010 |                              010
 ap_ST_iter4_fsm_state10 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                              001 |                              001
 ap_ST_iter5_fsm_state11 |                              010 |                              010
 ap_ST_iter5_fsm_state12 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter6_fsm_state0 |                               01 |                               01
 ap_ST_iter6_fsm_state13 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter0_fsm_state1 |                               01 |                               01
  ap_ST_iter0_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                              001 |                              001
  ap_ST_iter1_fsm_state3 |                              010 |                              010
  ap_ST_iter1_fsm_state4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                              001 |                              001
  ap_ST_iter2_fsm_state5 |                              010 |                              010
  ap_ST_iter2_fsm_state6 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                              001 |                              001
  ap_ST_iter3_fsm_state7 |                              010 |                              010
  ap_ST_iter3_fsm_state8 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                              001 |                              001
  ap_ST_iter4_fsm_state9 |                              010 |                              010
 ap_ST_iter4_fsm_state10 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                              001 |                              001
 ap_ST_iter5_fsm_state11 |                              010 |                              010
 ap_ST_iter5_fsm_state12 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter6_fsm_state0 |                               01 |                               01
 ap_ST_iter6_fsm_state13 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter0_fsm_state1 |                               01 |                               01
  ap_ST_iter0_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                              001 |                              001
  ap_ST_iter1_fsm_state3 |                              010 |                              010
  ap_ST_iter1_fsm_state4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                              001 |                              001
  ap_ST_iter2_fsm_state5 |                              010 |                              010
  ap_ST_iter2_fsm_state6 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                              001 |                              001
  ap_ST_iter3_fsm_state7 |                              010 |                              010
  ap_ST_iter3_fsm_state8 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                              001 |                              001
  ap_ST_iter4_fsm_state9 |                              010 |                              010
 ap_ST_iter4_fsm_state10 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                              001 |                              001
 ap_ST_iter5_fsm_state11 |                              010 |                              010
 ap_ST_iter5_fsm_state12 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter6_fsm_state0 |                               01 |                               01
 ap_ST_iter6_fsm_state13 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter0_fsm_state1 |                               01 |                               01
  ap_ST_iter0_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                              001 |                              001
  ap_ST_iter1_fsm_state3 |                              010 |                              010
  ap_ST_iter1_fsm_state4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                              001 |                              001
  ap_ST_iter2_fsm_state5 |                              010 |                              010
  ap_ST_iter2_fsm_state6 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                              001 |                              001
  ap_ST_iter3_fsm_state7 |                              010 |                              010
  ap_ST_iter3_fsm_state8 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                              001 |                              001
  ap_ST_iter4_fsm_state9 |                              010 |                              010
 ap_ST_iter4_fsm_state10 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                              001 |                              001
 ap_ST_iter5_fsm_state11 |                              010 |                              010
 ap_ST_iter5_fsm_state12 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter6_fsm_state0 |                               01 |                               01
 ap_ST_iter6_fsm_state13 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter0_fsm_state1 |                               01 |                               01
  ap_ST_iter0_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                              001 |                              001
  ap_ST_iter1_fsm_state3 |                              010 |                              010
  ap_ST_iter1_fsm_state4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                              001 |                              001
  ap_ST_iter2_fsm_state5 |                              010 |                              010
  ap_ST_iter2_fsm_state6 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                              001 |                              001
  ap_ST_iter3_fsm_state7 |                              010 |                              010
  ap_ST_iter3_fsm_state8 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                              001 |                              001
  ap_ST_iter4_fsm_state9 |                              010 |                              010
 ap_ST_iter4_fsm_state10 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                              001 |                              001
 ap_ST_iter5_fsm_state11 |                              010 |                              010
 ap_ST_iter5_fsm_state12 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter6_fsm_state0 |                               01 |                               01
 ap_ST_iter6_fsm_state13 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter0_fsm_state1 |                               01 |                               01
  ap_ST_iter0_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                              001 |                              001
  ap_ST_iter1_fsm_state3 |                              010 |                              010
  ap_ST_iter1_fsm_state4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                              001 |                              001
  ap_ST_iter2_fsm_state5 |                              010 |                              010
  ap_ST_iter2_fsm_state6 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                              001 |                              001
  ap_ST_iter3_fsm_state7 |                              010 |                              010
  ap_ST_iter3_fsm_state8 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                              001 |                              001
  ap_ST_iter4_fsm_state9 |                              010 |                              010
 ap_ST_iter4_fsm_state10 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                              001 |                              001
 ap_ST_iter5_fsm_state11 |                              010 |                              010
 ap_ST_iter5_fsm_state12 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter6_fsm_state0 |                               01 |                               01
 ap_ST_iter6_fsm_state13 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter0_fsm_state1 |                               01 |                               01
  ap_ST_iter0_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                              001 |                              001
  ap_ST_iter1_fsm_state3 |                              010 |                              010
  ap_ST_iter1_fsm_state4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                              001 |                              001
  ap_ST_iter2_fsm_state5 |                              010 |                              010
  ap_ST_iter2_fsm_state6 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                              001 |                              001
  ap_ST_iter3_fsm_state7 |                              010 |                              010
  ap_ST_iter3_fsm_state8 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                              001 |                              001
  ap_ST_iter4_fsm_state9 |                              010 |                              010
 ap_ST_iter4_fsm_state10 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                              001 |                              001
 ap_ST_iter5_fsm_state11 |                              010 |                              010
 ap_ST_iter5_fsm_state12 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter6_fsm_state0 |                               01 |                               01
 ap_ST_iter6_fsm_state13 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter0_fsm_state1 |                               01 |                               01
  ap_ST_iter0_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                              001 |                              001
  ap_ST_iter1_fsm_state3 |                              010 |                              010
  ap_ST_iter1_fsm_state4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                              001 |                              001
  ap_ST_iter2_fsm_state5 |                              010 |                              010
  ap_ST_iter2_fsm_state6 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                              001 |                              001
  ap_ST_iter3_fsm_state7 |                              010 |                              010
  ap_ST_iter3_fsm_state8 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                              001 |                              001
  ap_ST_iter4_fsm_state9 |                              010 |                              010
 ap_ST_iter4_fsm_state10 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                              001 |                              001
 ap_ST_iter5_fsm_state11 |                              010 |                              010
 ap_ST_iter5_fsm_state12 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter6_fsm_state0 |                               01 |                               01
 ap_ST_iter6_fsm_state13 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter0_fsm_state1 |                               01 |                               01
  ap_ST_iter0_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                               01 |                               01
  ap_ST_iter2_fsm_state3 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6904] The RAM "k_sign_make_seed_gamma_seed_RAM_AUTO_1R1W:/ram_reg" of size (depth=64 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                              001 |                              001
 ap_ST_iter1_fsm_state17 |                              010 |                              010
 ap_ST_iter1_fsm_state18 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter0_fsm_state1 |                 0000000000000001 |                 0000000000000001
  ap_ST_iter0_fsm_state2 |                 0000000000000010 |                 0000000000000010
  ap_ST_iter0_fsm_state3 |                 0000000000000100 |                 0000000000000100
  ap_ST_iter0_fsm_state4 |                 0000000000001000 |                 0000000000001000
  ap_ST_iter0_fsm_state5 |                 0000000000010000 |                 0000000000010000
  ap_ST_iter0_fsm_state6 |                 0000000000100000 |                 0000000000100000
  ap_ST_iter0_fsm_state7 |                 0000000001000000 |                 0000000001000000
  ap_ST_iter0_fsm_state8 |                 0000000010000000 |                 0000000010000000
  ap_ST_iter0_fsm_state9 |                 0000000100000000 |                 0000000100000000
 ap_ST_iter0_fsm_state10 |                 0000001000000000 |                 0000001000000000
 ap_ST_iter0_fsm_state11 |                 0000010000000000 |                 0000010000000000
 ap_ST_iter0_fsm_state12 |                 0000100000000000 |                 0000100000000000
 ap_ST_iter0_fsm_state13 |                 0001000000000000 |                 0001000000000000
 ap_ST_iter0_fsm_state14 |                 0010000000000000 |                 0010000000000000
 ap_ST_iter0_fsm_state15 |                 0100000000000000 |                 0100000000000000
 ap_ST_iter0_fsm_state16 |                 1000000000000000 |                 1000000000000000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                              001 |                              001
  ap_ST_iter1_fsm_state3 |                              010 |                              010
  ap_ST_iter1_fsm_state4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                              001 |                              001
  ap_ST_iter2_fsm_state5 |                              010 |                              010
  ap_ST_iter2_fsm_state6 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                              001 |                              001
  ap_ST_iter3_fsm_state7 |                              010 |                              010
  ap_ST_iter3_fsm_state8 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                              001 |                              001
  ap_ST_iter4_fsm_state9 |                              010 |                              010
 ap_ST_iter4_fsm_state10 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                              001 |                              001
 ap_ST_iter5_fsm_state11 |                              010 |                              010
 ap_ST_iter5_fsm_state12 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter6_fsm_state0 |                               01 |                               01
 ap_ST_iter6_fsm_state13 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter0_fsm_state1 |                               01 |                               01
  ap_ST_iter0_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                              001 |                              001
  ap_ST_iter1_fsm_state3 |                              010 |                              010
  ap_ST_iter1_fsm_state4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                              001 |                              001
  ap_ST_iter2_fsm_state5 |                              010 |                              010
  ap_ST_iter2_fsm_state6 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                              001 |                              001
  ap_ST_iter3_fsm_state7 |                              010 |                              010
  ap_ST_iter3_fsm_state8 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                              001 |                              001
  ap_ST_iter4_fsm_state9 |                              010 |                              010
 ap_ST_iter4_fsm_state10 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                              001 |                              001
 ap_ST_iter5_fsm_state11 |                              010 |                              010
 ap_ST_iter5_fsm_state12 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter6_fsm_state0 |                               01 |                               01
 ap_ST_iter6_fsm_state13 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter0_fsm_state1 |                               01 |                               01
  ap_ST_iter0_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                              001 |                              001
  ap_ST_iter1_fsm_state3 |                              010 |                              010
  ap_ST_iter1_fsm_state4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                              001 |                              001
  ap_ST_iter2_fsm_state5 |                              010 |                              010
  ap_ST_iter2_fsm_state6 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                              001 |                              001
  ap_ST_iter3_fsm_state7 |                              010 |                              010
  ap_ST_iter3_fsm_state8 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                              001 |                              001
  ap_ST_iter4_fsm_state9 |                              010 |                              010
 ap_ST_iter4_fsm_state10 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                              001 |                              001
 ap_ST_iter5_fsm_state11 |                              010 |                              010
 ap_ST_iter5_fsm_state12 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter6_fsm_state0 |                               01 |                               01
 ap_ST_iter6_fsm_state13 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter0_fsm_state1 |                               01 |                               01
  ap_ST_iter0_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                              001 |                              001
  ap_ST_iter1_fsm_state3 |                              010 |                              010
  ap_ST_iter1_fsm_state4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                              001 |                              001
  ap_ST_iter2_fsm_state5 |                              010 |                              010
  ap_ST_iter2_fsm_state6 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                              001 |                              001
  ap_ST_iter3_fsm_state7 |                              010 |                              010
  ap_ST_iter3_fsm_state8 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                              001 |                              001
  ap_ST_iter4_fsm_state9 |                              010 |                              010
 ap_ST_iter4_fsm_state10 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                              001 |                              001
 ap_ST_iter5_fsm_state11 |                              010 |                              010
 ap_ST_iter5_fsm_state12 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter6_fsm_state0 |                               01 |                               01
 ap_ST_iter6_fsm_state13 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter0_fsm_state1 |                               01 |                               01
  ap_ST_iter0_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                              001 |                              001
  ap_ST_iter1_fsm_state3 |                              010 |                              010
  ap_ST_iter1_fsm_state4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                              001 |                              001
  ap_ST_iter2_fsm_state5 |                              010 |                              010
  ap_ST_iter2_fsm_state6 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                              001 |                              001
  ap_ST_iter3_fsm_state7 |                              010 |                              010
  ap_ST_iter3_fsm_state8 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                              001 |                              001
  ap_ST_iter4_fsm_state9 |                              010 |                              010
 ap_ST_iter4_fsm_state10 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                              001 |                              001
 ap_ST_iter5_fsm_state11 |                              010 |                              010
 ap_ST_iter5_fsm_state12 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter6_fsm_state0 |                               01 |                               01
 ap_ST_iter6_fsm_state13 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter0_fsm_state1 |                               01 |                               01
  ap_ST_iter0_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                              001 |                              001
  ap_ST_iter1_fsm_state3 |                              010 |                              010
  ap_ST_iter1_fsm_state4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                              001 |                              001
  ap_ST_iter2_fsm_state5 |                              010 |                              010
  ap_ST_iter2_fsm_state6 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                              001 |                              001
  ap_ST_iter3_fsm_state7 |                              010 |                              010
  ap_ST_iter3_fsm_state8 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                              001 |                              001
  ap_ST_iter4_fsm_state9 |                              010 |                              010
 ap_ST_iter4_fsm_state10 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                              001 |                              001
 ap_ST_iter5_fsm_state11 |                              010 |                              010
 ap_ST_iter5_fsm_state12 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter6_fsm_state0 |                               01 |                               01
 ap_ST_iter6_fsm_state13 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter0_fsm_state1 |                               01 |                               01
  ap_ST_iter0_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                              001 |                              001
  ap_ST_iter1_fsm_state3 |                              010 |                              010
  ap_ST_iter1_fsm_state4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                              001 |                              001
  ap_ST_iter2_fsm_state5 |                              010 |                              010
  ap_ST_iter2_fsm_state6 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                              001 |                              001
  ap_ST_iter3_fsm_state7 |                              010 |                              010
  ap_ST_iter3_fsm_state8 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                              001 |                              001
  ap_ST_iter4_fsm_state9 |                              010 |                              010
 ap_ST_iter4_fsm_state10 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                              001 |                              001
 ap_ST_iter5_fsm_state11 |                              010 |                              010
 ap_ST_iter5_fsm_state12 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter6_fsm_state0 |                               01 |                               01
 ap_ST_iter6_fsm_state13 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter0_fsm_state1 |                               01 |                               01
  ap_ST_iter0_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                              001 |                              001
  ap_ST_iter1_fsm_state3 |                              010 |                              010
  ap_ST_iter1_fsm_state4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                              001 |                              001
  ap_ST_iter2_fsm_state5 |                              010 |                              010
  ap_ST_iter2_fsm_state6 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                              001 |                              001
  ap_ST_iter3_fsm_state7 |                              010 |                              010
  ap_ST_iter3_fsm_state8 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                              001 |                              001
  ap_ST_iter4_fsm_state9 |                              010 |                              010
 ap_ST_iter4_fsm_state10 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                              001 |                              001
 ap_ST_iter5_fsm_state11 |                              010 |                              010
 ap_ST_iter5_fsm_state12 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter6_fsm_state0 |                               01 |                               01
 ap_ST_iter6_fsm_state13 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter0_fsm_state1 |                               01 |                               01
  ap_ST_iter0_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                               01 |                               01
  ap_ST_iter2_fsm_state3 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "k_sign_repeatl_int_1_tmp_RAM_AUTO_1R1W:/ram_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                               01 |                               01
  ap_ST_iter2_fsm_state3 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                               01 |                               01
  ap_ST_iter3_fsm_state4 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                               01 |                               01
  ap_ST_iter4_fsm_state5 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter7_fsm_state0 |                               01 |                               01
  ap_ST_iter7_fsm_state8 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                               01 |                               01
  ap_ST_iter5_fsm_state6 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter6_fsm_state0 |                               01 |                               01
  ap_ST_iter6_fsm_state7 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "k_sign_montgomery_add_Pipeline_VITIS_LOOP_1885_1_VITIS_LOOP_1887_2_VITIS_LOOP_1888_3bkb:/ram_reg"
INFO: [Synth 8-3971] The signal "k_sign_montgomery_add_Pipeline_VITIS_LOOP_1885_1_VITIS_LOOP_1887_2_VITIS_LOOP_1888_3bkb:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                               01 |                               01
  ap_ST_iter3_fsm_state4 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                               01 |                               01
  ap_ST_iter2_fsm_state3 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                               01 |                               01
  ap_ST_iter2_fsm_state3 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                               01 |                               01
  ap_ST_iter3_fsm_state4 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                               01 |                               01
  ap_ST_iter4_fsm_state5 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                              001 |                              001
  ap_ST_iter1_fsm_state3 |                              010 |                              010
  ap_ST_iter1_fsm_state4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                              001 |                              001
  ap_ST_iter2_fsm_state5 |                              010 |                              010
  ap_ST_iter2_fsm_state6 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                              001 |                              001
  ap_ST_iter3_fsm_state7 |                              010 |                              010
  ap_ST_iter3_fsm_state8 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                              001 |                              001
  ap_ST_iter4_fsm_state9 |                              010 |                              010
 ap_ST_iter4_fsm_state10 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                               01 |                               01
 ap_ST_iter5_fsm_state11 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter0_fsm_state1 |                               01 |                               01
  ap_ST_iter0_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                              001 |                              001
  ap_ST_iter1_fsm_state3 |                              010 |                              010
  ap_ST_iter1_fsm_state4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                              001 |                              001
  ap_ST_iter2_fsm_state5 |                              010 |                              010
  ap_ST_iter2_fsm_state6 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                              001 |                              001
  ap_ST_iter3_fsm_state7 |                              010 |                              010
  ap_ST_iter3_fsm_state8 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                              001 |                              001
  ap_ST_iter4_fsm_state9 |                              010 |                              010
 ap_ST_iter4_fsm_state10 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                               01 |                               01
 ap_ST_iter5_fsm_state11 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter0_fsm_state1 |                               01 |                               01
  ap_ST_iter0_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                              001 |                              001
  ap_ST_iter1_fsm_state3 |                              010 |                              010
  ap_ST_iter1_fsm_state4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                              001 |                              001
  ap_ST_iter2_fsm_state5 |                              010 |                              010
  ap_ST_iter2_fsm_state6 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                              001 |                              001
  ap_ST_iter3_fsm_state7 |                              010 |                              010
  ap_ST_iter3_fsm_state8 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                              001 |                              001
  ap_ST_iter4_fsm_state9 |                              010 |                              010
 ap_ST_iter4_fsm_state10 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                               01 |                               01
 ap_ST_iter5_fsm_state11 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter0_fsm_state1 |                               01 |                               01
  ap_ST_iter0_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                              001 |                              001
  ap_ST_iter1_fsm_state3 |                              010 |                              010
  ap_ST_iter1_fsm_state4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                              001 |                              001
  ap_ST_iter2_fsm_state5 |                              010 |                              010
  ap_ST_iter2_fsm_state6 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                              001 |                              001
  ap_ST_iter3_fsm_state7 |                              010 |                              010
  ap_ST_iter3_fsm_state8 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                              001 |                              001
  ap_ST_iter4_fsm_state9 |                              010 |                              010
 ap_ST_iter4_fsm_state10 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                               01 |                               01
 ap_ST_iter5_fsm_state11 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter0_fsm_state1 |                               01 |                               01
  ap_ST_iter0_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                              001 |                              001
  ap_ST_iter1_fsm_state3 |                              010 |                              010
  ap_ST_iter1_fsm_state4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                              001 |                              001
  ap_ST_iter2_fsm_state5 |                              010 |                              010
  ap_ST_iter2_fsm_state6 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                              001 |                              001
  ap_ST_iter3_fsm_state7 |                              010 |                              010
  ap_ST_iter3_fsm_state8 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                              001 |                              001
  ap_ST_iter4_fsm_state9 |                              010 |                              010
 ap_ST_iter4_fsm_state10 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                               01 |                               01
 ap_ST_iter5_fsm_state11 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter0_fsm_state1 |                               01 |                               01
  ap_ST_iter0_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                              001 |                              001
  ap_ST_iter1_fsm_state3 |                              010 |                              010
  ap_ST_iter1_fsm_state4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                              001 |                              001
  ap_ST_iter2_fsm_state5 |                              010 |                              010
  ap_ST_iter2_fsm_state6 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                              001 |                              001
  ap_ST_iter3_fsm_state7 |                              010 |                              010
  ap_ST_iter3_fsm_state8 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                              001 |                              001
  ap_ST_iter4_fsm_state9 |                              010 |                              010
 ap_ST_iter4_fsm_state10 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                               01 |                               01
 ap_ST_iter5_fsm_state11 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter0_fsm_state1 |                               01 |                               01
  ap_ST_iter0_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                              001 |                              001
  ap_ST_iter1_fsm_state3 |                              010 |                              010
  ap_ST_iter1_fsm_state4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                              001 |                              001
  ap_ST_iter2_fsm_state5 |                              010 |                              010
  ap_ST_iter2_fsm_state6 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                              001 |                              001
  ap_ST_iter3_fsm_state7 |                              010 |                              010
  ap_ST_iter3_fsm_state8 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                              001 |                              001
  ap_ST_iter4_fsm_state9 |                              010 |                              010
 ap_ST_iter4_fsm_state10 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                               01 |                               01
 ap_ST_iter5_fsm_state11 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter0_fsm_state1 |                               01 |                               01
  ap_ST_iter0_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                              001 |                              001
  ap_ST_iter1_fsm_state3 |                              010 |                              010
  ap_ST_iter1_fsm_state4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                              001 |                              001
  ap_ST_iter2_fsm_state5 |                              010 |                              010
  ap_ST_iter2_fsm_state6 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                              001 |                              001
  ap_ST_iter3_fsm_state7 |                              010 |                              010
  ap_ST_iter3_fsm_state8 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                              001 |                              001
  ap_ST_iter4_fsm_state9 |                              010 |                              010
 ap_ST_iter4_fsm_state10 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                               01 |                               01
 ap_ST_iter5_fsm_state11 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter0_fsm_state1 |                               01 |                               01
  ap_ST_iter0_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                               01 |                               01
  ap_ST_iter2_fsm_state3 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                               01 |                               01
  ap_ST_iter2_fsm_state3 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                               01 |                               01
  ap_ST_iter3_fsm_state4 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                               01 |                               01
  ap_ST_iter4_fsm_state5 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter7_fsm_state0 |                               01 |                               01
  ap_ST_iter7_fsm_state8 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                               01 |                               01
  ap_ST_iter5_fsm_state6 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter6_fsm_state0 |                               01 |                               01
  ap_ST_iter6_fsm_state7 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                               01 |                               01
  ap_ST_iter2_fsm_state3 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter8_fsm_state0 |                               01 |                               01
  ap_ST_iter8_fsm_state9 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                               01 |                               01
  ap_ST_iter2_fsm_state3 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                               01 |                               01
  ap_ST_iter3_fsm_state4 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                               01 |                               01
  ap_ST_iter4_fsm_state5 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter9_fsm_state0 |                               01 |                               01
 ap_ST_iter9_fsm_state10 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                               01 |                               01
  ap_ST_iter5_fsm_state6 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter6_fsm_state0 |                               01 |                               01
  ap_ST_iter6_fsm_state7 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter7_fsm_state0 |                               01 |                               01
  ap_ST_iter7_fsm_state8 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                              001 |                              001
  ap_ST_iter1_fsm_state5 |                              010 |                              010
  ap_ST_iter1_fsm_state6 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter0_fsm_state1 |                             0001 |                             0001
  ap_ST_iter0_fsm_state2 |                             0010 |                             0010
  ap_ST_iter0_fsm_state3 |                             0100 |                             0100
  ap_ST_iter0_fsm_state4 |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6904] The RAM "k_sign_challenge_buf_i_i_RAM_AUTO_1R1W:/ram_reg" of size (depth=136 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 2 for RAM "k_sign_challenge_c_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-3971] The signal "k_sign_challenge_c_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                              001 |                              001
  ap_ST_iter1_fsm_state3 |                              010 |                              010
  ap_ST_iter1_fsm_state4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                              001 |                              001
  ap_ST_iter2_fsm_state5 |                              010 |                              010
  ap_ST_iter2_fsm_state6 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                              001 |                              001
  ap_ST_iter3_fsm_state7 |                              010 |                              010
  ap_ST_iter3_fsm_state8 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                              001 |                              001
  ap_ST_iter4_fsm_state9 |                              010 |                              010
 ap_ST_iter4_fsm_state10 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                              001 |                              001
 ap_ST_iter5_fsm_state11 |                              010 |                              010
 ap_ST_iter5_fsm_state12 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter6_fsm_state0 |                               01 |                               01
 ap_ST_iter6_fsm_state13 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter0_fsm_state1 |                               01 |                               01
  ap_ST_iter0_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                              001 |                              001
  ap_ST_iter1_fsm_state3 |                              010 |                              010
  ap_ST_iter1_fsm_state4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                              001 |                              001
  ap_ST_iter2_fsm_state5 |                              010 |                              010
  ap_ST_iter2_fsm_state6 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                              001 |                              001
  ap_ST_iter3_fsm_state7 |                              010 |                              010
  ap_ST_iter3_fsm_state8 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                              001 |                              001
  ap_ST_iter4_fsm_state9 |                              010 |                              010
 ap_ST_iter4_fsm_state10 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                              001 |                              001
 ap_ST_iter5_fsm_state11 |                              010 |                              010
 ap_ST_iter5_fsm_state12 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter6_fsm_state0 |                               01 |                               01
 ap_ST_iter6_fsm_state13 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter0_fsm_state1 |                               01 |                               01
  ap_ST_iter0_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                              001 |                              001
  ap_ST_iter1_fsm_state3 |                              010 |                              010
  ap_ST_iter1_fsm_state4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                              001 |                              001
  ap_ST_iter2_fsm_state5 |                              010 |                              010
  ap_ST_iter2_fsm_state6 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                              001 |                              001
  ap_ST_iter3_fsm_state7 |                              010 |                              010
  ap_ST_iter3_fsm_state8 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                              001 |                              001
  ap_ST_iter4_fsm_state9 |                              010 |                              010
 ap_ST_iter4_fsm_state10 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                              001 |                              001
 ap_ST_iter5_fsm_state11 |                              010 |                              010
 ap_ST_iter5_fsm_state12 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter6_fsm_state0 |                               01 |                               01
 ap_ST_iter6_fsm_state13 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter0_fsm_state1 |                               01 |                               01
  ap_ST_iter0_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                              001 |                              001
  ap_ST_iter1_fsm_state3 |                              010 |                              010
  ap_ST_iter1_fsm_state4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                              001 |                              001
  ap_ST_iter2_fsm_state5 |                              010 |                              010
  ap_ST_iter2_fsm_state6 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                              001 |                              001
  ap_ST_iter3_fsm_state7 |                              010 |                              010
  ap_ST_iter3_fsm_state8 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                              001 |                              001
  ap_ST_iter4_fsm_state9 |                              010 |                              010
 ap_ST_iter4_fsm_state10 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                              001 |                              001
 ap_ST_iter5_fsm_state11 |                              010 |                              010
 ap_ST_iter5_fsm_state12 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter6_fsm_state0 |                               01 |                               01
 ap_ST_iter6_fsm_state13 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter0_fsm_state1 |                               01 |                               01
  ap_ST_iter0_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                              001 |                              001
  ap_ST_iter1_fsm_state3 |                              010 |                              010
  ap_ST_iter1_fsm_state4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                              001 |                              001
  ap_ST_iter2_fsm_state5 |                              010 |                              010
  ap_ST_iter2_fsm_state6 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                              001 |                              001
  ap_ST_iter3_fsm_state7 |                              010 |                              010
  ap_ST_iter3_fsm_state8 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                              001 |                              001
  ap_ST_iter4_fsm_state9 |                              010 |                              010
 ap_ST_iter4_fsm_state10 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                              001 |                              001
 ap_ST_iter5_fsm_state11 |                              010 |                              010
 ap_ST_iter5_fsm_state12 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter6_fsm_state0 |                               01 |                               01
 ap_ST_iter6_fsm_state13 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter0_fsm_state1 |                               01 |                               01
  ap_ST_iter0_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                              001 |                              001
  ap_ST_iter1_fsm_state3 |                              010 |                              010
  ap_ST_iter1_fsm_state4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                              001 |                              001
  ap_ST_iter2_fsm_state5 |                              010 |                              010
  ap_ST_iter2_fsm_state6 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                              001 |                              001
  ap_ST_iter3_fsm_state7 |                              010 |                              010
  ap_ST_iter3_fsm_state8 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                              001 |                              001
  ap_ST_iter4_fsm_state9 |                              010 |                              010
 ap_ST_iter4_fsm_state10 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                              001 |                              001
 ap_ST_iter5_fsm_state11 |                              010 |                              010
 ap_ST_iter5_fsm_state12 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter6_fsm_state0 |                               01 |                               01
 ap_ST_iter6_fsm_state13 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter0_fsm_state1 |                               01 |                               01
  ap_ST_iter0_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                              001 |                              001
  ap_ST_iter1_fsm_state3 |                              010 |                              010
  ap_ST_iter1_fsm_state4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                              001 |                              001
  ap_ST_iter2_fsm_state5 |                              010 |                              010
  ap_ST_iter2_fsm_state6 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                              001 |                              001
  ap_ST_iter3_fsm_state7 |                              010 |                              010
  ap_ST_iter3_fsm_state8 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                              001 |                              001
  ap_ST_iter4_fsm_state9 |                              010 |                              010
 ap_ST_iter4_fsm_state10 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                              001 |                              001
 ap_ST_iter5_fsm_state11 |                              010 |                              010
 ap_ST_iter5_fsm_state12 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter6_fsm_state0 |                               01 |                               01
 ap_ST_iter6_fsm_state13 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter0_fsm_state1 |                               01 |                               01
  ap_ST_iter0_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                              001 |                              001
  ap_ST_iter1_fsm_state3 |                              010 |                              010
  ap_ST_iter1_fsm_state4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                              001 |                              001
  ap_ST_iter2_fsm_state5 |                              010 |                              010
  ap_ST_iter2_fsm_state6 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                              001 |                              001
  ap_ST_iter3_fsm_state7 |                              010 |                              010
  ap_ST_iter3_fsm_state8 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                              001 |                              001
  ap_ST_iter4_fsm_state9 |                              010 |                              010
 ap_ST_iter4_fsm_state10 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                              001 |                              001
 ap_ST_iter5_fsm_state11 |                              010 |                              010
 ap_ST_iter5_fsm_state12 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter6_fsm_state0 |                               01 |                               01
 ap_ST_iter6_fsm_state13 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter0_fsm_state1 |                               01 |                               01
  ap_ST_iter0_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                               01 |                               01
  ap_ST_iter2_fsm_state3 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                               01 |                               01
  ap_ST_iter2_fsm_state3 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                               01 |                               01
  ap_ST_iter3_fsm_state4 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                               01 |                               01
  ap_ST_iter4_fsm_state5 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter7_fsm_state0 |                               01 |                               01
  ap_ST_iter7_fsm_state8 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                               01 |                               01
  ap_ST_iter5_fsm_state6 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter6_fsm_state0 |                               01 |                               01
  ap_ST_iter6_fsm_state7 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                              001 |                              001
  ap_ST_iter1_fsm_state3 |                              010 |                              010
  ap_ST_iter1_fsm_state4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                              001 |                              001
  ap_ST_iter2_fsm_state5 |                              010 |                              010
  ap_ST_iter2_fsm_state6 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                              001 |                              001
  ap_ST_iter3_fsm_state7 |                              010 |                              010
  ap_ST_iter3_fsm_state8 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                              001 |                              001
  ap_ST_iter4_fsm_state9 |                              010 |                              010
 ap_ST_iter4_fsm_state10 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                               01 |                               01
 ap_ST_iter5_fsm_state11 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter0_fsm_state1 |                               01 |                               01
  ap_ST_iter0_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                              001 |                              001
  ap_ST_iter1_fsm_state3 |                              010 |                              010
  ap_ST_iter1_fsm_state4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                              001 |                              001
  ap_ST_iter2_fsm_state5 |                              010 |                              010
  ap_ST_iter2_fsm_state6 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                              001 |                              001
  ap_ST_iter3_fsm_state7 |                              010 |                              010
  ap_ST_iter3_fsm_state8 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                              001 |                              001
  ap_ST_iter4_fsm_state9 |                              010 |                              010
 ap_ST_iter4_fsm_state10 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                               01 |                               01
 ap_ST_iter5_fsm_state11 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter0_fsm_state1 |                               01 |                               01
  ap_ST_iter0_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                              001 |                              001
  ap_ST_iter1_fsm_state3 |                              010 |                              010
  ap_ST_iter1_fsm_state4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                              001 |                              001
  ap_ST_iter2_fsm_state5 |                              010 |                              010
  ap_ST_iter2_fsm_state6 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                              001 |                              001
  ap_ST_iter3_fsm_state7 |                              010 |                              010
  ap_ST_iter3_fsm_state8 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                              001 |                              001
  ap_ST_iter4_fsm_state9 |                              010 |                              010
 ap_ST_iter4_fsm_state10 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                               01 |                               01
 ap_ST_iter5_fsm_state11 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter0_fsm_state1 |                               01 |                               01
  ap_ST_iter0_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                              001 |                              001
  ap_ST_iter1_fsm_state3 |                              010 |                              010
  ap_ST_iter1_fsm_state4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                              001 |                              001
  ap_ST_iter2_fsm_state5 |                              010 |                              010
  ap_ST_iter2_fsm_state6 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                              001 |                              001
  ap_ST_iter3_fsm_state7 |                              010 |                              010
  ap_ST_iter3_fsm_state8 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                              001 |                              001
  ap_ST_iter4_fsm_state9 |                              010 |                              010
 ap_ST_iter4_fsm_state10 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                               01 |                               01
 ap_ST_iter5_fsm_state11 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter0_fsm_state1 |                               01 |                               01
  ap_ST_iter0_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                              001 |                              001
  ap_ST_iter1_fsm_state3 |                              010 |                              010
  ap_ST_iter1_fsm_state4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                              001 |                              001
  ap_ST_iter2_fsm_state5 |                              010 |                              010
  ap_ST_iter2_fsm_state6 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                              001 |                              001
  ap_ST_iter3_fsm_state7 |                              010 |                              010
  ap_ST_iter3_fsm_state8 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                              001 |                              001
  ap_ST_iter4_fsm_state9 |                              010 |                              010
 ap_ST_iter4_fsm_state10 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                               01 |                               01
 ap_ST_iter5_fsm_state11 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter0_fsm_state1 |                               01 |                               01
  ap_ST_iter0_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                              001 |                              001
  ap_ST_iter1_fsm_state3 |                              010 |                              010
  ap_ST_iter1_fsm_state4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                              001 |                              001
  ap_ST_iter2_fsm_state5 |                              010 |                              010
  ap_ST_iter2_fsm_state6 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                              001 |                              001
  ap_ST_iter3_fsm_state7 |                              010 |                              010
  ap_ST_iter3_fsm_state8 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                              001 |                              001
  ap_ST_iter4_fsm_state9 |                              010 |                              010
 ap_ST_iter4_fsm_state10 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                               01 |                               01
 ap_ST_iter5_fsm_state11 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter0_fsm_state1 |                               01 |                               01
  ap_ST_iter0_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                              001 |                              001
  ap_ST_iter1_fsm_state3 |                              010 |                              010
  ap_ST_iter1_fsm_state4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                              001 |                              001
  ap_ST_iter2_fsm_state5 |                              010 |                              010
  ap_ST_iter2_fsm_state6 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                              001 |                              001
  ap_ST_iter3_fsm_state7 |                              010 |                              010
  ap_ST_iter3_fsm_state8 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                              001 |                              001
  ap_ST_iter4_fsm_state9 |                              010 |                              010
 ap_ST_iter4_fsm_state10 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                               01 |                               01
 ap_ST_iter5_fsm_state11 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter0_fsm_state1 |                               01 |                               01
  ap_ST_iter0_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                              001 |                              001
  ap_ST_iter1_fsm_state3 |                              010 |                              010
  ap_ST_iter1_fsm_state4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                              001 |                              001
  ap_ST_iter2_fsm_state5 |                              010 |                              010
  ap_ST_iter2_fsm_state6 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                              001 |                              001
  ap_ST_iter3_fsm_state7 |                              010 |                              010
  ap_ST_iter3_fsm_state8 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                              001 |                              001
  ap_ST_iter4_fsm_state9 |                              010 |                              010
 ap_ST_iter4_fsm_state10 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                               01 |                               01
 ap_ST_iter5_fsm_state11 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter0_fsm_state1 |                               01 |                               01
  ap_ST_iter0_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                               01 |                               01
  ap_ST_iter2_fsm_state3 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                               01 |                               01
  ap_ST_iter2_fsm_state3 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                               01 |                               01
  ap_ST_iter3_fsm_state4 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                               01 |                               01
  ap_ST_iter4_fsm_state5 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter7_fsm_state0 |                               01 |                               01
  ap_ST_iter7_fsm_state8 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                               01 |                               01
  ap_ST_iter5_fsm_state6 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter6_fsm_state0 |                               01 |                               01
  ap_ST_iter6_fsm_state7 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                               01 |                               01
  ap_ST_iter2_fsm_state3 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                               01 |                               01
  ap_ST_iter2_fsm_state3 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                               01 |                               01
  ap_ST_iter3_fsm_state4 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                               01 |                               01
  ap_ST_iter4_fsm_state5 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                               01 |                               01
  ap_ST_iter2_fsm_state3 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                               01 |                               01
  ap_ST_iter2_fsm_state3 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                               01 |                               01
  ap_ST_iter3_fsm_state4 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                               01 |                               01
  ap_ST_iter4_fsm_state5 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter7_fsm_state0 |                               01 |                               01
  ap_ST_iter7_fsm_state8 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                               01 |                               01
  ap_ST_iter5_fsm_state6 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter6_fsm_state0 |                               01 |                               01
  ap_ST_iter6_fsm_state7 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                              001 |                              001
  ap_ST_iter1_fsm_state3 |                              010 |                              010
  ap_ST_iter1_fsm_state4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                              001 |                              001
  ap_ST_iter2_fsm_state5 |                              010 |                              010
  ap_ST_iter2_fsm_state6 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                              001 |                              001
  ap_ST_iter3_fsm_state7 |                              010 |                              010
  ap_ST_iter3_fsm_state8 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                              001 |                              001
  ap_ST_iter4_fsm_state9 |                              010 |                              010
 ap_ST_iter4_fsm_state10 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                               01 |                               01
 ap_ST_iter5_fsm_state11 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter0_fsm_state1 |                               01 |                               01
  ap_ST_iter0_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                              001 |                              001
  ap_ST_iter1_fsm_state3 |                              010 |                              010
  ap_ST_iter1_fsm_state4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                              001 |                              001
  ap_ST_iter2_fsm_state5 |                              010 |                              010
  ap_ST_iter2_fsm_state6 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                              001 |                              001
  ap_ST_iter3_fsm_state7 |                              010 |                              010
  ap_ST_iter3_fsm_state8 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                              001 |                              001
  ap_ST_iter4_fsm_state9 |                              010 |                              010
 ap_ST_iter4_fsm_state10 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                               01 |                               01
 ap_ST_iter5_fsm_state11 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter0_fsm_state1 |                               01 |                               01
  ap_ST_iter0_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                              001 |                              001
  ap_ST_iter1_fsm_state3 |                              010 |                              010
  ap_ST_iter1_fsm_state4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                              001 |                              001
  ap_ST_iter2_fsm_state5 |                              010 |                              010
  ap_ST_iter2_fsm_state6 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                              001 |                              001
  ap_ST_iter3_fsm_state7 |                              010 |                              010
  ap_ST_iter3_fsm_state8 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                              001 |                              001
  ap_ST_iter4_fsm_state9 |                              010 |                              010
 ap_ST_iter4_fsm_state10 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                               01 |                               01
 ap_ST_iter5_fsm_state11 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter0_fsm_state1 |                               01 |                               01
  ap_ST_iter0_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                              001 |                              001
  ap_ST_iter1_fsm_state3 |                              010 |                              010
  ap_ST_iter1_fsm_state4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                              001 |                              001
  ap_ST_iter2_fsm_state5 |                              010 |                              010
  ap_ST_iter2_fsm_state6 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                              001 |                              001
  ap_ST_iter3_fsm_state7 |                              010 |                              010
  ap_ST_iter3_fsm_state8 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                              001 |                              001
  ap_ST_iter4_fsm_state9 |                              010 |                              010
 ap_ST_iter4_fsm_state10 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                               01 |                               01
 ap_ST_iter5_fsm_state11 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter0_fsm_state1 |                               01 |                               01
  ap_ST_iter0_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                              001 |                              001
  ap_ST_iter1_fsm_state3 |                              010 |                              010
  ap_ST_iter1_fsm_state4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                              001 |                              001
  ap_ST_iter2_fsm_state5 |                              010 |                              010
  ap_ST_iter2_fsm_state6 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                              001 |                              001
  ap_ST_iter3_fsm_state7 |                              010 |                              010
  ap_ST_iter3_fsm_state8 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                              001 |                              001
  ap_ST_iter4_fsm_state9 |                              010 |                              010
 ap_ST_iter4_fsm_state10 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                               01 |                               01
 ap_ST_iter5_fsm_state11 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter0_fsm_state1 |                               01 |                               01
  ap_ST_iter0_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                              001 |                              001
  ap_ST_iter1_fsm_state3 |                              010 |                              010
  ap_ST_iter1_fsm_state4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                              001 |                              001
  ap_ST_iter2_fsm_state5 |                              010 |                              010
  ap_ST_iter2_fsm_state6 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                              001 |                              001
  ap_ST_iter3_fsm_state7 |                              010 |                              010
  ap_ST_iter3_fsm_state8 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                              001 |                              001
  ap_ST_iter4_fsm_state9 |                              010 |                              010
 ap_ST_iter4_fsm_state10 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                               01 |                               01
 ap_ST_iter5_fsm_state11 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter0_fsm_state1 |                               01 |                               01
  ap_ST_iter0_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                              001 |                              001
  ap_ST_iter1_fsm_state3 |                              010 |                              010
  ap_ST_iter1_fsm_state4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                              001 |                              001
  ap_ST_iter2_fsm_state5 |                              010 |                              010
  ap_ST_iter2_fsm_state6 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                              001 |                              001
  ap_ST_iter3_fsm_state7 |                              010 |                              010
  ap_ST_iter3_fsm_state8 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                              001 |                              001
  ap_ST_iter4_fsm_state9 |                              010 |                              010
 ap_ST_iter4_fsm_state10 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                               01 |                               01
 ap_ST_iter5_fsm_state11 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter0_fsm_state1 |                               01 |                               01
  ap_ST_iter0_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                              001 |                              001
  ap_ST_iter1_fsm_state3 |                              010 |                              010
  ap_ST_iter1_fsm_state4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                              001 |                              001
  ap_ST_iter2_fsm_state5 |                              010 |                              010
  ap_ST_iter2_fsm_state6 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                              001 |                              001
  ap_ST_iter3_fsm_state7 |                              010 |                              010
  ap_ST_iter3_fsm_state8 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                              001 |                              001
  ap_ST_iter4_fsm_state9 |                              010 |                              010
 ap_ST_iter4_fsm_state10 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                               01 |                               01
 ap_ST_iter5_fsm_state11 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter0_fsm_state1 |                               01 |                               01
  ap_ST_iter0_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                               01 |                               01
  ap_ST_iter2_fsm_state3 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                               01 |                               01
  ap_ST_iter2_fsm_state3 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                               01 |                               01
  ap_ST_iter3_fsm_state4 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                               01 |                               01
  ap_ST_iter4_fsm_state5 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter7_fsm_state0 |                               01 |                               01
  ap_ST_iter7_fsm_state8 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                               01 |                               01
  ap_ST_iter5_fsm_state6 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter6_fsm_state0 |                               01 |                               01
  ap_ST_iter6_fsm_state7 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                               01 |                               01
  ap_ST_iter2_fsm_state3 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                               01 |                               01
  ap_ST_iter2_fsm_state3 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                               01 |                               01
  ap_ST_iter3_fsm_state4 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                               01 |                               01
  ap_ST_iter4_fsm_state5 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                               01 |                               01
  ap_ST_iter2_fsm_state3 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                               01 |                               01
  ap_ST_iter2_fsm_state3 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                               01 |                               01
  ap_ST_iter3_fsm_state4 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                               01 |                               01
  ap_ST_iter4_fsm_state5 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter7_fsm_state0 |                               01 |                               01
  ap_ST_iter7_fsm_state8 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                               01 |                               01
  ap_ST_iter5_fsm_state6 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter6_fsm_state0 |                               01 |                               01
  ap_ST_iter6_fsm_state7 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                              001 |                              001
  ap_ST_iter1_fsm_state3 |                              010 |                              010
  ap_ST_iter1_fsm_state4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                              001 |                              001
  ap_ST_iter2_fsm_state5 |                              010 |                              010
  ap_ST_iter2_fsm_state6 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                              001 |                              001
  ap_ST_iter3_fsm_state7 |                              010 |                              010
  ap_ST_iter3_fsm_state8 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                              001 |                              001
  ap_ST_iter4_fsm_state9 |                              010 |                              010
 ap_ST_iter4_fsm_state10 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                               01 |                               01
 ap_ST_iter5_fsm_state11 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter0_fsm_state1 |                               01 |                               01
  ap_ST_iter0_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                              001 |                              001
  ap_ST_iter1_fsm_state3 |                              010 |                              010
  ap_ST_iter1_fsm_state4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                              001 |                              001
  ap_ST_iter2_fsm_state5 |                              010 |                              010
  ap_ST_iter2_fsm_state6 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                              001 |                              001
  ap_ST_iter3_fsm_state7 |                              010 |                              010
  ap_ST_iter3_fsm_state8 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                              001 |                              001
  ap_ST_iter4_fsm_state9 |                              010 |                              010
 ap_ST_iter4_fsm_state10 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                               01 |                               01
 ap_ST_iter5_fsm_state11 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter0_fsm_state1 |                               01 |                               01
  ap_ST_iter0_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                              001 |                              001
  ap_ST_iter1_fsm_state3 |                              010 |                              010
  ap_ST_iter1_fsm_state4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                              001 |                              001
  ap_ST_iter2_fsm_state5 |                              010 |                              010
  ap_ST_iter2_fsm_state6 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                              001 |                              001
  ap_ST_iter3_fsm_state7 |                              010 |                              010
  ap_ST_iter3_fsm_state8 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                              001 |                              001
  ap_ST_iter4_fsm_state9 |                              010 |                              010
 ap_ST_iter4_fsm_state10 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                               01 |                               01
 ap_ST_iter5_fsm_state11 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter0_fsm_state1 |                               01 |                               01
  ap_ST_iter0_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                              001 |                              001
  ap_ST_iter1_fsm_state3 |                              010 |                              010
  ap_ST_iter1_fsm_state4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                              001 |                              001
  ap_ST_iter2_fsm_state5 |                              010 |                              010
  ap_ST_iter2_fsm_state6 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                              001 |                              001
  ap_ST_iter3_fsm_state7 |                              010 |                              010
  ap_ST_iter3_fsm_state8 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                              001 |                              001
  ap_ST_iter4_fsm_state9 |                              010 |                              010
 ap_ST_iter4_fsm_state10 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                               01 |                               01
 ap_ST_iter5_fsm_state11 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter0_fsm_state1 |                               01 |                               01
  ap_ST_iter0_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                              001 |                              001
  ap_ST_iter1_fsm_state3 |                              010 |                              010
  ap_ST_iter1_fsm_state4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                              001 |                              001
  ap_ST_iter2_fsm_state5 |                              010 |                              010
  ap_ST_iter2_fsm_state6 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                              001 |                              001
  ap_ST_iter3_fsm_state7 |                              010 |                              010
  ap_ST_iter3_fsm_state8 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                              001 |                              001
  ap_ST_iter4_fsm_state9 |                              010 |                              010
 ap_ST_iter4_fsm_state10 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                               01 |                               01
 ap_ST_iter5_fsm_state11 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter0_fsm_state1 |                               01 |                               01
  ap_ST_iter0_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                              001 |                              001
  ap_ST_iter1_fsm_state3 |                              010 |                              010
  ap_ST_iter1_fsm_state4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                              001 |                              001
  ap_ST_iter2_fsm_state5 |                              010 |                              010
  ap_ST_iter2_fsm_state6 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                              001 |                              001
  ap_ST_iter3_fsm_state7 |                              010 |                              010
  ap_ST_iter3_fsm_state8 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                              001 |                              001
  ap_ST_iter4_fsm_state9 |                              010 |                              010
 ap_ST_iter4_fsm_state10 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                               01 |                               01
 ap_ST_iter5_fsm_state11 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter0_fsm_state1 |                               01 |                               01
  ap_ST_iter0_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                              001 |                              001
  ap_ST_iter1_fsm_state3 |                              010 |                              010
  ap_ST_iter1_fsm_state4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                              001 |                              001
  ap_ST_iter2_fsm_state5 |                              010 |                              010
  ap_ST_iter2_fsm_state6 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                              001 |                              001
  ap_ST_iter3_fsm_state7 |                              010 |                              010
  ap_ST_iter3_fsm_state8 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                              001 |                              001
  ap_ST_iter4_fsm_state9 |                              010 |                              010
 ap_ST_iter4_fsm_state10 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                               01 |                               01
 ap_ST_iter5_fsm_state11 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter0_fsm_state1 |                               01 |                               01
  ap_ST_iter0_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                              001 |                              001
  ap_ST_iter1_fsm_state3 |                              010 |                              010
  ap_ST_iter1_fsm_state4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                              001 |                              001
  ap_ST_iter2_fsm_state5 |                              010 |                              010
  ap_ST_iter2_fsm_state6 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                              001 |                              001
  ap_ST_iter3_fsm_state7 |                              010 |                              010
  ap_ST_iter3_fsm_state8 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                              001 |                              001
  ap_ST_iter4_fsm_state9 |                              010 |                              010
 ap_ST_iter4_fsm_state10 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                               01 |                               01
 ap_ST_iter5_fsm_state11 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter0_fsm_state1 |                               01 |                               01
  ap_ST_iter0_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                               01 |                               01
  ap_ST_iter2_fsm_state3 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                               01 |                               01
  ap_ST_iter2_fsm_state3 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                               01 |                               01
  ap_ST_iter3_fsm_state4 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                               01 |                               01
  ap_ST_iter4_fsm_state5 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter7_fsm_state0 |                               01 |                               01
  ap_ST_iter7_fsm_state8 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                               01 |                               01
  ap_ST_iter5_fsm_state6 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter6_fsm_state0 |                               01 |                               01
  ap_ST_iter6_fsm_state7 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                               01 |                               01
  ap_ST_iter2_fsm_state3 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                               01 |                               01
  ap_ST_iter3_fsm_state4 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                               01 |                               01
  ap_ST_iter4_fsm_state5 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                               01 |                               01
  ap_ST_iter2_fsm_state3 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                               01 |                               01
  ap_ST_iter2_fsm_state3 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                               01 |                               01
  ap_ST_iter3_fsm_state4 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                               01 |                               01
  ap_ST_iter2_fsm_state3 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                              001 |                              001
 ap_ST_iter1_fsm_state10 |                              010 |                              010
 ap_ST_iter1_fsm_state11 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter0_fsm_state1 |                        000000001 |                        000000001
  ap_ST_iter0_fsm_state2 |                        000000010 |                        000000010
  ap_ST_iter0_fsm_state3 |                        000000100 |                        000000100
  ap_ST_iter0_fsm_state4 |                        000001000 |                        000001000
  ap_ST_iter0_fsm_state5 |                        000010000 |                        000010000
  ap_ST_iter0_fsm_state6 |                        000100000 |                        000100000
  ap_ST_iter0_fsm_state7 |                        001000000 |                        001000000
  ap_ST_iter0_fsm_state8 |                        010000000 |                        010000000
  ap_ST_iter0_fsm_state9 |                        100000000 |                        100000000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                               01 |                               01
  ap_ST_iter3_fsm_state4 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                               01 |                               01
  ap_ST_iter2_fsm_state3 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                               01 |                               01
  ap_ST_iter2_fsm_state3 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                               01 |                               01
  ap_ST_iter2_fsm_state3 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                               01 |                               01
  ap_ST_iter3_fsm_state4 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                               01 |                               01
  ap_ST_iter4_fsm_state5 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                               01 |                               01
  ap_ST_iter5_fsm_state6 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter6_fsm_state0 |                               01 |                               01
  ap_ST_iter6_fsm_state7 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter7_fsm_state0 |                               01 |                               01
  ap_ST_iter7_fsm_state8 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter8_fsm_state0 |                               01 |                               01
  ap_ST_iter8_fsm_state9 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter9_fsm_state0 |                               01 |                               01
 ap_ST_iter9_fsm_state10 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter10_fsm_state0 |                               01 |                               01
ap_ST_iter10_fsm_state11 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter11_fsm_state0 |                               01 |                               01
ap_ST_iter11_fsm_state12 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter12_fsm_state0 |                               01 |                               01
ap_ST_iter12_fsm_state13 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter13_fsm_state0 |                               01 |                               01
ap_ST_iter13_fsm_state14 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter14_fsm_state0 |                               01 |                               01
ap_ST_iter14_fsm_state15 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter15_fsm_state0 |                               01 |                               01
ap_ST_iter15_fsm_state16 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter16_fsm_state0 |                               01 |                               01
ap_ST_iter16_fsm_state17 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter17_fsm_state0 |                               01 |                               01
ap_ST_iter17_fsm_state18 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter18_fsm_state0 |                               01 |                               01
ap_ST_iter18_fsm_state19 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter19_fsm_state0 |                               01 |                               01
ap_ST_iter19_fsm_state20 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter20_fsm_state0 |                               01 |                               01
ap_ST_iter20_fsm_state21 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter21_fsm_state0 |                               01 |                               01
ap_ST_iter21_fsm_state22 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter22_fsm_state0 |                               01 |                               01
ap_ST_iter22_fsm_state23 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter23_fsm_state0 |                               01 |                               01
ap_ST_iter23_fsm_state24 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter24_fsm_state0 |                               01 |                               01
ap_ST_iter24_fsm_state25 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter25_fsm_state0 |                               01 |                               01
ap_ST_iter25_fsm_state26 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter26_fsm_state0 |                               01 |                               01
ap_ST_iter26_fsm_state27 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter27_fsm_state0 |                               01 |                               01
ap_ST_iter27_fsm_state28 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter28_fsm_state0 |                               01 |                               01
ap_ST_iter28_fsm_state29 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter29_fsm_state0 |                               01 |                               01
ap_ST_iter29_fsm_state30 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter30_fsm_state0 |                               01 |                               01
ap_ST_iter30_fsm_state31 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter31_fsm_state0 |                               01 |                               01
ap_ST_iter31_fsm_state32 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter32_fsm_state0 |                               01 |                               01
ap_ST_iter32_fsm_state33 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter33_fsm_state0 |                               01 |                               01
ap_ST_iter33_fsm_state34 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter34_fsm_state0 |                               01 |                               01
ap_ST_iter34_fsm_state35 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter35_fsm_state0 |                               01 |                               01
ap_ST_iter35_fsm_state36 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter36_fsm_state0 |                               01 |                               01
ap_ST_iter36_fsm_state37 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter37_fsm_state0 |                               01 |                               01
ap_ST_iter37_fsm_state38 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter38_fsm_state0 |                               01 |                               01
ap_ST_iter38_fsm_state39 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter39_fsm_state0 |                               01 |                               01
ap_ST_iter39_fsm_state40 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter40_fsm_state0 |                               01 |                               01
ap_ST_iter40_fsm_state41 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter41_fsm_state0 |                               01 |                               01
ap_ST_iter41_fsm_state42 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter42_fsm_state0 |                               01 |                               01
ap_ST_iter42_fsm_state43 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter43_fsm_state0 |                               01 |                               01
ap_ST_iter43_fsm_state44 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter44_fsm_state0 |                               01 |                               01
ap_ST_iter44_fsm_state45 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter45_fsm_state0 |                               01 |                               01
ap_ST_iter45_fsm_state46 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter46_fsm_state0 |                               01 |                               01
ap_ST_iter46_fsm_state47 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter47_fsm_state0 |                               01 |                               01
ap_ST_iter47_fsm_state48 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter48_fsm_state0 |                               01 |                               01
ap_ST_iter48_fsm_state49 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter49_fsm_state0 |                               01 |                               01
ap_ST_iter49_fsm_state50 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter50_fsm_state0 |                               01 |                               01
ap_ST_iter50_fsm_state51 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter51_fsm_state0 |                               01 |                               01
ap_ST_iter51_fsm_state52 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter52_fsm_state0 |                               01 |                               01
ap_ST_iter52_fsm_state53 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter53_fsm_state0 |                               01 |                               01
ap_ST_iter53_fsm_state54 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter54_fsm_state0 |                               01 |                               01
ap_ST_iter54_fsm_state55 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter55_fsm_state0 |                               01 |                               01
ap_ST_iter55_fsm_state56 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter56_fsm_state0 |                               01 |                               01
ap_ST_iter56_fsm_state57 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter57_fsm_state0 |                               01 |                               01
ap_ST_iter57_fsm_state58 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter58_fsm_state0 |                               01 |                               01
ap_ST_iter58_fsm_state59 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter59_fsm_state0 |                               01 |                               01
ap_ST_iter59_fsm_state60 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter60_fsm_state0 |                               01 |                               01
ap_ST_iter60_fsm_state61 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter61_fsm_state0 |                               01 |                               01
ap_ST_iter61_fsm_state62 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter62_fsm_state0 |                               01 |                               01
ap_ST_iter62_fsm_state63 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter63_fsm_state0 |                               01 |                               01
ap_ST_iter63_fsm_state64 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter64_fsm_state0 |                               01 |                               01
ap_ST_iter64_fsm_state65 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter65_fsm_state0 |                               01 |                               01
ap_ST_iter65_fsm_state66 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter66_fsm_state0 |                               01 |                               01
ap_ST_iter66_fsm_state67 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter67_fsm_state0 |                               01 |                               01
ap_ST_iter67_fsm_state68 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter68_fsm_state0 |                               01 |                               01
ap_ST_iter68_fsm_state69 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter69_fsm_state0 |                               01 |                               01
ap_ST_iter69_fsm_state70 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter70_fsm_state0 |                               01 |                               01
ap_ST_iter70_fsm_state71 |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6904] The RAM "k_sign_fifo_w64_d100_A_ram:/mem_reg" of size (depth=99 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "k_sign_fifo_w14_d100_A_ram:/mem_reg" of size (depth=99 x width=14) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "k_sign_fifo_w32_d100_A_ram:/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "k_sign_fifo_w1_d2000_A_ram:/mem_reg" of size (depth=1999 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "k_sign_fifo_w8_d200_A_ram:/mem_reg" of size (depth=199 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "k_sign_fifo_w32_d2048_A_ram:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 14 for RAM "k_sign_fifo_w32_d2048_A_ram:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "k_sign_fifo_w8_d1000_A_ram:/mem_reg"
INFO: [Synth 8-6904] The RAM "k_sign_fifo_w28_d100_A_ram:/mem_reg" of size (depth=99 x width=28) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 24 for RAM "k_sign_fifo_w24_d1000_A_ram:/mem_reg"
INFO: [Synth 8-6793] RAM ("k_sign_fifo_w32_d8192_A_ram:/mem_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
INFO: [Synth 8-6793] RAM ("k_sign_fifo_w32_d8192_A_ram:/mem_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM "k_sign_fifo_w32_d8192_A_ram:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "k_sign_fifo_w32_d8192_A_ram:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "k_sign_fifo_w32_d8192_A_ram:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "k_sign_fifo_w32_d8192_A_ram:/mem_reg"
INFO: [Synth 8-6904] The RAM "k_sign_fifo_w32_d200_A_ram:/mem_reg" of size (depth=199 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "k_sign_fifo_w32_d128_A_ram:/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "k_sign_fifo_w25_d100_A_ram:/mem_reg" of size (depth=99 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "k_sign_fifo_w16_d1000_A_ram:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "k_sign_fifo_w32_d1536_A_ram:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 14 for RAM "k_sign_fifo_w32_d1536_A_ram:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "k_sign_fifo_w32_d1000_A_ram:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "k_sign_fifo_w8_d4840_A_ram:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'k_sign_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'k_sign_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'k_sign_gmemret_m_axi_reg_slice'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "k_sign_gmemret_m_axi_buffer:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'k_sign_gmemret_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'k_sign_gmemret_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'k_sign_gmemsig_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'k_sign_gmemsig_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'k_sign_gmemsig_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'k_sign_gmemmu_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'k_sign_gmemmu_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'k_sign_gmemmu_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'k_sign_gmemmu2_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'k_sign_gmemmu2_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'k_sign_gmemmu2_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'k_sign_gmemsk_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'k_sign_gmemsk_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'k_sign_gmemsk_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:47 ; elapsed = 00:03:48 . Memory (MB): peak = 5148.516 ; gain = 1983.117 ; free physical = 50420 ; free virtual = 186621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 36    
	   2 Input   56 Bit       Adders := 76    
	   2 Input   52 Bit       Adders := 10    
	   2 Input   44 Bit       Adders := 1     
	   2 Input   42 Bit       Adders := 8     
	   2 Input   38 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 294   
	   3 Input   32 Bit       Adders := 79    
	   2 Input   31 Bit       Adders := 18    
	   2 Input   24 Bit       Adders := 1     
	   2 Input   22 Bit       Adders := 1     
	   2 Input   20 Bit       Adders := 1     
	   2 Input   19 Bit       Adders := 16    
	   2 Input   18 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 2     
	   2 Input   14 Bit       Adders := 11    
	   2 Input   13 Bit       Adders := 6     
	   2 Input   12 Bit       Adders := 71    
	   2 Input   11 Bit       Adders := 132   
	   3 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 31    
	   2 Input    9 Bit       Adders := 53    
	   3 Input    9 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 348   
	   2 Input    7 Bit       Adders := 621   
	   2 Input    6 Bit       Adders := 15    
	   2 Input    5 Bit       Adders := 30    
	   2 Input    4 Bit       Adders := 45    
	   2 Input    3 Bit       Adders := 19    
	   2 Input    2 Bit       Adders := 105   
+---XORs : 
	   2 Input     64 Bit         XORs := 417   
	   5 Input     64 Bit         XORs := 25    
	   3 Input     64 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 50    
+---Registers : 
	              577 Bit    Registers := 3     
	              576 Bit    Registers := 9     
	              515 Bit    Registers := 9     
	              514 Bit    Registers := 6     
	              512 Bit    Registers := 16    
	              504 Bit    Registers := 2     
	              149 Bit    Registers := 2     
	               96 Bit    Registers := 30    
	               78 Bit    Registers := 1     
	               76 Bit    Registers := 1     
	               72 Bit    Registers := 15    
	               64 Bit    Registers := 664   
	               63 Bit    Registers := 5     
	               62 Bit    Registers := 11    
	               61 Bit    Registers := 10    
	               58 Bit    Registers := 9     
	               56 Bit    Registers := 10    
	               55 Bit    Registers := 169   
	               54 Bit    Registers := 293   
	               52 Bit    Registers := 10    
	               50 Bit    Registers := 5     
	               49 Bit    Registers := 29    
	               46 Bit    Registers := 5     
	               45 Bit    Registers := 5     
	               44 Bit    Registers := 11    
	               43 Bit    Registers := 10    
	               42 Bit    Registers := 8     
	               41 Bit    Registers := 5     
	               39 Bit    Registers := 10    
	               38 Bit    Registers := 2     
	               37 Bit    Registers := 7     
	               36 Bit    Registers := 13    
	               35 Bit    Registers := 6     
	               34 Bit    Registers := 2     
	               32 Bit    Registers := 1526  
	               31 Bit    Registers := 18    
	               30 Bit    Registers := 2     
	               28 Bit    Registers := 15    
	               27 Bit    Registers := 6     
	               25 Bit    Registers := 217   
	               24 Bit    Registers := 45    
	               23 Bit    Registers := 152   
	               22 Bit    Registers := 1     
	               21 Bit    Registers := 10    
	               20 Bit    Registers := 11    
	               19 Bit    Registers := 5     
	               18 Bit    Registers := 21    
	               16 Bit    Registers := 4     
	               15 Bit    Registers := 5     
	               14 Bit    Registers := 14    
	               13 Bit    Registers := 6     
	               12 Bit    Registers := 67    
	               11 Bit    Registers := 129   
	               10 Bit    Registers := 65    
	                9 Bit    Registers := 42    
	                8 Bit    Registers := 448   
	                7 Bit    Registers := 702   
	                6 Bit    Registers := 47    
	                5 Bit    Registers := 34    
	                4 Bit    Registers := 41    
	                3 Bit    Registers := 182   
	                2 Bit    Registers := 204   
	                1 Bit    Registers := 5028  
+---Multipliers : 
	              32x32  Multipliers := 4     
	              24x32  Multipliers := 80    
	              23x32  Multipliers := 72    
	              18x32  Multipliers := 4     
	              28x32  Multipliers := 80    
+---RAMs : 
	             255K Bit	(8191 X 32 bit)          RAMs := 2     
	             144K Bit	(256 X 576 bit)          RAMs := 3     
	             128K Bit	(256 X 515 bit)          RAMs := 3     
	              63K Bit	(2047 X 32 bit)          RAMs := 49    
	              47K Bit	(1535 X 32 bit)          RAMs := 1     
	              37K Bit	(4839 X 8 bit)          RAMs := 1     
	              32K Bit	(1024 X 32 bit)          RAMs := 1     
	              31K Bit	(999 X 32 bit)          RAMs := 1     
	              23K Bit	(999 X 24 bit)          RAMs := 1     
	              15K Bit	(511 X 32 bit)          RAMs := 4     
	              15K Bit	(999 X 16 bit)          RAMs := 1     
	               9K Bit	(256 X 36 bit)          RAMs := 1     
	               8K Bit	(256 X 32 bit)          RAMs := 4     
	               8K Bit	(256 X 35 bit)          RAMs := 2     
	               7K Bit	(999 X 8 bit)          RAMs := 8     
	               6K Bit	(199 X 32 bit)          RAMs := 6     
	               6K Bit	(99 X 64 bit)          RAMs := 2     
	               3K Bit	(127 X 32 bit)          RAMs := 162   
	               3K Bit	(99 X 32 bit)          RAMs := 57    
	               2K Bit	(99 X 25 bit)          RAMs := 67    
	               2K Bit	(99 X 28 bit)          RAMs := 1     
	               2K Bit	(256 X 9 bit)          RAMs := 1     
	               1K Bit	(136 X 8 bit)          RAMs := 1     
	               1K Bit	(199 X 8 bit)          RAMs := 1     
	               1K Bit	(99 X 14 bit)          RAMs := 1     
	               1K Bit	(1999 X 1 bit)          RAMs := 5     
	             1000 Bit	(1000 X 1 bit)          RAMs := 2     
	              512 Bit	(256 X 2 bit)          RAMs := 1     
	              512 Bit	(64 X 8 bit)          RAMs := 1     
	              256 Bit	(32 X 8 bit)          RAMs := 1     
+---ROMs : 
	                    ROMs := 72    
+---Muxes : 
	   2 Input  576 Bit        Muxes := 3     
	   2 Input  515 Bit        Muxes := 3     
	   2 Input  514 Bit        Muxes := 3     
	   2 Input  512 Bit        Muxes := 6     
	   2 Input  149 Bit        Muxes := 6     
	 150 Input  149 Bit        Muxes := 2     
	   2 Input  148 Bit        Muxes := 2     
	   2 Input  139 Bit        Muxes := 2     
	 140 Input  139 Bit        Muxes := 1     
	   2 Input  138 Bit        Muxes := 1     
	   2 Input  136 Bit        Muxes := 1     
	   2 Input   96 Bit        Muxes := 10    
	   2 Input   78 Bit        Muxes := 3     
	  79 Input   78 Bit        Muxes := 1     
	   2 Input   77 Bit        Muxes := 3     
	   2 Input   76 Bit        Muxes := 4     
	   3 Input   76 Bit        Muxes := 1     
	  77 Input   76 Bit        Muxes := 1     
	   2 Input   75 Bit        Muxes := 4     
	   2 Input   74 Bit        Muxes := 2     
	   2 Input   73 Bit        Muxes := 2     
	   2 Input   72 Bit        Muxes := 5     
	  25 Input   64 Bit        Muxes := 5     
	   2 Input   64 Bit        Muxes := 1031  
	   2 Input   52 Bit        Muxes := 10    
	   2 Input   36 Bit        Muxes := 1     
	   2 Input   35 Bit        Muxes := 2     
	   2 Input   34 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 245   
	   2 Input   28 Bit        Muxes := 1     
	   2 Input   27 Bit        Muxes := 4     
	   2 Input   25 Bit        Muxes := 2     
	   2 Input   24 Bit        Muxes := 5     
	   2 Input   18 Bit        Muxes := 1     
	  19 Input   18 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 4     
	  17 Input   16 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 1     
	  14 Input   13 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 16    
	   2 Input   12 Bit        Muxes := 8     
	   4 Input   12 Bit        Muxes := 10    
	   2 Input   11 Bit        Muxes := 238   
	   2 Input   10 Bit        Muxes := 49    
	  11 Input   10 Bit        Muxes := 4     
	   2 Input    9 Bit        Muxes := 61    
	  10 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 132   
	   9 Input    8 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 10    
	   2 Input    7 Bit        Muxes := 599   
	   3 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 55    
	   2 Input    5 Bit        Muxes := 22    
	   2 Input    4 Bit        Muxes := 63    
	   5 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 127   
	   2 Input    3 Bit        Muxes := 1041  
	   4 Input    3 Bit        Muxes := 336   
	   3 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 2371  
	   4 Input    2 Bit        Muxes := 28    
	   5 Input    2 Bit        Muxes := 5     
	   3 Input    2 Bit        Muxes := 597   
	   2 Input    1 Bit        Muxes := 3767  
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-6904] The RAM "inst/grp_dataflow_fu_475i_248_9/shl_ln1662_loc_c318_U/U_k_sign_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/grp_dataflow_fu_475i_248_9/times_assign_cast_loc_c367_U/U_k_sign_fifo_w25_d100_A_ram/mem_reg" of size (depth=99 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/grp_dataflow_fu_475i_248_9/s_7_1_8_U/U_k_sign_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/grp_dataflow_fu_475i_248_9/s_8_0_8_U/U_k_sign_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/grp_dataflow_fu_475i_248_9/s_7_0_8_U/U_k_sign_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/grp_dataflow_fu_475i_248_9/s_8_1_8_U/U_k_sign_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/grp_dataflow_fu_475i_248_9/times_assign_cast_loc_c366_U/U_k_sign_fifo_w25_d100_A_ram/mem_reg" of size (depth=99 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/grp_dataflow_fu_475i_248_9/times_assign_cast_loc_c368_U/U_k_sign_fifo_w25_d100_A_ram/mem_reg" of size (depth=99 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/grp_dataflow_fu_475i_248_9/shl_ln1662_loc_c317_U/U_k_sign_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
DSP Report: Generating DSP grp_invntt_layer_int_31_Pipeline_invntt_layer_fu_46/mul_32s_23s_54_2_1_U1864/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_invntt_layer_int_31_Pipeline_invntt_layer_fu_46/mul_32s_23s_54_2_1_U1864/tmp_product is absorbed into DSP grp_invntt_layer_int_31_Pipeline_invntt_layer_fu_46/mul_32s_23s_54_2_1_U1864/tmp_product.
DSP Report: register grp_invntt_layer_int_31_Pipeline_invntt_layer_fu_46/sub_ln1702_reg_322_reg is absorbed into DSP grp_invntt_layer_int_31_Pipeline_invntt_layer_fu_46/mul_32s_23s_54_2_1_U1864/tmp_product.
DSP Report: operator grp_invntt_layer_int_31_Pipeline_invntt_layer_fu_46/mul_32s_23s_54_2_1_U1864/tmp_product is absorbed into DSP grp_invntt_layer_int_31_Pipeline_invntt_layer_fu_46/mul_32s_23s_54_2_1_U1864/tmp_product.
DSP Report: operator grp_invntt_layer_int_31_Pipeline_invntt_layer_fu_46/mul_32s_23s_54_2_1_U1864/tmp_product is absorbed into DSP grp_invntt_layer_int_31_Pipeline_invntt_layer_fu_46/mul_32s_23s_54_2_1_U1864/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_31_Pipeline_invntt_layer_fu_46/mul_32s_23s_54_2_1_U1864/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_invntt_layer_int_31_Pipeline_invntt_layer_fu_46/sub_ln1678_reg_332_reg is absorbed into DSP grp_invntt_layer_int_31_Pipeline_invntt_layer_fu_46/mul_32s_23s_54_2_1_U1864/dout_reg.
DSP Report: register grp_invntt_layer_int_31_Pipeline_invntt_layer_fu_46/sub_ln1702_reg_322_reg is absorbed into DSP grp_invntt_layer_int_31_Pipeline_invntt_layer_fu_46/mul_32s_23s_54_2_1_U1864/dout_reg.
DSP Report: register grp_invntt_layer_int_31_Pipeline_invntt_layer_fu_46/mul_32s_23s_54_2_1_U1864/dout_reg is absorbed into DSP grp_invntt_layer_int_31_Pipeline_invntt_layer_fu_46/mul_32s_23s_54_2_1_U1864/dout_reg.
DSP Report: operator grp_invntt_layer_int_31_Pipeline_invntt_layer_fu_46/mul_32s_23s_54_2_1_U1864/tmp_product is absorbed into DSP grp_invntt_layer_int_31_Pipeline_invntt_layer_fu_46/mul_32s_23s_54_2_1_U1864/dout_reg.
DSP Report: operator grp_invntt_layer_int_31_Pipeline_invntt_layer_fu_46/mul_32s_23s_54_2_1_U1864/tmp_product is absorbed into DSP grp_invntt_layer_int_31_Pipeline_invntt_layer_fu_46/mul_32s_23s_54_2_1_U1864/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_31_Pipeline_invntt_layer_fu_46/mul_32s_27ns_32_2_1_U1865/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_invntt_layer_int_31_Pipeline_invntt_layer_fu_46/mul_32s_27ns_32_2_1_U1865/tmp_product is absorbed into DSP grp_invntt_layer_int_31_Pipeline_invntt_layer_fu_46/mul_32s_27ns_32_2_1_U1865/tmp_product.
DSP Report: register grp_invntt_layer_int_31_Pipeline_invntt_layer_fu_46/mul_32s_27ns_32_2_1_U1865/tmp_product is absorbed into DSP grp_invntt_layer_int_31_Pipeline_invntt_layer_fu_46/mul_32s_27ns_32_2_1_U1865/tmp_product.
DSP Report: operator grp_invntt_layer_int_31_Pipeline_invntt_layer_fu_46/mul_32s_27ns_32_2_1_U1865/tmp_product is absorbed into DSP grp_invntt_layer_int_31_Pipeline_invntt_layer_fu_46/mul_32s_27ns_32_2_1_U1865/tmp_product.
DSP Report: operator grp_invntt_layer_int_31_Pipeline_invntt_layer_fu_46/mul_32s_27ns_32_2_1_U1865/tmp_product is absorbed into DSP grp_invntt_layer_int_31_Pipeline_invntt_layer_fu_46/mul_32s_27ns_32_2_1_U1865/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_31_Pipeline_invntt_layer_fu_46/mul_32s_24s_55_2_1_U1866/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_invntt_layer_int_31_Pipeline_invntt_layer_fu_46/mul_32s_24s_55_2_1_U1866/tmp_product is absorbed into DSP grp_invntt_layer_int_31_Pipeline_invntt_layer_fu_46/mul_32s_24s_55_2_1_U1866/tmp_product.
DSP Report: register grp_invntt_layer_int_31_Pipeline_invntt_layer_fu_46/mul_32s_24s_55_2_1_U1866/tmp_product is absorbed into DSP grp_invntt_layer_int_31_Pipeline_invntt_layer_fu_46/mul_32s_24s_55_2_1_U1866/tmp_product.
DSP Report: operator grp_invntt_layer_int_31_Pipeline_invntt_layer_fu_46/mul_32s_24s_55_2_1_U1866/tmp_product is absorbed into DSP grp_invntt_layer_int_31_Pipeline_invntt_layer_fu_46/mul_32s_24s_55_2_1_U1866/tmp_product.
DSP Report: operator grp_invntt_layer_int_31_Pipeline_invntt_layer_fu_46/mul_32s_24s_55_2_1_U1866/tmp_product is absorbed into DSP grp_invntt_layer_int_31_Pipeline_invntt_layer_fu_46/mul_32s_24s_55_2_1_U1866/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_31_Pipeline_invntt_layer_fu_46/mul_32s_27ns_32_2_1_U1865/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_invntt_layer_int_31_Pipeline_invntt_layer_fu_46/trunc_ln358_reg_352_reg is absorbed into DSP grp_invntt_layer_int_31_Pipeline_invntt_layer_fu_46/mul_32s_27ns_32_2_1_U1865/dout_reg.
DSP Report: register grp_invntt_layer_int_31_Pipeline_invntt_layer_fu_46/mul_32s_27ns_32_2_1_U1865/dout_reg is absorbed into DSP grp_invntt_layer_int_31_Pipeline_invntt_layer_fu_46/mul_32s_27ns_32_2_1_U1865/dout_reg.
DSP Report: operator grp_invntt_layer_int_31_Pipeline_invntt_layer_fu_46/mul_32s_27ns_32_2_1_U1865/tmp_product is absorbed into DSP grp_invntt_layer_int_31_Pipeline_invntt_layer_fu_46/mul_32s_27ns_32_2_1_U1865/dout_reg.
DSP Report: operator grp_invntt_layer_int_31_Pipeline_invntt_layer_fu_46/mul_32s_27ns_32_2_1_U1865/tmp_product is absorbed into DSP grp_invntt_layer_int_31_Pipeline_invntt_layer_fu_46/mul_32s_27ns_32_2_1_U1865/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_31_Pipeline_invntt_layer_fu_46/mul_32s_24s_55_2_1_U1866/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_invntt_layer_int_31_Pipeline_invntt_layer_fu_46/t_145_reg_357_reg is absorbed into DSP grp_invntt_layer_int_31_Pipeline_invntt_layer_fu_46/mul_32s_24s_55_2_1_U1866/dout_reg.
DSP Report: register grp_invntt_layer_int_31_Pipeline_invntt_layer_fu_46/mul_32s_24s_55_2_1_U1866/dout_reg is absorbed into DSP grp_invntt_layer_int_31_Pipeline_invntt_layer_fu_46/mul_32s_24s_55_2_1_U1866/dout_reg.
DSP Report: operator grp_invntt_layer_int_31_Pipeline_invntt_layer_fu_46/mul_32s_24s_55_2_1_U1866/tmp_product is absorbed into DSP grp_invntt_layer_int_31_Pipeline_invntt_layer_fu_46/mul_32s_24s_55_2_1_U1866/dout_reg.
DSP Report: operator grp_invntt_layer_int_31_Pipeline_invntt_layer_fu_46/mul_32s_24s_55_2_1_U1866/tmp_product is absorbed into DSP grp_invntt_layer_int_31_Pipeline_invntt_layer_fu_46/mul_32s_24s_55_2_1_U1866/dout_reg.
DSP Report: Generating DSP mul_32s_32s_64_2_1_U1749/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_64_2_1_U1749/tmp_product is absorbed into DSP mul_32s_32s_64_2_1_U1749/tmp_product.
DSP Report: operator mul_32s_32s_64_2_1_U1749/tmp_product is absorbed into DSP mul_32s_32s_64_2_1_U1749/tmp_product.
DSP Report: Generating DSP mul_32s_32s_64_2_1_U1749/dout_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_64_2_1_U1749/dout_reg is absorbed into DSP mul_32s_32s_64_2_1_U1749/dout_reg.
DSP Report: operator mul_32s_32s_64_2_1_U1749/tmp_product is absorbed into DSP mul_32s_32s_64_2_1_U1749/dout_reg.
DSP Report: operator mul_32s_32s_64_2_1_U1749/tmp_product is absorbed into DSP mul_32s_32s_64_2_1_U1749/dout_reg.
DSP Report: Generating DSP mul_32s_32s_64_2_1_U1749/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_64_2_1_U1749/tmp_product is absorbed into DSP mul_32s_32s_64_2_1_U1749/tmp_product.
DSP Report: operator mul_32s_32s_64_2_1_U1749/tmp_product is absorbed into DSP mul_32s_32s_64_2_1_U1749/tmp_product.
DSP Report: Generating DSP mul_32s_32s_64_2_1_U1749/dout_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_64_2_1_U1749/dout_reg is absorbed into DSP mul_32s_32s_64_2_1_U1749/dout_reg.
DSP Report: operator mul_32s_32s_64_2_1_U1749/tmp_product is absorbed into DSP mul_32s_32s_64_2_1_U1749/dout_reg.
DSP Report: operator mul_32s_32s_64_2_1_U1749/tmp_product is absorbed into DSP mul_32s_32s_64_2_1_U1749/dout_reg.
DSP Report: Generating DSP mul_32s_27ns_32_2_1_U1750/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_27ns_32_2_1_U1750/tmp_product is absorbed into DSP mul_32s_27ns_32_2_1_U1750/tmp_product.
DSP Report: operator mul_32s_27ns_32_2_1_U1750/tmp_product is absorbed into DSP mul_32s_27ns_32_2_1_U1750/tmp_product.
DSP Report: Generating DSP mul_32s_27ns_32_2_1_U1750/dout_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_27ns_32_2_1_U1750/dout_reg is absorbed into DSP mul_32s_27ns_32_2_1_U1750/dout_reg.
DSP Report: operator mul_32s_27ns_32_2_1_U1750/tmp_product is absorbed into DSP mul_32s_27ns_32_2_1_U1750/dout_reg.
DSP Report: operator mul_32s_27ns_32_2_1_U1750/tmp_product is absorbed into DSP mul_32s_27ns_32_2_1_U1750/dout_reg.
DSP Report: Generating DSP mul_32s_24s_55_2_1_U1751/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_24s_55_2_1_U1751/tmp_product is absorbed into DSP mul_32s_24s_55_2_1_U1751/tmp_product.
DSP Report: operator mul_32s_24s_55_2_1_U1751/tmp_product is absorbed into DSP mul_32s_24s_55_2_1_U1751/tmp_product.
DSP Report: Generating DSP mul_32s_24s_55_2_1_U1751/dout_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_24s_55_2_1_U1751/dout_reg is absorbed into DSP mul_32s_24s_55_2_1_U1751/dout_reg.
DSP Report: operator mul_32s_24s_55_2_1_U1751/tmp_product is absorbed into DSP mul_32s_24s_55_2_1_U1751/dout_reg.
DSP Report: operator mul_32s_24s_55_2_1_U1751/tmp_product is absorbed into DSP mul_32s_24s_55_2_1_U1751/dout_reg.
INFO: [Synth 8-6904] The RAM "inst/grp_dataflow_fu_475i_248_9/times_assign_cast_loc_c371_U/U_k_sign_fifo_w25_d100_A_ram/mem_reg" of size (depth=99 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/grp_dataflow_fu_475i_248_9/times_assign_cast_loc_c370_U/U_k_sign_fifo_w25_d100_A_ram/mem_reg" of size (depth=99 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/grp_dataflow_fu_475i_248_9/times_assign_cast_loc_c369_U/U_k_sign_fifo_w25_d100_A_ram/mem_reg" of size (depth=99 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/grp_dataflow_fu_475i_248_15/shl_ln1662_loc_c_U/U_k_sign_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/grp_dataflow_fu_475i_248_15/shl_ln1662_loc_c326_U/U_k_sign_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_reduce32_2_Pipeline_VITIS_LOOP_1948_1_fu_48/mac_muladd_9s_24s_32ns_32_4_1_U1708/k_sign_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '32' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mac_muladd_9s_24s_32ns_32_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_reduce32_2_Pipeline_VITIS_LOOP_1948_1_fu_48/mac_muladd_9s_24s_32ns_32_4_1_U1708/k_sign_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '32' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mac_muladd_9s_24s_32ns_32_4_1.v:31]
DSP Report: Generating DSP grp_reduce32_2_Pipeline_VITIS_LOOP_1948_1_fu_48/mac_muladd_9s_24s_32ns_32_4_1_U1708/k_sign_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+((A:0x3f801fff)'*B2)')'.
DSP Report: register grp_reduce32_2_Pipeline_VITIS_LOOP_1948_1_fu_48/mac_muladd_9s_24s_32ns_32_4_1_U1708/k_sign_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP grp_reduce32_2_Pipeline_VITIS_LOOP_1948_1_fu_48/mac_muladd_9s_24s_32ns_32_4_1_U1708/k_sign_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_reduce32_2_Pipeline_VITIS_LOOP_1948_1_fu_48/mac_muladd_9s_24s_32ns_32_4_1_U1708/k_sign_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP grp_reduce32_2_Pipeline_VITIS_LOOP_1948_1_fu_48/mac_muladd_9s_24s_32ns_32_4_1_U1708/k_sign_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_reduce32_2_Pipeline_VITIS_LOOP_1948_1_fu_48/tmp_reg_126_pp0_iter2_reg_reg is absorbed into DSP grp_reduce32_2_Pipeline_VITIS_LOOP_1948_1_fu_48/mac_muladd_9s_24s_32ns_32_4_1_U1708/k_sign_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_reduce32_2_Pipeline_VITIS_LOOP_1948_1_fu_48/mac_muladd_9s_24s_32ns_32_4_1_U1708/k_sign_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_reduce32_2_Pipeline_VITIS_LOOP_1948_1_fu_48/mac_muladd_9s_24s_32ns_32_4_1_U1708/k_sign_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_reduce32_2_Pipeline_VITIS_LOOP_1948_1_fu_48/mac_muladd_9s_24s_32ns_32_4_1_U1708/k_sign_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_reduce32_2_Pipeline_VITIS_LOOP_1948_1_fu_48/mac_muladd_9s_24s_32ns_32_4_1_U1708/k_sign_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_reduce32_2_Pipeline_VITIS_LOOP_1948_1_fu_48/mac_muladd_9s_24s_32ns_32_4_1_U1708/k_sign_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0_U/p is absorbed into DSP grp_reduce32_2_Pipeline_VITIS_LOOP_1948_1_fu_48/mac_muladd_9s_24s_32ns_32_4_1_U1708/k_sign_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_reduce32_2_Pipeline_VITIS_LOOP_1948_1_fu_48/mac_muladd_9s_24s_32ns_32_4_1_U1708/k_sign_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0_U/m is absorbed into DSP grp_reduce32_2_Pipeline_VITIS_LOOP_1948_1_fu_48/mac_muladd_9s_24s_32ns_32_4_1_U1708/k_sign_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0_U/p_reg_reg.
INFO: [Synth 8-6904] The RAM "inst/grp_dataflow_fu_475i_248_15/shl_ln1662_loc_c339_U/U_k_sign_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/grp_dataflow_fu_475i_248_15/shl_ln1662_loc_c320_U/U_k_sign_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/grp_dataflow_fu_475i_248_15/shl_ln1662_loc_c321_U/U_k_sign_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/grp_dataflow_fu_475i_248_15/shl_ln1662_loc_c325_U/U_k_sign_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/grp_dataflow_fu_475i_248_15/s_0_0_7_U/U_k_sign_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/grp_dataflow_fu_475i_248_15/s_0_1_7_U/U_k_sign_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
DSP Report: Generating DSP mul_32s_32s_64_2_1_U1552/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_64_2_1_U1552/tmp_product is absorbed into DSP mul_32s_32s_64_2_1_U1552/tmp_product.
DSP Report: operator mul_32s_32s_64_2_1_U1552/tmp_product is absorbed into DSP mul_32s_32s_64_2_1_U1552/tmp_product.
DSP Report: Generating DSP mul_32s_32s_64_2_1_U1552/dout_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_64_2_1_U1552/dout_reg is absorbed into DSP mul_32s_32s_64_2_1_U1552/dout_reg.
DSP Report: operator mul_32s_32s_64_2_1_U1552/tmp_product is absorbed into DSP mul_32s_32s_64_2_1_U1552/dout_reg.
DSP Report: operator mul_32s_32s_64_2_1_U1552/tmp_product is absorbed into DSP mul_32s_32s_64_2_1_U1552/dout_reg.
DSP Report: Generating DSP mul_32s_32s_64_2_1_U1552/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_64_2_1_U1552/tmp_product is absorbed into DSP mul_32s_32s_64_2_1_U1552/tmp_product.
DSP Report: operator mul_32s_32s_64_2_1_U1552/tmp_product is absorbed into DSP mul_32s_32s_64_2_1_U1552/tmp_product.
DSP Report: Generating DSP mul_32s_32s_64_2_1_U1552/dout_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_64_2_1_U1552/dout_reg is absorbed into DSP mul_32s_32s_64_2_1_U1552/dout_reg.
DSP Report: operator mul_32s_32s_64_2_1_U1552/tmp_product is absorbed into DSP mul_32s_32s_64_2_1_U1552/dout_reg.
DSP Report: operator mul_32s_32s_64_2_1_U1552/tmp_product is absorbed into DSP mul_32s_32s_64_2_1_U1552/dout_reg.
DSP Report: Generating DSP mul_32s_27ns_32_2_1_U1553/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_27ns_32_2_1_U1553/tmp_product is absorbed into DSP mul_32s_27ns_32_2_1_U1553/tmp_product.
DSP Report: operator mul_32s_27ns_32_2_1_U1553/tmp_product is absorbed into DSP mul_32s_27ns_32_2_1_U1553/tmp_product.
DSP Report: Generating DSP mul_32s_27ns_32_2_1_U1553/dout_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_27ns_32_2_1_U1553/dout_reg is absorbed into DSP mul_32s_27ns_32_2_1_U1553/dout_reg.
DSP Report: operator mul_32s_27ns_32_2_1_U1553/tmp_product is absorbed into DSP mul_32s_27ns_32_2_1_U1553/dout_reg.
DSP Report: operator mul_32s_27ns_32_2_1_U1553/tmp_product is absorbed into DSP mul_32s_27ns_32_2_1_U1553/dout_reg.
DSP Report: Generating DSP mul_32s_24s_55_2_1_U1554/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_24s_55_2_1_U1554/tmp_product is absorbed into DSP mul_32s_24s_55_2_1_U1554/tmp_product.
DSP Report: operator mul_32s_24s_55_2_1_U1554/tmp_product is absorbed into DSP mul_32s_24s_55_2_1_U1554/tmp_product.
DSP Report: Generating DSP mul_32s_24s_55_2_1_U1554/dout_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_24s_55_2_1_U1554/dout_reg is absorbed into DSP mul_32s_24s_55_2_1_U1554/dout_reg.
DSP Report: operator mul_32s_24s_55_2_1_U1554/tmp_product is absorbed into DSP mul_32s_24s_55_2_1_U1554/dout_reg.
DSP Report: operator mul_32s_24s_55_2_1_U1554/tmp_product is absorbed into DSP mul_32s_24s_55_2_1_U1554/dout_reg.
INFO: [Synth 8-6904] The RAM "inst/grp_dataflow_fu_475i_248_20/times_assign_cast_loc_c402_U/U_k_sign_fifo_w25_d100_A_ram/mem_reg" of size (depth=99 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/grp_dataflow_fu_475i_248_20/times_assign_cast_loc_c401_U/U_k_sign_fifo_w25_d100_A_ram/mem_reg" of size (depth=99 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/grp_dataflow_fu_475i_248_20/times_assign_cast_loc_c400_U/U_k_sign_fifo_w25_d100_A_ram/mem_reg" of size (depth=99 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/grp_dataflow_fu_475i_248_20/times_assign_cast_loc_c399_U/U_k_sign_fifo_w25_d100_A_ram/mem_reg" of size (depth=99 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/grp_dataflow_fu_475i_248_20/times_assign_cast_loc_c398_U/U_k_sign_fifo_w25_d100_A_ram/mem_reg" of size (depth=99 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/grp_dataflow_fu_475i_248_20/times_assign_cast_loc_c397_U/U_k_sign_fifo_w25_d100_A_ram/mem_reg" of size (depth=99 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/grp_dataflow_fu_475i_248_20/s_2_0_1_U/U_k_sign_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/grp_dataflow_fu_475i_248_20/s_2_1_1_U/U_k_sign_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/grp_dataflow_fu_475i_248_20/s_1_0_1_U/U_k_sign_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/grp_dataflow_fu_475i_248_20/s_1_1_1_U/U_k_sign_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/grp_dataflow_fu_475i_248_20/s_0_0_1_U/U_k_sign_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/grp_dataflow_fu_475i_248_20/s_0_1_1_U/U_k_sign_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
DSP Report: Generating DSP grp_ntt_layer_23_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_23s_54_2_1_U661/tmp_product, operation Mode is: A2*B''.
DSP Report: register grp_ntt_layer_23_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_23s_54_2_1_U661/tmp_product is absorbed into DSP grp_ntt_layer_23_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_23s_54_2_1_U661/tmp_product.
DSP Report: register grp_ntt_layer_23_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_23s_54_2_1_U661/tmp_product is absorbed into DSP grp_ntt_layer_23_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_23s_54_2_1_U661/tmp_product.
DSP Report: register grp_ntt_layer_23_Pipeline_VITIS_LOOP_1600_1_fu_46/zetas81_load_reg_289_reg is absorbed into DSP grp_ntt_layer_23_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_23s_54_2_1_U661/tmp_product.
DSP Report: operator grp_ntt_layer_23_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_23s_54_2_1_U661/tmp_product is absorbed into DSP grp_ntt_layer_23_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_23s_54_2_1_U661/tmp_product.
DSP Report: operator grp_ntt_layer_23_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_23s_54_2_1_U661/tmp_product is absorbed into DSP grp_ntt_layer_23_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_23s_54_2_1_U661/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_23_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_23s_54_2_1_U661/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_ntt_layer_23_Pipeline_VITIS_LOOP_1600_1_fu_46/tmp_140_reg_279_pp0_iter1_reg_reg is absorbed into DSP grp_ntt_layer_23_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_23s_54_2_1_U661/dout_reg.
DSP Report: register grp_ntt_layer_23_Pipeline_VITIS_LOOP_1600_1_fu_46/zetas81_load_reg_289_reg is absorbed into DSP grp_ntt_layer_23_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_23s_54_2_1_U661/dout_reg.
DSP Report: register grp_ntt_layer_23_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_23s_54_2_1_U661/dout_reg is absorbed into DSP grp_ntt_layer_23_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_23s_54_2_1_U661/dout_reg.
DSP Report: operator grp_ntt_layer_23_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_23s_54_2_1_U661/tmp_product is absorbed into DSP grp_ntt_layer_23_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_23s_54_2_1_U661/dout_reg.
DSP Report: operator grp_ntt_layer_23_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_23s_54_2_1_U661/tmp_product is absorbed into DSP grp_ntt_layer_23_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_23s_54_2_1_U661/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_23_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_27ns_32_2_1_U662/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_ntt_layer_23_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_27ns_32_2_1_U662/tmp_product is absorbed into DSP grp_ntt_layer_23_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_27ns_32_2_1_U662/tmp_product.
DSP Report: register grp_ntt_layer_23_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_27ns_32_2_1_U662/tmp_product is absorbed into DSP grp_ntt_layer_23_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_27ns_32_2_1_U662/tmp_product.
DSP Report: operator grp_ntt_layer_23_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_27ns_32_2_1_U662/tmp_product is absorbed into DSP grp_ntt_layer_23_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_27ns_32_2_1_U662/tmp_product.
DSP Report: operator grp_ntt_layer_23_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_27ns_32_2_1_U662/tmp_product is absorbed into DSP grp_ntt_layer_23_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_27ns_32_2_1_U662/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_23_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_24s_55_2_1_U663/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_ntt_layer_23_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_24s_55_2_1_U663/tmp_product is absorbed into DSP grp_ntt_layer_23_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_24s_55_2_1_U663/tmp_product.
DSP Report: register grp_ntt_layer_23_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_24s_55_2_1_U663/tmp_product is absorbed into DSP grp_ntt_layer_23_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_24s_55_2_1_U663/tmp_product.
DSP Report: operator grp_ntt_layer_23_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_24s_55_2_1_U663/tmp_product is absorbed into DSP grp_ntt_layer_23_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_24s_55_2_1_U663/tmp_product.
DSP Report: operator grp_ntt_layer_23_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_24s_55_2_1_U663/tmp_product is absorbed into DSP grp_ntt_layer_23_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_24s_55_2_1_U663/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_23_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_27ns_32_2_1_U662/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_ntt_layer_23_Pipeline_VITIS_LOOP_1600_1_fu_46/trunc_ln358_reg_309_reg is absorbed into DSP grp_ntt_layer_23_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_27ns_32_2_1_U662/dout_reg.
DSP Report: register grp_ntt_layer_23_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_27ns_32_2_1_U662/dout_reg is absorbed into DSP grp_ntt_layer_23_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_27ns_32_2_1_U662/dout_reg.
DSP Report: operator grp_ntt_layer_23_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_27ns_32_2_1_U662/tmp_product is absorbed into DSP grp_ntt_layer_23_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_27ns_32_2_1_U662/dout_reg.
DSP Report: operator grp_ntt_layer_23_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_27ns_32_2_1_U662/tmp_product is absorbed into DSP grp_ntt_layer_23_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_27ns_32_2_1_U662/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_23_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_24s_55_2_1_U663/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_ntt_layer_23_Pipeline_VITIS_LOOP_1600_1_fu_46/t_reg_314_reg is absorbed into DSP grp_ntt_layer_23_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_24s_55_2_1_U663/dout_reg.
DSP Report: register grp_ntt_layer_23_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_24s_55_2_1_U663/dout_reg is absorbed into DSP grp_ntt_layer_23_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_24s_55_2_1_U663/dout_reg.
DSP Report: operator grp_ntt_layer_23_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_24s_55_2_1_U663/tmp_product is absorbed into DSP grp_ntt_layer_23_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_24s_55_2_1_U663/dout_reg.
DSP Report: operator grp_ntt_layer_23_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_24s_55_2_1_U663/tmp_product is absorbed into DSP grp_ntt_layer_23_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_24s_55_2_1_U663/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_22_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U647/tmp_product, operation Mode is: A2*B''.
DSP Report: register grp_ntt_layer_22_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U647/tmp_product is absorbed into DSP grp_ntt_layer_22_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U647/tmp_product.
DSP Report: register grp_ntt_layer_22_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U647/tmp_product is absorbed into DSP grp_ntt_layer_22_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U647/tmp_product.
DSP Report: register grp_ntt_layer_22_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas80_load_reg_289_reg is absorbed into DSP grp_ntt_layer_22_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U647/tmp_product.
DSP Report: operator grp_ntt_layer_22_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U647/tmp_product is absorbed into DSP grp_ntt_layer_22_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U647/tmp_product.
DSP Report: operator grp_ntt_layer_22_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U647/tmp_product is absorbed into DSP grp_ntt_layer_22_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U647/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_22_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U647/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_ntt_layer_22_Pipeline_VITIS_LOOP_1600_1_fu_58/tmp_143_reg_279_pp0_iter1_reg_reg is absorbed into DSP grp_ntt_layer_22_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U647/dout_reg.
DSP Report: register grp_ntt_layer_22_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas80_load_reg_289_reg is absorbed into DSP grp_ntt_layer_22_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U647/dout_reg.
DSP Report: register grp_ntt_layer_22_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U647/dout_reg is absorbed into DSP grp_ntt_layer_22_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U647/dout_reg.
DSP Report: operator grp_ntt_layer_22_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U647/tmp_product is absorbed into DSP grp_ntt_layer_22_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U647/dout_reg.
DSP Report: operator grp_ntt_layer_22_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U647/tmp_product is absorbed into DSP grp_ntt_layer_22_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U647/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_22_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U648/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_ntt_layer_22_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U648/tmp_product is absorbed into DSP grp_ntt_layer_22_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U648/tmp_product.
DSP Report: register grp_ntt_layer_22_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U648/tmp_product is absorbed into DSP grp_ntt_layer_22_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U648/tmp_product.
DSP Report: operator grp_ntt_layer_22_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U648/tmp_product is absorbed into DSP grp_ntt_layer_22_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U648/tmp_product.
DSP Report: operator grp_ntt_layer_22_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U648/tmp_product is absorbed into DSP grp_ntt_layer_22_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U648/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_22_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U649/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_ntt_layer_22_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U649/tmp_product is absorbed into DSP grp_ntt_layer_22_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U649/tmp_product.
DSP Report: register grp_ntt_layer_22_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U649/tmp_product is absorbed into DSP grp_ntt_layer_22_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U649/tmp_product.
DSP Report: operator grp_ntt_layer_22_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U649/tmp_product is absorbed into DSP grp_ntt_layer_22_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U649/tmp_product.
DSP Report: operator grp_ntt_layer_22_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U649/tmp_product is absorbed into DSP grp_ntt_layer_22_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U649/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_22_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U648/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_ntt_layer_22_Pipeline_VITIS_LOOP_1600_1_fu_58/trunc_ln358_reg_309_reg is absorbed into DSP grp_ntt_layer_22_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U648/dout_reg.
DSP Report: register grp_ntt_layer_22_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U648/dout_reg is absorbed into DSP grp_ntt_layer_22_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U648/dout_reg.
DSP Report: operator grp_ntt_layer_22_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U648/tmp_product is absorbed into DSP grp_ntt_layer_22_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U648/dout_reg.
DSP Report: operator grp_ntt_layer_22_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U648/tmp_product is absorbed into DSP grp_ntt_layer_22_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U648/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_22_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U649/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_ntt_layer_22_Pipeline_VITIS_LOOP_1600_1_fu_58/t_reg_314_reg is absorbed into DSP grp_ntt_layer_22_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U649/dout_reg.
DSP Report: register grp_ntt_layer_22_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U649/dout_reg is absorbed into DSP grp_ntt_layer_22_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U649/dout_reg.
DSP Report: operator grp_ntt_layer_22_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U649/tmp_product is absorbed into DSP grp_ntt_layer_22_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U649/dout_reg.
DSP Report: operator grp_ntt_layer_22_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U649/tmp_product is absorbed into DSP grp_ntt_layer_22_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U649/dout_reg.
INFO: [Synth 8-7124] RAM ("inst/s_h_m_2_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "inst/s_h_m_2_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 14 for RAM "inst/s_h_m_2_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg"
INFO: [Synth 8-6904] The RAM "inst/shl_ln1662_loc_c318_U/U_k_sign_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/times_assign_cast_loc_c367_U/U_k_sign_fifo_w25_d100_A_ram/mem_reg" of size (depth=99 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/s_7_1_8_U/U_k_sign_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/s_8_0_8_U/U_k_sign_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/s_7_0_8_U/U_k_sign_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/s_8_1_8_U/U_k_sign_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/times_assign_cast_loc_c366_U/U_k_sign_fifo_w25_d100_A_ram/mem_reg" of size (depth=99 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/times_assign_cast_loc_c368_U/U_k_sign_fifo_w25_d100_A_ram/mem_reg" of size (depth=99 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/shl_ln1662_loc_c317_U/U_k_sign_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/times_assign_cast_loc_c371_U/U_k_sign_fifo_w25_d100_A_ram/mem_reg" of size (depth=99 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/times_assign_cast_loc_c370_U/U_k_sign_fifo_w25_d100_A_ram/mem_reg" of size (depth=99 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/times_assign_cast_loc_c369_U/U_k_sign_fifo_w25_d100_A_ram/mem_reg" of size (depth=99 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-7124] RAM ("inst/s_w0_r_1_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "inst/s_w0_r_1_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 14 for RAM "inst/s_w0_r_1_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg"
INFO: [Synth 8-6904] The RAM "inst/shl_ln1662_loc_c_U/U_k_sign_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/shl_ln1662_loc_c326_U/U_k_sign_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-7124] RAM ("inst/s_w0_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "inst/s_w0_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 14 for RAM "inst/s_w0_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg"
INFO: [Synth 8-6904] The RAM "inst/shl_ln1662_loc_c339_U/U_k_sign_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-7124] RAM ("inst/s_w0_r_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "inst/s_w0_r_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 14 for RAM "inst/s_w0_r_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg"
INFO: [Synth 8-6904] The RAM "inst/shl_ln1662_loc_c320_U/U_k_sign_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-7124] RAM ("inst/s_w0_s_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "inst/s_w0_s_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 14 for RAM "inst/s_w0_s_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg"
INFO: [Synth 8-6904] The RAM "inst/shl_ln1662_loc_c321_U/U_k_sign_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/shl_ln1662_loc_c325_U/U_k_sign_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-7124] RAM ("inst/s_h_m_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "inst/s_h_m_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 14 for RAM "inst/s_h_m_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg"
INFO: [Synth 8-6904] The RAM "inst/s_0_0_7_U/U_k_sign_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/s_0_1_7_U/U_k_sign_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-7124] RAM ("inst/s_s2_t_r_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "inst/s_s2_t_r_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 14 for RAM "inst/s_s2_t_r_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg"
INFO: [Synth 8-6904] The RAM "inst/times_assign_cast_loc_c402_U/U_k_sign_fifo_w25_d100_A_ram/mem_reg" of size (depth=99 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/times_assign_cast_loc_c401_U/U_k_sign_fifo_w25_d100_A_ram/mem_reg" of size (depth=99 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/times_assign_cast_loc_c400_U/U_k_sign_fifo_w25_d100_A_ram/mem_reg" of size (depth=99 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/times_assign_cast_loc_c399_U/U_k_sign_fifo_w25_d100_A_ram/mem_reg" of size (depth=99 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/times_assign_cast_loc_c398_U/U_k_sign_fifo_w25_d100_A_ram/mem_reg" of size (depth=99 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/times_assign_cast_loc_c397_U/U_k_sign_fifo_w25_d100_A_ram/mem_reg" of size (depth=99 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/s_2_0_1_U/U_k_sign_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/s_2_1_1_U/U_k_sign_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/s_1_0_1_U/U_k_sign_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/s_1_1_1_U/U_k_sign_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/s_0_0_1_U/U_k_sign_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/s_0_1_1_U/U_k_sign_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM ("k_sign_challenge__GC0/c_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 2 for RAM "k_sign_challenge__GC0/c_U/ram_reg"
INFO: [Synth 8-3971] The signal "k_sign_challenge__GC0/c_U/ram_reg" was recognized as a true dual port RAM template.
DSP Report: Generating DSP grp_invntt_layer_int_26_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1794/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_invntt_layer_int_26_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1794/tmp_product is absorbed into DSP grp_invntt_layer_int_26_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1794/tmp_product.
DSP Report: register grp_invntt_layer_int_26_Pipeline_invntt_layer_fu_58/sub_ln1702_reg_324_reg is absorbed into DSP grp_invntt_layer_int_26_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1794/tmp_product.
DSP Report: operator grp_invntt_layer_int_26_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1794/tmp_product is absorbed into DSP grp_invntt_layer_int_26_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1794/tmp_product.
DSP Report: operator grp_invntt_layer_int_26_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1794/tmp_product is absorbed into DSP grp_invntt_layer_int_26_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1794/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_26_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1794/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_invntt_layer_int_26_Pipeline_invntt_layer_fu_58/sub_ln1678_reg_334_reg is absorbed into DSP grp_invntt_layer_int_26_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1794/dout_reg.
DSP Report: register grp_invntt_layer_int_26_Pipeline_invntt_layer_fu_58/sub_ln1702_reg_324_reg is absorbed into DSP grp_invntt_layer_int_26_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1794/dout_reg.
DSP Report: register grp_invntt_layer_int_26_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1794/dout_reg is absorbed into DSP grp_invntt_layer_int_26_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1794/dout_reg.
DSP Report: operator grp_invntt_layer_int_26_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1794/tmp_product is absorbed into DSP grp_invntt_layer_int_26_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1794/dout_reg.
DSP Report: operator grp_invntt_layer_int_26_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1794/tmp_product is absorbed into DSP grp_invntt_layer_int_26_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1794/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_26_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1795/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_invntt_layer_int_26_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1795/tmp_product is absorbed into DSP grp_invntt_layer_int_26_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1795/tmp_product.
DSP Report: register grp_invntt_layer_int_26_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1795/tmp_product is absorbed into DSP grp_invntt_layer_int_26_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1795/tmp_product.
DSP Report: operator grp_invntt_layer_int_26_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1795/tmp_product is absorbed into DSP grp_invntt_layer_int_26_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1795/tmp_product.
DSP Report: operator grp_invntt_layer_int_26_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1795/tmp_product is absorbed into DSP grp_invntt_layer_int_26_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1795/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_26_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1796/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_invntt_layer_int_26_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1796/tmp_product is absorbed into DSP grp_invntt_layer_int_26_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1796/tmp_product.
DSP Report: register grp_invntt_layer_int_26_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1796/tmp_product is absorbed into DSP grp_invntt_layer_int_26_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1796/tmp_product.
DSP Report: operator grp_invntt_layer_int_26_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1796/tmp_product is absorbed into DSP grp_invntt_layer_int_26_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1796/tmp_product.
DSP Report: operator grp_invntt_layer_int_26_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1796/tmp_product is absorbed into DSP grp_invntt_layer_int_26_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1796/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_26_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1795/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_invntt_layer_int_26_Pipeline_invntt_layer_fu_58/trunc_ln358_reg_354_reg is absorbed into DSP grp_invntt_layer_int_26_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1795/dout_reg.
DSP Report: register grp_invntt_layer_int_26_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1795/dout_reg is absorbed into DSP grp_invntt_layer_int_26_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1795/dout_reg.
DSP Report: operator grp_invntt_layer_int_26_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1795/tmp_product is absorbed into DSP grp_invntt_layer_int_26_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1795/dout_reg.
DSP Report: operator grp_invntt_layer_int_26_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1795/tmp_product is absorbed into DSP grp_invntt_layer_int_26_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1795/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_26_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1796/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_invntt_layer_int_26_Pipeline_invntt_layer_fu_58/t_157_reg_359_reg is absorbed into DSP grp_invntt_layer_int_26_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1796/dout_reg.
DSP Report: register grp_invntt_layer_int_26_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1796/dout_reg is absorbed into DSP grp_invntt_layer_int_26_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1796/dout_reg.
DSP Report: operator grp_invntt_layer_int_26_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1796/tmp_product is absorbed into DSP grp_invntt_layer_int_26_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1796/dout_reg.
DSP Report: operator grp_invntt_layer_int_26_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1796/tmp_product is absorbed into DSP grp_invntt_layer_int_26_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1796/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_25_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1780/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_invntt_layer_int_25_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1780/tmp_product is absorbed into DSP grp_invntt_layer_int_25_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1780/tmp_product.
DSP Report: register grp_invntt_layer_int_25_Pipeline_invntt_layer_fu_58/sub_ln1702_reg_326_reg is absorbed into DSP grp_invntt_layer_int_25_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1780/tmp_product.
DSP Report: operator grp_invntt_layer_int_25_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1780/tmp_product is absorbed into DSP grp_invntt_layer_int_25_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1780/tmp_product.
DSP Report: operator grp_invntt_layer_int_25_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1780/tmp_product is absorbed into DSP grp_invntt_layer_int_25_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1780/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_25_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1780/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_invntt_layer_int_25_Pipeline_invntt_layer_fu_58/sub_ln1678_reg_336_reg is absorbed into DSP grp_invntt_layer_int_25_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1780/dout_reg.
DSP Report: register grp_invntt_layer_int_25_Pipeline_invntt_layer_fu_58/sub_ln1702_reg_326_reg is absorbed into DSP grp_invntt_layer_int_25_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1780/dout_reg.
DSP Report: register grp_invntt_layer_int_25_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1780/dout_reg is absorbed into DSP grp_invntt_layer_int_25_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1780/dout_reg.
DSP Report: operator grp_invntt_layer_int_25_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1780/tmp_product is absorbed into DSP grp_invntt_layer_int_25_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1780/dout_reg.
DSP Report: operator grp_invntt_layer_int_25_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1780/tmp_product is absorbed into DSP grp_invntt_layer_int_25_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1780/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_25_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1781/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_invntt_layer_int_25_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1781/tmp_product is absorbed into DSP grp_invntt_layer_int_25_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1781/tmp_product.
DSP Report: register grp_invntt_layer_int_25_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1781/tmp_product is absorbed into DSP grp_invntt_layer_int_25_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1781/tmp_product.
DSP Report: operator grp_invntt_layer_int_25_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1781/tmp_product is absorbed into DSP grp_invntt_layer_int_25_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1781/tmp_product.
DSP Report: operator grp_invntt_layer_int_25_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1781/tmp_product is absorbed into DSP grp_invntt_layer_int_25_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1781/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_25_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1782/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_invntt_layer_int_25_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1782/tmp_product is absorbed into DSP grp_invntt_layer_int_25_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1782/tmp_product.
DSP Report: register grp_invntt_layer_int_25_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1782/tmp_product is absorbed into DSP grp_invntt_layer_int_25_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1782/tmp_product.
DSP Report: operator grp_invntt_layer_int_25_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1782/tmp_product is absorbed into DSP grp_invntt_layer_int_25_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1782/tmp_product.
DSP Report: operator grp_invntt_layer_int_25_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1782/tmp_product is absorbed into DSP grp_invntt_layer_int_25_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1782/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_25_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1781/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_invntt_layer_int_25_Pipeline_invntt_layer_fu_58/trunc_ln358_reg_356_reg is absorbed into DSP grp_invntt_layer_int_25_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1781/dout_reg.
DSP Report: register grp_invntt_layer_int_25_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1781/dout_reg is absorbed into DSP grp_invntt_layer_int_25_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1781/dout_reg.
DSP Report: operator grp_invntt_layer_int_25_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1781/tmp_product is absorbed into DSP grp_invntt_layer_int_25_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1781/dout_reg.
DSP Report: operator grp_invntt_layer_int_25_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1781/tmp_product is absorbed into DSP grp_invntt_layer_int_25_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1781/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_25_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1782/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_invntt_layer_int_25_Pipeline_invntt_layer_fu_58/t_159_reg_361_reg is absorbed into DSP grp_invntt_layer_int_25_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1782/dout_reg.
DSP Report: register grp_invntt_layer_int_25_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1782/dout_reg is absorbed into DSP grp_invntt_layer_int_25_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1782/dout_reg.
DSP Report: operator grp_invntt_layer_int_25_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1782/tmp_product is absorbed into DSP grp_invntt_layer_int_25_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1782/dout_reg.
DSP Report: operator grp_invntt_layer_int_25_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1782/tmp_product is absorbed into DSP grp_invntt_layer_int_25_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1782/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_24_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1766/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_invntt_layer_int_24_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1766/tmp_product is absorbed into DSP grp_invntt_layer_int_24_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1766/tmp_product.
DSP Report: register grp_invntt_layer_int_24_Pipeline_invntt_layer_fu_58/sub_ln1702_reg_326_reg is absorbed into DSP grp_invntt_layer_int_24_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1766/tmp_product.
DSP Report: operator grp_invntt_layer_int_24_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1766/tmp_product is absorbed into DSP grp_invntt_layer_int_24_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1766/tmp_product.
DSP Report: operator grp_invntt_layer_int_24_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1766/tmp_product is absorbed into DSP grp_invntt_layer_int_24_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1766/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_24_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1766/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_invntt_layer_int_24_Pipeline_invntt_layer_fu_58/sub_ln1678_reg_336_reg is absorbed into DSP grp_invntt_layer_int_24_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1766/dout_reg.
DSP Report: register grp_invntt_layer_int_24_Pipeline_invntt_layer_fu_58/sub_ln1702_reg_326_reg is absorbed into DSP grp_invntt_layer_int_24_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1766/dout_reg.
DSP Report: register grp_invntt_layer_int_24_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1766/dout_reg is absorbed into DSP grp_invntt_layer_int_24_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1766/dout_reg.
DSP Report: operator grp_invntt_layer_int_24_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1766/tmp_product is absorbed into DSP grp_invntt_layer_int_24_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1766/dout_reg.
DSP Report: operator grp_invntt_layer_int_24_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1766/tmp_product is absorbed into DSP grp_invntt_layer_int_24_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1766/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_24_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1767/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_invntt_layer_int_24_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1767/tmp_product is absorbed into DSP grp_invntt_layer_int_24_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1767/tmp_product.
DSP Report: register grp_invntt_layer_int_24_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1767/tmp_product is absorbed into DSP grp_invntt_layer_int_24_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1767/tmp_product.
DSP Report: operator grp_invntt_layer_int_24_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1767/tmp_product is absorbed into DSP grp_invntt_layer_int_24_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1767/tmp_product.
DSP Report: operator grp_invntt_layer_int_24_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1767/tmp_product is absorbed into DSP grp_invntt_layer_int_24_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1767/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_24_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1768/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_invntt_layer_int_24_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1768/tmp_product is absorbed into DSP grp_invntt_layer_int_24_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1768/tmp_product.
DSP Report: register grp_invntt_layer_int_24_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1768/tmp_product is absorbed into DSP grp_invntt_layer_int_24_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1768/tmp_product.
DSP Report: operator grp_invntt_layer_int_24_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1768/tmp_product is absorbed into DSP grp_invntt_layer_int_24_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1768/tmp_product.
DSP Report: operator grp_invntt_layer_int_24_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1768/tmp_product is absorbed into DSP grp_invntt_layer_int_24_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1768/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_24_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1767/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_invntt_layer_int_24_Pipeline_invntt_layer_fu_58/trunc_ln358_reg_356_reg is absorbed into DSP grp_invntt_layer_int_24_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1767/dout_reg.
DSP Report: register grp_invntt_layer_int_24_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1767/dout_reg is absorbed into DSP grp_invntt_layer_int_24_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1767/dout_reg.
DSP Report: operator grp_invntt_layer_int_24_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1767/tmp_product is absorbed into DSP grp_invntt_layer_int_24_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1767/dout_reg.
DSP Report: operator grp_invntt_layer_int_24_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1767/tmp_product is absorbed into DSP grp_invntt_layer_int_24_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1767/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_24_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1768/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_invntt_layer_int_24_Pipeline_invntt_layer_fu_58/t_161_reg_361_reg is absorbed into DSP grp_invntt_layer_int_24_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1768/dout_reg.
DSP Report: register grp_invntt_layer_int_24_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1768/dout_reg is absorbed into DSP grp_invntt_layer_int_24_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1768/dout_reg.
DSP Report: operator grp_invntt_layer_int_24_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1768/tmp_product is absorbed into DSP grp_invntt_layer_int_24_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1768/dout_reg.
DSP Report: operator grp_invntt_layer_int_24_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1768/tmp_product is absorbed into DSP grp_invntt_layer_int_24_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1768/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_27_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1808/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_invntt_layer_int_27_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1808/tmp_product is absorbed into DSP grp_invntt_layer_int_27_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1808/tmp_product.
DSP Report: register grp_invntt_layer_int_27_Pipeline_invntt_layer_fu_58/sub_ln1702_reg_324_reg is absorbed into DSP grp_invntt_layer_int_27_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1808/tmp_product.
DSP Report: operator grp_invntt_layer_int_27_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1808/tmp_product is absorbed into DSP grp_invntt_layer_int_27_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1808/tmp_product.
DSP Report: operator grp_invntt_layer_int_27_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1808/tmp_product is absorbed into DSP grp_invntt_layer_int_27_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1808/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_27_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1808/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_invntt_layer_int_27_Pipeline_invntt_layer_fu_58/sub_ln1678_reg_334_reg is absorbed into DSP grp_invntt_layer_int_27_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1808/dout_reg.
DSP Report: register grp_invntt_layer_int_27_Pipeline_invntt_layer_fu_58/sub_ln1702_reg_324_reg is absorbed into DSP grp_invntt_layer_int_27_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1808/dout_reg.
DSP Report: register grp_invntt_layer_int_27_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1808/dout_reg is absorbed into DSP grp_invntt_layer_int_27_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1808/dout_reg.
DSP Report: operator grp_invntt_layer_int_27_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1808/tmp_product is absorbed into DSP grp_invntt_layer_int_27_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1808/dout_reg.
DSP Report: operator grp_invntt_layer_int_27_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1808/tmp_product is absorbed into DSP grp_invntt_layer_int_27_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1808/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_27_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1809/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_invntt_layer_int_27_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1809/tmp_product is absorbed into DSP grp_invntt_layer_int_27_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1809/tmp_product.
DSP Report: register grp_invntt_layer_int_27_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1809/tmp_product is absorbed into DSP grp_invntt_layer_int_27_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1809/tmp_product.
DSP Report: operator grp_invntt_layer_int_27_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1809/tmp_product is absorbed into DSP grp_invntt_layer_int_27_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1809/tmp_product.
DSP Report: operator grp_invntt_layer_int_27_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1809/tmp_product is absorbed into DSP grp_invntt_layer_int_27_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1809/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_27_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1810/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_invntt_layer_int_27_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1810/tmp_product is absorbed into DSP grp_invntt_layer_int_27_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1810/tmp_product.
DSP Report: register grp_invntt_layer_int_27_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1810/tmp_product is absorbed into DSP grp_invntt_layer_int_27_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1810/tmp_product.
DSP Report: operator grp_invntt_layer_int_27_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1810/tmp_product is absorbed into DSP grp_invntt_layer_int_27_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1810/tmp_product.
DSP Report: operator grp_invntt_layer_int_27_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1810/tmp_product is absorbed into DSP grp_invntt_layer_int_27_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1810/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_27_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1809/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_invntt_layer_int_27_Pipeline_invntt_layer_fu_58/trunc_ln358_reg_354_reg is absorbed into DSP grp_invntt_layer_int_27_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1809/dout_reg.
DSP Report: register grp_invntt_layer_int_27_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1809/dout_reg is absorbed into DSP grp_invntt_layer_int_27_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1809/dout_reg.
DSP Report: operator grp_invntt_layer_int_27_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1809/tmp_product is absorbed into DSP grp_invntt_layer_int_27_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1809/dout_reg.
DSP Report: operator grp_invntt_layer_int_27_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1809/tmp_product is absorbed into DSP grp_invntt_layer_int_27_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1809/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_27_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1810/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_invntt_layer_int_27_Pipeline_invntt_layer_fu_58/t_155_reg_359_reg is absorbed into DSP grp_invntt_layer_int_27_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1810/dout_reg.
DSP Report: register grp_invntt_layer_int_27_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1810/dout_reg is absorbed into DSP grp_invntt_layer_int_27_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1810/dout_reg.
DSP Report: operator grp_invntt_layer_int_27_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1810/tmp_product is absorbed into DSP grp_invntt_layer_int_27_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1810/dout_reg.
DSP Report: operator grp_invntt_layer_int_27_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1810/tmp_product is absorbed into DSP grp_invntt_layer_int_27_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1810/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_28_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1822/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_invntt_layer_int_28_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1822/tmp_product is absorbed into DSP grp_invntt_layer_int_28_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1822/tmp_product.
DSP Report: register grp_invntt_layer_int_28_Pipeline_invntt_layer_fu_58/sub_ln1702_reg_326_reg is absorbed into DSP grp_invntt_layer_int_28_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1822/tmp_product.
DSP Report: operator grp_invntt_layer_int_28_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1822/tmp_product is absorbed into DSP grp_invntt_layer_int_28_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1822/tmp_product.
DSP Report: operator grp_invntt_layer_int_28_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1822/tmp_product is absorbed into DSP grp_invntt_layer_int_28_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1822/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_28_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1822/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_invntt_layer_int_28_Pipeline_invntt_layer_fu_58/sub_ln1678_reg_336_reg is absorbed into DSP grp_invntt_layer_int_28_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1822/dout_reg.
DSP Report: register grp_invntt_layer_int_28_Pipeline_invntt_layer_fu_58/sub_ln1702_reg_326_reg is absorbed into DSP grp_invntt_layer_int_28_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1822/dout_reg.
DSP Report: register grp_invntt_layer_int_28_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1822/dout_reg is absorbed into DSP grp_invntt_layer_int_28_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1822/dout_reg.
DSP Report: operator grp_invntt_layer_int_28_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1822/tmp_product is absorbed into DSP grp_invntt_layer_int_28_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1822/dout_reg.
DSP Report: operator grp_invntt_layer_int_28_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1822/tmp_product is absorbed into DSP grp_invntt_layer_int_28_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1822/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_28_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1823/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_invntt_layer_int_28_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1823/tmp_product is absorbed into DSP grp_invntt_layer_int_28_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1823/tmp_product.
DSP Report: register grp_invntt_layer_int_28_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1823/tmp_product is absorbed into DSP grp_invntt_layer_int_28_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1823/tmp_product.
DSP Report: operator grp_invntt_layer_int_28_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1823/tmp_product is absorbed into DSP grp_invntt_layer_int_28_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1823/tmp_product.
DSP Report: operator grp_invntt_layer_int_28_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1823/tmp_product is absorbed into DSP grp_invntt_layer_int_28_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1823/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_28_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1824/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_invntt_layer_int_28_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1824/tmp_product is absorbed into DSP grp_invntt_layer_int_28_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1824/tmp_product.
DSP Report: register grp_invntt_layer_int_28_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1824/tmp_product is absorbed into DSP grp_invntt_layer_int_28_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1824/tmp_product.
DSP Report: operator grp_invntt_layer_int_28_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1824/tmp_product is absorbed into DSP grp_invntt_layer_int_28_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1824/tmp_product.
DSP Report: operator grp_invntt_layer_int_28_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1824/tmp_product is absorbed into DSP grp_invntt_layer_int_28_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1824/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_28_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1823/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_invntt_layer_int_28_Pipeline_invntt_layer_fu_58/trunc_ln358_reg_356_reg is absorbed into DSP grp_invntt_layer_int_28_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1823/dout_reg.
DSP Report: register grp_invntt_layer_int_28_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1823/dout_reg is absorbed into DSP grp_invntt_layer_int_28_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1823/dout_reg.
DSP Report: operator grp_invntt_layer_int_28_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1823/tmp_product is absorbed into DSP grp_invntt_layer_int_28_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1823/dout_reg.
DSP Report: operator grp_invntt_layer_int_28_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1823/tmp_product is absorbed into DSP grp_invntt_layer_int_28_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1823/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_28_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1824/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_invntt_layer_int_28_Pipeline_invntt_layer_fu_58/t_153_reg_361_reg is absorbed into DSP grp_invntt_layer_int_28_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1824/dout_reg.
DSP Report: register grp_invntt_layer_int_28_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1824/dout_reg is absorbed into DSP grp_invntt_layer_int_28_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1824/dout_reg.
DSP Report: operator grp_invntt_layer_int_28_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1824/tmp_product is absorbed into DSP grp_invntt_layer_int_28_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1824/dout_reg.
DSP Report: operator grp_invntt_layer_int_28_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1824/tmp_product is absorbed into DSP grp_invntt_layer_int_28_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1824/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_29_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1836/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_invntt_layer_int_29_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1836/tmp_product is absorbed into DSP grp_invntt_layer_int_29_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1836/tmp_product.
DSP Report: register grp_invntt_layer_int_29_Pipeline_invntt_layer_fu_58/sub_ln1702_reg_326_reg is absorbed into DSP grp_invntt_layer_int_29_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1836/tmp_product.
DSP Report: operator grp_invntt_layer_int_29_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1836/tmp_product is absorbed into DSP grp_invntt_layer_int_29_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1836/tmp_product.
DSP Report: operator grp_invntt_layer_int_29_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1836/tmp_product is absorbed into DSP grp_invntt_layer_int_29_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1836/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_29_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1836/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_invntt_layer_int_29_Pipeline_invntt_layer_fu_58/sub_ln1678_reg_336_reg is absorbed into DSP grp_invntt_layer_int_29_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1836/dout_reg.
DSP Report: register grp_invntt_layer_int_29_Pipeline_invntt_layer_fu_58/sub_ln1702_reg_326_reg is absorbed into DSP grp_invntt_layer_int_29_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1836/dout_reg.
DSP Report: register grp_invntt_layer_int_29_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1836/dout_reg is absorbed into DSP grp_invntt_layer_int_29_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1836/dout_reg.
DSP Report: operator grp_invntt_layer_int_29_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1836/tmp_product is absorbed into DSP grp_invntt_layer_int_29_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1836/dout_reg.
DSP Report: operator grp_invntt_layer_int_29_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1836/tmp_product is absorbed into DSP grp_invntt_layer_int_29_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1836/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_29_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1837/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_invntt_layer_int_29_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1837/tmp_product is absorbed into DSP grp_invntt_layer_int_29_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1837/tmp_product.
DSP Report: register grp_invntt_layer_int_29_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1837/tmp_product is absorbed into DSP grp_invntt_layer_int_29_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1837/tmp_product.
DSP Report: operator grp_invntt_layer_int_29_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1837/tmp_product is absorbed into DSP grp_invntt_layer_int_29_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1837/tmp_product.
DSP Report: operator grp_invntt_layer_int_29_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1837/tmp_product is absorbed into DSP grp_invntt_layer_int_29_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1837/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_29_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1838/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_invntt_layer_int_29_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1838/tmp_product is absorbed into DSP grp_invntt_layer_int_29_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1838/tmp_product.
DSP Report: register grp_invntt_layer_int_29_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1838/tmp_product is absorbed into DSP grp_invntt_layer_int_29_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1838/tmp_product.
DSP Report: operator grp_invntt_layer_int_29_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1838/tmp_product is absorbed into DSP grp_invntt_layer_int_29_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1838/tmp_product.
DSP Report: operator grp_invntt_layer_int_29_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1838/tmp_product is absorbed into DSP grp_invntt_layer_int_29_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1838/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_29_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1837/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_invntt_layer_int_29_Pipeline_invntt_layer_fu_58/trunc_ln358_reg_356_reg is absorbed into DSP grp_invntt_layer_int_29_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1837/dout_reg.
DSP Report: register grp_invntt_layer_int_29_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1837/dout_reg is absorbed into DSP grp_invntt_layer_int_29_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1837/dout_reg.
DSP Report: operator grp_invntt_layer_int_29_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1837/tmp_product is absorbed into DSP grp_invntt_layer_int_29_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1837/dout_reg.
DSP Report: operator grp_invntt_layer_int_29_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1837/tmp_product is absorbed into DSP grp_invntt_layer_int_29_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1837/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_29_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1838/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_invntt_layer_int_29_Pipeline_invntt_layer_fu_58/t_151_reg_361_reg is absorbed into DSP grp_invntt_layer_int_29_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1838/dout_reg.
DSP Report: register grp_invntt_layer_int_29_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1838/dout_reg is absorbed into DSP grp_invntt_layer_int_29_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1838/dout_reg.
DSP Report: operator grp_invntt_layer_int_29_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1838/tmp_product is absorbed into DSP grp_invntt_layer_int_29_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1838/dout_reg.
DSP Report: operator grp_invntt_layer_int_29_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1838/tmp_product is absorbed into DSP grp_invntt_layer_int_29_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1838/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_30_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1850/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_invntt_layer_int_30_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1850/tmp_product is absorbed into DSP grp_invntt_layer_int_30_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1850/tmp_product.
DSP Report: register grp_invntt_layer_int_30_Pipeline_invntt_layer_fu_58/sub_ln1702_reg_324_reg is absorbed into DSP grp_invntt_layer_int_30_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1850/tmp_product.
DSP Report: operator grp_invntt_layer_int_30_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1850/tmp_product is absorbed into DSP grp_invntt_layer_int_30_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1850/tmp_product.
DSP Report: operator grp_invntt_layer_int_30_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1850/tmp_product is absorbed into DSP grp_invntt_layer_int_30_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1850/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_30_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1850/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_invntt_layer_int_30_Pipeline_invntt_layer_fu_58/sub_ln1678_reg_334_reg is absorbed into DSP grp_invntt_layer_int_30_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1850/dout_reg.
DSP Report: register grp_invntt_layer_int_30_Pipeline_invntt_layer_fu_58/sub_ln1702_reg_324_reg is absorbed into DSP grp_invntt_layer_int_30_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1850/dout_reg.
DSP Report: register grp_invntt_layer_int_30_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1850/dout_reg is absorbed into DSP grp_invntt_layer_int_30_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1850/dout_reg.
DSP Report: operator grp_invntt_layer_int_30_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1850/tmp_product is absorbed into DSP grp_invntt_layer_int_30_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1850/dout_reg.
DSP Report: operator grp_invntt_layer_int_30_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1850/tmp_product is absorbed into DSP grp_invntt_layer_int_30_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1850/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_30_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1851/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_invntt_layer_int_30_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1851/tmp_product is absorbed into DSP grp_invntt_layer_int_30_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1851/tmp_product.
DSP Report: register grp_invntt_layer_int_30_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1851/tmp_product is absorbed into DSP grp_invntt_layer_int_30_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1851/tmp_product.
DSP Report: operator grp_invntt_layer_int_30_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1851/tmp_product is absorbed into DSP grp_invntt_layer_int_30_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1851/tmp_product.
DSP Report: operator grp_invntt_layer_int_30_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1851/tmp_product is absorbed into DSP grp_invntt_layer_int_30_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1851/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_30_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1852/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_invntt_layer_int_30_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1852/tmp_product is absorbed into DSP grp_invntt_layer_int_30_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1852/tmp_product.
DSP Report: register grp_invntt_layer_int_30_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1852/tmp_product is absorbed into DSP grp_invntt_layer_int_30_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1852/tmp_product.
DSP Report: operator grp_invntt_layer_int_30_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1852/tmp_product is absorbed into DSP grp_invntt_layer_int_30_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1852/tmp_product.
DSP Report: operator grp_invntt_layer_int_30_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1852/tmp_product is absorbed into DSP grp_invntt_layer_int_30_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1852/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_30_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1851/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_invntt_layer_int_30_Pipeline_invntt_layer_fu_58/trunc_ln358_reg_354_reg is absorbed into DSP grp_invntt_layer_int_30_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1851/dout_reg.
DSP Report: register grp_invntt_layer_int_30_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1851/dout_reg is absorbed into DSP grp_invntt_layer_int_30_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1851/dout_reg.
DSP Report: operator grp_invntt_layer_int_30_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1851/tmp_product is absorbed into DSP grp_invntt_layer_int_30_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1851/dout_reg.
DSP Report: operator grp_invntt_layer_int_30_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1851/tmp_product is absorbed into DSP grp_invntt_layer_int_30_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1851/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_30_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1852/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_invntt_layer_int_30_Pipeline_invntt_layer_fu_58/t_147_reg_359_reg is absorbed into DSP grp_invntt_layer_int_30_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1852/dout_reg.
DSP Report: register grp_invntt_layer_int_30_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1852/dout_reg is absorbed into DSP grp_invntt_layer_int_30_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1852/dout_reg.
DSP Report: operator grp_invntt_layer_int_30_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1852/tmp_product is absorbed into DSP grp_invntt_layer_int_30_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1852/dout_reg.
DSP Report: operator grp_invntt_layer_int_30_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1852/tmp_product is absorbed into DSP grp_invntt_layer_int_30_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1852/dout_reg.
INFO: [Synth 8-7124] RAM ("s_t0_t_r_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "s_t0_t_r_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 14 for RAM "s_t0_t_r_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg"
INFO: [Synth 8-7124] RAM ("s_t0_t_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "s_t0_t_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 14 for RAM "s_t0_t_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg"
DSP Report: Generating DSP grp_invntt_layer_int_8_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1374/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_invntt_layer_int_8_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1374/tmp_product is absorbed into DSP grp_invntt_layer_int_8_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1374/tmp_product.
DSP Report: register grp_invntt_layer_int_8_Pipeline_invntt_layer_fu_58/sub_ln1702_reg_326_reg is absorbed into DSP grp_invntt_layer_int_8_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1374/tmp_product.
DSP Report: operator grp_invntt_layer_int_8_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1374/tmp_product is absorbed into DSP grp_invntt_layer_int_8_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1374/tmp_product.
DSP Report: operator grp_invntt_layer_int_8_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1374/tmp_product is absorbed into DSP grp_invntt_layer_int_8_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1374/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_8_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1374/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_invntt_layer_int_8_Pipeline_invntt_layer_fu_58/sub_ln1678_reg_336_reg is absorbed into DSP grp_invntt_layer_int_8_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1374/dout_reg.
DSP Report: register grp_invntt_layer_int_8_Pipeline_invntt_layer_fu_58/sub_ln1702_reg_326_reg is absorbed into DSP grp_invntt_layer_int_8_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1374/dout_reg.
DSP Report: register grp_invntt_layer_int_8_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1374/dout_reg is absorbed into DSP grp_invntt_layer_int_8_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1374/dout_reg.
DSP Report: operator grp_invntt_layer_int_8_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1374/tmp_product is absorbed into DSP grp_invntt_layer_int_8_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1374/dout_reg.
DSP Report: operator grp_invntt_layer_int_8_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1374/tmp_product is absorbed into DSP grp_invntt_layer_int_8_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1374/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_8_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1375/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_invntt_layer_int_8_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1375/tmp_product is absorbed into DSP grp_invntt_layer_int_8_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1375/tmp_product.
DSP Report: register grp_invntt_layer_int_8_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1375/tmp_product is absorbed into DSP grp_invntt_layer_int_8_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1375/tmp_product.
DSP Report: operator grp_invntt_layer_int_8_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1375/tmp_product is absorbed into DSP grp_invntt_layer_int_8_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1375/tmp_product.
DSP Report: operator grp_invntt_layer_int_8_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1375/tmp_product is absorbed into DSP grp_invntt_layer_int_8_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1375/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_8_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1376/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_invntt_layer_int_8_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1376/tmp_product is absorbed into DSP grp_invntt_layer_int_8_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1376/tmp_product.
DSP Report: register grp_invntt_layer_int_8_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1376/tmp_product is absorbed into DSP grp_invntt_layer_int_8_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1376/tmp_product.
DSP Report: operator grp_invntt_layer_int_8_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1376/tmp_product is absorbed into DSP grp_invntt_layer_int_8_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1376/tmp_product.
DSP Report: operator grp_invntt_layer_int_8_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1376/tmp_product is absorbed into DSP grp_invntt_layer_int_8_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1376/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_8_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1375/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_invntt_layer_int_8_Pipeline_invntt_layer_fu_58/trunc_ln358_reg_356_reg is absorbed into DSP grp_invntt_layer_int_8_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1375/dout_reg.
DSP Report: register grp_invntt_layer_int_8_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1375/dout_reg is absorbed into DSP grp_invntt_layer_int_8_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1375/dout_reg.
DSP Report: operator grp_invntt_layer_int_8_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1375/tmp_product is absorbed into DSP grp_invntt_layer_int_8_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1375/dout_reg.
DSP Report: operator grp_invntt_layer_int_8_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1375/tmp_product is absorbed into DSP grp_invntt_layer_int_8_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1375/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_8_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1376/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_invntt_layer_int_8_Pipeline_invntt_layer_fu_58/t_133_reg_361_reg is absorbed into DSP grp_invntt_layer_int_8_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1376/dout_reg.
DSP Report: register grp_invntt_layer_int_8_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1376/dout_reg is absorbed into DSP grp_invntt_layer_int_8_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1376/dout_reg.
DSP Report: operator grp_invntt_layer_int_8_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1376/tmp_product is absorbed into DSP grp_invntt_layer_int_8_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1376/dout_reg.
DSP Report: operator grp_invntt_layer_int_8_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1376/tmp_product is absorbed into DSP grp_invntt_layer_int_8_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1376/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_9_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1388/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_invntt_layer_int_9_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1388/tmp_product is absorbed into DSP grp_invntt_layer_int_9_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1388/tmp_product.
DSP Report: register grp_invntt_layer_int_9_Pipeline_invntt_layer_fu_58/sub_ln1702_reg_326_reg is absorbed into DSP grp_invntt_layer_int_9_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1388/tmp_product.
DSP Report: operator grp_invntt_layer_int_9_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1388/tmp_product is absorbed into DSP grp_invntt_layer_int_9_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1388/tmp_product.
DSP Report: operator grp_invntt_layer_int_9_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1388/tmp_product is absorbed into DSP grp_invntt_layer_int_9_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1388/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_9_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1388/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_invntt_layer_int_9_Pipeline_invntt_layer_fu_58/sub_ln1678_reg_336_reg is absorbed into DSP grp_invntt_layer_int_9_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1388/dout_reg.
DSP Report: register grp_invntt_layer_int_9_Pipeline_invntt_layer_fu_58/sub_ln1702_reg_326_reg is absorbed into DSP grp_invntt_layer_int_9_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1388/dout_reg.
DSP Report: register grp_invntt_layer_int_9_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1388/dout_reg is absorbed into DSP grp_invntt_layer_int_9_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1388/dout_reg.
DSP Report: operator grp_invntt_layer_int_9_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1388/tmp_product is absorbed into DSP grp_invntt_layer_int_9_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1388/dout_reg.
DSP Report: operator grp_invntt_layer_int_9_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1388/tmp_product is absorbed into DSP grp_invntt_layer_int_9_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1388/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_9_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1389/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_invntt_layer_int_9_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1389/tmp_product is absorbed into DSP grp_invntt_layer_int_9_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1389/tmp_product.
DSP Report: register grp_invntt_layer_int_9_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1389/tmp_product is absorbed into DSP grp_invntt_layer_int_9_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1389/tmp_product.
DSP Report: operator grp_invntt_layer_int_9_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1389/tmp_product is absorbed into DSP grp_invntt_layer_int_9_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1389/tmp_product.
DSP Report: operator grp_invntt_layer_int_9_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1389/tmp_product is absorbed into DSP grp_invntt_layer_int_9_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1389/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_9_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1390/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_invntt_layer_int_9_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1390/tmp_product is absorbed into DSP grp_invntt_layer_int_9_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1390/tmp_product.
DSP Report: register grp_invntt_layer_int_9_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1390/tmp_product is absorbed into DSP grp_invntt_layer_int_9_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1390/tmp_product.
DSP Report: operator grp_invntt_layer_int_9_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1390/tmp_product is absorbed into DSP grp_invntt_layer_int_9_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1390/tmp_product.
DSP Report: operator grp_invntt_layer_int_9_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1390/tmp_product is absorbed into DSP grp_invntt_layer_int_9_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1390/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_9_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1389/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_invntt_layer_int_9_Pipeline_invntt_layer_fu_58/trunc_ln358_reg_356_reg is absorbed into DSP grp_invntt_layer_int_9_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1389/dout_reg.
DSP Report: register grp_invntt_layer_int_9_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1389/dout_reg is absorbed into DSP grp_invntt_layer_int_9_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1389/dout_reg.
DSP Report: operator grp_invntt_layer_int_9_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1389/tmp_product is absorbed into DSP grp_invntt_layer_int_9_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1389/dout_reg.
DSP Report: operator grp_invntt_layer_int_9_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1389/tmp_product is absorbed into DSP grp_invntt_layer_int_9_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1389/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_9_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1390/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_invntt_layer_int_9_Pipeline_invntt_layer_fu_58/t_131_reg_361_reg is absorbed into DSP grp_invntt_layer_int_9_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1390/dout_reg.
DSP Report: register grp_invntt_layer_int_9_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1390/dout_reg is absorbed into DSP grp_invntt_layer_int_9_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1390/dout_reg.
DSP Report: operator grp_invntt_layer_int_9_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1390/tmp_product is absorbed into DSP grp_invntt_layer_int_9_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1390/dout_reg.
DSP Report: operator grp_invntt_layer_int_9_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1390/tmp_product is absorbed into DSP grp_invntt_layer_int_9_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1390/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_10_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1402/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_invntt_layer_int_10_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1402/tmp_product is absorbed into DSP grp_invntt_layer_int_10_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1402/tmp_product.
DSP Report: register grp_invntt_layer_int_10_Pipeline_invntt_layer_fu_58/sub_ln1702_reg_324_reg is absorbed into DSP grp_invntt_layer_int_10_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1402/tmp_product.
DSP Report: operator grp_invntt_layer_int_10_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1402/tmp_product is absorbed into DSP grp_invntt_layer_int_10_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1402/tmp_product.
DSP Report: operator grp_invntt_layer_int_10_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1402/tmp_product is absorbed into DSP grp_invntt_layer_int_10_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1402/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_10_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1402/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_invntt_layer_int_10_Pipeline_invntt_layer_fu_58/sub_ln1678_reg_334_reg is absorbed into DSP grp_invntt_layer_int_10_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1402/dout_reg.
DSP Report: register grp_invntt_layer_int_10_Pipeline_invntt_layer_fu_58/sub_ln1702_reg_324_reg is absorbed into DSP grp_invntt_layer_int_10_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1402/dout_reg.
DSP Report: register grp_invntt_layer_int_10_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1402/dout_reg is absorbed into DSP grp_invntt_layer_int_10_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1402/dout_reg.
DSP Report: operator grp_invntt_layer_int_10_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1402/tmp_product is absorbed into DSP grp_invntt_layer_int_10_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1402/dout_reg.
DSP Report: operator grp_invntt_layer_int_10_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1402/tmp_product is absorbed into DSP grp_invntt_layer_int_10_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1402/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_10_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1403/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_invntt_layer_int_10_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1403/tmp_product is absorbed into DSP grp_invntt_layer_int_10_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1403/tmp_product.
DSP Report: register grp_invntt_layer_int_10_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1403/tmp_product is absorbed into DSP grp_invntt_layer_int_10_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1403/tmp_product.
DSP Report: operator grp_invntt_layer_int_10_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1403/tmp_product is absorbed into DSP grp_invntt_layer_int_10_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1403/tmp_product.
DSP Report: operator grp_invntt_layer_int_10_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1403/tmp_product is absorbed into DSP grp_invntt_layer_int_10_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1403/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_10_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1404/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_invntt_layer_int_10_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1404/tmp_product is absorbed into DSP grp_invntt_layer_int_10_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1404/tmp_product.
DSP Report: register grp_invntt_layer_int_10_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1404/tmp_product is absorbed into DSP grp_invntt_layer_int_10_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1404/tmp_product.
DSP Report: operator grp_invntt_layer_int_10_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1404/tmp_product is absorbed into DSP grp_invntt_layer_int_10_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1404/tmp_product.
DSP Report: operator grp_invntt_layer_int_10_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1404/tmp_product is absorbed into DSP grp_invntt_layer_int_10_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1404/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_10_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1403/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_invntt_layer_int_10_Pipeline_invntt_layer_fu_58/trunc_ln358_reg_354_reg is absorbed into DSP grp_invntt_layer_int_10_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1403/dout_reg.
DSP Report: register grp_invntt_layer_int_10_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1403/dout_reg is absorbed into DSP grp_invntt_layer_int_10_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1403/dout_reg.
DSP Report: operator grp_invntt_layer_int_10_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1403/tmp_product is absorbed into DSP grp_invntt_layer_int_10_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1403/dout_reg.
DSP Report: operator grp_invntt_layer_int_10_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1403/tmp_product is absorbed into DSP grp_invntt_layer_int_10_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1403/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_10_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1404/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_invntt_layer_int_10_Pipeline_invntt_layer_fu_58/t_191_reg_359_reg is absorbed into DSP grp_invntt_layer_int_10_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1404/dout_reg.
DSP Report: register grp_invntt_layer_int_10_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1404/dout_reg is absorbed into DSP grp_invntt_layer_int_10_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1404/dout_reg.
DSP Report: operator grp_invntt_layer_int_10_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1404/tmp_product is absorbed into DSP grp_invntt_layer_int_10_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1404/dout_reg.
DSP Report: operator grp_invntt_layer_int_10_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1404/tmp_product is absorbed into DSP grp_invntt_layer_int_10_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1404/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_11_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1416/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_invntt_layer_int_11_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1416/tmp_product is absorbed into DSP grp_invntt_layer_int_11_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1416/tmp_product.
DSP Report: register grp_invntt_layer_int_11_Pipeline_invntt_layer_fu_58/sub_ln1702_reg_324_reg is absorbed into DSP grp_invntt_layer_int_11_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1416/tmp_product.
DSP Report: operator grp_invntt_layer_int_11_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1416/tmp_product is absorbed into DSP grp_invntt_layer_int_11_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1416/tmp_product.
DSP Report: operator grp_invntt_layer_int_11_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1416/tmp_product is absorbed into DSP grp_invntt_layer_int_11_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1416/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_11_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1416/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_invntt_layer_int_11_Pipeline_invntt_layer_fu_58/sub_ln1678_reg_334_reg is absorbed into DSP grp_invntt_layer_int_11_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1416/dout_reg.
DSP Report: register grp_invntt_layer_int_11_Pipeline_invntt_layer_fu_58/sub_ln1702_reg_324_reg is absorbed into DSP grp_invntt_layer_int_11_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1416/dout_reg.
DSP Report: register grp_invntt_layer_int_11_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1416/dout_reg is absorbed into DSP grp_invntt_layer_int_11_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1416/dout_reg.
DSP Report: operator grp_invntt_layer_int_11_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1416/tmp_product is absorbed into DSP grp_invntt_layer_int_11_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1416/dout_reg.
DSP Report: operator grp_invntt_layer_int_11_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1416/tmp_product is absorbed into DSP grp_invntt_layer_int_11_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1416/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_11_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1417/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_invntt_layer_int_11_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1417/tmp_product is absorbed into DSP grp_invntt_layer_int_11_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1417/tmp_product.
DSP Report: register grp_invntt_layer_int_11_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1417/tmp_product is absorbed into DSP grp_invntt_layer_int_11_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1417/tmp_product.
DSP Report: operator grp_invntt_layer_int_11_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1417/tmp_product is absorbed into DSP grp_invntt_layer_int_11_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1417/tmp_product.
DSP Report: operator grp_invntt_layer_int_11_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1417/tmp_product is absorbed into DSP grp_invntt_layer_int_11_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1417/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_11_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1418/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_invntt_layer_int_11_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1418/tmp_product is absorbed into DSP grp_invntt_layer_int_11_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1418/tmp_product.
DSP Report: register grp_invntt_layer_int_11_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1418/tmp_product is absorbed into DSP grp_invntt_layer_int_11_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1418/tmp_product.
DSP Report: operator grp_invntt_layer_int_11_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1418/tmp_product is absorbed into DSP grp_invntt_layer_int_11_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1418/tmp_product.
DSP Report: operator grp_invntt_layer_int_11_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1418/tmp_product is absorbed into DSP grp_invntt_layer_int_11_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1418/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_11_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1417/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_invntt_layer_int_11_Pipeline_invntt_layer_fu_58/trunc_ln358_reg_354_reg is absorbed into DSP grp_invntt_layer_int_11_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1417/dout_reg.
DSP Report: register grp_invntt_layer_int_11_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1417/dout_reg is absorbed into DSP grp_invntt_layer_int_11_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1417/dout_reg.
DSP Report: operator grp_invntt_layer_int_11_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1417/tmp_product is absorbed into DSP grp_invntt_layer_int_11_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1417/dout_reg.
DSP Report: operator grp_invntt_layer_int_11_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1417/tmp_product is absorbed into DSP grp_invntt_layer_int_11_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1417/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_11_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1418/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_invntt_layer_int_11_Pipeline_invntt_layer_fu_58/t_189_reg_359_reg is absorbed into DSP grp_invntt_layer_int_11_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1418/dout_reg.
DSP Report: register grp_invntt_layer_int_11_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1418/dout_reg is absorbed into DSP grp_invntt_layer_int_11_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1418/dout_reg.
DSP Report: operator grp_invntt_layer_int_11_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1418/tmp_product is absorbed into DSP grp_invntt_layer_int_11_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1418/dout_reg.
DSP Report: operator grp_invntt_layer_int_11_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1418/tmp_product is absorbed into DSP grp_invntt_layer_int_11_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1418/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_12_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1430/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_invntt_layer_int_12_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1430/tmp_product is absorbed into DSP grp_invntt_layer_int_12_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1430/tmp_product.
DSP Report: register grp_invntt_layer_int_12_Pipeline_invntt_layer_fu_58/sub_ln1702_reg_326_reg is absorbed into DSP grp_invntt_layer_int_12_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1430/tmp_product.
DSP Report: operator grp_invntt_layer_int_12_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1430/tmp_product is absorbed into DSP grp_invntt_layer_int_12_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1430/tmp_product.
DSP Report: operator grp_invntt_layer_int_12_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1430/tmp_product is absorbed into DSP grp_invntt_layer_int_12_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1430/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_12_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1430/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_invntt_layer_int_12_Pipeline_invntt_layer_fu_58/sub_ln1678_reg_336_reg is absorbed into DSP grp_invntt_layer_int_12_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1430/dout_reg.
DSP Report: register grp_invntt_layer_int_12_Pipeline_invntt_layer_fu_58/sub_ln1702_reg_326_reg is absorbed into DSP grp_invntt_layer_int_12_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1430/dout_reg.
DSP Report: register grp_invntt_layer_int_12_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1430/dout_reg is absorbed into DSP grp_invntt_layer_int_12_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1430/dout_reg.
DSP Report: operator grp_invntt_layer_int_12_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1430/tmp_product is absorbed into DSP grp_invntt_layer_int_12_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1430/dout_reg.
DSP Report: operator grp_invntt_layer_int_12_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1430/tmp_product is absorbed into DSP grp_invntt_layer_int_12_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1430/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_12_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1431/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_invntt_layer_int_12_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1431/tmp_product is absorbed into DSP grp_invntt_layer_int_12_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1431/tmp_product.
DSP Report: register grp_invntt_layer_int_12_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1431/tmp_product is absorbed into DSP grp_invntt_layer_int_12_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1431/tmp_product.
DSP Report: operator grp_invntt_layer_int_12_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1431/tmp_product is absorbed into DSP grp_invntt_layer_int_12_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1431/tmp_product.
DSP Report: operator grp_invntt_layer_int_12_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1431/tmp_product is absorbed into DSP grp_invntt_layer_int_12_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1431/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_12_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1432/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_invntt_layer_int_12_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1432/tmp_product is absorbed into DSP grp_invntt_layer_int_12_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1432/tmp_product.
DSP Report: register grp_invntt_layer_int_12_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1432/tmp_product is absorbed into DSP grp_invntt_layer_int_12_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1432/tmp_product.
DSP Report: operator grp_invntt_layer_int_12_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1432/tmp_product is absorbed into DSP grp_invntt_layer_int_12_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1432/tmp_product.
DSP Report: operator grp_invntt_layer_int_12_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1432/tmp_product is absorbed into DSP grp_invntt_layer_int_12_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1432/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_12_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1431/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_invntt_layer_int_12_Pipeline_invntt_layer_fu_58/trunc_ln358_reg_356_reg is absorbed into DSP grp_invntt_layer_int_12_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1431/dout_reg.
DSP Report: register grp_invntt_layer_int_12_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1431/dout_reg is absorbed into DSP grp_invntt_layer_int_12_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1431/dout_reg.
DSP Report: operator grp_invntt_layer_int_12_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1431/tmp_product is absorbed into DSP grp_invntt_layer_int_12_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1431/dout_reg.
DSP Report: operator grp_invntt_layer_int_12_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1431/tmp_product is absorbed into DSP grp_invntt_layer_int_12_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1431/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_12_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1432/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_invntt_layer_int_12_Pipeline_invntt_layer_fu_58/t_187_reg_361_reg is absorbed into DSP grp_invntt_layer_int_12_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1432/dout_reg.
DSP Report: register grp_invntt_layer_int_12_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1432/dout_reg is absorbed into DSP grp_invntt_layer_int_12_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1432/dout_reg.
DSP Report: operator grp_invntt_layer_int_12_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1432/tmp_product is absorbed into DSP grp_invntt_layer_int_12_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1432/dout_reg.
DSP Report: operator grp_invntt_layer_int_12_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1432/tmp_product is absorbed into DSP grp_invntt_layer_int_12_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1432/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_13_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1444/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_invntt_layer_int_13_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1444/tmp_product is absorbed into DSP grp_invntt_layer_int_13_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1444/tmp_product.
DSP Report: register grp_invntt_layer_int_13_Pipeline_invntt_layer_fu_58/sub_ln1702_reg_326_reg is absorbed into DSP grp_invntt_layer_int_13_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1444/tmp_product.
DSP Report: operator grp_invntt_layer_int_13_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1444/tmp_product is absorbed into DSP grp_invntt_layer_int_13_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1444/tmp_product.
DSP Report: operator grp_invntt_layer_int_13_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1444/tmp_product is absorbed into DSP grp_invntt_layer_int_13_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1444/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_13_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1444/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_invntt_layer_int_13_Pipeline_invntt_layer_fu_58/sub_ln1678_reg_336_reg is absorbed into DSP grp_invntt_layer_int_13_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1444/dout_reg.
DSP Report: register grp_invntt_layer_int_13_Pipeline_invntt_layer_fu_58/sub_ln1702_reg_326_reg is absorbed into DSP grp_invntt_layer_int_13_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1444/dout_reg.
DSP Report: register grp_invntt_layer_int_13_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1444/dout_reg is absorbed into DSP grp_invntt_layer_int_13_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1444/dout_reg.
DSP Report: operator grp_invntt_layer_int_13_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1444/tmp_product is absorbed into DSP grp_invntt_layer_int_13_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1444/dout_reg.
DSP Report: operator grp_invntt_layer_int_13_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1444/tmp_product is absorbed into DSP grp_invntt_layer_int_13_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1444/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_13_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1445/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_invntt_layer_int_13_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1445/tmp_product is absorbed into DSP grp_invntt_layer_int_13_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1445/tmp_product.
DSP Report: register grp_invntt_layer_int_13_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1445/tmp_product is absorbed into DSP grp_invntt_layer_int_13_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1445/tmp_product.
DSP Report: operator grp_invntt_layer_int_13_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1445/tmp_product is absorbed into DSP grp_invntt_layer_int_13_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1445/tmp_product.
DSP Report: operator grp_invntt_layer_int_13_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1445/tmp_product is absorbed into DSP grp_invntt_layer_int_13_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1445/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_13_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1446/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_invntt_layer_int_13_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1446/tmp_product is absorbed into DSP grp_invntt_layer_int_13_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1446/tmp_product.
DSP Report: register grp_invntt_layer_int_13_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1446/tmp_product is absorbed into DSP grp_invntt_layer_int_13_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1446/tmp_product.
DSP Report: operator grp_invntt_layer_int_13_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1446/tmp_product is absorbed into DSP grp_invntt_layer_int_13_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1446/tmp_product.
DSP Report: operator grp_invntt_layer_int_13_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1446/tmp_product is absorbed into DSP grp_invntt_layer_int_13_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1446/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_13_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1445/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_invntt_layer_int_13_Pipeline_invntt_layer_fu_58/trunc_ln358_reg_356_reg is absorbed into DSP grp_invntt_layer_int_13_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1445/dout_reg.
DSP Report: register grp_invntt_layer_int_13_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1445/dout_reg is absorbed into DSP grp_invntt_layer_int_13_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1445/dout_reg.
DSP Report: operator grp_invntt_layer_int_13_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1445/tmp_product is absorbed into DSP grp_invntt_layer_int_13_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1445/dout_reg.
DSP Report: operator grp_invntt_layer_int_13_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1445/tmp_product is absorbed into DSP grp_invntt_layer_int_13_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1445/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_13_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1446/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_invntt_layer_int_13_Pipeline_invntt_layer_fu_58/t_185_reg_361_reg is absorbed into DSP grp_invntt_layer_int_13_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1446/dout_reg.
DSP Report: register grp_invntt_layer_int_13_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1446/dout_reg is absorbed into DSP grp_invntt_layer_int_13_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1446/dout_reg.
DSP Report: operator grp_invntt_layer_int_13_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1446/tmp_product is absorbed into DSP grp_invntt_layer_int_13_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1446/dout_reg.
DSP Report: operator grp_invntt_layer_int_13_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1446/tmp_product is absorbed into DSP grp_invntt_layer_int_13_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1446/dout_reg.
INFO: [Synth 8-7124] RAM ("s_s2_t_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "s_s2_t_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 14 for RAM "s_s2_t_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg"
DSP Report: Generating DSP mul_32s_32s_64_2_1_U1357/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_64_2_1_U1357/tmp_product is absorbed into DSP mul_32s_32s_64_2_1_U1357/tmp_product.
DSP Report: operator mul_32s_32s_64_2_1_U1357/tmp_product is absorbed into DSP mul_32s_32s_64_2_1_U1357/tmp_product.
DSP Report: Generating DSP mul_32s_32s_64_2_1_U1357/dout_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_64_2_1_U1357/dout_reg is absorbed into DSP mul_32s_32s_64_2_1_U1357/dout_reg.
DSP Report: operator mul_32s_32s_64_2_1_U1357/tmp_product is absorbed into DSP mul_32s_32s_64_2_1_U1357/dout_reg.
DSP Report: operator mul_32s_32s_64_2_1_U1357/tmp_product is absorbed into DSP mul_32s_32s_64_2_1_U1357/dout_reg.
DSP Report: Generating DSP mul_32s_32s_64_2_1_U1357/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_64_2_1_U1357/tmp_product is absorbed into DSP mul_32s_32s_64_2_1_U1357/tmp_product.
DSP Report: operator mul_32s_32s_64_2_1_U1357/tmp_product is absorbed into DSP mul_32s_32s_64_2_1_U1357/tmp_product.
DSP Report: Generating DSP mul_32s_32s_64_2_1_U1357/dout_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_64_2_1_U1357/dout_reg is absorbed into DSP mul_32s_32s_64_2_1_U1357/dout_reg.
DSP Report: operator mul_32s_32s_64_2_1_U1357/tmp_product is absorbed into DSP mul_32s_32s_64_2_1_U1357/dout_reg.
DSP Report: operator mul_32s_32s_64_2_1_U1357/tmp_product is absorbed into DSP mul_32s_32s_64_2_1_U1357/dout_reg.
DSP Report: Generating DSP mul_32s_27ns_32_2_1_U1358/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_27ns_32_2_1_U1358/tmp_product is absorbed into DSP mul_32s_27ns_32_2_1_U1358/tmp_product.
DSP Report: operator mul_32s_27ns_32_2_1_U1358/tmp_product is absorbed into DSP mul_32s_27ns_32_2_1_U1358/tmp_product.
DSP Report: Generating DSP mul_32s_27ns_32_2_1_U1358/dout_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_27ns_32_2_1_U1358/dout_reg is absorbed into DSP mul_32s_27ns_32_2_1_U1358/dout_reg.
DSP Report: operator mul_32s_27ns_32_2_1_U1358/tmp_product is absorbed into DSP mul_32s_27ns_32_2_1_U1358/dout_reg.
DSP Report: operator mul_32s_27ns_32_2_1_U1358/tmp_product is absorbed into DSP mul_32s_27ns_32_2_1_U1358/dout_reg.
DSP Report: Generating DSP mul_32s_24s_55_2_1_U1359/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_24s_55_2_1_U1359/tmp_product is absorbed into DSP mul_32s_24s_55_2_1_U1359/tmp_product.
DSP Report: operator mul_32s_24s_55_2_1_U1359/tmp_product is absorbed into DSP mul_32s_24s_55_2_1_U1359/tmp_product.
DSP Report: Generating DSP mul_32s_24s_55_2_1_U1359/dout_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_24s_55_2_1_U1359/dout_reg is absorbed into DSP mul_32s_24s_55_2_1_U1359/dout_reg.
DSP Report: operator mul_32s_24s_55_2_1_U1359/tmp_product is absorbed into DSP mul_32s_24s_55_2_1_U1359/dout_reg.
DSP Report: operator mul_32s_24s_55_2_1_U1359/tmp_product is absorbed into DSP mul_32s_24s_55_2_1_U1359/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_14_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1458/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_invntt_layer_int_14_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1458/tmp_product is absorbed into DSP grp_invntt_layer_int_14_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1458/tmp_product.
DSP Report: register grp_invntt_layer_int_14_Pipeline_invntt_layer_fu_58/sub_ln1702_reg_324_reg is absorbed into DSP grp_invntt_layer_int_14_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1458/tmp_product.
DSP Report: operator grp_invntt_layer_int_14_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1458/tmp_product is absorbed into DSP grp_invntt_layer_int_14_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1458/tmp_product.
DSP Report: operator grp_invntt_layer_int_14_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1458/tmp_product is absorbed into DSP grp_invntt_layer_int_14_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1458/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_14_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1458/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_invntt_layer_int_14_Pipeline_invntt_layer_fu_58/sub_ln1678_reg_334_reg is absorbed into DSP grp_invntt_layer_int_14_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1458/dout_reg.
DSP Report: register grp_invntt_layer_int_14_Pipeline_invntt_layer_fu_58/sub_ln1702_reg_324_reg is absorbed into DSP grp_invntt_layer_int_14_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1458/dout_reg.
DSP Report: register grp_invntt_layer_int_14_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1458/dout_reg is absorbed into DSP grp_invntt_layer_int_14_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1458/dout_reg.
DSP Report: operator grp_invntt_layer_int_14_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1458/tmp_product is absorbed into DSP grp_invntt_layer_int_14_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1458/dout_reg.
DSP Report: operator grp_invntt_layer_int_14_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1458/tmp_product is absorbed into DSP grp_invntt_layer_int_14_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1458/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_14_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1459/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_invntt_layer_int_14_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1459/tmp_product is absorbed into DSP grp_invntt_layer_int_14_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1459/tmp_product.
DSP Report: register grp_invntt_layer_int_14_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1459/tmp_product is absorbed into DSP grp_invntt_layer_int_14_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1459/tmp_product.
DSP Report: operator grp_invntt_layer_int_14_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1459/tmp_product is absorbed into DSP grp_invntt_layer_int_14_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1459/tmp_product.
DSP Report: operator grp_invntt_layer_int_14_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1459/tmp_product is absorbed into DSP grp_invntt_layer_int_14_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1459/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_14_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1460/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_invntt_layer_int_14_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1460/tmp_product is absorbed into DSP grp_invntt_layer_int_14_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1460/tmp_product.
DSP Report: register grp_invntt_layer_int_14_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1460/tmp_product is absorbed into DSP grp_invntt_layer_int_14_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1460/tmp_product.
DSP Report: operator grp_invntt_layer_int_14_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1460/tmp_product is absorbed into DSP grp_invntt_layer_int_14_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1460/tmp_product.
DSP Report: operator grp_invntt_layer_int_14_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1460/tmp_product is absorbed into DSP grp_invntt_layer_int_14_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1460/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_14_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1459/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_invntt_layer_int_14_Pipeline_invntt_layer_fu_58/trunc_ln358_reg_354_reg is absorbed into DSP grp_invntt_layer_int_14_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1459/dout_reg.
DSP Report: register grp_invntt_layer_int_14_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1459/dout_reg is absorbed into DSP grp_invntt_layer_int_14_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1459/dout_reg.
DSP Report: operator grp_invntt_layer_int_14_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1459/tmp_product is absorbed into DSP grp_invntt_layer_int_14_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1459/dout_reg.
DSP Report: operator grp_invntt_layer_int_14_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1459/tmp_product is absorbed into DSP grp_invntt_layer_int_14_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1459/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_14_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1460/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_invntt_layer_int_14_Pipeline_invntt_layer_fu_58/t_183_reg_359_reg is absorbed into DSP grp_invntt_layer_int_14_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1460/dout_reg.
DSP Report: register grp_invntt_layer_int_14_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1460/dout_reg is absorbed into DSP grp_invntt_layer_int_14_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1460/dout_reg.
DSP Report: operator grp_invntt_layer_int_14_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1460/tmp_product is absorbed into DSP grp_invntt_layer_int_14_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1460/dout_reg.
DSP Report: operator grp_invntt_layer_int_14_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1460/tmp_product is absorbed into DSP grp_invntt_layer_int_14_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1460/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_15_Pipeline_invntt_layer_fu_46/mul_32s_23s_54_2_1_U1472/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_invntt_layer_int_15_Pipeline_invntt_layer_fu_46/mul_32s_23s_54_2_1_U1472/tmp_product is absorbed into DSP grp_invntt_layer_int_15_Pipeline_invntt_layer_fu_46/mul_32s_23s_54_2_1_U1472/tmp_product.
DSP Report: register grp_invntt_layer_int_15_Pipeline_invntt_layer_fu_46/sub_ln1702_reg_322_reg is absorbed into DSP grp_invntt_layer_int_15_Pipeline_invntt_layer_fu_46/mul_32s_23s_54_2_1_U1472/tmp_product.
DSP Report: operator grp_invntt_layer_int_15_Pipeline_invntt_layer_fu_46/mul_32s_23s_54_2_1_U1472/tmp_product is absorbed into DSP grp_invntt_layer_int_15_Pipeline_invntt_layer_fu_46/mul_32s_23s_54_2_1_U1472/tmp_product.
DSP Report: operator grp_invntt_layer_int_15_Pipeline_invntt_layer_fu_46/mul_32s_23s_54_2_1_U1472/tmp_product is absorbed into DSP grp_invntt_layer_int_15_Pipeline_invntt_layer_fu_46/mul_32s_23s_54_2_1_U1472/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_15_Pipeline_invntt_layer_fu_46/mul_32s_23s_54_2_1_U1472/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_invntt_layer_int_15_Pipeline_invntt_layer_fu_46/sub_ln1678_reg_332_reg is absorbed into DSP grp_invntt_layer_int_15_Pipeline_invntt_layer_fu_46/mul_32s_23s_54_2_1_U1472/dout_reg.
DSP Report: register grp_invntt_layer_int_15_Pipeline_invntt_layer_fu_46/sub_ln1702_reg_322_reg is absorbed into DSP grp_invntt_layer_int_15_Pipeline_invntt_layer_fu_46/mul_32s_23s_54_2_1_U1472/dout_reg.
DSP Report: register grp_invntt_layer_int_15_Pipeline_invntt_layer_fu_46/mul_32s_23s_54_2_1_U1472/dout_reg is absorbed into DSP grp_invntt_layer_int_15_Pipeline_invntt_layer_fu_46/mul_32s_23s_54_2_1_U1472/dout_reg.
DSP Report: operator grp_invntt_layer_int_15_Pipeline_invntt_layer_fu_46/mul_32s_23s_54_2_1_U1472/tmp_product is absorbed into DSP grp_invntt_layer_int_15_Pipeline_invntt_layer_fu_46/mul_32s_23s_54_2_1_U1472/dout_reg.
DSP Report: operator grp_invntt_layer_int_15_Pipeline_invntt_layer_fu_46/mul_32s_23s_54_2_1_U1472/tmp_product is absorbed into DSP grp_invntt_layer_int_15_Pipeline_invntt_layer_fu_46/mul_32s_23s_54_2_1_U1472/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_15_Pipeline_invntt_layer_fu_46/mul_32s_27ns_32_2_1_U1473/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_invntt_layer_int_15_Pipeline_invntt_layer_fu_46/mul_32s_27ns_32_2_1_U1473/tmp_product is absorbed into DSP grp_invntt_layer_int_15_Pipeline_invntt_layer_fu_46/mul_32s_27ns_32_2_1_U1473/tmp_product.
DSP Report: register grp_invntt_layer_int_15_Pipeline_invntt_layer_fu_46/mul_32s_27ns_32_2_1_U1473/tmp_product is absorbed into DSP grp_invntt_layer_int_15_Pipeline_invntt_layer_fu_46/mul_32s_27ns_32_2_1_U1473/tmp_product.
DSP Report: operator grp_invntt_layer_int_15_Pipeline_invntt_layer_fu_46/mul_32s_27ns_32_2_1_U1473/tmp_product is absorbed into DSP grp_invntt_layer_int_15_Pipeline_invntt_layer_fu_46/mul_32s_27ns_32_2_1_U1473/tmp_product.
DSP Report: operator grp_invntt_layer_int_15_Pipeline_invntt_layer_fu_46/mul_32s_27ns_32_2_1_U1473/tmp_product is absorbed into DSP grp_invntt_layer_int_15_Pipeline_invntt_layer_fu_46/mul_32s_27ns_32_2_1_U1473/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_15_Pipeline_invntt_layer_fu_46/mul_32s_24s_55_2_1_U1474/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_invntt_layer_int_15_Pipeline_invntt_layer_fu_46/mul_32s_24s_55_2_1_U1474/tmp_product is absorbed into DSP grp_invntt_layer_int_15_Pipeline_invntt_layer_fu_46/mul_32s_24s_55_2_1_U1474/tmp_product.
DSP Report: register grp_invntt_layer_int_15_Pipeline_invntt_layer_fu_46/mul_32s_24s_55_2_1_U1474/tmp_product is absorbed into DSP grp_invntt_layer_int_15_Pipeline_invntt_layer_fu_46/mul_32s_24s_55_2_1_U1474/tmp_product.
DSP Report: operator grp_invntt_layer_int_15_Pipeline_invntt_layer_fu_46/mul_32s_24s_55_2_1_U1474/tmp_product is absorbed into DSP grp_invntt_layer_int_15_Pipeline_invntt_layer_fu_46/mul_32s_24s_55_2_1_U1474/tmp_product.
DSP Report: operator grp_invntt_layer_int_15_Pipeline_invntt_layer_fu_46/mul_32s_24s_55_2_1_U1474/tmp_product is absorbed into DSP grp_invntt_layer_int_15_Pipeline_invntt_layer_fu_46/mul_32s_24s_55_2_1_U1474/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_15_Pipeline_invntt_layer_fu_46/mul_32s_27ns_32_2_1_U1473/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_invntt_layer_int_15_Pipeline_invntt_layer_fu_46/trunc_ln358_reg_352_reg is absorbed into DSP grp_invntt_layer_int_15_Pipeline_invntt_layer_fu_46/mul_32s_27ns_32_2_1_U1473/dout_reg.
DSP Report: register grp_invntt_layer_int_15_Pipeline_invntt_layer_fu_46/mul_32s_27ns_32_2_1_U1473/dout_reg is absorbed into DSP grp_invntt_layer_int_15_Pipeline_invntt_layer_fu_46/mul_32s_27ns_32_2_1_U1473/dout_reg.
DSP Report: operator grp_invntt_layer_int_15_Pipeline_invntt_layer_fu_46/mul_32s_27ns_32_2_1_U1473/tmp_product is absorbed into DSP grp_invntt_layer_int_15_Pipeline_invntt_layer_fu_46/mul_32s_27ns_32_2_1_U1473/dout_reg.
DSP Report: operator grp_invntt_layer_int_15_Pipeline_invntt_layer_fu_46/mul_32s_27ns_32_2_1_U1473/tmp_product is absorbed into DSP grp_invntt_layer_int_15_Pipeline_invntt_layer_fu_46/mul_32s_27ns_32_2_1_U1473/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_15_Pipeline_invntt_layer_fu_46/mul_32s_24s_55_2_1_U1474/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_invntt_layer_int_15_Pipeline_invntt_layer_fu_46/t_181_reg_357_reg is absorbed into DSP grp_invntt_layer_int_15_Pipeline_invntt_layer_fu_46/mul_32s_24s_55_2_1_U1474/dout_reg.
DSP Report: register grp_invntt_layer_int_15_Pipeline_invntt_layer_fu_46/mul_32s_24s_55_2_1_U1474/dout_reg is absorbed into DSP grp_invntt_layer_int_15_Pipeline_invntt_layer_fu_46/mul_32s_24s_55_2_1_U1474/dout_reg.
DSP Report: operator grp_invntt_layer_int_15_Pipeline_invntt_layer_fu_46/mul_32s_24s_55_2_1_U1474/tmp_product is absorbed into DSP grp_invntt_layer_int_15_Pipeline_invntt_layer_fu_46/mul_32s_24s_55_2_1_U1474/dout_reg.
DSP Report: operator grp_invntt_layer_int_15_Pipeline_invntt_layer_fu_46/mul_32s_24s_55_2_1_U1474/tmp_product is absorbed into DSP grp_invntt_layer_int_15_Pipeline_invntt_layer_fu_46/mul_32s_24s_55_2_1_U1474/dout_reg.
DSP Report: Generating DSP grp_reducef_1_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_27ns_32_2_1_U1495/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_reducef_1_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_27ns_32_2_1_U1495/tmp_product is absorbed into DSP grp_reducef_1_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_27ns_32_2_1_U1495/tmp_product.
DSP Report: register grp_reducef_1_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_27ns_32_2_1_U1495/tmp_product is absorbed into DSP grp_reducef_1_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_27ns_32_2_1_U1495/tmp_product.
DSP Report: operator grp_reducef_1_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_27ns_32_2_1_U1495/tmp_product is absorbed into DSP grp_reducef_1_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_27ns_32_2_1_U1495/tmp_product.
DSP Report: operator grp_reducef_1_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_27ns_32_2_1_U1495/tmp_product is absorbed into DSP grp_reducef_1_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_27ns_32_2_1_U1495/tmp_product.
DSP Report: Generating DSP grp_reducef_1_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_24s_55_2_1_U1496/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_reducef_1_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_24s_55_2_1_U1496/tmp_product is absorbed into DSP grp_reducef_1_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_24s_55_2_1_U1496/tmp_product.
DSP Report: register grp_reducef_1_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_24s_55_2_1_U1496/tmp_product is absorbed into DSP grp_reducef_1_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_24s_55_2_1_U1496/tmp_product.
DSP Report: operator grp_reducef_1_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_24s_55_2_1_U1496/tmp_product is absorbed into DSP grp_reducef_1_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_24s_55_2_1_U1496/tmp_product.
DSP Report: operator grp_reducef_1_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_24s_55_2_1_U1496/tmp_product is absorbed into DSP grp_reducef_1_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_24s_55_2_1_U1496/tmp_product.
DSP Report: Generating DSP grp_reducef_1_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_27ns_32_2_1_U1495/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B''.
DSP Report: register grp_reducef_1_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_17ns_49_2_1_U1494/dout_reg is absorbed into DSP grp_reducef_1_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_27ns_32_2_1_U1495/dout_reg.
DSP Report: register grp_reducef_1_Pipeline_VITIS_LOOP_1937_1_fu_48/trunc_ln358_reg_170_reg is absorbed into DSP grp_reducef_1_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_27ns_32_2_1_U1495/dout_reg.
DSP Report: register grp_reducef_1_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_27ns_32_2_1_U1495/dout_reg is absorbed into DSP grp_reducef_1_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_27ns_32_2_1_U1495/dout_reg.
DSP Report: operator grp_reducef_1_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_27ns_32_2_1_U1495/tmp_product is absorbed into DSP grp_reducef_1_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_27ns_32_2_1_U1495/dout_reg.
DSP Report: operator grp_reducef_1_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_27ns_32_2_1_U1495/tmp_product is absorbed into DSP grp_reducef_1_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_27ns_32_2_1_U1495/dout_reg.
DSP Report: Generating DSP grp_reducef_1_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_24s_55_2_1_U1496/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_reducef_1_Pipeline_VITIS_LOOP_1937_1_fu_48/t_reg_175_reg is absorbed into DSP grp_reducef_1_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_24s_55_2_1_U1496/dout_reg.
DSP Report: register grp_reducef_1_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_24s_55_2_1_U1496/dout_reg is absorbed into DSP grp_reducef_1_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_24s_55_2_1_U1496/dout_reg.
DSP Report: operator grp_reducef_1_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_24s_55_2_1_U1496/tmp_product is absorbed into DSP grp_reducef_1_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_24s_55_2_1_U1496/dout_reg.
DSP Report: operator grp_reducef_1_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_24s_55_2_1_U1496/tmp_product is absorbed into DSP grp_reducef_1_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_24s_55_2_1_U1496/dout_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_reduce32_1_Pipeline_VITIS_LOOP_1948_1_fu_48/mac_muladd_9s_24s_32ns_32_4_1_U1513/k_sign_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '32' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mac_muladd_9s_24s_32ns_32_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_reduce32_1_Pipeline_VITIS_LOOP_1948_1_fu_48/mac_muladd_9s_24s_32ns_32_4_1_U1513/k_sign_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '32' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mac_muladd_9s_24s_32ns_32_4_1.v:31]
DSP Report: Generating DSP grp_reduce32_1_Pipeline_VITIS_LOOP_1948_1_fu_48/mac_muladd_9s_24s_32ns_32_4_1_U1513/k_sign_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+((A:0x3f801fff)'*B2)')'.
DSP Report: register grp_reduce32_1_Pipeline_VITIS_LOOP_1948_1_fu_48/mac_muladd_9s_24s_32ns_32_4_1_U1513/k_sign_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP grp_reduce32_1_Pipeline_VITIS_LOOP_1948_1_fu_48/mac_muladd_9s_24s_32ns_32_4_1_U1513/k_sign_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_reduce32_1_Pipeline_VITIS_LOOP_1948_1_fu_48/mac_muladd_9s_24s_32ns_32_4_1_U1513/k_sign_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP grp_reduce32_1_Pipeline_VITIS_LOOP_1948_1_fu_48/mac_muladd_9s_24s_32ns_32_4_1_U1513/k_sign_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_reduce32_1_Pipeline_VITIS_LOOP_1948_1_fu_48/tmp_reg_126_pp0_iter2_reg_reg is absorbed into DSP grp_reduce32_1_Pipeline_VITIS_LOOP_1948_1_fu_48/mac_muladd_9s_24s_32ns_32_4_1_U1513/k_sign_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_reduce32_1_Pipeline_VITIS_LOOP_1948_1_fu_48/mac_muladd_9s_24s_32ns_32_4_1_U1513/k_sign_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_reduce32_1_Pipeline_VITIS_LOOP_1948_1_fu_48/mac_muladd_9s_24s_32ns_32_4_1_U1513/k_sign_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_reduce32_1_Pipeline_VITIS_LOOP_1948_1_fu_48/mac_muladd_9s_24s_32ns_32_4_1_U1513/k_sign_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_reduce32_1_Pipeline_VITIS_LOOP_1948_1_fu_48/mac_muladd_9s_24s_32ns_32_4_1_U1513/k_sign_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_reduce32_1_Pipeline_VITIS_LOOP_1948_1_fu_48/mac_muladd_9s_24s_32ns_32_4_1_U1513/k_sign_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0_U/p is absorbed into DSP grp_reduce32_1_Pipeline_VITIS_LOOP_1948_1_fu_48/mac_muladd_9s_24s_32ns_32_4_1_U1513/k_sign_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_reduce32_1_Pipeline_VITIS_LOOP_1948_1_fu_48/mac_muladd_9s_24s_32ns_32_4_1_U1513/k_sign_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0_U/m is absorbed into DSP grp_reduce32_1_Pipeline_VITIS_LOOP_1948_1_fu_48/mac_muladd_9s_24s_32ns_32_4_1_U1513/k_sign_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0_U/p_reg_reg.
INFO: [Synth 8-7124] RAM ("s_s1_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "s_s1_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 14 for RAM "s_s1_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg"
INFO: [Synth 8-7124] RAM ("s_z_i_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "s_z_i_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 14 for RAM "s_z_i_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg"
INFO: [Synth 8-7124] RAM ("s_z_f_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "s_z_f_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 14 for RAM "s_z_f_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg"
INFO: [Synth 8-7124] RAM ("s_z_a_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "s_z_a_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 14 for RAM "s_z_a_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg"
INFO: [Synth 8-7124] RAM ("s_s1_t_r_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "s_s1_t_r_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 14 for RAM "s_s1_t_r_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg"
INFO: [Synth 8-7124] RAM ("s_z_m_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "s_z_m_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 14 for RAM "s_z_m_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg"
INFO: [Synth 8-7124] RAM ("s_z_r_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "s_z_r_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 14 for RAM "s_z_r_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg"
INFO: [Synth 8-6904] The RAM "s_8_1_U/U_k_sign_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "shl_ln1662_loc_c341_U/U_k_sign_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "s_7_0_U/U_k_sign_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "s_7_1_U/U_k_sign_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "times_assign_cast_loc_c387_U/U_k_sign_fifo_w25_d100_A_ram/mem_reg" of size (depth=99 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "s_6_0_U/U_k_sign_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "s_8_0_U/U_k_sign_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "times_assign_cast_loc_c383_U/U_k_sign_fifo_w25_d100_A_ram/mem_reg" of size (depth=99 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "s_6_1_U/U_k_sign_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "times_assign_cast_loc_c386_U/U_k_sign_fifo_w25_d100_A_ram/mem_reg" of size (depth=99 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "s_5_0_U/U_k_sign_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "s_5_1_U/U_k_sign_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "times_assign_cast_loc_c385_U/U_k_sign_fifo_w25_d100_A_ram/mem_reg" of size (depth=99 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "shl_ln1662_loc_c342_U/U_k_sign_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "s_4_0_U/U_k_sign_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "s_4_1_U/U_k_sign_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "times_assign_cast_loc_c384_U/U_k_sign_fifo_w25_d100_A_ram/mem_reg" of size (depth=99 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "s_3_0_U/U_k_sign_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "s_2_0_U/U_k_sign_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "s_2_1_U/U_k_sign_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "times_assign_cast_loc_c382_U/U_k_sign_fifo_w25_d100_A_ram/mem_reg" of size (depth=99 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_23s_54_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_27ns_32_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_24s_55_2_1.v:24]
DSP Report: Generating DSP grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U876/tmp_product, operation Mode is: A2*B''.
DSP Report: register grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U876/tmp_product is absorbed into DSP grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U876/tmp_product.
DSP Report: register grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U876/tmp_product is absorbed into DSP grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U876/tmp_product.
DSP Report: register grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas90_load_reg_289_reg is absorbed into DSP grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U876/tmp_product.
DSP Report: operator grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U876/tmp_product is absorbed into DSP grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U876/tmp_product.
DSP Report: operator grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U876/tmp_product is absorbed into DSP grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U876/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U876/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/tmp_113_reg_279_pp0_iter1_reg_reg is absorbed into DSP grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U876/dout_reg.
DSP Report: register grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas90_load_reg_289_reg is absorbed into DSP grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U876/dout_reg.
DSP Report: register grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U876/dout_reg is absorbed into DSP grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U876/dout_reg.
DSP Report: operator grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U876/tmp_product is absorbed into DSP grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U876/dout_reg.
DSP Report: operator grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U876/tmp_product is absorbed into DSP grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U876/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U877/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U877/tmp_product is absorbed into DSP grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U877/tmp_product.
DSP Report: register grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U877/tmp_product is absorbed into DSP grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U877/tmp_product.
DSP Report: operator grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U877/tmp_product is absorbed into DSP grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U877/tmp_product.
DSP Report: operator grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U877/tmp_product is absorbed into DSP grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U877/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U878/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U878/tmp_product is absorbed into DSP grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U878/tmp_product.
DSP Report: register grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U878/tmp_product is absorbed into DSP grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U878/tmp_product.
DSP Report: operator grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U878/tmp_product is absorbed into DSP grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U878/tmp_product.
DSP Report: operator grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U878/tmp_product is absorbed into DSP grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U878/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U877/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/trunc_ln358_reg_309_reg is absorbed into DSP grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U877/dout_reg.
DSP Report: register grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U877/dout_reg is absorbed into DSP grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U877/dout_reg.
DSP Report: operator grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U877/tmp_product is absorbed into DSP grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U877/dout_reg.
DSP Report: operator grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U877/tmp_product is absorbed into DSP grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U877/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U878/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/t_reg_314_reg is absorbed into DSP grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U878/dout_reg.
DSP Report: register grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U878/dout_reg is absorbed into DSP grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U878/dout_reg.
DSP Report: operator grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U878/tmp_product is absorbed into DSP grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U878/dout_reg.
DSP Report: operator grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U878/tmp_product is absorbed into DSP grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U878/dout_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_23s_54_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_27ns_32_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_24s_55_2_1.v:24]
DSP Report: Generating DSP grp_ntt_layer_30_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U862/tmp_product, operation Mode is: A2*B''.
DSP Report: register grp_ntt_layer_30_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U862/tmp_product is absorbed into DSP grp_ntt_layer_30_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U862/tmp_product.
DSP Report: register grp_ntt_layer_30_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U862/tmp_product is absorbed into DSP grp_ntt_layer_30_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U862/tmp_product.
DSP Report: register grp_ntt_layer_30_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas89_load_reg_289_reg is absorbed into DSP grp_ntt_layer_30_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U862/tmp_product.
DSP Report: operator grp_ntt_layer_30_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U862/tmp_product is absorbed into DSP grp_ntt_layer_30_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U862/tmp_product.
DSP Report: operator grp_ntt_layer_30_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U862/tmp_product is absorbed into DSP grp_ntt_layer_30_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U862/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_30_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U862/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_ntt_layer_30_Pipeline_VITIS_LOOP_1600_1_fu_58/tmp_116_reg_279_pp0_iter1_reg_reg is absorbed into DSP grp_ntt_layer_30_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U862/dout_reg.
DSP Report: register grp_ntt_layer_30_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas89_load_reg_289_reg is absorbed into DSP grp_ntt_layer_30_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U862/dout_reg.
DSP Report: register grp_ntt_layer_30_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U862/dout_reg is absorbed into DSP grp_ntt_layer_30_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U862/dout_reg.
DSP Report: operator grp_ntt_layer_30_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U862/tmp_product is absorbed into DSP grp_ntt_layer_30_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U862/dout_reg.
DSP Report: operator grp_ntt_layer_30_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U862/tmp_product is absorbed into DSP grp_ntt_layer_30_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U862/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_30_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U863/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_ntt_layer_30_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U863/tmp_product is absorbed into DSP grp_ntt_layer_30_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U863/tmp_product.
DSP Report: register grp_ntt_layer_30_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U863/tmp_product is absorbed into DSP grp_ntt_layer_30_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U863/tmp_product.
DSP Report: operator grp_ntt_layer_30_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U863/tmp_product is absorbed into DSP grp_ntt_layer_30_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U863/tmp_product.
DSP Report: operator grp_ntt_layer_30_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U863/tmp_product is absorbed into DSP grp_ntt_layer_30_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U863/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_30_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U864/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_ntt_layer_30_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U864/tmp_product is absorbed into DSP grp_ntt_layer_30_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U864/tmp_product.
DSP Report: register grp_ntt_layer_30_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U864/tmp_product is absorbed into DSP grp_ntt_layer_30_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U864/tmp_product.
DSP Report: operator grp_ntt_layer_30_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U864/tmp_product is absorbed into DSP grp_ntt_layer_30_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U864/tmp_product.
DSP Report: operator grp_ntt_layer_30_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U864/tmp_product is absorbed into DSP grp_ntt_layer_30_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U864/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_30_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U863/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_ntt_layer_30_Pipeline_VITIS_LOOP_1600_1_fu_58/trunc_ln358_reg_309_reg is absorbed into DSP grp_ntt_layer_30_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U863/dout_reg.
DSP Report: register grp_ntt_layer_30_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U863/dout_reg is absorbed into DSP grp_ntt_layer_30_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U863/dout_reg.
DSP Report: operator grp_ntt_layer_30_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U863/tmp_product is absorbed into DSP grp_ntt_layer_30_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U863/dout_reg.
DSP Report: operator grp_ntt_layer_30_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U863/tmp_product is absorbed into DSP grp_ntt_layer_30_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U863/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_30_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U864/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_ntt_layer_30_Pipeline_VITIS_LOOP_1600_1_fu_58/t_reg_314_reg is absorbed into DSP grp_ntt_layer_30_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U864/dout_reg.
DSP Report: register grp_ntt_layer_30_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U864/dout_reg is absorbed into DSP grp_ntt_layer_30_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U864/dout_reg.
DSP Report: operator grp_ntt_layer_30_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U864/tmp_product is absorbed into DSP grp_ntt_layer_30_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U864/dout_reg.
DSP Report: operator grp_ntt_layer_30_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U864/tmp_product is absorbed into DSP grp_ntt_layer_30_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U864/dout_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_23s_54_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_27ns_32_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_24s_55_2_1.v:24]
DSP Report: Generating DSP grp_ntt_layer_29_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U848/tmp_product, operation Mode is: A2*B''.
DSP Report: register grp_ntt_layer_29_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U848/tmp_product is absorbed into DSP grp_ntt_layer_29_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U848/tmp_product.
DSP Report: register grp_ntt_layer_29_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U848/tmp_product is absorbed into DSP grp_ntt_layer_29_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U848/tmp_product.
DSP Report: register grp_ntt_layer_29_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas87_load_reg_287_reg is absorbed into DSP grp_ntt_layer_29_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U848/tmp_product.
DSP Report: operator grp_ntt_layer_29_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U848/tmp_product is absorbed into DSP grp_ntt_layer_29_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U848/tmp_product.
DSP Report: operator grp_ntt_layer_29_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U848/tmp_product is absorbed into DSP grp_ntt_layer_29_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U848/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_29_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U848/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_ntt_layer_29_Pipeline_VITIS_LOOP_1600_1_fu_58/tmp_122_reg_277_pp0_iter1_reg_reg is absorbed into DSP grp_ntt_layer_29_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U848/dout_reg.
DSP Report: register grp_ntt_layer_29_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas87_load_reg_287_reg is absorbed into DSP grp_ntt_layer_29_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U848/dout_reg.
DSP Report: register grp_ntt_layer_29_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U848/dout_reg is absorbed into DSP grp_ntt_layer_29_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U848/dout_reg.
DSP Report: operator grp_ntt_layer_29_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U848/tmp_product is absorbed into DSP grp_ntt_layer_29_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U848/dout_reg.
DSP Report: operator grp_ntt_layer_29_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U848/tmp_product is absorbed into DSP grp_ntt_layer_29_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U848/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_29_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U849/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_ntt_layer_29_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U849/tmp_product is absorbed into DSP grp_ntt_layer_29_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U849/tmp_product.
DSP Report: register grp_ntt_layer_29_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U849/tmp_product is absorbed into DSP grp_ntt_layer_29_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U849/tmp_product.
DSP Report: operator grp_ntt_layer_29_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U849/tmp_product is absorbed into DSP grp_ntt_layer_29_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U849/tmp_product.
DSP Report: operator grp_ntt_layer_29_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U849/tmp_product is absorbed into DSP grp_ntt_layer_29_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U849/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_29_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U850/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_ntt_layer_29_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U850/tmp_product is absorbed into DSP grp_ntt_layer_29_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U850/tmp_product.
DSP Report: register grp_ntt_layer_29_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U850/tmp_product is absorbed into DSP grp_ntt_layer_29_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U850/tmp_product.
DSP Report: operator grp_ntt_layer_29_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U850/tmp_product is absorbed into DSP grp_ntt_layer_29_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U850/tmp_product.
DSP Report: operator grp_ntt_layer_29_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U850/tmp_product is absorbed into DSP grp_ntt_layer_29_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U850/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_29_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U849/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_ntt_layer_29_Pipeline_VITIS_LOOP_1600_1_fu_58/trunc_ln358_reg_307_reg is absorbed into DSP grp_ntt_layer_29_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U849/dout_reg.
DSP Report: register grp_ntt_layer_29_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U849/dout_reg is absorbed into DSP grp_ntt_layer_29_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U849/dout_reg.
DSP Report: operator grp_ntt_layer_29_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U849/tmp_product is absorbed into DSP grp_ntt_layer_29_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U849/dout_reg.
DSP Report: operator grp_ntt_layer_29_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U849/tmp_product is absorbed into DSP grp_ntt_layer_29_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U849/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_29_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U850/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_ntt_layer_29_Pipeline_VITIS_LOOP_1600_1_fu_58/t_reg_312_reg is absorbed into DSP grp_ntt_layer_29_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U850/dout_reg.
DSP Report: register grp_ntt_layer_29_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U850/dout_reg is absorbed into DSP grp_ntt_layer_29_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U850/dout_reg.
DSP Report: operator grp_ntt_layer_29_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U850/tmp_product is absorbed into DSP grp_ntt_layer_29_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U850/dout_reg.
DSP Report: operator grp_ntt_layer_29_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U850/tmp_product is absorbed into DSP grp_ntt_layer_29_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U850/dout_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_23s_54_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_27ns_32_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_24s_55_2_1.v:24]
DSP Report: Generating DSP grp_ntt_layer_28_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U834/tmp_product, operation Mode is: A2*B''.
DSP Report: register grp_ntt_layer_28_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U834/tmp_product is absorbed into DSP grp_ntt_layer_28_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U834/tmp_product.
DSP Report: register grp_ntt_layer_28_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U834/tmp_product is absorbed into DSP grp_ntt_layer_28_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U834/tmp_product.
DSP Report: register grp_ntt_layer_28_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas86_load_reg_287_reg is absorbed into DSP grp_ntt_layer_28_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U834/tmp_product.
DSP Report: operator grp_ntt_layer_28_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U834/tmp_product is absorbed into DSP grp_ntt_layer_28_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U834/tmp_product.
DSP Report: operator grp_ntt_layer_28_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U834/tmp_product is absorbed into DSP grp_ntt_layer_28_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U834/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_28_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U834/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_ntt_layer_28_Pipeline_VITIS_LOOP_1600_1_fu_58/tmp_125_reg_277_pp0_iter1_reg_reg is absorbed into DSP grp_ntt_layer_28_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U834/dout_reg.
DSP Report: register grp_ntt_layer_28_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas86_load_reg_287_reg is absorbed into DSP grp_ntt_layer_28_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U834/dout_reg.
DSP Report: register grp_ntt_layer_28_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U834/dout_reg is absorbed into DSP grp_ntt_layer_28_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U834/dout_reg.
DSP Report: operator grp_ntt_layer_28_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U834/tmp_product is absorbed into DSP grp_ntt_layer_28_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U834/dout_reg.
DSP Report: operator grp_ntt_layer_28_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U834/tmp_product is absorbed into DSP grp_ntt_layer_28_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U834/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_28_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U835/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_ntt_layer_28_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U835/tmp_product is absorbed into DSP grp_ntt_layer_28_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U835/tmp_product.
DSP Report: register grp_ntt_layer_28_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U835/tmp_product is absorbed into DSP grp_ntt_layer_28_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U835/tmp_product.
DSP Report: operator grp_ntt_layer_28_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U835/tmp_product is absorbed into DSP grp_ntt_layer_28_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U835/tmp_product.
DSP Report: operator grp_ntt_layer_28_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U835/tmp_product is absorbed into DSP grp_ntt_layer_28_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U835/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_28_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U836/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_ntt_layer_28_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U836/tmp_product is absorbed into DSP grp_ntt_layer_28_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U836/tmp_product.
DSP Report: register grp_ntt_layer_28_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U836/tmp_product is absorbed into DSP grp_ntt_layer_28_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U836/tmp_product.
DSP Report: operator grp_ntt_layer_28_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U836/tmp_product is absorbed into DSP grp_ntt_layer_28_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U836/tmp_product.
DSP Report: operator grp_ntt_layer_28_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U836/tmp_product is absorbed into DSP grp_ntt_layer_28_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U836/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_28_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U835/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_ntt_layer_28_Pipeline_VITIS_LOOP_1600_1_fu_58/trunc_ln358_reg_307_reg is absorbed into DSP grp_ntt_layer_28_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U835/dout_reg.
DSP Report: register grp_ntt_layer_28_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U835/dout_reg is absorbed into DSP grp_ntt_layer_28_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U835/dout_reg.
DSP Report: operator grp_ntt_layer_28_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U835/tmp_product is absorbed into DSP grp_ntt_layer_28_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U835/dout_reg.
DSP Report: operator grp_ntt_layer_28_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U835/tmp_product is absorbed into DSP grp_ntt_layer_28_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U835/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_28_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U836/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_ntt_layer_28_Pipeline_VITIS_LOOP_1600_1_fu_58/t_reg_312_reg is absorbed into DSP grp_ntt_layer_28_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U836/dout_reg.
DSP Report: register grp_ntt_layer_28_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U836/dout_reg is absorbed into DSP grp_ntt_layer_28_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U836/dout_reg.
DSP Report: operator grp_ntt_layer_28_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U836/tmp_product is absorbed into DSP grp_ntt_layer_28_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U836/dout_reg.
DSP Report: operator grp_ntt_layer_28_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U836/tmp_product is absorbed into DSP grp_ntt_layer_28_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U836/dout_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_23s_54_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_27ns_32_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_24s_55_2_1.v:24]
DSP Report: Generating DSP grp_ntt_layer_27_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U820/tmp_product, operation Mode is: A2*B''.
DSP Report: register grp_ntt_layer_27_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U820/tmp_product is absorbed into DSP grp_ntt_layer_27_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U820/tmp_product.
DSP Report: register grp_ntt_layer_27_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U820/tmp_product is absorbed into DSP grp_ntt_layer_27_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U820/tmp_product.
DSP Report: register grp_ntt_layer_27_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas85_load_reg_289_reg is absorbed into DSP grp_ntt_layer_27_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U820/tmp_product.
DSP Report: operator grp_ntt_layer_27_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U820/tmp_product is absorbed into DSP grp_ntt_layer_27_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U820/tmp_product.
DSP Report: operator grp_ntt_layer_27_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U820/tmp_product is absorbed into DSP grp_ntt_layer_27_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U820/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_27_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U820/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_ntt_layer_27_Pipeline_VITIS_LOOP_1600_1_fu_58/tmp_128_reg_279_pp0_iter1_reg_reg is absorbed into DSP grp_ntt_layer_27_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U820/dout_reg.
DSP Report: register grp_ntt_layer_27_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas85_load_reg_289_reg is absorbed into DSP grp_ntt_layer_27_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U820/dout_reg.
DSP Report: register grp_ntt_layer_27_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U820/dout_reg is absorbed into DSP grp_ntt_layer_27_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U820/dout_reg.
DSP Report: operator grp_ntt_layer_27_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U820/tmp_product is absorbed into DSP grp_ntt_layer_27_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U820/dout_reg.
DSP Report: operator grp_ntt_layer_27_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U820/tmp_product is absorbed into DSP grp_ntt_layer_27_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U820/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_27_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U821/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_ntt_layer_27_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U821/tmp_product is absorbed into DSP grp_ntt_layer_27_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U821/tmp_product.
DSP Report: register grp_ntt_layer_27_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U821/tmp_product is absorbed into DSP grp_ntt_layer_27_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U821/tmp_product.
DSP Report: operator grp_ntt_layer_27_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U821/tmp_product is absorbed into DSP grp_ntt_layer_27_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U821/tmp_product.
DSP Report: operator grp_ntt_layer_27_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U821/tmp_product is absorbed into DSP grp_ntt_layer_27_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U821/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_27_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U822/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_ntt_layer_27_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U822/tmp_product is absorbed into DSP grp_ntt_layer_27_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U822/tmp_product.
DSP Report: register grp_ntt_layer_27_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U822/tmp_product is absorbed into DSP grp_ntt_layer_27_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U822/tmp_product.
DSP Report: operator grp_ntt_layer_27_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U822/tmp_product is absorbed into DSP grp_ntt_layer_27_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U822/tmp_product.
DSP Report: operator grp_ntt_layer_27_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U822/tmp_product is absorbed into DSP grp_ntt_layer_27_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U822/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_27_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U821/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_ntt_layer_27_Pipeline_VITIS_LOOP_1600_1_fu_58/trunc_ln358_reg_309_reg is absorbed into DSP grp_ntt_layer_27_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U821/dout_reg.
DSP Report: register grp_ntt_layer_27_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U821/dout_reg is absorbed into DSP grp_ntt_layer_27_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U821/dout_reg.
DSP Report: operator grp_ntt_layer_27_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U821/tmp_product is absorbed into DSP grp_ntt_layer_27_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U821/dout_reg.
DSP Report: operator grp_ntt_layer_27_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U821/tmp_product is absorbed into DSP grp_ntt_layer_27_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U821/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_27_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U822/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_ntt_layer_27_Pipeline_VITIS_LOOP_1600_1_fu_58/t_reg_314_reg is absorbed into DSP grp_ntt_layer_27_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U822/dout_reg.
DSP Report: register grp_ntt_layer_27_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U822/dout_reg is absorbed into DSP grp_ntt_layer_27_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U822/dout_reg.
DSP Report: operator grp_ntt_layer_27_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U822/tmp_product is absorbed into DSP grp_ntt_layer_27_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U822/dout_reg.
DSP Report: operator grp_ntt_layer_27_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U822/tmp_product is absorbed into DSP grp_ntt_layer_27_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U822/dout_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_23s_54_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_27ns_32_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_24s_55_2_1.v:24]
DSP Report: Generating DSP grp_ntt_layer_26_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U806/tmp_product, operation Mode is: A2*B''.
DSP Report: register grp_ntt_layer_26_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U806/tmp_product is absorbed into DSP grp_ntt_layer_26_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U806/tmp_product.
DSP Report: register grp_ntt_layer_26_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U806/tmp_product is absorbed into DSP grp_ntt_layer_26_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U806/tmp_product.
DSP Report: register grp_ntt_layer_26_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas84_load_reg_289_reg is absorbed into DSP grp_ntt_layer_26_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U806/tmp_product.
DSP Report: operator grp_ntt_layer_26_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U806/tmp_product is absorbed into DSP grp_ntt_layer_26_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U806/tmp_product.
DSP Report: operator grp_ntt_layer_26_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U806/tmp_product is absorbed into DSP grp_ntt_layer_26_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U806/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_26_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U806/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_ntt_layer_26_Pipeline_VITIS_LOOP_1600_1_fu_58/tmp_131_reg_279_pp0_iter1_reg_reg is absorbed into DSP grp_ntt_layer_26_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U806/dout_reg.
DSP Report: register grp_ntt_layer_26_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas84_load_reg_289_reg is absorbed into DSP grp_ntt_layer_26_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U806/dout_reg.
DSP Report: register grp_ntt_layer_26_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U806/dout_reg is absorbed into DSP grp_ntt_layer_26_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U806/dout_reg.
DSP Report: operator grp_ntt_layer_26_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U806/tmp_product is absorbed into DSP grp_ntt_layer_26_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U806/dout_reg.
DSP Report: operator grp_ntt_layer_26_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U806/tmp_product is absorbed into DSP grp_ntt_layer_26_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U806/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_26_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U807/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_ntt_layer_26_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U807/tmp_product is absorbed into DSP grp_ntt_layer_26_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U807/tmp_product.
DSP Report: register grp_ntt_layer_26_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U807/tmp_product is absorbed into DSP grp_ntt_layer_26_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U807/tmp_product.
DSP Report: operator grp_ntt_layer_26_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U807/tmp_product is absorbed into DSP grp_ntt_layer_26_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U807/tmp_product.
DSP Report: operator grp_ntt_layer_26_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U807/tmp_product is absorbed into DSP grp_ntt_layer_26_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U807/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_26_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U808/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_ntt_layer_26_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U808/tmp_product is absorbed into DSP grp_ntt_layer_26_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U808/tmp_product.
DSP Report: register grp_ntt_layer_26_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U808/tmp_product is absorbed into DSP grp_ntt_layer_26_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U808/tmp_product.
DSP Report: operator grp_ntt_layer_26_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U808/tmp_product is absorbed into DSP grp_ntt_layer_26_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U808/tmp_product.
DSP Report: operator grp_ntt_layer_26_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U808/tmp_product is absorbed into DSP grp_ntt_layer_26_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U808/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_26_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U807/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_ntt_layer_26_Pipeline_VITIS_LOOP_1600_1_fu_58/trunc_ln358_reg_309_reg is absorbed into DSP grp_ntt_layer_26_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U807/dout_reg.
DSP Report: register grp_ntt_layer_26_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U807/dout_reg is absorbed into DSP grp_ntt_layer_26_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U807/dout_reg.
DSP Report: operator grp_ntt_layer_26_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U807/tmp_product is absorbed into DSP grp_ntt_layer_26_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U807/dout_reg.
DSP Report: operator grp_ntt_layer_26_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U807/tmp_product is absorbed into DSP grp_ntt_layer_26_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U807/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_26_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U808/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_ntt_layer_26_Pipeline_VITIS_LOOP_1600_1_fu_58/t_reg_314_reg is absorbed into DSP grp_ntt_layer_26_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U808/dout_reg.
DSP Report: register grp_ntt_layer_26_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U808/dout_reg is absorbed into DSP grp_ntt_layer_26_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U808/dout_reg.
DSP Report: operator grp_ntt_layer_26_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U808/tmp_product is absorbed into DSP grp_ntt_layer_26_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U808/dout_reg.
DSP Report: operator grp_ntt_layer_26_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U808/tmp_product is absorbed into DSP grp_ntt_layer_26_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U808/dout_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_23s_54_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_27ns_32_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_24s_55_2_1.v:24]
DSP Report: Generating DSP grp_ntt_layer_25_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U792/tmp_product, operation Mode is: A2*B''.
DSP Report: register grp_ntt_layer_25_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U792/tmp_product is absorbed into DSP grp_ntt_layer_25_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U792/tmp_product.
DSP Report: register grp_ntt_layer_25_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U792/tmp_product is absorbed into DSP grp_ntt_layer_25_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U792/tmp_product.
DSP Report: register grp_ntt_layer_25_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas83_load_reg_287_reg is absorbed into DSP grp_ntt_layer_25_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U792/tmp_product.
DSP Report: operator grp_ntt_layer_25_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U792/tmp_product is absorbed into DSP grp_ntt_layer_25_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U792/tmp_product.
DSP Report: operator grp_ntt_layer_25_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U792/tmp_product is absorbed into DSP grp_ntt_layer_25_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U792/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_25_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U792/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_ntt_layer_25_Pipeline_VITIS_LOOP_1600_1_fu_58/tmp_134_reg_277_pp0_iter1_reg_reg is absorbed into DSP grp_ntt_layer_25_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U792/dout_reg.
DSP Report: register grp_ntt_layer_25_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas83_load_reg_287_reg is absorbed into DSP grp_ntt_layer_25_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U792/dout_reg.
DSP Report: register grp_ntt_layer_25_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U792/dout_reg is absorbed into DSP grp_ntt_layer_25_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U792/dout_reg.
DSP Report: operator grp_ntt_layer_25_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U792/tmp_product is absorbed into DSP grp_ntt_layer_25_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U792/dout_reg.
DSP Report: operator grp_ntt_layer_25_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U792/tmp_product is absorbed into DSP grp_ntt_layer_25_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U792/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_25_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U793/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_ntt_layer_25_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U793/tmp_product is absorbed into DSP grp_ntt_layer_25_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U793/tmp_product.
DSP Report: register grp_ntt_layer_25_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U793/tmp_product is absorbed into DSP grp_ntt_layer_25_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U793/tmp_product.
DSP Report: operator grp_ntt_layer_25_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U793/tmp_product is absorbed into DSP grp_ntt_layer_25_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U793/tmp_product.
DSP Report: operator grp_ntt_layer_25_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U793/tmp_product is absorbed into DSP grp_ntt_layer_25_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U793/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_25_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U794/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_ntt_layer_25_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U794/tmp_product is absorbed into DSP grp_ntt_layer_25_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U794/tmp_product.
DSP Report: register grp_ntt_layer_25_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U794/tmp_product is absorbed into DSP grp_ntt_layer_25_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U794/tmp_product.
DSP Report: operator grp_ntt_layer_25_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U794/tmp_product is absorbed into DSP grp_ntt_layer_25_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U794/tmp_product.
DSP Report: operator grp_ntt_layer_25_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U794/tmp_product is absorbed into DSP grp_ntt_layer_25_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U794/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_25_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U793/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_ntt_layer_25_Pipeline_VITIS_LOOP_1600_1_fu_58/trunc_ln358_reg_307_reg is absorbed into DSP grp_ntt_layer_25_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U793/dout_reg.
DSP Report: register grp_ntt_layer_25_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U793/dout_reg is absorbed into DSP grp_ntt_layer_25_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U793/dout_reg.
DSP Report: operator grp_ntt_layer_25_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U793/tmp_product is absorbed into DSP grp_ntt_layer_25_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U793/dout_reg.
DSP Report: operator grp_ntt_layer_25_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U793/tmp_product is absorbed into DSP grp_ntt_layer_25_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U793/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_25_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U794/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_ntt_layer_25_Pipeline_VITIS_LOOP_1600_1_fu_58/t_reg_312_reg is absorbed into DSP grp_ntt_layer_25_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U794/dout_reg.
DSP Report: register grp_ntt_layer_25_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U794/dout_reg is absorbed into DSP grp_ntt_layer_25_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U794/dout_reg.
DSP Report: operator grp_ntt_layer_25_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U794/tmp_product is absorbed into DSP grp_ntt_layer_25_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U794/dout_reg.
DSP Report: operator grp_ntt_layer_25_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U794/tmp_product is absorbed into DSP grp_ntt_layer_25_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U794/dout_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_23s_54_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_27ns_32_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_24s_55_2_1.v:24]
DSP Report: Generating DSP grp_ntt_layer_24_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U778/tmp_product, operation Mode is: A2*B''.
DSP Report: register grp_ntt_layer_24_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U778/tmp_product is absorbed into DSP grp_ntt_layer_24_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U778/tmp_product.
DSP Report: register grp_ntt_layer_24_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U778/tmp_product is absorbed into DSP grp_ntt_layer_24_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U778/tmp_product.
DSP Report: register grp_ntt_layer_24_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas82_load_reg_285_reg is absorbed into DSP grp_ntt_layer_24_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U778/tmp_product.
DSP Report: operator grp_ntt_layer_24_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U778/tmp_product is absorbed into DSP grp_ntt_layer_24_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U778/tmp_product.
DSP Report: operator grp_ntt_layer_24_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U778/tmp_product is absorbed into DSP grp_ntt_layer_24_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U778/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_24_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U778/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_ntt_layer_24_Pipeline_VITIS_LOOP_1600_1_fu_58/tmp_137_reg_275_pp0_iter1_reg_reg is absorbed into DSP grp_ntt_layer_24_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U778/dout_reg.
DSP Report: register grp_ntt_layer_24_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas82_load_reg_285_reg is absorbed into DSP grp_ntt_layer_24_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U778/dout_reg.
DSP Report: register grp_ntt_layer_24_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U778/dout_reg is absorbed into DSP grp_ntt_layer_24_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U778/dout_reg.
DSP Report: operator grp_ntt_layer_24_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U778/tmp_product is absorbed into DSP grp_ntt_layer_24_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U778/dout_reg.
DSP Report: operator grp_ntt_layer_24_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U778/tmp_product is absorbed into DSP grp_ntt_layer_24_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U778/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_24_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U779/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_ntt_layer_24_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U779/tmp_product is absorbed into DSP grp_ntt_layer_24_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U779/tmp_product.
DSP Report: register grp_ntt_layer_24_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U779/tmp_product is absorbed into DSP grp_ntt_layer_24_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U779/tmp_product.
DSP Report: operator grp_ntt_layer_24_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U779/tmp_product is absorbed into DSP grp_ntt_layer_24_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U779/tmp_product.
DSP Report: operator grp_ntt_layer_24_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U779/tmp_product is absorbed into DSP grp_ntt_layer_24_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U779/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_24_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U780/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_ntt_layer_24_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U780/tmp_product is absorbed into DSP grp_ntt_layer_24_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U780/tmp_product.
DSP Report: register grp_ntt_layer_24_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U780/tmp_product is absorbed into DSP grp_ntt_layer_24_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U780/tmp_product.
DSP Report: operator grp_ntt_layer_24_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U780/tmp_product is absorbed into DSP grp_ntt_layer_24_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U780/tmp_product.
DSP Report: operator grp_ntt_layer_24_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U780/tmp_product is absorbed into DSP grp_ntt_layer_24_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U780/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_24_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U779/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_ntt_layer_24_Pipeline_VITIS_LOOP_1600_1_fu_58/trunc_ln358_reg_305_reg is absorbed into DSP grp_ntt_layer_24_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U779/dout_reg.
DSP Report: register grp_ntt_layer_24_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U779/dout_reg is absorbed into DSP grp_ntt_layer_24_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U779/dout_reg.
DSP Report: operator grp_ntt_layer_24_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U779/tmp_product is absorbed into DSP grp_ntt_layer_24_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U779/dout_reg.
DSP Report: operator grp_ntt_layer_24_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U779/tmp_product is absorbed into DSP grp_ntt_layer_24_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U779/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_24_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U780/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_ntt_layer_24_Pipeline_VITIS_LOOP_1600_1_fu_58/t_reg_310_reg is absorbed into DSP grp_ntt_layer_24_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U780/dout_reg.
DSP Report: register grp_ntt_layer_24_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U780/dout_reg is absorbed into DSP grp_ntt_layer_24_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U780/dout_reg.
DSP Report: operator grp_ntt_layer_24_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U780/tmp_product is absorbed into DSP grp_ntt_layer_24_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U780/dout_reg.
DSP Report: operator grp_ntt_layer_24_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U780/tmp_product is absorbed into DSP grp_ntt_layer_24_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U780/dout_reg.
INFO: [Synth 8-6904] The RAM "s_1_0_U/U_k_sign_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "s_1_1_U/U_k_sign_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Common 17-14] Message 'Synth 8-6904' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7124] RAM ("s_y_1_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "s_y_1_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 14 for RAM "s_y_1_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg"
INFO: [Synth 8-7124] RAM ("s_z_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "s_z_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 14 for RAM "s_z_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg"
INFO: [Synth 8-7124] RAM ("s_t0_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "s_t0_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 14 for RAM "s_t0_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg"
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U876/dout_reg[47]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U876/dout_reg[46]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U876/dout_reg[45]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U876/dout_reg[44]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U876/dout_reg[43]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U876/dout_reg[42]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U876/dout_reg[41]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U876/dout_reg[40]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U876/dout_reg[39]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U876/dout_reg[38]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U876/dout_reg[37]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U876/dout_reg[36]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U876/dout_reg[35]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U876/dout_reg[34]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U876/dout_reg[33]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U876/dout_reg[32]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U876/dout_reg[31]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U876/dout_reg[30]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U876/dout_reg[29]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U876/dout_reg[28]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U876/dout_reg[27]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U876/dout_reg[26]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U876/dout_reg[25]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U876/dout_reg[24]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U876/dout_reg[23]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U876/dout_reg[22]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U876/dout_reg[21]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U876/dout_reg[20]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U876/dout_reg[19]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U876/dout_reg[18]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U876/dout_reg[17]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U878/dout_reg[47]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U878/dout_reg[46]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U878/dout_reg[45]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U878/dout_reg[44]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U878/dout_reg[43]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U878/dout_reg[42]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U878/dout_reg[41]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U878/dout_reg[40]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U878/dout_reg[39]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U878/dout_reg[38]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U878/dout_reg[37]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U878/dout_reg[36]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U878/dout_reg[35]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U878/dout_reg[34]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U878/dout_reg[33]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U878/dout_reg[32]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U878/dout_reg[31]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U878/dout_reg[30]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U878/dout_reg[29]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U878/dout_reg[28]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U878/dout_reg[27]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U878/dout_reg[26]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U878/dout_reg[25]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U878/dout_reg[24]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U878/dout_reg[23]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U878/dout_reg[22]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U878/dout_reg[21]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U878/dout_reg[20]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U878/dout_reg[19]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U878/dout_reg[18]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U878/dout_reg[17]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U877/dout_reg[47]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U877/dout_reg[46]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U877/dout_reg[45]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U877/dout_reg[44]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U877/dout_reg[43]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U877/dout_reg[42]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U877/dout_reg[41]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U877/dout_reg[40]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U877/dout_reg[39]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U877/dout_reg[38]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U877/dout_reg[37]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U877/dout_reg[36]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U877/dout_reg[35]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U877/dout_reg[34]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U877/dout_reg[33]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U877/dout_reg[32]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U877/dout_reg[31]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U877/dout_reg[30]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U877/dout_reg[29]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U877/dout_reg[28]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U877/dout_reg[27]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U877/dout_reg[26]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U877/dout_reg[25]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U877/dout_reg[24]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U877/dout_reg[23]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U877/dout_reg[22]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U877/dout_reg[21]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U877/dout_reg[20]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U877/dout_reg[19]) is unused and will be removed from module k_sign_ntt_layer_31.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U877/dout_reg[18]) is unused and will be removed from module k_sign_ntt_layer_31.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_pdecompose_Pipeline_VITIS_LOOP_1992_1_fu_50/mac_muladd_25s_14ns_24ns_32_4_1_U1092/k_sign_mac_muladd_25s_14ns_24ns_32_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '32' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mac_muladd_25s_14ns_24ns_32_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_pdecompose_Pipeline_VITIS_LOOP_1992_1_fu_50/mac_muladd_25s_14ns_24ns_32_4_1_U1092/k_sign_mac_muladd_25s_14ns_24ns_32_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '45' to '32' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mac_muladd_25s_14ns_24ns_32_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_pdecompose_Pipeline_VITIS_LOOP_1992_1_fu_50/mac_muladd_8s_19s_32s_32_4_1_U1093/k_sign_mac_muladd_8s_19s_32s_32_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '32' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mac_muladd_8s_19s_32s_32_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_pdecompose_Pipeline_VITIS_LOOP_1992_1_fu_50/mac_muladd_8s_19s_32s_32_4_1_U1093/k_sign_mac_muladd_8s_19s_32s_32_4_1_DSP48_2_U/m_reg_reg' and it is trimmed from '45' to '32' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mac_muladd_8s_19s_32s_32_4_1.v:31]
DSP Report: Generating DSP grp_pdecompose_Pipeline_VITIS_LOOP_1992_1_fu_50/mac_muladd_25s_14ns_24ns_32_4_1_U1092/k_sign_mac_muladd_25s_14ns_24ns_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C:0x800000)+(A2*(B:0x2c0b)')'.
DSP Report: register grp_pdecompose_Pipeline_VITIS_LOOP_1992_1_fu_50/mac_muladd_25s_14ns_24ns_32_4_1_U1092/k_sign_mac_muladd_25s_14ns_24ns_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP grp_pdecompose_Pipeline_VITIS_LOOP_1992_1_fu_50/mac_muladd_25s_14ns_24ns_32_4_1_U1092/k_sign_mac_muladd_25s_14ns_24ns_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_pdecompose_Pipeline_VITIS_LOOP_1992_1_fu_50/mac_muladd_25s_14ns_24ns_32_4_1_U1092/k_sign_mac_muladd_25s_14ns_24ns_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP grp_pdecompose_Pipeline_VITIS_LOOP_1992_1_fu_50/mac_muladd_25s_14ns_24ns_32_4_1_U1092/k_sign_mac_muladd_25s_14ns_24ns_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_pdecompose_Pipeline_VITIS_LOOP_1992_1_fu_50/mac_muladd_25s_14ns_24ns_32_4_1_U1092/k_sign_mac_muladd_25s_14ns_24ns_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_pdecompose_Pipeline_VITIS_LOOP_1992_1_fu_50/mac_muladd_25s_14ns_24ns_32_4_1_U1092/k_sign_mac_muladd_25s_14ns_24ns_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_pdecompose_Pipeline_VITIS_LOOP_1992_1_fu_50/mac_muladd_25s_14ns_24ns_32_4_1_U1092/k_sign_mac_muladd_25s_14ns_24ns_32_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP grp_pdecompose_Pipeline_VITIS_LOOP_1992_1_fu_50/mac_muladd_25s_14ns_24ns_32_4_1_U1092/k_sign_mac_muladd_25s_14ns_24ns_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_pdecompose_Pipeline_VITIS_LOOP_1992_1_fu_50/mac_muladd_25s_14ns_24ns_32_4_1_U1092/k_sign_mac_muladd_25s_14ns_24ns_32_4_1_DSP48_1_U/p is absorbed into DSP grp_pdecompose_Pipeline_VITIS_LOOP_1992_1_fu_50/mac_muladd_25s_14ns_24ns_32_4_1_U1092/k_sign_mac_muladd_25s_14ns_24ns_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_pdecompose_Pipeline_VITIS_LOOP_1992_1_fu_50/mac_muladd_25s_14ns_24ns_32_4_1_U1092/k_sign_mac_muladd_25s_14ns_24ns_32_4_1_DSP48_1_U/m is absorbed into DSP grp_pdecompose_Pipeline_VITIS_LOOP_1992_1_fu_50/mac_muladd_25s_14ns_24ns_32_4_1_U1092/k_sign_mac_muladd_25s_14ns_24ns_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP grp_pdecompose_Pipeline_VITIS_LOOP_1992_1_fu_50/mac_muladd_8s_19s_32s_32_4_1_U1093/k_sign_mac_muladd_8s_19s_32s_32_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+((A:0x3ffd1800)'*B2)')'.
DSP Report: register grp_pdecompose_Pipeline_VITIS_LOOP_1992_1_fu_50/mac_muladd_8s_19s_32s_32_4_1_U1093/k_sign_mac_muladd_8s_19s_32s_32_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP grp_pdecompose_Pipeline_VITIS_LOOP_1992_1_fu_50/mac_muladd_8s_19s_32s_32_4_1_U1093/k_sign_mac_muladd_8s_19s_32s_32_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_pdecompose_Pipeline_VITIS_LOOP_1992_1_fu_50/mac_muladd_8s_19s_32s_32_4_1_U1093/k_sign_mac_muladd_8s_19s_32s_32_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP grp_pdecompose_Pipeline_VITIS_LOOP_1992_1_fu_50/mac_muladd_8s_19s_32s_32_4_1_U1093/k_sign_mac_muladd_8s_19s_32s_32_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_pdecompose_Pipeline_VITIS_LOOP_1992_1_fu_50/tmp_56_reg_249_pp0_iter6_reg_reg is absorbed into DSP grp_pdecompose_Pipeline_VITIS_LOOP_1992_1_fu_50/mac_muladd_8s_19s_32s_32_4_1_U1093/k_sign_mac_muladd_8s_19s_32s_32_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_pdecompose_Pipeline_VITIS_LOOP_1992_1_fu_50/mac_muladd_8s_19s_32s_32_4_1_U1093/k_sign_mac_muladd_8s_19s_32s_32_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_pdecompose_Pipeline_VITIS_LOOP_1992_1_fu_50/mac_muladd_8s_19s_32s_32_4_1_U1093/k_sign_mac_muladd_8s_19s_32s_32_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_pdecompose_Pipeline_VITIS_LOOP_1992_1_fu_50/mac_muladd_8s_19s_32s_32_4_1_U1093/k_sign_mac_muladd_8s_19s_32s_32_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP grp_pdecompose_Pipeline_VITIS_LOOP_1992_1_fu_50/mac_muladd_8s_19s_32s_32_4_1_U1093/k_sign_mac_muladd_8s_19s_32s_32_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator grp_pdecompose_Pipeline_VITIS_LOOP_1992_1_fu_50/mac_muladd_8s_19s_32s_32_4_1_U1093/k_sign_mac_muladd_8s_19s_32s_32_4_1_DSP48_2_U/p is absorbed into DSP grp_pdecompose_Pipeline_VITIS_LOOP_1992_1_fu_50/mac_muladd_8s_19s_32s_32_4_1_U1093/k_sign_mac_muladd_8s_19s_32s_32_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator grp_pdecompose_Pipeline_VITIS_LOOP_1992_1_fu_50/mac_muladd_8s_19s_32s_32_4_1_U1093/k_sign_mac_muladd_8s_19s_32s_32_4_1_DSP48_2_U/m is absorbed into DSP grp_pdecompose_Pipeline_VITIS_LOOP_1992_1_fu_50/mac_muladd_8s_19s_32s_32_4_1_U1093/k_sign_mac_muladd_8s_19s_32s_32_4_1_DSP48_2_U/p_reg_reg.
INFO: [Synth 8-4471] merging register 'grp_pack_sig_Pipeline_VITIS_LOOP_2207_5_fu_219/ap_CS_iter0_fsm_reg[0:0]' into 'grp_pack_sig_Pipeline_VITIS_LOOP_2134_2_fu_203/ap_CS_iter0_fsm_reg[0:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_pack_sig_Pipeline_VITIS_LOOP_2207_5.v:193]
INFO: [Synth 8-4471] merging register 'grp_pack_sig_Pipeline_VITIS_LOOP_2222_6_fu_242/ap_CS_iter0_fsm_reg[0:0]' into 'grp_pack_sig_Pipeline_VITIS_LOOP_2134_2_fu_203/ap_CS_iter0_fsm_reg[0:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_pack_sig_Pipeline_VITIS_LOOP_2222_6.v:130]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_reduce32_3_Pipeline_VITIS_LOOP_1948_1_fu_48/mac_muladd_9s_24s_32ns_32_4_1_U1896/k_sign_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '32' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mac_muladd_9s_24s_32ns_32_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_reduce32_3_Pipeline_VITIS_LOOP_1948_1_fu_48/mac_muladd_9s_24s_32ns_32_4_1_U1896/k_sign_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '32' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mac_muladd_9s_24s_32ns_32_4_1.v:31]
DSP Report: Generating DSP grp_reduce32_3_Pipeline_VITIS_LOOP_1948_1_fu_48/mac_muladd_9s_24s_32ns_32_4_1_U1896/k_sign_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+((A:0x3f801fff)'*B2)')'.
DSP Report: register grp_reduce32_3_Pipeline_VITIS_LOOP_1948_1_fu_48/mac_muladd_9s_24s_32ns_32_4_1_U1896/k_sign_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP grp_reduce32_3_Pipeline_VITIS_LOOP_1948_1_fu_48/mac_muladd_9s_24s_32ns_32_4_1_U1896/k_sign_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_reduce32_3_Pipeline_VITIS_LOOP_1948_1_fu_48/mac_muladd_9s_24s_32ns_32_4_1_U1896/k_sign_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP grp_reduce32_3_Pipeline_VITIS_LOOP_1948_1_fu_48/mac_muladd_9s_24s_32ns_32_4_1_U1896/k_sign_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_reduce32_3_Pipeline_VITIS_LOOP_1948_1_fu_48/tmp_reg_126_pp0_iter2_reg_reg is absorbed into DSP grp_reduce32_3_Pipeline_VITIS_LOOP_1948_1_fu_48/mac_muladd_9s_24s_32ns_32_4_1_U1896/k_sign_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_reduce32_3_Pipeline_VITIS_LOOP_1948_1_fu_48/mac_muladd_9s_24s_32ns_32_4_1_U1896/k_sign_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_reduce32_3_Pipeline_VITIS_LOOP_1948_1_fu_48/mac_muladd_9s_24s_32ns_32_4_1_U1896/k_sign_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_reduce32_3_Pipeline_VITIS_LOOP_1948_1_fu_48/mac_muladd_9s_24s_32ns_32_4_1_U1896/k_sign_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_reduce32_3_Pipeline_VITIS_LOOP_1948_1_fu_48/mac_muladd_9s_24s_32ns_32_4_1_U1896/k_sign_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_reduce32_3_Pipeline_VITIS_LOOP_1948_1_fu_48/mac_muladd_9s_24s_32ns_32_4_1_U1896/k_sign_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0_U/p is absorbed into DSP grp_reduce32_3_Pipeline_VITIS_LOOP_1948_1_fu_48/mac_muladd_9s_24s_32ns_32_4_1_U1896/k_sign_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_reduce32_3_Pipeline_VITIS_LOOP_1948_1_fu_48/mac_muladd_9s_24s_32ns_32_4_1_U1896/k_sign_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0_U/m is absorbed into DSP grp_reduce32_3_Pipeline_VITIS_LOOP_1948_1_fu_48/mac_muladd_9s_24s_32ns_32_4_1_U1896/k_sign_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_reducef_3_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_27ns_32_2_1_U1887/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_reducef_3_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_27ns_32_2_1_U1887/tmp_product is absorbed into DSP grp_reducef_3_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_27ns_32_2_1_U1887/tmp_product.
DSP Report: register grp_reducef_3_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_27ns_32_2_1_U1887/tmp_product is absorbed into DSP grp_reducef_3_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_27ns_32_2_1_U1887/tmp_product.
DSP Report: operator grp_reducef_3_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_27ns_32_2_1_U1887/tmp_product is absorbed into DSP grp_reducef_3_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_27ns_32_2_1_U1887/tmp_product.
DSP Report: operator grp_reducef_3_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_27ns_32_2_1_U1887/tmp_product is absorbed into DSP grp_reducef_3_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_27ns_32_2_1_U1887/tmp_product.
DSP Report: Generating DSP grp_reducef_3_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_24s_55_2_1_U1888/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_reducef_3_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_24s_55_2_1_U1888/tmp_product is absorbed into DSP grp_reducef_3_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_24s_55_2_1_U1888/tmp_product.
DSP Report: register grp_reducef_3_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_24s_55_2_1_U1888/tmp_product is absorbed into DSP grp_reducef_3_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_24s_55_2_1_U1888/tmp_product.
DSP Report: operator grp_reducef_3_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_24s_55_2_1_U1888/tmp_product is absorbed into DSP grp_reducef_3_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_24s_55_2_1_U1888/tmp_product.
DSP Report: operator grp_reducef_3_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_24s_55_2_1_U1888/tmp_product is absorbed into DSP grp_reducef_3_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_24s_55_2_1_U1888/tmp_product.
DSP Report: Generating DSP grp_reducef_3_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_27ns_32_2_1_U1887/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B''.
DSP Report: register grp_reducef_3_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_17ns_49_2_1_U1886/dout_reg is absorbed into DSP grp_reducef_3_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_27ns_32_2_1_U1887/dout_reg.
DSP Report: register grp_reducef_3_Pipeline_VITIS_LOOP_1937_1_fu_48/trunc_ln358_reg_170_reg is absorbed into DSP grp_reducef_3_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_27ns_32_2_1_U1887/dout_reg.
DSP Report: register grp_reducef_3_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_27ns_32_2_1_U1887/dout_reg is absorbed into DSP grp_reducef_3_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_27ns_32_2_1_U1887/dout_reg.
DSP Report: operator grp_reducef_3_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_27ns_32_2_1_U1887/tmp_product is absorbed into DSP grp_reducef_3_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_27ns_32_2_1_U1887/dout_reg.
DSP Report: operator grp_reducef_3_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_27ns_32_2_1_U1887/tmp_product is absorbed into DSP grp_reducef_3_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_27ns_32_2_1_U1887/dout_reg.
DSP Report: Generating DSP grp_reducef_3_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_24s_55_2_1_U1888/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_reducef_3_Pipeline_VITIS_LOOP_1937_1_fu_48/t_reg_175_reg is absorbed into DSP grp_reducef_3_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_24s_55_2_1_U1888/dout_reg.
DSP Report: register grp_reducef_3_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_24s_55_2_1_U1888/dout_reg is absorbed into DSP grp_reducef_3_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_24s_55_2_1_U1888/dout_reg.
DSP Report: operator grp_reducef_3_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_24s_55_2_1_U1888/tmp_product is absorbed into DSP grp_reducef_3_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_24s_55_2_1_U1888/dout_reg.
DSP Report: operator grp_reducef_3_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_24s_55_2_1_U1888/tmp_product is absorbed into DSP grp_reducef_3_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_24s_55_2_1_U1888/dout_reg.
INFO: [Synth 8-7124] RAM ("s_h_r_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "s_h_r_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 14 for RAM "s_h_r_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg"
INFO: [Synth 8-7124] RAM ("s_h_r_1_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "s_h_r_1_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 14 for RAM "s_h_r_1_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg"
INFO: [Synth 8-7124] RAM ("s_w0_a_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "s_w0_a_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 14 for RAM "s_w0_a_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg"
INFO: [Synth 8-5784] Optimized 31 bits of RAM "U_k_sign_fifo_w32_d2048_A_ram/mem_reg" due to constant propagation. Old ram width 32 bits, new ram width 1 bits.
INFO: [Synth 8-7124] RAM ("s_h_h_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "s_h_h_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg"
INFO: [Synth 8-7124] RAM ("s_w1_d_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "s_w1_d_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 14 for RAM "s_w1_d_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg"
INFO: [Synth 8-7124] RAM ("s_h_f_2_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "s_h_f_2_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 14 for RAM "s_h_f_2_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg"
INFO: [Synth 8-7124] RAM ("s_h_i_2_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "s_h_i_2_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 14 for RAM "s_h_i_2_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg"
INFO: [Synth 8-7124] RAM ("s_w1_d_1_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "s_w1_d_1_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 14 for RAM "s_w1_d_1_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg"
INFO: [Synth 8-7124] RAM ("s_s1_t_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "s_s1_t_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 14 for RAM "s_s1_t_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg"
INFO: [Synth 8-7124] RAM ("s_z_r_1_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "s_z_r_1_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 14 for RAM "s_z_r_1_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg"
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_23s_54_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_27ns_32_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_24s_55_2_1.v:24]
DSP Report: Generating DSP grp_invntt_layer_int_16_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1569/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_invntt_layer_int_16_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1569/tmp_product is absorbed into DSP grp_invntt_layer_int_16_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1569/tmp_product.
DSP Report: register grp_invntt_layer_int_16_Pipeline_invntt_layer_fu_58/sub_ln1702_reg_326_reg is absorbed into DSP grp_invntt_layer_int_16_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1569/tmp_product.
DSP Report: operator grp_invntt_layer_int_16_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1569/tmp_product is absorbed into DSP grp_invntt_layer_int_16_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1569/tmp_product.
DSP Report: operator grp_invntt_layer_int_16_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1569/tmp_product is absorbed into DSP grp_invntt_layer_int_16_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1569/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_16_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1569/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_invntt_layer_int_16_Pipeline_invntt_layer_fu_58/sub_ln1678_reg_336_reg is absorbed into DSP grp_invntt_layer_int_16_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1569/dout_reg.
DSP Report: register grp_invntt_layer_int_16_Pipeline_invntt_layer_fu_58/sub_ln1702_reg_326_reg is absorbed into DSP grp_invntt_layer_int_16_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1569/dout_reg.
DSP Report: register grp_invntt_layer_int_16_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1569/dout_reg is absorbed into DSP grp_invntt_layer_int_16_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1569/dout_reg.
DSP Report: operator grp_invntt_layer_int_16_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1569/tmp_product is absorbed into DSP grp_invntt_layer_int_16_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1569/dout_reg.
DSP Report: operator grp_invntt_layer_int_16_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1569/tmp_product is absorbed into DSP grp_invntt_layer_int_16_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1569/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_16_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1570/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_invntt_layer_int_16_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1570/tmp_product is absorbed into DSP grp_invntt_layer_int_16_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1570/tmp_product.
DSP Report: register grp_invntt_layer_int_16_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1570/tmp_product is absorbed into DSP grp_invntt_layer_int_16_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1570/tmp_product.
DSP Report: operator grp_invntt_layer_int_16_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1570/tmp_product is absorbed into DSP grp_invntt_layer_int_16_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1570/tmp_product.
DSP Report: operator grp_invntt_layer_int_16_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1570/tmp_product is absorbed into DSP grp_invntt_layer_int_16_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1570/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_16_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1571/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_invntt_layer_int_16_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1571/tmp_product is absorbed into DSP grp_invntt_layer_int_16_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1571/tmp_product.
DSP Report: register grp_invntt_layer_int_16_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1571/tmp_product is absorbed into DSP grp_invntt_layer_int_16_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1571/tmp_product.
DSP Report: operator grp_invntt_layer_int_16_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1571/tmp_product is absorbed into DSP grp_invntt_layer_int_16_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1571/tmp_product.
DSP Report: operator grp_invntt_layer_int_16_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1571/tmp_product is absorbed into DSP grp_invntt_layer_int_16_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1571/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_16_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1570/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_invntt_layer_int_16_Pipeline_invntt_layer_fu_58/trunc_ln358_reg_356_reg is absorbed into DSP grp_invntt_layer_int_16_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1570/dout_reg.
DSP Report: register grp_invntt_layer_int_16_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1570/dout_reg is absorbed into DSP grp_invntt_layer_int_16_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1570/dout_reg.
DSP Report: operator grp_invntt_layer_int_16_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1570/tmp_product is absorbed into DSP grp_invntt_layer_int_16_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1570/dout_reg.
DSP Report: operator grp_invntt_layer_int_16_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1570/tmp_product is absorbed into DSP grp_invntt_layer_int_16_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1570/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_16_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1571/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_invntt_layer_int_16_Pipeline_invntt_layer_fu_58/t_179_reg_361_reg is absorbed into DSP grp_invntt_layer_int_16_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1571/dout_reg.
DSP Report: register grp_invntt_layer_int_16_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1571/dout_reg is absorbed into DSP grp_invntt_layer_int_16_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1571/dout_reg.
DSP Report: operator grp_invntt_layer_int_16_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1571/tmp_product is absorbed into DSP grp_invntt_layer_int_16_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1571/dout_reg.
DSP Report: operator grp_invntt_layer_int_16_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1571/tmp_product is absorbed into DSP grp_invntt_layer_int_16_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1571/dout_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_23s_54_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_27ns_32_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_24s_55_2_1.v:24]
DSP Report: Generating DSP grp_invntt_layer_int_17_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1583/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_invntt_layer_int_17_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1583/tmp_product is absorbed into DSP grp_invntt_layer_int_17_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1583/tmp_product.
DSP Report: register grp_invntt_layer_int_17_Pipeline_invntt_layer_fu_58/sub_ln1702_reg_326_reg is absorbed into DSP grp_invntt_layer_int_17_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1583/tmp_product.
DSP Report: operator grp_invntt_layer_int_17_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1583/tmp_product is absorbed into DSP grp_invntt_layer_int_17_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1583/tmp_product.
DSP Report: operator grp_invntt_layer_int_17_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1583/tmp_product is absorbed into DSP grp_invntt_layer_int_17_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1583/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_17_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1583/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_invntt_layer_int_17_Pipeline_invntt_layer_fu_58/sub_ln1678_reg_336_reg is absorbed into DSP grp_invntt_layer_int_17_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1583/dout_reg.
DSP Report: register grp_invntt_layer_int_17_Pipeline_invntt_layer_fu_58/sub_ln1702_reg_326_reg is absorbed into DSP grp_invntt_layer_int_17_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1583/dout_reg.
DSP Report: register grp_invntt_layer_int_17_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1583/dout_reg is absorbed into DSP grp_invntt_layer_int_17_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1583/dout_reg.
DSP Report: operator grp_invntt_layer_int_17_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1583/tmp_product is absorbed into DSP grp_invntt_layer_int_17_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1583/dout_reg.
DSP Report: operator grp_invntt_layer_int_17_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1583/tmp_product is absorbed into DSP grp_invntt_layer_int_17_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1583/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_17_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1584/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_invntt_layer_int_17_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1584/tmp_product is absorbed into DSP grp_invntt_layer_int_17_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1584/tmp_product.
DSP Report: register grp_invntt_layer_int_17_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1584/tmp_product is absorbed into DSP grp_invntt_layer_int_17_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1584/tmp_product.
DSP Report: operator grp_invntt_layer_int_17_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1584/tmp_product is absorbed into DSP grp_invntt_layer_int_17_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1584/tmp_product.
DSP Report: operator grp_invntt_layer_int_17_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1584/tmp_product is absorbed into DSP grp_invntt_layer_int_17_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1584/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_17_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1585/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_invntt_layer_int_17_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1585/tmp_product is absorbed into DSP grp_invntt_layer_int_17_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1585/tmp_product.
DSP Report: register grp_invntt_layer_int_17_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1585/tmp_product is absorbed into DSP grp_invntt_layer_int_17_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1585/tmp_product.
DSP Report: operator grp_invntt_layer_int_17_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1585/tmp_product is absorbed into DSP grp_invntt_layer_int_17_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1585/tmp_product.
DSP Report: operator grp_invntt_layer_int_17_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1585/tmp_product is absorbed into DSP grp_invntt_layer_int_17_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1585/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_17_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1584/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_invntt_layer_int_17_Pipeline_invntt_layer_fu_58/trunc_ln358_reg_356_reg is absorbed into DSP grp_invntt_layer_int_17_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1584/dout_reg.
DSP Report: register grp_invntt_layer_int_17_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1584/dout_reg is absorbed into DSP grp_invntt_layer_int_17_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1584/dout_reg.
DSP Report: operator grp_invntt_layer_int_17_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1584/tmp_product is absorbed into DSP grp_invntt_layer_int_17_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1584/dout_reg.
DSP Report: operator grp_invntt_layer_int_17_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1584/tmp_product is absorbed into DSP grp_invntt_layer_int_17_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1584/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_17_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1585/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_invntt_layer_int_17_Pipeline_invntt_layer_fu_58/t_177_reg_361_reg is absorbed into DSP grp_invntt_layer_int_17_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1585/dout_reg.
DSP Report: register grp_invntt_layer_int_17_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1585/dout_reg is absorbed into DSP grp_invntt_layer_int_17_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1585/dout_reg.
DSP Report: operator grp_invntt_layer_int_17_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1585/tmp_product is absorbed into DSP grp_invntt_layer_int_17_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1585/dout_reg.
DSP Report: operator grp_invntt_layer_int_17_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1585/tmp_product is absorbed into DSP grp_invntt_layer_int_17_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1585/dout_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_23s_54_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_27ns_32_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_24s_55_2_1.v:24]
DSP Report: Generating DSP grp_invntt_layer_int_18_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1597/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_invntt_layer_int_18_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1597/tmp_product is absorbed into DSP grp_invntt_layer_int_18_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1597/tmp_product.
DSP Report: register grp_invntt_layer_int_18_Pipeline_invntt_layer_fu_58/sub_ln1702_reg_324_reg is absorbed into DSP grp_invntt_layer_int_18_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1597/tmp_product.
DSP Report: operator grp_invntt_layer_int_18_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1597/tmp_product is absorbed into DSP grp_invntt_layer_int_18_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1597/tmp_product.
DSP Report: operator grp_invntt_layer_int_18_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1597/tmp_product is absorbed into DSP grp_invntt_layer_int_18_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1597/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_18_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1597/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_invntt_layer_int_18_Pipeline_invntt_layer_fu_58/sub_ln1678_reg_334_reg is absorbed into DSP grp_invntt_layer_int_18_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1597/dout_reg.
DSP Report: register grp_invntt_layer_int_18_Pipeline_invntt_layer_fu_58/sub_ln1702_reg_324_reg is absorbed into DSP grp_invntt_layer_int_18_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1597/dout_reg.
DSP Report: register grp_invntt_layer_int_18_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1597/dout_reg is absorbed into DSP grp_invntt_layer_int_18_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1597/dout_reg.
DSP Report: operator grp_invntt_layer_int_18_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1597/tmp_product is absorbed into DSP grp_invntt_layer_int_18_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1597/dout_reg.
DSP Report: operator grp_invntt_layer_int_18_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1597/tmp_product is absorbed into DSP grp_invntt_layer_int_18_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1597/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_18_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1598/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_invntt_layer_int_18_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1598/tmp_product is absorbed into DSP grp_invntt_layer_int_18_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1598/tmp_product.
DSP Report: register grp_invntt_layer_int_18_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1598/tmp_product is absorbed into DSP grp_invntt_layer_int_18_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1598/tmp_product.
DSP Report: operator grp_invntt_layer_int_18_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1598/tmp_product is absorbed into DSP grp_invntt_layer_int_18_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1598/tmp_product.
DSP Report: operator grp_invntt_layer_int_18_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1598/tmp_product is absorbed into DSP grp_invntt_layer_int_18_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1598/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_18_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1599/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_invntt_layer_int_18_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1599/tmp_product is absorbed into DSP grp_invntt_layer_int_18_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1599/tmp_product.
DSP Report: register grp_invntt_layer_int_18_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1599/tmp_product is absorbed into DSP grp_invntt_layer_int_18_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1599/tmp_product.
DSP Report: operator grp_invntt_layer_int_18_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1599/tmp_product is absorbed into DSP grp_invntt_layer_int_18_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1599/tmp_product.
DSP Report: operator grp_invntt_layer_int_18_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1599/tmp_product is absorbed into DSP grp_invntt_layer_int_18_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1599/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_18_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1598/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_invntt_layer_int_18_Pipeline_invntt_layer_fu_58/trunc_ln358_reg_354_reg is absorbed into DSP grp_invntt_layer_int_18_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1598/dout_reg.
DSP Report: register grp_invntt_layer_int_18_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1598/dout_reg is absorbed into DSP grp_invntt_layer_int_18_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1598/dout_reg.
DSP Report: operator grp_invntt_layer_int_18_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1598/tmp_product is absorbed into DSP grp_invntt_layer_int_18_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1598/dout_reg.
DSP Report: operator grp_invntt_layer_int_18_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1598/tmp_product is absorbed into DSP grp_invntt_layer_int_18_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1598/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_18_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1599/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_invntt_layer_int_18_Pipeline_invntt_layer_fu_58/t_175_reg_359_reg is absorbed into DSP grp_invntt_layer_int_18_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1599/dout_reg.
DSP Report: register grp_invntt_layer_int_18_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1599/dout_reg is absorbed into DSP grp_invntt_layer_int_18_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1599/dout_reg.
DSP Report: operator grp_invntt_layer_int_18_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1599/tmp_product is absorbed into DSP grp_invntt_layer_int_18_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1599/dout_reg.
DSP Report: operator grp_invntt_layer_int_18_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1599/tmp_product is absorbed into DSP grp_invntt_layer_int_18_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1599/dout_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_23s_54_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_27ns_32_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_24s_55_2_1.v:24]
DSP Report: Generating DSP grp_invntt_layer_int_19_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1611/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_invntt_layer_int_19_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1611/tmp_product is absorbed into DSP grp_invntt_layer_int_19_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1611/tmp_product.
DSP Report: register grp_invntt_layer_int_19_Pipeline_invntt_layer_fu_58/sub_ln1702_reg_324_reg is absorbed into DSP grp_invntt_layer_int_19_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1611/tmp_product.
DSP Report: operator grp_invntt_layer_int_19_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1611/tmp_product is absorbed into DSP grp_invntt_layer_int_19_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1611/tmp_product.
DSP Report: operator grp_invntt_layer_int_19_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1611/tmp_product is absorbed into DSP grp_invntt_layer_int_19_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1611/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_19_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1611/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_invntt_layer_int_19_Pipeline_invntt_layer_fu_58/sub_ln1678_reg_334_reg is absorbed into DSP grp_invntt_layer_int_19_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1611/dout_reg.
DSP Report: register grp_invntt_layer_int_19_Pipeline_invntt_layer_fu_58/sub_ln1702_reg_324_reg is absorbed into DSP grp_invntt_layer_int_19_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1611/dout_reg.
DSP Report: register grp_invntt_layer_int_19_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1611/dout_reg is absorbed into DSP grp_invntt_layer_int_19_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1611/dout_reg.
DSP Report: operator grp_invntt_layer_int_19_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1611/tmp_product is absorbed into DSP grp_invntt_layer_int_19_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1611/dout_reg.
DSP Report: operator grp_invntt_layer_int_19_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1611/tmp_product is absorbed into DSP grp_invntt_layer_int_19_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1611/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_19_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1612/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_invntt_layer_int_19_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1612/tmp_product is absorbed into DSP grp_invntt_layer_int_19_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1612/tmp_product.
DSP Report: register grp_invntt_layer_int_19_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1612/tmp_product is absorbed into DSP grp_invntt_layer_int_19_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1612/tmp_product.
DSP Report: operator grp_invntt_layer_int_19_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1612/tmp_product is absorbed into DSP grp_invntt_layer_int_19_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1612/tmp_product.
DSP Report: operator grp_invntt_layer_int_19_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1612/tmp_product is absorbed into DSP grp_invntt_layer_int_19_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1612/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_19_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1613/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_invntt_layer_int_19_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1613/tmp_product is absorbed into DSP grp_invntt_layer_int_19_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1613/tmp_product.
DSP Report: register grp_invntt_layer_int_19_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1613/tmp_product is absorbed into DSP grp_invntt_layer_int_19_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1613/tmp_product.
DSP Report: operator grp_invntt_layer_int_19_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1613/tmp_product is absorbed into DSP grp_invntt_layer_int_19_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1613/tmp_product.
DSP Report: operator grp_invntt_layer_int_19_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1613/tmp_product is absorbed into DSP grp_invntt_layer_int_19_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1613/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_19_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1612/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_invntt_layer_int_19_Pipeline_invntt_layer_fu_58/trunc_ln358_reg_354_reg is absorbed into DSP grp_invntt_layer_int_19_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1612/dout_reg.
DSP Report: register grp_invntt_layer_int_19_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1612/dout_reg is absorbed into DSP grp_invntt_layer_int_19_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1612/dout_reg.
DSP Report: operator grp_invntt_layer_int_19_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1612/tmp_product is absorbed into DSP grp_invntt_layer_int_19_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1612/dout_reg.
DSP Report: operator grp_invntt_layer_int_19_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1612/tmp_product is absorbed into DSP grp_invntt_layer_int_19_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1612/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_19_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1613/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_invntt_layer_int_19_Pipeline_invntt_layer_fu_58/t_173_reg_359_reg is absorbed into DSP grp_invntt_layer_int_19_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1613/dout_reg.
DSP Report: register grp_invntt_layer_int_19_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1613/dout_reg is absorbed into DSP grp_invntt_layer_int_19_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1613/dout_reg.
DSP Report: operator grp_invntt_layer_int_19_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1613/tmp_product is absorbed into DSP grp_invntt_layer_int_19_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1613/dout_reg.
DSP Report: operator grp_invntt_layer_int_19_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1613/tmp_product is absorbed into DSP grp_invntt_layer_int_19_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1613/dout_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_23s_54_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_27ns_32_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_24s_55_2_1.v:24]
DSP Report: Generating DSP grp_invntt_layer_int_20_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1625/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_invntt_layer_int_20_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1625/tmp_product is absorbed into DSP grp_invntt_layer_int_20_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1625/tmp_product.
DSP Report: register grp_invntt_layer_int_20_Pipeline_invntt_layer_fu_58/sub_ln1702_reg_326_reg is absorbed into DSP grp_invntt_layer_int_20_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1625/tmp_product.
DSP Report: operator grp_invntt_layer_int_20_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1625/tmp_product is absorbed into DSP grp_invntt_layer_int_20_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1625/tmp_product.
DSP Report: operator grp_invntt_layer_int_20_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1625/tmp_product is absorbed into DSP grp_invntt_layer_int_20_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1625/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_20_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1625/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_invntt_layer_int_20_Pipeline_invntt_layer_fu_58/sub_ln1678_reg_336_reg is absorbed into DSP grp_invntt_layer_int_20_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1625/dout_reg.
DSP Report: register grp_invntt_layer_int_20_Pipeline_invntt_layer_fu_58/sub_ln1702_reg_326_reg is absorbed into DSP grp_invntt_layer_int_20_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1625/dout_reg.
DSP Report: register grp_invntt_layer_int_20_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1625/dout_reg is absorbed into DSP grp_invntt_layer_int_20_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1625/dout_reg.
DSP Report: operator grp_invntt_layer_int_20_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1625/tmp_product is absorbed into DSP grp_invntt_layer_int_20_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1625/dout_reg.
DSP Report: operator grp_invntt_layer_int_20_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1625/tmp_product is absorbed into DSP grp_invntt_layer_int_20_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1625/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_20_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1626/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_invntt_layer_int_20_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1626/tmp_product is absorbed into DSP grp_invntt_layer_int_20_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1626/tmp_product.
DSP Report: register grp_invntt_layer_int_20_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1626/tmp_product is absorbed into DSP grp_invntt_layer_int_20_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1626/tmp_product.
DSP Report: operator grp_invntt_layer_int_20_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1626/tmp_product is absorbed into DSP grp_invntt_layer_int_20_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1626/tmp_product.
DSP Report: operator grp_invntt_layer_int_20_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1626/tmp_product is absorbed into DSP grp_invntt_layer_int_20_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1626/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_20_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1627/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_invntt_layer_int_20_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1627/tmp_product is absorbed into DSP grp_invntt_layer_int_20_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1627/tmp_product.
DSP Report: register grp_invntt_layer_int_20_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1627/tmp_product is absorbed into DSP grp_invntt_layer_int_20_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1627/tmp_product.
DSP Report: operator grp_invntt_layer_int_20_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1627/tmp_product is absorbed into DSP grp_invntt_layer_int_20_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1627/tmp_product.
DSP Report: operator grp_invntt_layer_int_20_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1627/tmp_product is absorbed into DSP grp_invntt_layer_int_20_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1627/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_20_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1626/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_invntt_layer_int_20_Pipeline_invntt_layer_fu_58/trunc_ln358_reg_356_reg is absorbed into DSP grp_invntt_layer_int_20_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1626/dout_reg.
DSP Report: register grp_invntt_layer_int_20_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1626/dout_reg is absorbed into DSP grp_invntt_layer_int_20_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1626/dout_reg.
DSP Report: operator grp_invntt_layer_int_20_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1626/tmp_product is absorbed into DSP grp_invntt_layer_int_20_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1626/dout_reg.
DSP Report: operator grp_invntt_layer_int_20_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1626/tmp_product is absorbed into DSP grp_invntt_layer_int_20_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1626/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_20_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1627/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_invntt_layer_int_20_Pipeline_invntt_layer_fu_58/t_169_reg_361_reg is absorbed into DSP grp_invntt_layer_int_20_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1627/dout_reg.
DSP Report: register grp_invntt_layer_int_20_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1627/dout_reg is absorbed into DSP grp_invntt_layer_int_20_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1627/dout_reg.
DSP Report: operator grp_invntt_layer_int_20_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1627/tmp_product is absorbed into DSP grp_invntt_layer_int_20_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1627/dout_reg.
DSP Report: operator grp_invntt_layer_int_20_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1627/tmp_product is absorbed into DSP grp_invntt_layer_int_20_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1627/dout_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_23s_54_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_27ns_32_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_24s_55_2_1.v:24]
DSP Report: Generating DSP grp_invntt_layer_int_21_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1639/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_invntt_layer_int_21_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1639/tmp_product is absorbed into DSP grp_invntt_layer_int_21_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1639/tmp_product.
DSP Report: register grp_invntt_layer_int_21_Pipeline_invntt_layer_fu_58/sub_ln1702_reg_326_reg is absorbed into DSP grp_invntt_layer_int_21_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1639/tmp_product.
DSP Report: operator grp_invntt_layer_int_21_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1639/tmp_product is absorbed into DSP grp_invntt_layer_int_21_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1639/tmp_product.
DSP Report: operator grp_invntt_layer_int_21_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1639/tmp_product is absorbed into DSP grp_invntt_layer_int_21_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1639/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_21_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1639/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_invntt_layer_int_21_Pipeline_invntt_layer_fu_58/sub_ln1678_reg_336_reg is absorbed into DSP grp_invntt_layer_int_21_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1639/dout_reg.
DSP Report: register grp_invntt_layer_int_21_Pipeline_invntt_layer_fu_58/sub_ln1702_reg_326_reg is absorbed into DSP grp_invntt_layer_int_21_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1639/dout_reg.
DSP Report: register grp_invntt_layer_int_21_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1639/dout_reg is absorbed into DSP grp_invntt_layer_int_21_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1639/dout_reg.
DSP Report: operator grp_invntt_layer_int_21_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1639/tmp_product is absorbed into DSP grp_invntt_layer_int_21_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1639/dout_reg.
DSP Report: operator grp_invntt_layer_int_21_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1639/tmp_product is absorbed into DSP grp_invntt_layer_int_21_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1639/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_21_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1640/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_invntt_layer_int_21_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1640/tmp_product is absorbed into DSP grp_invntt_layer_int_21_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1640/tmp_product.
DSP Report: register grp_invntt_layer_int_21_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1640/tmp_product is absorbed into DSP grp_invntt_layer_int_21_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1640/tmp_product.
DSP Report: operator grp_invntt_layer_int_21_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1640/tmp_product is absorbed into DSP grp_invntt_layer_int_21_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1640/tmp_product.
DSP Report: operator grp_invntt_layer_int_21_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1640/tmp_product is absorbed into DSP grp_invntt_layer_int_21_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1640/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_21_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1641/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_invntt_layer_int_21_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1641/tmp_product is absorbed into DSP grp_invntt_layer_int_21_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1641/tmp_product.
DSP Report: register grp_invntt_layer_int_21_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1641/tmp_product is absorbed into DSP grp_invntt_layer_int_21_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1641/tmp_product.
DSP Report: operator grp_invntt_layer_int_21_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1641/tmp_product is absorbed into DSP grp_invntt_layer_int_21_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1641/tmp_product.
DSP Report: operator grp_invntt_layer_int_21_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1641/tmp_product is absorbed into DSP grp_invntt_layer_int_21_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1641/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_21_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1640/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_invntt_layer_int_21_Pipeline_invntt_layer_fu_58/trunc_ln358_reg_356_reg is absorbed into DSP grp_invntt_layer_int_21_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1640/dout_reg.
DSP Report: register grp_invntt_layer_int_21_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1640/dout_reg is absorbed into DSP grp_invntt_layer_int_21_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1640/dout_reg.
DSP Report: operator grp_invntt_layer_int_21_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1640/tmp_product is absorbed into DSP grp_invntt_layer_int_21_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1640/dout_reg.
DSP Report: operator grp_invntt_layer_int_21_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1640/tmp_product is absorbed into DSP grp_invntt_layer_int_21_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1640/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_21_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1641/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_invntt_layer_int_21_Pipeline_invntt_layer_fu_58/t_167_reg_361_reg is absorbed into DSP grp_invntt_layer_int_21_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1641/dout_reg.
DSP Report: register grp_invntt_layer_int_21_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1641/dout_reg is absorbed into DSP grp_invntt_layer_int_21_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1641/dout_reg.
DSP Report: operator grp_invntt_layer_int_21_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1641/tmp_product is absorbed into DSP grp_invntt_layer_int_21_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1641/dout_reg.
DSP Report: operator grp_invntt_layer_int_21_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1641/tmp_product is absorbed into DSP grp_invntt_layer_int_21_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1641/dout_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_23s_54_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_27ns_32_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_24s_55_2_1.v:24]
DSP Report: Generating DSP grp_invntt_layer_int_22_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1653/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_invntt_layer_int_22_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1653/tmp_product is absorbed into DSP grp_invntt_layer_int_22_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1653/tmp_product.
DSP Report: register grp_invntt_layer_int_22_Pipeline_invntt_layer_fu_58/sub_ln1702_reg_324_reg is absorbed into DSP grp_invntt_layer_int_22_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1653/tmp_product.
DSP Report: operator grp_invntt_layer_int_22_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1653/tmp_product is absorbed into DSP grp_invntt_layer_int_22_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1653/tmp_product.
DSP Report: operator grp_invntt_layer_int_22_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1653/tmp_product is absorbed into DSP grp_invntt_layer_int_22_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1653/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_22_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1653/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_invntt_layer_int_22_Pipeline_invntt_layer_fu_58/sub_ln1678_reg_334_reg is absorbed into DSP grp_invntt_layer_int_22_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1653/dout_reg.
DSP Report: register grp_invntt_layer_int_22_Pipeline_invntt_layer_fu_58/sub_ln1702_reg_324_reg is absorbed into DSP grp_invntt_layer_int_22_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1653/dout_reg.
DSP Report: register grp_invntt_layer_int_22_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1653/dout_reg is absorbed into DSP grp_invntt_layer_int_22_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1653/dout_reg.
DSP Report: operator grp_invntt_layer_int_22_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1653/tmp_product is absorbed into DSP grp_invntt_layer_int_22_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1653/dout_reg.
DSP Report: operator grp_invntt_layer_int_22_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1653/tmp_product is absorbed into DSP grp_invntt_layer_int_22_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1653/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_22_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1654/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_invntt_layer_int_22_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1654/tmp_product is absorbed into DSP grp_invntt_layer_int_22_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1654/tmp_product.
DSP Report: register grp_invntt_layer_int_22_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1654/tmp_product is absorbed into DSP grp_invntt_layer_int_22_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1654/tmp_product.
DSP Report: operator grp_invntt_layer_int_22_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1654/tmp_product is absorbed into DSP grp_invntt_layer_int_22_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1654/tmp_product.
DSP Report: operator grp_invntt_layer_int_22_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1654/tmp_product is absorbed into DSP grp_invntt_layer_int_22_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1654/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_22_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1655/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_invntt_layer_int_22_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1655/tmp_product is absorbed into DSP grp_invntt_layer_int_22_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1655/tmp_product.
DSP Report: register grp_invntt_layer_int_22_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1655/tmp_product is absorbed into DSP grp_invntt_layer_int_22_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1655/tmp_product.
DSP Report: operator grp_invntt_layer_int_22_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1655/tmp_product is absorbed into DSP grp_invntt_layer_int_22_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1655/tmp_product.
DSP Report: operator grp_invntt_layer_int_22_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1655/tmp_product is absorbed into DSP grp_invntt_layer_int_22_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1655/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_22_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1654/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_invntt_layer_int_22_Pipeline_invntt_layer_fu_58/trunc_ln358_reg_354_reg is absorbed into DSP grp_invntt_layer_int_22_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1654/dout_reg.
DSP Report: register grp_invntt_layer_int_22_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1654/dout_reg is absorbed into DSP grp_invntt_layer_int_22_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1654/dout_reg.
DSP Report: operator grp_invntt_layer_int_22_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1654/tmp_product is absorbed into DSP grp_invntt_layer_int_22_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1654/dout_reg.
DSP Report: operator grp_invntt_layer_int_22_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1654/tmp_product is absorbed into DSP grp_invntt_layer_int_22_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1654/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_22_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1655/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_invntt_layer_int_22_Pipeline_invntt_layer_fu_58/t_165_reg_359_reg is absorbed into DSP grp_invntt_layer_int_22_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1655/dout_reg.
DSP Report: register grp_invntt_layer_int_22_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1655/dout_reg is absorbed into DSP grp_invntt_layer_int_22_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1655/dout_reg.
DSP Report: operator grp_invntt_layer_int_22_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1655/tmp_product is absorbed into DSP grp_invntt_layer_int_22_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1655/dout_reg.
DSP Report: operator grp_invntt_layer_int_22_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1655/tmp_product is absorbed into DSP grp_invntt_layer_int_22_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1655/dout_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_23s_54_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_27ns_32_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_24s_55_2_1.v:24]
DSP Report: Generating DSP grp_invntt_layer_int_23_Pipeline_invntt_layer_fu_46/mul_32s_23s_54_2_1_U1667/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_invntt_layer_int_23_Pipeline_invntt_layer_fu_46/mul_32s_23s_54_2_1_U1667/tmp_product is absorbed into DSP grp_invntt_layer_int_23_Pipeline_invntt_layer_fu_46/mul_32s_23s_54_2_1_U1667/tmp_product.
DSP Report: register grp_invntt_layer_int_23_Pipeline_invntt_layer_fu_46/sub_ln1702_reg_322_reg is absorbed into DSP grp_invntt_layer_int_23_Pipeline_invntt_layer_fu_46/mul_32s_23s_54_2_1_U1667/tmp_product.
DSP Report: operator grp_invntt_layer_int_23_Pipeline_invntt_layer_fu_46/mul_32s_23s_54_2_1_U1667/tmp_product is absorbed into DSP grp_invntt_layer_int_23_Pipeline_invntt_layer_fu_46/mul_32s_23s_54_2_1_U1667/tmp_product.
DSP Report: operator grp_invntt_layer_int_23_Pipeline_invntt_layer_fu_46/mul_32s_23s_54_2_1_U1667/tmp_product is absorbed into DSP grp_invntt_layer_int_23_Pipeline_invntt_layer_fu_46/mul_32s_23s_54_2_1_U1667/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_23_Pipeline_invntt_layer_fu_46/mul_32s_23s_54_2_1_U1667/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_invntt_layer_int_23_Pipeline_invntt_layer_fu_46/sub_ln1678_reg_332_reg is absorbed into DSP grp_invntt_layer_int_23_Pipeline_invntt_layer_fu_46/mul_32s_23s_54_2_1_U1667/dout_reg.
DSP Report: register grp_invntt_layer_int_23_Pipeline_invntt_layer_fu_46/sub_ln1702_reg_322_reg is absorbed into DSP grp_invntt_layer_int_23_Pipeline_invntt_layer_fu_46/mul_32s_23s_54_2_1_U1667/dout_reg.
DSP Report: register grp_invntt_layer_int_23_Pipeline_invntt_layer_fu_46/mul_32s_23s_54_2_1_U1667/dout_reg is absorbed into DSP grp_invntt_layer_int_23_Pipeline_invntt_layer_fu_46/mul_32s_23s_54_2_1_U1667/dout_reg.
DSP Report: operator grp_invntt_layer_int_23_Pipeline_invntt_layer_fu_46/mul_32s_23s_54_2_1_U1667/tmp_product is absorbed into DSP grp_invntt_layer_int_23_Pipeline_invntt_layer_fu_46/mul_32s_23s_54_2_1_U1667/dout_reg.
DSP Report: operator grp_invntt_layer_int_23_Pipeline_invntt_layer_fu_46/mul_32s_23s_54_2_1_U1667/tmp_product is absorbed into DSP grp_invntt_layer_int_23_Pipeline_invntt_layer_fu_46/mul_32s_23s_54_2_1_U1667/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_23_Pipeline_invntt_layer_fu_46/mul_32s_27ns_32_2_1_U1668/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_invntt_layer_int_23_Pipeline_invntt_layer_fu_46/mul_32s_27ns_32_2_1_U1668/tmp_product is absorbed into DSP grp_invntt_layer_int_23_Pipeline_invntt_layer_fu_46/mul_32s_27ns_32_2_1_U1668/tmp_product.
DSP Report: register grp_invntt_layer_int_23_Pipeline_invntt_layer_fu_46/mul_32s_27ns_32_2_1_U1668/tmp_product is absorbed into DSP grp_invntt_layer_int_23_Pipeline_invntt_layer_fu_46/mul_32s_27ns_32_2_1_U1668/tmp_product.
DSP Report: operator grp_invntt_layer_int_23_Pipeline_invntt_layer_fu_46/mul_32s_27ns_32_2_1_U1668/tmp_product is absorbed into DSP grp_invntt_layer_int_23_Pipeline_invntt_layer_fu_46/mul_32s_27ns_32_2_1_U1668/tmp_product.
DSP Report: operator grp_invntt_layer_int_23_Pipeline_invntt_layer_fu_46/mul_32s_27ns_32_2_1_U1668/tmp_product is absorbed into DSP grp_invntt_layer_int_23_Pipeline_invntt_layer_fu_46/mul_32s_27ns_32_2_1_U1668/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_23_Pipeline_invntt_layer_fu_46/mul_32s_24s_55_2_1_U1669/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_invntt_layer_int_23_Pipeline_invntt_layer_fu_46/mul_32s_24s_55_2_1_U1669/tmp_product is absorbed into DSP grp_invntt_layer_int_23_Pipeline_invntt_layer_fu_46/mul_32s_24s_55_2_1_U1669/tmp_product.
DSP Report: register grp_invntt_layer_int_23_Pipeline_invntt_layer_fu_46/mul_32s_24s_55_2_1_U1669/tmp_product is absorbed into DSP grp_invntt_layer_int_23_Pipeline_invntt_layer_fu_46/mul_32s_24s_55_2_1_U1669/tmp_product.
DSP Report: operator grp_invntt_layer_int_23_Pipeline_invntt_layer_fu_46/mul_32s_24s_55_2_1_U1669/tmp_product is absorbed into DSP grp_invntt_layer_int_23_Pipeline_invntt_layer_fu_46/mul_32s_24s_55_2_1_U1669/tmp_product.
DSP Report: operator grp_invntt_layer_int_23_Pipeline_invntt_layer_fu_46/mul_32s_24s_55_2_1_U1669/tmp_product is absorbed into DSP grp_invntt_layer_int_23_Pipeline_invntt_layer_fu_46/mul_32s_24s_55_2_1_U1669/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_23_Pipeline_invntt_layer_fu_46/mul_32s_27ns_32_2_1_U1668/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_invntt_layer_int_23_Pipeline_invntt_layer_fu_46/trunc_ln358_reg_352_reg is absorbed into DSP grp_invntt_layer_int_23_Pipeline_invntt_layer_fu_46/mul_32s_27ns_32_2_1_U1668/dout_reg.
DSP Report: register grp_invntt_layer_int_23_Pipeline_invntt_layer_fu_46/mul_32s_27ns_32_2_1_U1668/dout_reg is absorbed into DSP grp_invntt_layer_int_23_Pipeline_invntt_layer_fu_46/mul_32s_27ns_32_2_1_U1668/dout_reg.
DSP Report: operator grp_invntt_layer_int_23_Pipeline_invntt_layer_fu_46/mul_32s_27ns_32_2_1_U1668/tmp_product is absorbed into DSP grp_invntt_layer_int_23_Pipeline_invntt_layer_fu_46/mul_32s_27ns_32_2_1_U1668/dout_reg.
DSP Report: operator grp_invntt_layer_int_23_Pipeline_invntt_layer_fu_46/mul_32s_27ns_32_2_1_U1668/tmp_product is absorbed into DSP grp_invntt_layer_int_23_Pipeline_invntt_layer_fu_46/mul_32s_27ns_32_2_1_U1668/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_23_Pipeline_invntt_layer_fu_46/mul_32s_24s_55_2_1_U1669/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_invntt_layer_int_23_Pipeline_invntt_layer_fu_46/t_163_reg_357_reg is absorbed into DSP grp_invntt_layer_int_23_Pipeline_invntt_layer_fu_46/mul_32s_24s_55_2_1_U1669/dout_reg.
DSP Report: register grp_invntt_layer_int_23_Pipeline_invntt_layer_fu_46/mul_32s_24s_55_2_1_U1669/dout_reg is absorbed into DSP grp_invntt_layer_int_23_Pipeline_invntt_layer_fu_46/mul_32s_24s_55_2_1_U1669/dout_reg.
DSP Report: operator grp_invntt_layer_int_23_Pipeline_invntt_layer_fu_46/mul_32s_24s_55_2_1_U1669/tmp_product is absorbed into DSP grp_invntt_layer_int_23_Pipeline_invntt_layer_fu_46/mul_32s_24s_55_2_1_U1669/dout_reg.
DSP Report: operator grp_invntt_layer_int_23_Pipeline_invntt_layer_fu_46/mul_32s_24s_55_2_1_U1669/tmp_product is absorbed into DSP grp_invntt_layer_int_23_Pipeline_invntt_layer_fu_46/mul_32s_24s_55_2_1_U1669/dout_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_27ns_32_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_24s_55_2_1.v:24]
DSP Report: Generating DSP grp_reducef_2_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_27ns_32_2_1_U1690/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_reducef_2_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_27ns_32_2_1_U1690/tmp_product is absorbed into DSP grp_reducef_2_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_27ns_32_2_1_U1690/tmp_product.
DSP Report: register grp_reducef_2_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_27ns_32_2_1_U1690/tmp_product is absorbed into DSP grp_reducef_2_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_27ns_32_2_1_U1690/tmp_product.
DSP Report: operator grp_reducef_2_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_27ns_32_2_1_U1690/tmp_product is absorbed into DSP grp_reducef_2_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_27ns_32_2_1_U1690/tmp_product.
DSP Report: operator grp_reducef_2_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_27ns_32_2_1_U1690/tmp_product is absorbed into DSP grp_reducef_2_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_27ns_32_2_1_U1690/tmp_product.
DSP Report: Generating DSP grp_reducef_2_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_24s_55_2_1_U1691/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_reducef_2_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_24s_55_2_1_U1691/tmp_product is absorbed into DSP grp_reducef_2_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_24s_55_2_1_U1691/tmp_product.
DSP Report: register grp_reducef_2_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_24s_55_2_1_U1691/tmp_product is absorbed into DSP grp_reducef_2_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_24s_55_2_1_U1691/tmp_product.
DSP Report: operator grp_reducef_2_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_24s_55_2_1_U1691/tmp_product is absorbed into DSP grp_reducef_2_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_24s_55_2_1_U1691/tmp_product.
DSP Report: operator grp_reducef_2_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_24s_55_2_1_U1691/tmp_product is absorbed into DSP grp_reducef_2_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_24s_55_2_1_U1691/tmp_product.
DSP Report: Generating DSP grp_reducef_2_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_27ns_32_2_1_U1690/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B''.
DSP Report: register grp_reducef_2_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_17ns_49_2_1_U1689/dout_reg is absorbed into DSP grp_reducef_2_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_27ns_32_2_1_U1690/dout_reg.
DSP Report: register grp_reducef_2_Pipeline_VITIS_LOOP_1937_1_fu_48/trunc_ln358_reg_170_reg is absorbed into DSP grp_reducef_2_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_27ns_32_2_1_U1690/dout_reg.
DSP Report: register grp_reducef_2_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_27ns_32_2_1_U1690/dout_reg is absorbed into DSP grp_reducef_2_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_27ns_32_2_1_U1690/dout_reg.
DSP Report: operator grp_reducef_2_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_27ns_32_2_1_U1690/tmp_product is absorbed into DSP grp_reducef_2_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_27ns_32_2_1_U1690/dout_reg.
DSP Report: operator grp_reducef_2_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_27ns_32_2_1_U1690/tmp_product is absorbed into DSP grp_reducef_2_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_27ns_32_2_1_U1690/dout_reg.
DSP Report: Generating DSP grp_reducef_2_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_24s_55_2_1_U1691/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_reducef_2_Pipeline_VITIS_LOOP_1937_1_fu_48/t_reg_175_reg is absorbed into DSP grp_reducef_2_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_24s_55_2_1_U1691/dout_reg.
DSP Report: register grp_reducef_2_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_24s_55_2_1_U1691/dout_reg is absorbed into DSP grp_reducef_2_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_24s_55_2_1_U1691/dout_reg.
DSP Report: operator grp_reducef_2_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_24s_55_2_1_U1691/tmp_product is absorbed into DSP grp_reducef_2_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_24s_55_2_1_U1691/dout_reg.
DSP Report: operator grp_reducef_2_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_24s_55_2_1_U1691/tmp_product is absorbed into DSP grp_reducef_2_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_24s_55_2_1_U1691/dout_reg.
INFO: [Synth 8-7124] RAM ("s_h_i_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "s_h_i_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 14 for RAM "s_h_i_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg"
INFO: [Synth 8-7124] RAM ("s_h_f_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "s_h_f_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 14 for RAM "s_h_f_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg"
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_23s_54_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_27ns_32_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_24s_55_2_1.v:24]
DSP Report: Generating DSP grp_ntt_layer_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U291/tmp_product, operation Mode is: A2*B''.
DSP Report: register grp_ntt_layer_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U291/tmp_product is absorbed into DSP grp_ntt_layer_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U291/tmp_product.
DSP Report: register grp_ntt_layer_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U291/tmp_product is absorbed into DSP grp_ntt_layer_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U291/tmp_product.
DSP Report: register grp_ntt_layer_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas65_load_reg_285_reg is absorbed into DSP grp_ntt_layer_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U291/tmp_product.
DSP Report: operator grp_ntt_layer_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U291/tmp_product is absorbed into DSP grp_ntt_layer_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U291/tmp_product.
DSP Report: operator grp_ntt_layer_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U291/tmp_product is absorbed into DSP grp_ntt_layer_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U291/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U291/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_ntt_layer_Pipeline_VITIS_LOOP_1600_1_fu_58/tmp_65_reg_275_pp0_iter1_reg_reg is absorbed into DSP grp_ntt_layer_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U291/dout_reg.
DSP Report: register grp_ntt_layer_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas65_load_reg_285_reg is absorbed into DSP grp_ntt_layer_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U291/dout_reg.
DSP Report: register grp_ntt_layer_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U291/dout_reg is absorbed into DSP grp_ntt_layer_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U291/dout_reg.
DSP Report: operator grp_ntt_layer_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U291/tmp_product is absorbed into DSP grp_ntt_layer_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U291/dout_reg.
DSP Report: operator grp_ntt_layer_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U291/tmp_product is absorbed into DSP grp_ntt_layer_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U291/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U292/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_ntt_layer_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U292/tmp_product is absorbed into DSP grp_ntt_layer_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U292/tmp_product.
DSP Report: register grp_ntt_layer_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U292/tmp_product is absorbed into DSP grp_ntt_layer_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U292/tmp_product.
DSP Report: operator grp_ntt_layer_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U292/tmp_product is absorbed into DSP grp_ntt_layer_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U292/tmp_product.
DSP Report: operator grp_ntt_layer_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U292/tmp_product is absorbed into DSP grp_ntt_layer_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U292/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U293/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_ntt_layer_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U293/tmp_product is absorbed into DSP grp_ntt_layer_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U293/tmp_product.
DSP Report: register grp_ntt_layer_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U293/tmp_product is absorbed into DSP grp_ntt_layer_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U293/tmp_product.
DSP Report: operator grp_ntt_layer_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U293/tmp_product is absorbed into DSP grp_ntt_layer_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U293/tmp_product.
DSP Report: operator grp_ntt_layer_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U293/tmp_product is absorbed into DSP grp_ntt_layer_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U293/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U292/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_ntt_layer_Pipeline_VITIS_LOOP_1600_1_fu_58/trunc_ln358_reg_305_reg is absorbed into DSP grp_ntt_layer_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U292/dout_reg.
DSP Report: register grp_ntt_layer_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U292/dout_reg is absorbed into DSP grp_ntt_layer_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U292/dout_reg.
DSP Report: operator grp_ntt_layer_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U292/tmp_product is absorbed into DSP grp_ntt_layer_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U292/dout_reg.
DSP Report: operator grp_ntt_layer_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U292/tmp_product is absorbed into DSP grp_ntt_layer_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U292/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U293/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_ntt_layer_Pipeline_VITIS_LOOP_1600_1_fu_58/t_reg_310_reg is absorbed into DSP grp_ntt_layer_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U293/dout_reg.
DSP Report: register grp_ntt_layer_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U293/dout_reg is absorbed into DSP grp_ntt_layer_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U293/dout_reg.
DSP Report: operator grp_ntt_layer_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U293/tmp_product is absorbed into DSP grp_ntt_layer_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U293/dout_reg.
DSP Report: operator grp_ntt_layer_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U293/tmp_product is absorbed into DSP grp_ntt_layer_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U293/dout_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_23s_54_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_27ns_32_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_24s_55_2_1.v:24]
DSP Report: Generating DSP grp_ntt_layer_1_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U309/tmp_product, operation Mode is: A2*B''.
DSP Report: register grp_ntt_layer_1_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U309/tmp_product is absorbed into DSP grp_ntt_layer_1_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U309/tmp_product.
DSP Report: register grp_ntt_layer_1_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U309/tmp_product is absorbed into DSP grp_ntt_layer_1_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U309/tmp_product.
DSP Report: register grp_ntt_layer_1_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas66_load_reg_287_reg is absorbed into DSP grp_ntt_layer_1_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U309/tmp_product.
DSP Report: operator grp_ntt_layer_1_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U309/tmp_product is absorbed into DSP grp_ntt_layer_1_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U309/tmp_product.
DSP Report: operator grp_ntt_layer_1_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U309/tmp_product is absorbed into DSP grp_ntt_layer_1_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U309/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_1_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U309/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_ntt_layer_1_Pipeline_VITIS_LOOP_1600_1_fu_58/tmp_152_reg_277_pp0_iter1_reg_reg is absorbed into DSP grp_ntt_layer_1_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U309/dout_reg.
DSP Report: register grp_ntt_layer_1_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas66_load_reg_287_reg is absorbed into DSP grp_ntt_layer_1_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U309/dout_reg.
DSP Report: register grp_ntt_layer_1_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U309/dout_reg is absorbed into DSP grp_ntt_layer_1_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U309/dout_reg.
DSP Report: operator grp_ntt_layer_1_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U309/tmp_product is absorbed into DSP grp_ntt_layer_1_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U309/dout_reg.
DSP Report: operator grp_ntt_layer_1_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U309/tmp_product is absorbed into DSP grp_ntt_layer_1_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U309/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_1_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U310/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_ntt_layer_1_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U310/tmp_product is absorbed into DSP grp_ntt_layer_1_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U310/tmp_product.
DSP Report: register grp_ntt_layer_1_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U310/tmp_product is absorbed into DSP grp_ntt_layer_1_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U310/tmp_product.
DSP Report: operator grp_ntt_layer_1_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U310/tmp_product is absorbed into DSP grp_ntt_layer_1_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U310/tmp_product.
DSP Report: operator grp_ntt_layer_1_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U310/tmp_product is absorbed into DSP grp_ntt_layer_1_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U310/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_1_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U311/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_ntt_layer_1_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U311/tmp_product is absorbed into DSP grp_ntt_layer_1_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U311/tmp_product.
DSP Report: register grp_ntt_layer_1_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U311/tmp_product is absorbed into DSP grp_ntt_layer_1_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U311/tmp_product.
DSP Report: operator grp_ntt_layer_1_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U311/tmp_product is absorbed into DSP grp_ntt_layer_1_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U311/tmp_product.
DSP Report: operator grp_ntt_layer_1_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U311/tmp_product is absorbed into DSP grp_ntt_layer_1_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U311/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_1_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U310/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_ntt_layer_1_Pipeline_VITIS_LOOP_1600_1_fu_58/trunc_ln358_reg_307_reg is absorbed into DSP grp_ntt_layer_1_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U310/dout_reg.
DSP Report: register grp_ntt_layer_1_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U310/dout_reg is absorbed into DSP grp_ntt_layer_1_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U310/dout_reg.
DSP Report: operator grp_ntt_layer_1_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U310/tmp_product is absorbed into DSP grp_ntt_layer_1_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U310/dout_reg.
DSP Report: operator grp_ntt_layer_1_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U310/tmp_product is absorbed into DSP grp_ntt_layer_1_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U310/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_1_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U311/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_ntt_layer_1_Pipeline_VITIS_LOOP_1600_1_fu_58/t_reg_312_reg is absorbed into DSP grp_ntt_layer_1_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U311/dout_reg.
DSP Report: register grp_ntt_layer_1_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U311/dout_reg is absorbed into DSP grp_ntt_layer_1_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U311/dout_reg.
DSP Report: operator grp_ntt_layer_1_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U311/tmp_product is absorbed into DSP grp_ntt_layer_1_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U311/dout_reg.
DSP Report: operator grp_ntt_layer_1_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U311/tmp_product is absorbed into DSP grp_ntt_layer_1_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U311/dout_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_23s_54_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_27ns_32_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_24s_55_2_1.v:24]
DSP Report: Generating DSP grp_ntt_layer_2_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U323/tmp_product, operation Mode is: A2*B''.
DSP Report: register grp_ntt_layer_2_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U323/tmp_product is absorbed into DSP grp_ntt_layer_2_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U323/tmp_product.
DSP Report: register grp_ntt_layer_2_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U323/tmp_product is absorbed into DSP grp_ntt_layer_2_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U323/tmp_product.
DSP Report: register grp_ntt_layer_2_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas77_load_reg_289_reg is absorbed into DSP grp_ntt_layer_2_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U323/tmp_product.
DSP Report: operator grp_ntt_layer_2_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U323/tmp_product is absorbed into DSP grp_ntt_layer_2_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U323/tmp_product.
DSP Report: operator grp_ntt_layer_2_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U323/tmp_product is absorbed into DSP grp_ntt_layer_2_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U323/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_2_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U323/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_ntt_layer_2_Pipeline_VITIS_LOOP_1600_1_fu_58/tmp_119_reg_279_pp0_iter1_reg_reg is absorbed into DSP grp_ntt_layer_2_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U323/dout_reg.
DSP Report: register grp_ntt_layer_2_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas77_load_reg_289_reg is absorbed into DSP grp_ntt_layer_2_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U323/dout_reg.
DSP Report: register grp_ntt_layer_2_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U323/dout_reg is absorbed into DSP grp_ntt_layer_2_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U323/dout_reg.
DSP Report: operator grp_ntt_layer_2_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U323/tmp_product is absorbed into DSP grp_ntt_layer_2_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U323/dout_reg.
DSP Report: operator grp_ntt_layer_2_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U323/tmp_product is absorbed into DSP grp_ntt_layer_2_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U323/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_2_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U324/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_ntt_layer_2_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U324/tmp_product is absorbed into DSP grp_ntt_layer_2_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U324/tmp_product.
DSP Report: register grp_ntt_layer_2_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U324/tmp_product is absorbed into DSP grp_ntt_layer_2_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U324/tmp_product.
DSP Report: operator grp_ntt_layer_2_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U324/tmp_product is absorbed into DSP grp_ntt_layer_2_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U324/tmp_product.
DSP Report: operator grp_ntt_layer_2_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U324/tmp_product is absorbed into DSP grp_ntt_layer_2_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U324/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_2_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U325/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_ntt_layer_2_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U325/tmp_product is absorbed into DSP grp_ntt_layer_2_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U325/tmp_product.
DSP Report: register grp_ntt_layer_2_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U325/tmp_product is absorbed into DSP grp_ntt_layer_2_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U325/tmp_product.
DSP Report: operator grp_ntt_layer_2_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U325/tmp_product is absorbed into DSP grp_ntt_layer_2_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U325/tmp_product.
DSP Report: operator grp_ntt_layer_2_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U325/tmp_product is absorbed into DSP grp_ntt_layer_2_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U325/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_2_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U324/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_ntt_layer_2_Pipeline_VITIS_LOOP_1600_1_fu_58/trunc_ln358_reg_309_reg is absorbed into DSP grp_ntt_layer_2_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U324/dout_reg.
DSP Report: register grp_ntt_layer_2_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U324/dout_reg is absorbed into DSP grp_ntt_layer_2_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U324/dout_reg.
DSP Report: operator grp_ntt_layer_2_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U324/tmp_product is absorbed into DSP grp_ntt_layer_2_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U324/dout_reg.
DSP Report: operator grp_ntt_layer_2_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U324/tmp_product is absorbed into DSP grp_ntt_layer_2_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U324/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_2_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U325/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_ntt_layer_2_Pipeline_VITIS_LOOP_1600_1_fu_58/t_reg_314_reg is absorbed into DSP grp_ntt_layer_2_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U325/dout_reg.
DSP Report: register grp_ntt_layer_2_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U325/dout_reg is absorbed into DSP grp_ntt_layer_2_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U325/dout_reg.
DSP Report: operator grp_ntt_layer_2_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U325/tmp_product is absorbed into DSP grp_ntt_layer_2_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U325/dout_reg.
DSP Report: operator grp_ntt_layer_2_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U325/tmp_product is absorbed into DSP grp_ntt_layer_2_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U325/dout_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_23s_54_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_27ns_32_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_24s_55_2_1.v:24]
DSP Report: Generating DSP grp_ntt_layer_3_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U337/tmp_product, operation Mode is: A2*B''.
DSP Report: register grp_ntt_layer_3_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U337/tmp_product is absorbed into DSP grp_ntt_layer_3_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U337/tmp_product.
DSP Report: register grp_ntt_layer_3_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U337/tmp_product is absorbed into DSP grp_ntt_layer_3_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U337/tmp_product.
DSP Report: register grp_ntt_layer_3_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas88_load_reg_289_reg is absorbed into DSP grp_ntt_layer_3_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U337/tmp_product.
DSP Report: operator grp_ntt_layer_3_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U337/tmp_product is absorbed into DSP grp_ntt_layer_3_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U337/tmp_product.
DSP Report: operator grp_ntt_layer_3_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U337/tmp_product is absorbed into DSP grp_ntt_layer_3_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U337/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_3_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U337/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_ntt_layer_3_Pipeline_VITIS_LOOP_1600_1_fu_58/tmp_86_reg_279_pp0_iter1_reg_reg is absorbed into DSP grp_ntt_layer_3_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U337/dout_reg.
DSP Report: register grp_ntt_layer_3_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas88_load_reg_289_reg is absorbed into DSP grp_ntt_layer_3_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U337/dout_reg.
DSP Report: register grp_ntt_layer_3_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U337/dout_reg is absorbed into DSP grp_ntt_layer_3_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U337/dout_reg.
DSP Report: operator grp_ntt_layer_3_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U337/tmp_product is absorbed into DSP grp_ntt_layer_3_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U337/dout_reg.
DSP Report: operator grp_ntt_layer_3_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U337/tmp_product is absorbed into DSP grp_ntt_layer_3_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U337/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_3_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U338/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_ntt_layer_3_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U338/tmp_product is absorbed into DSP grp_ntt_layer_3_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U338/tmp_product.
DSP Report: register grp_ntt_layer_3_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U338/tmp_product is absorbed into DSP grp_ntt_layer_3_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U338/tmp_product.
DSP Report: operator grp_ntt_layer_3_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U338/tmp_product is absorbed into DSP grp_ntt_layer_3_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U338/tmp_product.
DSP Report: operator grp_ntt_layer_3_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U338/tmp_product is absorbed into DSP grp_ntt_layer_3_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U338/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_3_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U339/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_ntt_layer_3_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U339/tmp_product is absorbed into DSP grp_ntt_layer_3_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U339/tmp_product.
DSP Report: register grp_ntt_layer_3_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U339/tmp_product is absorbed into DSP grp_ntt_layer_3_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U339/tmp_product.
DSP Report: operator grp_ntt_layer_3_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U339/tmp_product is absorbed into DSP grp_ntt_layer_3_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U339/tmp_product.
DSP Report: operator grp_ntt_layer_3_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U339/tmp_product is absorbed into DSP grp_ntt_layer_3_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U339/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_3_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U338/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_ntt_layer_3_Pipeline_VITIS_LOOP_1600_1_fu_58/trunc_ln358_reg_309_reg is absorbed into DSP grp_ntt_layer_3_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U338/dout_reg.
DSP Report: register grp_ntt_layer_3_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U338/dout_reg is absorbed into DSP grp_ntt_layer_3_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U338/dout_reg.
DSP Report: operator grp_ntt_layer_3_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U338/tmp_product is absorbed into DSP grp_ntt_layer_3_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U338/dout_reg.
DSP Report: operator grp_ntt_layer_3_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U338/tmp_product is absorbed into DSP grp_ntt_layer_3_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U338/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_3_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U339/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_ntt_layer_3_Pipeline_VITIS_LOOP_1600_1_fu_58/t_reg_314_reg is absorbed into DSP grp_ntt_layer_3_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U339/dout_reg.
DSP Report: register grp_ntt_layer_3_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U339/dout_reg is absorbed into DSP grp_ntt_layer_3_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U339/dout_reg.
DSP Report: operator grp_ntt_layer_3_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U339/tmp_product is absorbed into DSP grp_ntt_layer_3_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U339/dout_reg.
DSP Report: operator grp_ntt_layer_3_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U339/tmp_product is absorbed into DSP grp_ntt_layer_3_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U339/dout_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_23s_54_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_27ns_32_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_24s_55_2_1.v:24]
DSP Report: Generating DSP grp_ntt_layer_4_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U351/tmp_product, operation Mode is: A2*B''.
DSP Report: register grp_ntt_layer_4_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U351/tmp_product is absorbed into DSP grp_ntt_layer_4_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U351/tmp_product.
DSP Report: register grp_ntt_layer_4_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U351/tmp_product is absorbed into DSP grp_ntt_layer_4_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U351/tmp_product.
DSP Report: register grp_ntt_layer_4_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas99_load_reg_287_reg is absorbed into DSP grp_ntt_layer_4_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U351/tmp_product.
DSP Report: operator grp_ntt_layer_4_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U351/tmp_product is absorbed into DSP grp_ntt_layer_4_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U351/tmp_product.
DSP Report: operator grp_ntt_layer_4_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U351/tmp_product is absorbed into DSP grp_ntt_layer_4_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U351/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_4_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U351/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_ntt_layer_4_Pipeline_VITIS_LOOP_1600_1_fu_58/tmp_83_reg_277_pp0_iter1_reg_reg is absorbed into DSP grp_ntt_layer_4_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U351/dout_reg.
DSP Report: register grp_ntt_layer_4_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas99_load_reg_287_reg is absorbed into DSP grp_ntt_layer_4_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U351/dout_reg.
DSP Report: register grp_ntt_layer_4_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U351/dout_reg is absorbed into DSP grp_ntt_layer_4_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U351/dout_reg.
DSP Report: operator grp_ntt_layer_4_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U351/tmp_product is absorbed into DSP grp_ntt_layer_4_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U351/dout_reg.
DSP Report: operator grp_ntt_layer_4_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U351/tmp_product is absorbed into DSP grp_ntt_layer_4_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U351/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_4_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U352/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_ntt_layer_4_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U352/tmp_product is absorbed into DSP grp_ntt_layer_4_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U352/tmp_product.
DSP Report: register grp_ntt_layer_4_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U352/tmp_product is absorbed into DSP grp_ntt_layer_4_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U352/tmp_product.
DSP Report: operator grp_ntt_layer_4_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U352/tmp_product is absorbed into DSP grp_ntt_layer_4_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U352/tmp_product.
DSP Report: operator grp_ntt_layer_4_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U352/tmp_product is absorbed into DSP grp_ntt_layer_4_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U352/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_4_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U353/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_ntt_layer_4_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U353/tmp_product is absorbed into DSP grp_ntt_layer_4_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U353/tmp_product.
DSP Report: register grp_ntt_layer_4_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U353/tmp_product is absorbed into DSP grp_ntt_layer_4_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U353/tmp_product.
DSP Report: operator grp_ntt_layer_4_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U353/tmp_product is absorbed into DSP grp_ntt_layer_4_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U353/tmp_product.
DSP Report: operator grp_ntt_layer_4_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U353/tmp_product is absorbed into DSP grp_ntt_layer_4_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U353/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_4_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U352/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_ntt_layer_4_Pipeline_VITIS_LOOP_1600_1_fu_58/trunc_ln358_reg_307_reg is absorbed into DSP grp_ntt_layer_4_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U352/dout_reg.
DSP Report: register grp_ntt_layer_4_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U352/dout_reg is absorbed into DSP grp_ntt_layer_4_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U352/dout_reg.
DSP Report: operator grp_ntt_layer_4_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U352/tmp_product is absorbed into DSP grp_ntt_layer_4_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U352/dout_reg.
DSP Report: operator grp_ntt_layer_4_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U352/tmp_product is absorbed into DSP grp_ntt_layer_4_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U352/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_4_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U353/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_ntt_layer_4_Pipeline_VITIS_LOOP_1600_1_fu_58/t_reg_312_reg is absorbed into DSP grp_ntt_layer_4_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U353/dout_reg.
DSP Report: register grp_ntt_layer_4_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U353/dout_reg is absorbed into DSP grp_ntt_layer_4_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U353/dout_reg.
DSP Report: operator grp_ntt_layer_4_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U353/tmp_product is absorbed into DSP grp_ntt_layer_4_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U353/dout_reg.
DSP Report: operator grp_ntt_layer_4_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U353/tmp_product is absorbed into DSP grp_ntt_layer_4_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U353/dout_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_23s_54_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_27ns_32_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_24s_55_2_1.v:24]
DSP Report: Generating DSP grp_ntt_layer_5_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U365/tmp_product, operation Mode is: A2*B''.
DSP Report: register grp_ntt_layer_5_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U365/tmp_product is absorbed into DSP grp_ntt_layer_5_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U365/tmp_product.
DSP Report: register grp_ntt_layer_5_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U365/tmp_product is absorbed into DSP grp_ntt_layer_5_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U365/tmp_product.
DSP Report: register grp_ntt_layer_5_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas100_load_reg_287_reg is absorbed into DSP grp_ntt_layer_5_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U365/tmp_product.
DSP Report: operator grp_ntt_layer_5_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U365/tmp_product is absorbed into DSP grp_ntt_layer_5_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U365/tmp_product.
DSP Report: operator grp_ntt_layer_5_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U365/tmp_product is absorbed into DSP grp_ntt_layer_5_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U365/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_5_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U365/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_ntt_layer_5_Pipeline_VITIS_LOOP_1600_1_fu_58/tmp_80_reg_277_pp0_iter1_reg_reg is absorbed into DSP grp_ntt_layer_5_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U365/dout_reg.
DSP Report: register grp_ntt_layer_5_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas100_load_reg_287_reg is absorbed into DSP grp_ntt_layer_5_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U365/dout_reg.
DSP Report: register grp_ntt_layer_5_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U365/dout_reg is absorbed into DSP grp_ntt_layer_5_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U365/dout_reg.
DSP Report: operator grp_ntt_layer_5_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U365/tmp_product is absorbed into DSP grp_ntt_layer_5_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U365/dout_reg.
DSP Report: operator grp_ntt_layer_5_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U365/tmp_product is absorbed into DSP grp_ntt_layer_5_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U365/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_5_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U366/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_ntt_layer_5_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U366/tmp_product is absorbed into DSP grp_ntt_layer_5_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U366/tmp_product.
DSP Report: register grp_ntt_layer_5_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U366/tmp_product is absorbed into DSP grp_ntt_layer_5_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U366/tmp_product.
DSP Report: operator grp_ntt_layer_5_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U366/tmp_product is absorbed into DSP grp_ntt_layer_5_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U366/tmp_product.
DSP Report: operator grp_ntt_layer_5_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U366/tmp_product is absorbed into DSP grp_ntt_layer_5_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U366/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_5_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U367/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_ntt_layer_5_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U367/tmp_product is absorbed into DSP grp_ntt_layer_5_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U367/tmp_product.
DSP Report: register grp_ntt_layer_5_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U367/tmp_product is absorbed into DSP grp_ntt_layer_5_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U367/tmp_product.
DSP Report: operator grp_ntt_layer_5_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U367/tmp_product is absorbed into DSP grp_ntt_layer_5_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U367/tmp_product.
DSP Report: operator grp_ntt_layer_5_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U367/tmp_product is absorbed into DSP grp_ntt_layer_5_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U367/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_5_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U366/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_ntt_layer_5_Pipeline_VITIS_LOOP_1600_1_fu_58/trunc_ln358_reg_307_reg is absorbed into DSP grp_ntt_layer_5_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U366/dout_reg.
DSP Report: register grp_ntt_layer_5_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U366/dout_reg is absorbed into DSP grp_ntt_layer_5_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U366/dout_reg.
DSP Report: operator grp_ntt_layer_5_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U366/tmp_product is absorbed into DSP grp_ntt_layer_5_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U366/dout_reg.
DSP Report: operator grp_ntt_layer_5_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U366/tmp_product is absorbed into DSP grp_ntt_layer_5_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U366/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_5_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U367/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_ntt_layer_5_Pipeline_VITIS_LOOP_1600_1_fu_58/t_reg_312_reg is absorbed into DSP grp_ntt_layer_5_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U367/dout_reg.
DSP Report: register grp_ntt_layer_5_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U367/dout_reg is absorbed into DSP grp_ntt_layer_5_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U367/dout_reg.
DSP Report: operator grp_ntt_layer_5_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U367/tmp_product is absorbed into DSP grp_ntt_layer_5_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U367/dout_reg.
DSP Report: operator grp_ntt_layer_5_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U367/tmp_product is absorbed into DSP grp_ntt_layer_5_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U367/dout_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_23s_54_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_27ns_32_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_24s_55_2_1.v:24]
DSP Report: Generating DSP grp_ntt_layer_6_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U379/tmp_product, operation Mode is: A2*B''.
DSP Report: register grp_ntt_layer_6_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U379/tmp_product is absorbed into DSP grp_ntt_layer_6_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U379/tmp_product.
DSP Report: register grp_ntt_layer_6_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U379/tmp_product is absorbed into DSP grp_ntt_layer_6_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U379/tmp_product.
DSP Report: register grp_ntt_layer_6_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas101_load_reg_289_reg is absorbed into DSP grp_ntt_layer_6_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U379/tmp_product.
DSP Report: operator grp_ntt_layer_6_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U379/tmp_product is absorbed into DSP grp_ntt_layer_6_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U379/tmp_product.
DSP Report: operator grp_ntt_layer_6_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U379/tmp_product is absorbed into DSP grp_ntt_layer_6_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U379/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_6_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U379/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_ntt_layer_6_Pipeline_VITIS_LOOP_1600_1_fu_58/tmp_77_reg_279_pp0_iter1_reg_reg is absorbed into DSP grp_ntt_layer_6_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U379/dout_reg.
DSP Report: register grp_ntt_layer_6_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas101_load_reg_289_reg is absorbed into DSP grp_ntt_layer_6_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U379/dout_reg.
DSP Report: register grp_ntt_layer_6_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U379/dout_reg is absorbed into DSP grp_ntt_layer_6_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U379/dout_reg.
DSP Report: operator grp_ntt_layer_6_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U379/tmp_product is absorbed into DSP grp_ntt_layer_6_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U379/dout_reg.
DSP Report: operator grp_ntt_layer_6_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U379/tmp_product is absorbed into DSP grp_ntt_layer_6_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U379/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_6_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U380/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_ntt_layer_6_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U380/tmp_product is absorbed into DSP grp_ntt_layer_6_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U380/tmp_product.
DSP Report: register grp_ntt_layer_6_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U380/tmp_product is absorbed into DSP grp_ntt_layer_6_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U380/tmp_product.
DSP Report: operator grp_ntt_layer_6_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U380/tmp_product is absorbed into DSP grp_ntt_layer_6_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U380/tmp_product.
DSP Report: operator grp_ntt_layer_6_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U380/tmp_product is absorbed into DSP grp_ntt_layer_6_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U380/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_6_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U381/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_ntt_layer_6_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U381/tmp_product is absorbed into DSP grp_ntt_layer_6_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U381/tmp_product.
DSP Report: register grp_ntt_layer_6_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U381/tmp_product is absorbed into DSP grp_ntt_layer_6_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U381/tmp_product.
DSP Report: operator grp_ntt_layer_6_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U381/tmp_product is absorbed into DSP grp_ntt_layer_6_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U381/tmp_product.
DSP Report: operator grp_ntt_layer_6_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U381/tmp_product is absorbed into DSP grp_ntt_layer_6_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U381/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_6_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U380/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_ntt_layer_6_Pipeline_VITIS_LOOP_1600_1_fu_58/trunc_ln358_reg_309_reg is absorbed into DSP grp_ntt_layer_6_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U380/dout_reg.
DSP Report: register grp_ntt_layer_6_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U380/dout_reg is absorbed into DSP grp_ntt_layer_6_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U380/dout_reg.
DSP Report: operator grp_ntt_layer_6_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U380/tmp_product is absorbed into DSP grp_ntt_layer_6_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U380/dout_reg.
DSP Report: operator grp_ntt_layer_6_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U380/tmp_product is absorbed into DSP grp_ntt_layer_6_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U380/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_6_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U381/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_ntt_layer_6_Pipeline_VITIS_LOOP_1600_1_fu_58/t_reg_314_reg is absorbed into DSP grp_ntt_layer_6_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U381/dout_reg.
DSP Report: register grp_ntt_layer_6_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U381/dout_reg is absorbed into DSP grp_ntt_layer_6_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U381/dout_reg.
DSP Report: operator grp_ntt_layer_6_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U381/tmp_product is absorbed into DSP grp_ntt_layer_6_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U381/dout_reg.
DSP Report: operator grp_ntt_layer_6_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U381/tmp_product is absorbed into DSP grp_ntt_layer_6_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U381/dout_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_23s_54_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_27ns_32_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_24s_55_2_1.v:24]
DSP Report: Generating DSP grp_ntt_layer_7_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_23s_54_2_1_U393/tmp_product, operation Mode is: A2*B''.
DSP Report: register grp_ntt_layer_7_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_23s_54_2_1_U393/tmp_product is absorbed into DSP grp_ntt_layer_7_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_23s_54_2_1_U393/tmp_product.
DSP Report: register grp_ntt_layer_7_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_23s_54_2_1_U393/tmp_product is absorbed into DSP grp_ntt_layer_7_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_23s_54_2_1_U393/tmp_product.
DSP Report: register grp_ntt_layer_7_Pipeline_VITIS_LOOP_1600_1_fu_46/zetas102_load_reg_289_reg is absorbed into DSP grp_ntt_layer_7_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_23s_54_2_1_U393/tmp_product.
DSP Report: operator grp_ntt_layer_7_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_23s_54_2_1_U393/tmp_product is absorbed into DSP grp_ntt_layer_7_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_23s_54_2_1_U393/tmp_product.
DSP Report: operator grp_ntt_layer_7_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_23s_54_2_1_U393/tmp_product is absorbed into DSP grp_ntt_layer_7_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_23s_54_2_1_U393/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_7_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_23s_54_2_1_U393/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_ntt_layer_7_Pipeline_VITIS_LOOP_1600_1_fu_46/tmp_74_reg_279_pp0_iter1_reg_reg is absorbed into DSP grp_ntt_layer_7_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_23s_54_2_1_U393/dout_reg.
DSP Report: register grp_ntt_layer_7_Pipeline_VITIS_LOOP_1600_1_fu_46/zetas102_load_reg_289_reg is absorbed into DSP grp_ntt_layer_7_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_23s_54_2_1_U393/dout_reg.
DSP Report: register grp_ntt_layer_7_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_23s_54_2_1_U393/dout_reg is absorbed into DSP grp_ntt_layer_7_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_23s_54_2_1_U393/dout_reg.
DSP Report: operator grp_ntt_layer_7_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_23s_54_2_1_U393/tmp_product is absorbed into DSP grp_ntt_layer_7_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_23s_54_2_1_U393/dout_reg.
DSP Report: operator grp_ntt_layer_7_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_23s_54_2_1_U393/tmp_product is absorbed into DSP grp_ntt_layer_7_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_23s_54_2_1_U393/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_7_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_27ns_32_2_1_U394/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_ntt_layer_7_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_27ns_32_2_1_U394/tmp_product is absorbed into DSP grp_ntt_layer_7_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_27ns_32_2_1_U394/tmp_product.
DSP Report: register grp_ntt_layer_7_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_27ns_32_2_1_U394/tmp_product is absorbed into DSP grp_ntt_layer_7_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_27ns_32_2_1_U394/tmp_product.
DSP Report: operator grp_ntt_layer_7_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_27ns_32_2_1_U394/tmp_product is absorbed into DSP grp_ntt_layer_7_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_27ns_32_2_1_U394/tmp_product.
DSP Report: operator grp_ntt_layer_7_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_27ns_32_2_1_U394/tmp_product is absorbed into DSP grp_ntt_layer_7_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_27ns_32_2_1_U394/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_7_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_24s_55_2_1_U395/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_ntt_layer_7_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_24s_55_2_1_U395/tmp_product is absorbed into DSP grp_ntt_layer_7_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_24s_55_2_1_U395/tmp_product.
DSP Report: register grp_ntt_layer_7_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_24s_55_2_1_U395/tmp_product is absorbed into DSP grp_ntt_layer_7_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_24s_55_2_1_U395/tmp_product.
DSP Report: operator grp_ntt_layer_7_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_24s_55_2_1_U395/tmp_product is absorbed into DSP grp_ntt_layer_7_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_24s_55_2_1_U395/tmp_product.
DSP Report: operator grp_ntt_layer_7_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_24s_55_2_1_U395/tmp_product is absorbed into DSP grp_ntt_layer_7_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_24s_55_2_1_U395/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_7_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_27ns_32_2_1_U394/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_ntt_layer_7_Pipeline_VITIS_LOOP_1600_1_fu_46/trunc_ln358_reg_309_reg is absorbed into DSP grp_ntt_layer_7_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_27ns_32_2_1_U394/dout_reg.
DSP Report: register grp_ntt_layer_7_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_27ns_32_2_1_U394/dout_reg is absorbed into DSP grp_ntt_layer_7_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_27ns_32_2_1_U394/dout_reg.
DSP Report: operator grp_ntt_layer_7_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_27ns_32_2_1_U394/tmp_product is absorbed into DSP grp_ntt_layer_7_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_27ns_32_2_1_U394/dout_reg.
DSP Report: operator grp_ntt_layer_7_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_27ns_32_2_1_U394/tmp_product is absorbed into DSP grp_ntt_layer_7_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_27ns_32_2_1_U394/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_7_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_24s_55_2_1_U395/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_ntt_layer_7_Pipeline_VITIS_LOOP_1600_1_fu_46/t_reg_314_reg is absorbed into DSP grp_ntt_layer_7_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_24s_55_2_1_U395/dout_reg.
DSP Report: register grp_ntt_layer_7_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_24s_55_2_1_U395/dout_reg is absorbed into DSP grp_ntt_layer_7_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_24s_55_2_1_U395/dout_reg.
DSP Report: operator grp_ntt_layer_7_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_24s_55_2_1_U395/tmp_product is absorbed into DSP grp_ntt_layer_7_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_24s_55_2_1_U395/dout_reg.
DSP Report: operator grp_ntt_layer_7_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_24s_55_2_1_U395/tmp_product is absorbed into DSP grp_ntt_layer_7_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_24s_55_2_1_U395/dout_reg.
INFO: [Common 17-14] Message 'Synth 8-6904' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7124] RAM ("s_s2_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "s_s2_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 14 for RAM "s_s2_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg"
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_reduce32_Pipeline_VITIS_LOOP_1948_1_fu_48/mac_muladd_9s_24s_32ns_32_4_1_U933/k_sign_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '32' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mac_muladd_9s_24s_32ns_32_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_reduce32_Pipeline_VITIS_LOOP_1948_1_fu_48/mac_muladd_9s_24s_32ns_32_4_1_U933/k_sign_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '32' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mac_muladd_9s_24s_32ns_32_4_1.v:31]
DSP Report: Generating DSP grp_reduce32_Pipeline_VITIS_LOOP_1948_1_fu_48/mac_muladd_9s_24s_32ns_32_4_1_U933/k_sign_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+((A:0x3f801fff)'*B2)')'.
DSP Report: register grp_reduce32_Pipeline_VITIS_LOOP_1948_1_fu_48/mac_muladd_9s_24s_32ns_32_4_1_U933/k_sign_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP grp_reduce32_Pipeline_VITIS_LOOP_1948_1_fu_48/mac_muladd_9s_24s_32ns_32_4_1_U933/k_sign_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_reduce32_Pipeline_VITIS_LOOP_1948_1_fu_48/mac_muladd_9s_24s_32ns_32_4_1_U933/k_sign_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP grp_reduce32_Pipeline_VITIS_LOOP_1948_1_fu_48/mac_muladd_9s_24s_32ns_32_4_1_U933/k_sign_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_reduce32_Pipeline_VITIS_LOOP_1948_1_fu_48/tmp_reg_126_pp0_iter2_reg_reg is absorbed into DSP grp_reduce32_Pipeline_VITIS_LOOP_1948_1_fu_48/mac_muladd_9s_24s_32ns_32_4_1_U933/k_sign_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_reduce32_Pipeline_VITIS_LOOP_1948_1_fu_48/mac_muladd_9s_24s_32ns_32_4_1_U933/k_sign_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_reduce32_Pipeline_VITIS_LOOP_1948_1_fu_48/mac_muladd_9s_24s_32ns_32_4_1_U933/k_sign_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_reduce32_Pipeline_VITIS_LOOP_1948_1_fu_48/mac_muladd_9s_24s_32ns_32_4_1_U933/k_sign_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_reduce32_Pipeline_VITIS_LOOP_1948_1_fu_48/mac_muladd_9s_24s_32ns_32_4_1_U933/k_sign_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_reduce32_Pipeline_VITIS_LOOP_1948_1_fu_48/mac_muladd_9s_24s_32ns_32_4_1_U933/k_sign_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0_U/p is absorbed into DSP grp_reduce32_Pipeline_VITIS_LOOP_1948_1_fu_48/mac_muladd_9s_24s_32ns_32_4_1_U933/k_sign_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_reduce32_Pipeline_VITIS_LOOP_1948_1_fu_48/mac_muladd_9s_24s_32ns_32_4_1_U933/k_sign_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0_U/m is absorbed into DSP grp_reduce32_Pipeline_VITIS_LOOP_1948_1_fu_48/mac_muladd_9s_24s_32ns_32_4_1_U933/k_sign_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U951/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U951/tmp_product is absorbed into DSP grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U951/tmp_product.
DSP Report: register grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/sub_ln1702_reg_326_reg is absorbed into DSP grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U951/tmp_product.
DSP Report: operator grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U951/tmp_product is absorbed into DSP grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U951/tmp_product.
DSP Report: operator grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U951/tmp_product is absorbed into DSP grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U951/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U951/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/sub_ln1678_reg_336_reg is absorbed into DSP grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U951/dout_reg.
DSP Report: register grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/sub_ln1702_reg_326_reg is absorbed into DSP grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U951/dout_reg.
DSP Report: register grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U951/dout_reg is absorbed into DSP grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U951/dout_reg.
DSP Report: operator grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U951/tmp_product is absorbed into DSP grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U951/dout_reg.
DSP Report: operator grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U951/tmp_product is absorbed into DSP grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U951/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U952/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U952/tmp_product is absorbed into DSP grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U952/tmp_product.
DSP Report: register grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U952/tmp_product is absorbed into DSP grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U952/tmp_product.
DSP Report: operator grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U952/tmp_product is absorbed into DSP grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U952/tmp_product.
DSP Report: operator grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U952/tmp_product is absorbed into DSP grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U952/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U953/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U953/tmp_product is absorbed into DSP grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U953/tmp_product.
DSP Report: register grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U953/tmp_product is absorbed into DSP grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U953/tmp_product.
DSP Report: operator grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U953/tmp_product is absorbed into DSP grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U953/tmp_product.
DSP Report: operator grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U953/tmp_product is absorbed into DSP grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U953/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U952/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/trunc_ln358_reg_356_reg is absorbed into DSP grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U952/dout_reg.
DSP Report: register grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U952/dout_reg is absorbed into DSP grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U952/dout_reg.
DSP Report: operator grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U952/tmp_product is absorbed into DSP grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U952/dout_reg.
DSP Report: operator grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U952/tmp_product is absorbed into DSP grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U952/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U953/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/t_129_reg_361_reg is absorbed into DSP grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U953/dout_reg.
DSP Report: register grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U953/dout_reg is absorbed into DSP grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U953/dout_reg.
DSP Report: operator grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U953/tmp_product is absorbed into DSP grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U953/dout_reg.
DSP Report: operator grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U953/tmp_product is absorbed into DSP grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U953/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1021/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1021/tmp_product is absorbed into DSP grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1021/tmp_product.
DSP Report: register grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/sub_ln1702_reg_326_reg is absorbed into DSP grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1021/tmp_product.
DSP Report: operator grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1021/tmp_product is absorbed into DSP grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1021/tmp_product.
DSP Report: operator grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1021/tmp_product is absorbed into DSP grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1021/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1021/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/sub_ln1678_reg_336_reg is absorbed into DSP grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1021/dout_reg.
DSP Report: register grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/sub_ln1702_reg_326_reg is absorbed into DSP grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1021/dout_reg.
DSP Report: register grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1021/dout_reg is absorbed into DSP grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1021/dout_reg.
DSP Report: operator grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1021/tmp_product is absorbed into DSP grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1021/dout_reg.
DSP Report: operator grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1021/tmp_product is absorbed into DSP grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1021/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1022/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1022/tmp_product is absorbed into DSP grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1022/tmp_product.
DSP Report: register grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1022/tmp_product is absorbed into DSP grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1022/tmp_product.
DSP Report: operator grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1022/tmp_product is absorbed into DSP grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1022/tmp_product.
DSP Report: operator grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1022/tmp_product is absorbed into DSP grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1022/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1023/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1023/tmp_product is absorbed into DSP grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1023/tmp_product.
DSP Report: register grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1023/tmp_product is absorbed into DSP grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1023/tmp_product.
DSP Report: operator grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1023/tmp_product is absorbed into DSP grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1023/tmp_product.
DSP Report: operator grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1023/tmp_product is absorbed into DSP grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1023/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1022/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/trunc_ln358_reg_356_reg is absorbed into DSP grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1022/dout_reg.
DSP Report: register grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1022/dout_reg is absorbed into DSP grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1022/dout_reg.
DSP Report: operator grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1022/tmp_product is absorbed into DSP grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1022/dout_reg.
DSP Report: operator grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1022/tmp_product is absorbed into DSP grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1022/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1023/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/t_139_reg_361_reg is absorbed into DSP grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1023/dout_reg.
DSP Report: register grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1023/dout_reg is absorbed into DSP grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1023/dout_reg.
DSP Report: operator grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1023/tmp_product is absorbed into DSP grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1023/dout_reg.
DSP Report: operator grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1023/tmp_product is absorbed into DSP grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1023/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1007/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1007/tmp_product is absorbed into DSP grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1007/tmp_product.
DSP Report: register grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/sub_ln1702_reg_326_reg is absorbed into DSP grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1007/tmp_product.
DSP Report: operator grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1007/tmp_product is absorbed into DSP grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1007/tmp_product.
DSP Report: operator grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1007/tmp_product is absorbed into DSP grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1007/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1007/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/sub_ln1678_reg_336_reg is absorbed into DSP grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1007/dout_reg.
DSP Report: register grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/sub_ln1702_reg_326_reg is absorbed into DSP grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1007/dout_reg.
DSP Report: register grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1007/dout_reg is absorbed into DSP grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1007/dout_reg.
DSP Report: operator grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1007/tmp_product is absorbed into DSP grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1007/dout_reg.
DSP Report: operator grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1007/tmp_product is absorbed into DSP grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1007/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1008/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1008/tmp_product is absorbed into DSP grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1008/tmp_product.
DSP Report: register grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1008/tmp_product is absorbed into DSP grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1008/tmp_product.
DSP Report: operator grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1008/tmp_product is absorbed into DSP grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1008/tmp_product.
DSP Report: operator grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1008/tmp_product is absorbed into DSP grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1008/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1009/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1009/tmp_product is absorbed into DSP grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1009/tmp_product.
DSP Report: register grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1009/tmp_product is absorbed into DSP grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1009/tmp_product.
DSP Report: operator grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1009/tmp_product is absorbed into DSP grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1009/tmp_product.
DSP Report: operator grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1009/tmp_product is absorbed into DSP grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1009/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1008/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/trunc_ln358_reg_356_reg is absorbed into DSP grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1008/dout_reg.
DSP Report: register grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1008/dout_reg is absorbed into DSP grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1008/dout_reg.
DSP Report: operator grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1008/tmp_product is absorbed into DSP grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1008/dout_reg.
DSP Report: operator grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1008/tmp_product is absorbed into DSP grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1008/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1009/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/t_141_reg_361_reg is absorbed into DSP grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1009/dout_reg.
DSP Report: register grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1009/dout_reg is absorbed into DSP grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1009/dout_reg.
DSP Report: operator grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1009/tmp_product is absorbed into DSP grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1009/dout_reg.
DSP Report: operator grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1009/tmp_product is absorbed into DSP grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1009/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U993/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U993/tmp_product is absorbed into DSP grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U993/tmp_product.
DSP Report: register grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/sub_ln1702_reg_324_reg is absorbed into DSP grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U993/tmp_product.
DSP Report: operator grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U993/tmp_product is absorbed into DSP grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U993/tmp_product.
DSP Report: operator grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U993/tmp_product is absorbed into DSP grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U993/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U993/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/sub_ln1678_reg_334_reg is absorbed into DSP grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U993/dout_reg.
DSP Report: register grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/sub_ln1702_reg_324_reg is absorbed into DSP grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U993/dout_reg.
DSP Report: register grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U993/dout_reg is absorbed into DSP grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U993/dout_reg.
DSP Report: operator grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U993/tmp_product is absorbed into DSP grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U993/dout_reg.
DSP Report: operator grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U993/tmp_product is absorbed into DSP grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U993/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U994/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U994/tmp_product is absorbed into DSP grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U994/tmp_product.
DSP Report: register grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U994/tmp_product is absorbed into DSP grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U994/tmp_product.
DSP Report: operator grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U994/tmp_product is absorbed into DSP grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U994/tmp_product.
DSP Report: operator grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U994/tmp_product is absorbed into DSP grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U994/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U995/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U995/tmp_product is absorbed into DSP grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U995/tmp_product.
DSP Report: register grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U995/tmp_product is absorbed into DSP grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U995/tmp_product.
DSP Report: operator grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U995/tmp_product is absorbed into DSP grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U995/tmp_product.
DSP Report: operator grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U995/tmp_product is absorbed into DSP grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U995/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U994/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/trunc_ln358_reg_354_reg is absorbed into DSP grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U994/dout_reg.
DSP Report: register grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U994/dout_reg is absorbed into DSP grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U994/dout_reg.
DSP Report: operator grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U994/tmp_product is absorbed into DSP grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U994/dout_reg.
DSP Report: operator grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U994/tmp_product is absorbed into DSP grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U994/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U995/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/t_143_reg_359_reg is absorbed into DSP grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U995/dout_reg.
DSP Report: register grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U995/dout_reg is absorbed into DSP grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U995/dout_reg.
DSP Report: operator grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U995/tmp_product is absorbed into DSP grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U995/dout_reg.
DSP Report: operator grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U995/tmp_product is absorbed into DSP grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U995/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U979/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U979/tmp_product is absorbed into DSP grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U979/tmp_product.
DSP Report: register grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/sub_ln1702_reg_324_reg is absorbed into DSP grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U979/tmp_product.
DSP Report: operator grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U979/tmp_product is absorbed into DSP grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U979/tmp_product.
DSP Report: operator grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U979/tmp_product is absorbed into DSP grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U979/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U979/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/sub_ln1678_reg_334_reg is absorbed into DSP grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U979/dout_reg.
DSP Report: register grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/sub_ln1702_reg_324_reg is absorbed into DSP grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U979/dout_reg.
DSP Report: register grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U979/dout_reg is absorbed into DSP grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U979/dout_reg.
DSP Report: operator grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U979/tmp_product is absorbed into DSP grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U979/dout_reg.
DSP Report: operator grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U979/tmp_product is absorbed into DSP grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U979/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U980/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U980/tmp_product is absorbed into DSP grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U980/tmp_product.
DSP Report: register grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U980/tmp_product is absorbed into DSP grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U980/tmp_product.
DSP Report: operator grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U980/tmp_product is absorbed into DSP grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U980/tmp_product.
DSP Report: operator grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U980/tmp_product is absorbed into DSP grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U980/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U981/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U981/tmp_product is absorbed into DSP grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U981/tmp_product.
DSP Report: register grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U981/tmp_product is absorbed into DSP grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U981/tmp_product.
DSP Report: operator grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U981/tmp_product is absorbed into DSP grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U981/tmp_product.
DSP Report: operator grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U981/tmp_product is absorbed into DSP grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U981/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U980/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/trunc_ln358_reg_354_reg is absorbed into DSP grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U980/dout_reg.
DSP Report: register grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U980/dout_reg is absorbed into DSP grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U980/dout_reg.
DSP Report: operator grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U980/tmp_product is absorbed into DSP grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U980/dout_reg.
DSP Report: operator grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U980/tmp_product is absorbed into DSP grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U980/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U981/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/t_149_reg_359_reg is absorbed into DSP grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U981/dout_reg.
DSP Report: register grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U981/dout_reg is absorbed into DSP grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U981/dout_reg.
DSP Report: operator grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U981/tmp_product is absorbed into DSP grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U981/dout_reg.
DSP Report: operator grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U981/tmp_product is absorbed into DSP grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U981/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U965/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U965/tmp_product is absorbed into DSP grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U965/tmp_product.
DSP Report: register grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/sub_ln1702_reg_326_reg is absorbed into DSP grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U965/tmp_product.
DSP Report: operator grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U965/tmp_product is absorbed into DSP grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U965/tmp_product.
DSP Report: operator grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U965/tmp_product is absorbed into DSP grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U965/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U965/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/sub_ln1678_reg_336_reg is absorbed into DSP grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U965/dout_reg.
DSP Report: register grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/sub_ln1702_reg_326_reg is absorbed into DSP grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U965/dout_reg.
DSP Report: register grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U965/dout_reg is absorbed into DSP grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U965/dout_reg.
DSP Report: operator grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U965/tmp_product is absorbed into DSP grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U965/dout_reg.
DSP Report: operator grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U965/tmp_product is absorbed into DSP grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U965/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U966/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U966/tmp_product is absorbed into DSP grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U966/tmp_product.
DSP Report: register grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U966/tmp_product is absorbed into DSP grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U966/tmp_product.
DSP Report: operator grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U966/tmp_product is absorbed into DSP grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U966/tmp_product.
DSP Report: operator grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U966/tmp_product is absorbed into DSP grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U966/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U967/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U967/tmp_product is absorbed into DSP grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U967/tmp_product.
DSP Report: register grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U967/tmp_product is absorbed into DSP grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U967/tmp_product.
DSP Report: operator grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U967/tmp_product is absorbed into DSP grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U967/tmp_product.
DSP Report: operator grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U967/tmp_product is absorbed into DSP grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U967/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U966/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/trunc_ln358_reg_356_reg is absorbed into DSP grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U966/dout_reg.
DSP Report: register grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U966/dout_reg is absorbed into DSP grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U966/dout_reg.
DSP Report: operator grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U966/tmp_product is absorbed into DSP grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U966/dout_reg.
DSP Report: operator grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U966/tmp_product is absorbed into DSP grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U966/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U967/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/t_171_reg_361_reg is absorbed into DSP grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U967/dout_reg.
DSP Report: register grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U967/dout_reg is absorbed into DSP grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U967/dout_reg.
DSP Report: operator grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U967/tmp_product is absorbed into DSP grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U967/dout_reg.
DSP Report: operator grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U967/tmp_product is absorbed into DSP grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U967/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1035/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1035/tmp_product is absorbed into DSP grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1035/tmp_product.
DSP Report: register grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/sub_ln1702_reg_324_reg is absorbed into DSP grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1035/tmp_product.
DSP Report: operator grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1035/tmp_product is absorbed into DSP grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1035/tmp_product.
DSP Report: operator grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1035/tmp_product is absorbed into DSP grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1035/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1035/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/sub_ln1678_reg_334_reg is absorbed into DSP grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1035/dout_reg.
DSP Report: register grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/sub_ln1702_reg_324_reg is absorbed into DSP grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1035/dout_reg.
DSP Report: register grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1035/dout_reg is absorbed into DSP grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1035/dout_reg.
DSP Report: operator grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1035/tmp_product is absorbed into DSP grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1035/dout_reg.
DSP Report: operator grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1035/tmp_product is absorbed into DSP grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U1035/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1036/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1036/tmp_product is absorbed into DSP grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1036/tmp_product.
DSP Report: register grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1036/tmp_product is absorbed into DSP grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1036/tmp_product.
DSP Report: operator grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1036/tmp_product is absorbed into DSP grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1036/tmp_product.
DSP Report: operator grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1036/tmp_product is absorbed into DSP grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1036/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1037/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1037/tmp_product is absorbed into DSP grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1037/tmp_product.
DSP Report: register grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1037/tmp_product is absorbed into DSP grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1037/tmp_product.
DSP Report: operator grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1037/tmp_product is absorbed into DSP grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1037/tmp_product.
DSP Report: operator grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1037/tmp_product is absorbed into DSP grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1037/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1036/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/trunc_ln358_reg_354_reg is absorbed into DSP grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1036/dout_reg.
DSP Report: register grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1036/dout_reg is absorbed into DSP grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1036/dout_reg.
DSP Report: operator grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1036/tmp_product is absorbed into DSP grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1036/dout_reg.
DSP Report: operator grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1036/tmp_product is absorbed into DSP grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U1036/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1037/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/t_137_reg_359_reg is absorbed into DSP grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1037/dout_reg.
DSP Report: register grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1037/dout_reg is absorbed into DSP grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1037/dout_reg.
DSP Report: operator grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1037/tmp_product is absorbed into DSP grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1037/dout_reg.
DSP Report: operator grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1037/tmp_product is absorbed into DSP grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U1037/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_78/mul_32s_23s_54_2_1_U1049/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_78/mul_32s_23s_54_2_1_U1049/tmp_product is absorbed into DSP grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_78/mul_32s_23s_54_2_1_U1049/tmp_product.
DSP Report: register grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_78/sub_ln1702_reg_322_reg is absorbed into DSP grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_78/mul_32s_23s_54_2_1_U1049/tmp_product.
DSP Report: operator grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_78/mul_32s_23s_54_2_1_U1049/tmp_product is absorbed into DSP grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_78/mul_32s_23s_54_2_1_U1049/tmp_product.
DSP Report: operator grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_78/mul_32s_23s_54_2_1_U1049/tmp_product is absorbed into DSP grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_78/mul_32s_23s_54_2_1_U1049/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_78/mul_32s_23s_54_2_1_U1049/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_78/sub_ln1678_reg_332_reg is absorbed into DSP grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_78/mul_32s_23s_54_2_1_U1049/dout_reg.
DSP Report: register grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_78/sub_ln1702_reg_322_reg is absorbed into DSP grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_78/mul_32s_23s_54_2_1_U1049/dout_reg.
DSP Report: register grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_78/mul_32s_23s_54_2_1_U1049/dout_reg is absorbed into DSP grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_78/mul_32s_23s_54_2_1_U1049/dout_reg.
DSP Report: operator grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_78/mul_32s_23s_54_2_1_U1049/tmp_product is absorbed into DSP grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_78/mul_32s_23s_54_2_1_U1049/dout_reg.
DSP Report: operator grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_78/mul_32s_23s_54_2_1_U1049/tmp_product is absorbed into DSP grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_78/mul_32s_23s_54_2_1_U1049/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_78/mul_32s_27ns_32_2_1_U1050/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_78/mul_32s_27ns_32_2_1_U1050/tmp_product is absorbed into DSP grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_78/mul_32s_27ns_32_2_1_U1050/tmp_product.
DSP Report: register grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_78/mul_32s_27ns_32_2_1_U1050/tmp_product is absorbed into DSP grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_78/mul_32s_27ns_32_2_1_U1050/tmp_product.
DSP Report: operator grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_78/mul_32s_27ns_32_2_1_U1050/tmp_product is absorbed into DSP grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_78/mul_32s_27ns_32_2_1_U1050/tmp_product.
DSP Report: operator grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_78/mul_32s_27ns_32_2_1_U1050/tmp_product is absorbed into DSP grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_78/mul_32s_27ns_32_2_1_U1050/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_78/mul_32s_24s_55_2_1_U1051/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_78/mul_32s_24s_55_2_1_U1051/tmp_product is absorbed into DSP grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_78/mul_32s_24s_55_2_1_U1051/tmp_product.
DSP Report: register grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_78/mul_32s_24s_55_2_1_U1051/tmp_product is absorbed into DSP grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_78/mul_32s_24s_55_2_1_U1051/tmp_product.
DSP Report: operator grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_78/mul_32s_24s_55_2_1_U1051/tmp_product is absorbed into DSP grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_78/mul_32s_24s_55_2_1_U1051/tmp_product.
DSP Report: operator grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_78/mul_32s_24s_55_2_1_U1051/tmp_product is absorbed into DSP grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_78/mul_32s_24s_55_2_1_U1051/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_78/mul_32s_27ns_32_2_1_U1050/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_78/trunc_ln358_reg_352_reg is absorbed into DSP grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_78/mul_32s_27ns_32_2_1_U1050/dout_reg.
DSP Report: register grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_78/mul_32s_27ns_32_2_1_U1050/dout_reg is absorbed into DSP grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_78/mul_32s_27ns_32_2_1_U1050/dout_reg.
DSP Report: operator grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_78/mul_32s_27ns_32_2_1_U1050/tmp_product is absorbed into DSP grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_78/mul_32s_27ns_32_2_1_U1050/dout_reg.
DSP Report: operator grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_78/mul_32s_27ns_32_2_1_U1050/tmp_product is absorbed into DSP grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_78/mul_32s_27ns_32_2_1_U1050/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_78/mul_32s_24s_55_2_1_U1051/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_78/t_135_reg_357_reg is absorbed into DSP grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_78/mul_32s_24s_55_2_1_U1051/dout_reg.
DSP Report: register grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_78/mul_32s_24s_55_2_1_U1051/dout_reg is absorbed into DSP grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_78/mul_32s_24s_55_2_1_U1051/dout_reg.
DSP Report: operator grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_78/mul_32s_24s_55_2_1_U1051/tmp_product is absorbed into DSP grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_78/mul_32s_24s_55_2_1_U1051/dout_reg.
DSP Report: operator grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_78/mul_32s_24s_55_2_1_U1051/tmp_product is absorbed into DSP grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_78/mul_32s_24s_55_2_1_U1051/dout_reg.
DSP Report: Generating DSP grp_reducef_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_27ns_32_2_1_U1075/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_reducef_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_27ns_32_2_1_U1075/tmp_product is absorbed into DSP grp_reducef_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_27ns_32_2_1_U1075/tmp_product.
DSP Report: register grp_reducef_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_27ns_32_2_1_U1075/tmp_product is absorbed into DSP grp_reducef_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_27ns_32_2_1_U1075/tmp_product.
DSP Report: operator grp_reducef_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_27ns_32_2_1_U1075/tmp_product is absorbed into DSP grp_reducef_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_27ns_32_2_1_U1075/tmp_product.
DSP Report: operator grp_reducef_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_27ns_32_2_1_U1075/tmp_product is absorbed into DSP grp_reducef_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_27ns_32_2_1_U1075/tmp_product.
DSP Report: Generating DSP grp_reducef_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_24s_55_2_1_U1076/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_reducef_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_24s_55_2_1_U1076/tmp_product is absorbed into DSP grp_reducef_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_24s_55_2_1_U1076/tmp_product.
DSP Report: register grp_reducef_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_24s_55_2_1_U1076/tmp_product is absorbed into DSP grp_reducef_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_24s_55_2_1_U1076/tmp_product.
DSP Report: operator grp_reducef_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_24s_55_2_1_U1076/tmp_product is absorbed into DSP grp_reducef_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_24s_55_2_1_U1076/tmp_product.
DSP Report: operator grp_reducef_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_24s_55_2_1_U1076/tmp_product is absorbed into DSP grp_reducef_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_24s_55_2_1_U1076/tmp_product.
DSP Report: Generating DSP grp_reducef_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_27ns_32_2_1_U1075/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B''.
DSP Report: register grp_reducef_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_17ns_49_2_1_U1074/dout_reg is absorbed into DSP grp_reducef_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_27ns_32_2_1_U1075/dout_reg.
DSP Report: register grp_reducef_Pipeline_VITIS_LOOP_1937_1_fu_48/trunc_ln358_reg_170_reg is absorbed into DSP grp_reducef_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_27ns_32_2_1_U1075/dout_reg.
DSP Report: register grp_reducef_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_27ns_32_2_1_U1075/dout_reg is absorbed into DSP grp_reducef_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_27ns_32_2_1_U1075/dout_reg.
DSP Report: operator grp_reducef_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_27ns_32_2_1_U1075/tmp_product is absorbed into DSP grp_reducef_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_27ns_32_2_1_U1075/dout_reg.
DSP Report: operator grp_reducef_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_27ns_32_2_1_U1075/tmp_product is absorbed into DSP grp_reducef_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_27ns_32_2_1_U1075/dout_reg.
DSP Report: Generating DSP grp_reducef_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_24s_55_2_1_U1076/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_reducef_Pipeline_VITIS_LOOP_1937_1_fu_48/t_reg_175_reg is absorbed into DSP grp_reducef_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_24s_55_2_1_U1076/dout_reg.
DSP Report: register grp_reducef_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_24s_55_2_1_U1076/dout_reg is absorbed into DSP grp_reducef_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_24s_55_2_1_U1076/dout_reg.
DSP Report: operator grp_reducef_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_24s_55_2_1_U1076/tmp_product is absorbed into DSP grp_reducef_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_24s_55_2_1_U1076/dout_reg.
DSP Report: operator grp_reducef_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_24s_55_2_1_U1076/tmp_product is absorbed into DSP grp_reducef_Pipeline_VITIS_LOOP_1937_1_fu_48/mul_32s_24s_55_2_1_U1076/dout_reg.
INFO: [Synth 8-7124] RAM ("s_w1_c_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "s_w1_c_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 14 for RAM "s_w1_c_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg"
INFO: [Synth 8-7124] RAM ("s_w1_f_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "s_w1_f_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 14 for RAM "s_w1_f_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg"
INFO: [Synth 8-7124] RAM ("s_w1_i_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "s_w1_i_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 14 for RAM "s_w1_i_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg"
INFO: [Synth 8-7124] RAM ("s_w1_r_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "s_w1_r_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 14 for RAM "s_w1_r_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg"
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_23s_54_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_27ns_32_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_24s_55_2_1.v:24]
DSP Report: Generating DSP grp_ntt_layer_16_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U563/tmp_product, operation Mode is: A2*B''.
DSP Report: register grp_ntt_layer_16_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U563/tmp_product is absorbed into DSP grp_ntt_layer_16_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U563/tmp_product.
DSP Report: register grp_ntt_layer_16_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U563/tmp_product is absorbed into DSP grp_ntt_layer_16_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U563/tmp_product.
DSP Report: register grp_ntt_layer_16_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas73_load_reg_285_reg is absorbed into DSP grp_ntt_layer_16_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U563/tmp_product.
DSP Report: operator grp_ntt_layer_16_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U563/tmp_product is absorbed into DSP grp_ntt_layer_16_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U563/tmp_product.
DSP Report: operator grp_ntt_layer_16_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U563/tmp_product is absorbed into DSP grp_ntt_layer_16_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U563/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_16_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U563/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_ntt_layer_16_Pipeline_VITIS_LOOP_1600_1_fu_58/tmp_164_reg_275_pp0_iter1_reg_reg is absorbed into DSP grp_ntt_layer_16_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U563/dout_reg.
DSP Report: register grp_ntt_layer_16_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas73_load_reg_285_reg is absorbed into DSP grp_ntt_layer_16_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U563/dout_reg.
DSP Report: register grp_ntt_layer_16_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U563/dout_reg is absorbed into DSP grp_ntt_layer_16_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U563/dout_reg.
DSP Report: operator grp_ntt_layer_16_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U563/tmp_product is absorbed into DSP grp_ntt_layer_16_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U563/dout_reg.
DSP Report: operator grp_ntt_layer_16_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U563/tmp_product is absorbed into DSP grp_ntt_layer_16_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U563/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_16_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U564/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_ntt_layer_16_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U564/tmp_product is absorbed into DSP grp_ntt_layer_16_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U564/tmp_product.
DSP Report: register grp_ntt_layer_16_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U564/tmp_product is absorbed into DSP grp_ntt_layer_16_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U564/tmp_product.
DSP Report: operator grp_ntt_layer_16_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U564/tmp_product is absorbed into DSP grp_ntt_layer_16_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U564/tmp_product.
DSP Report: operator grp_ntt_layer_16_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U564/tmp_product is absorbed into DSP grp_ntt_layer_16_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U564/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_16_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U565/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_ntt_layer_16_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U565/tmp_product is absorbed into DSP grp_ntt_layer_16_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U565/tmp_product.
DSP Report: register grp_ntt_layer_16_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U565/tmp_product is absorbed into DSP grp_ntt_layer_16_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U565/tmp_product.
DSP Report: operator grp_ntt_layer_16_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U565/tmp_product is absorbed into DSP grp_ntt_layer_16_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U565/tmp_product.
DSP Report: operator grp_ntt_layer_16_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U565/tmp_product is absorbed into DSP grp_ntt_layer_16_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U565/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_16_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U564/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_ntt_layer_16_Pipeline_VITIS_LOOP_1600_1_fu_58/trunc_ln358_reg_305_reg is absorbed into DSP grp_ntt_layer_16_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U564/dout_reg.
DSP Report: register grp_ntt_layer_16_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U564/dout_reg is absorbed into DSP grp_ntt_layer_16_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U564/dout_reg.
DSP Report: operator grp_ntt_layer_16_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U564/tmp_product is absorbed into DSP grp_ntt_layer_16_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U564/dout_reg.
DSP Report: operator grp_ntt_layer_16_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U564/tmp_product is absorbed into DSP grp_ntt_layer_16_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U564/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_16_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U565/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_ntt_layer_16_Pipeline_VITIS_LOOP_1600_1_fu_58/t_reg_310_reg is absorbed into DSP grp_ntt_layer_16_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U565/dout_reg.
DSP Report: register grp_ntt_layer_16_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U565/dout_reg is absorbed into DSP grp_ntt_layer_16_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U565/dout_reg.
DSP Report: operator grp_ntt_layer_16_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U565/tmp_product is absorbed into DSP grp_ntt_layer_16_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U565/dout_reg.
DSP Report: operator grp_ntt_layer_16_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U565/tmp_product is absorbed into DSP grp_ntt_layer_16_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U565/dout_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_23s_54_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_27ns_32_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_24s_55_2_1.v:24]
DSP Report: Generating DSP grp_ntt_layer_17_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U577/tmp_product, operation Mode is: A2*B''.
DSP Report: register grp_ntt_layer_17_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U577/tmp_product is absorbed into DSP grp_ntt_layer_17_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U577/tmp_product.
DSP Report: register grp_ntt_layer_17_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U577/tmp_product is absorbed into DSP grp_ntt_layer_17_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U577/tmp_product.
DSP Report: register grp_ntt_layer_17_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas74_load_reg_287_reg is absorbed into DSP grp_ntt_layer_17_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U577/tmp_product.
DSP Report: operator grp_ntt_layer_17_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U577/tmp_product is absorbed into DSP grp_ntt_layer_17_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U577/tmp_product.
DSP Report: operator grp_ntt_layer_17_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U577/tmp_product is absorbed into DSP grp_ntt_layer_17_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U577/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_17_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U577/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_ntt_layer_17_Pipeline_VITIS_LOOP_1600_1_fu_58/tmp_161_reg_277_pp0_iter1_reg_reg is absorbed into DSP grp_ntt_layer_17_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U577/dout_reg.
DSP Report: register grp_ntt_layer_17_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas74_load_reg_287_reg is absorbed into DSP grp_ntt_layer_17_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U577/dout_reg.
DSP Report: register grp_ntt_layer_17_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U577/dout_reg is absorbed into DSP grp_ntt_layer_17_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U577/dout_reg.
DSP Report: operator grp_ntt_layer_17_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U577/tmp_product is absorbed into DSP grp_ntt_layer_17_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U577/dout_reg.
DSP Report: operator grp_ntt_layer_17_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U577/tmp_product is absorbed into DSP grp_ntt_layer_17_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U577/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_17_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U578/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_ntt_layer_17_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U578/tmp_product is absorbed into DSP grp_ntt_layer_17_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U578/tmp_product.
DSP Report: register grp_ntt_layer_17_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U578/tmp_product is absorbed into DSP grp_ntt_layer_17_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U578/tmp_product.
DSP Report: operator grp_ntt_layer_17_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U578/tmp_product is absorbed into DSP grp_ntt_layer_17_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U578/tmp_product.
DSP Report: operator grp_ntt_layer_17_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U578/tmp_product is absorbed into DSP grp_ntt_layer_17_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U578/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_17_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U579/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_ntt_layer_17_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U579/tmp_product is absorbed into DSP grp_ntt_layer_17_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U579/tmp_product.
DSP Report: register grp_ntt_layer_17_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U579/tmp_product is absorbed into DSP grp_ntt_layer_17_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U579/tmp_product.
DSP Report: operator grp_ntt_layer_17_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U579/tmp_product is absorbed into DSP grp_ntt_layer_17_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U579/tmp_product.
DSP Report: operator grp_ntt_layer_17_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U579/tmp_product is absorbed into DSP grp_ntt_layer_17_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U579/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_17_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U578/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_ntt_layer_17_Pipeline_VITIS_LOOP_1600_1_fu_58/trunc_ln358_reg_307_reg is absorbed into DSP grp_ntt_layer_17_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U578/dout_reg.
DSP Report: register grp_ntt_layer_17_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U578/dout_reg is absorbed into DSP grp_ntt_layer_17_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U578/dout_reg.
DSP Report: operator grp_ntt_layer_17_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U578/tmp_product is absorbed into DSP grp_ntt_layer_17_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U578/dout_reg.
DSP Report: operator grp_ntt_layer_17_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U578/tmp_product is absorbed into DSP grp_ntt_layer_17_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U578/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_17_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U579/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_ntt_layer_17_Pipeline_VITIS_LOOP_1600_1_fu_58/t_reg_312_reg is absorbed into DSP grp_ntt_layer_17_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U579/dout_reg.
DSP Report: register grp_ntt_layer_17_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U579/dout_reg is absorbed into DSP grp_ntt_layer_17_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U579/dout_reg.
DSP Report: operator grp_ntt_layer_17_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U579/tmp_product is absorbed into DSP grp_ntt_layer_17_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U579/dout_reg.
DSP Report: operator grp_ntt_layer_17_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U579/tmp_product is absorbed into DSP grp_ntt_layer_17_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U579/dout_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_23s_54_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_27ns_32_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_24s_55_2_1.v:24]
DSP Report: Generating DSP grp_ntt_layer_18_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U591/tmp_product, operation Mode is: A2*B''.
DSP Report: register grp_ntt_layer_18_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U591/tmp_product is absorbed into DSP grp_ntt_layer_18_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U591/tmp_product.
DSP Report: register grp_ntt_layer_18_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U591/tmp_product is absorbed into DSP grp_ntt_layer_18_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U591/tmp_product.
DSP Report: register grp_ntt_layer_18_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas75_load_reg_289_reg is absorbed into DSP grp_ntt_layer_18_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U591/tmp_product.
DSP Report: operator grp_ntt_layer_18_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U591/tmp_product is absorbed into DSP grp_ntt_layer_18_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U591/tmp_product.
DSP Report: operator grp_ntt_layer_18_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U591/tmp_product is absorbed into DSP grp_ntt_layer_18_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U591/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_18_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U591/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_ntt_layer_18_Pipeline_VITIS_LOOP_1600_1_fu_58/tmp_158_reg_279_pp0_iter1_reg_reg is absorbed into DSP grp_ntt_layer_18_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U591/dout_reg.
DSP Report: register grp_ntt_layer_18_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas75_load_reg_289_reg is absorbed into DSP grp_ntt_layer_18_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U591/dout_reg.
DSP Report: register grp_ntt_layer_18_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U591/dout_reg is absorbed into DSP grp_ntt_layer_18_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U591/dout_reg.
DSP Report: operator grp_ntt_layer_18_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U591/tmp_product is absorbed into DSP grp_ntt_layer_18_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U591/dout_reg.
DSP Report: operator grp_ntt_layer_18_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U591/tmp_product is absorbed into DSP grp_ntt_layer_18_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U591/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_18_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U592/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_ntt_layer_18_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U592/tmp_product is absorbed into DSP grp_ntt_layer_18_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U592/tmp_product.
DSP Report: register grp_ntt_layer_18_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U592/tmp_product is absorbed into DSP grp_ntt_layer_18_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U592/tmp_product.
DSP Report: operator grp_ntt_layer_18_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U592/tmp_product is absorbed into DSP grp_ntt_layer_18_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U592/tmp_product.
DSP Report: operator grp_ntt_layer_18_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U592/tmp_product is absorbed into DSP grp_ntt_layer_18_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U592/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_18_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U593/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_ntt_layer_18_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U593/tmp_product is absorbed into DSP grp_ntt_layer_18_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U593/tmp_product.
DSP Report: register grp_ntt_layer_18_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U593/tmp_product is absorbed into DSP grp_ntt_layer_18_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U593/tmp_product.
DSP Report: operator grp_ntt_layer_18_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U593/tmp_product is absorbed into DSP grp_ntt_layer_18_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U593/tmp_product.
DSP Report: operator grp_ntt_layer_18_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U593/tmp_product is absorbed into DSP grp_ntt_layer_18_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U593/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_18_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U592/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_ntt_layer_18_Pipeline_VITIS_LOOP_1600_1_fu_58/trunc_ln358_reg_309_reg is absorbed into DSP grp_ntt_layer_18_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U592/dout_reg.
DSP Report: register grp_ntt_layer_18_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U592/dout_reg is absorbed into DSP grp_ntt_layer_18_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U592/dout_reg.
DSP Report: operator grp_ntt_layer_18_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U592/tmp_product is absorbed into DSP grp_ntt_layer_18_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U592/dout_reg.
DSP Report: operator grp_ntt_layer_18_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U592/tmp_product is absorbed into DSP grp_ntt_layer_18_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U592/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_18_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U593/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_ntt_layer_18_Pipeline_VITIS_LOOP_1600_1_fu_58/t_reg_314_reg is absorbed into DSP grp_ntt_layer_18_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U593/dout_reg.
DSP Report: register grp_ntt_layer_18_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U593/dout_reg is absorbed into DSP grp_ntt_layer_18_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U593/dout_reg.
DSP Report: operator grp_ntt_layer_18_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U593/tmp_product is absorbed into DSP grp_ntt_layer_18_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U593/dout_reg.
DSP Report: operator grp_ntt_layer_18_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U593/tmp_product is absorbed into DSP grp_ntt_layer_18_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U593/dout_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_23s_54_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_27ns_32_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_24s_55_2_1.v:24]
DSP Report: Generating DSP grp_ntt_layer_19_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U605/tmp_product, operation Mode is: A2*B''.
DSP Report: register grp_ntt_layer_19_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U605/tmp_product is absorbed into DSP grp_ntt_layer_19_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U605/tmp_product.
DSP Report: register grp_ntt_layer_19_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U605/tmp_product is absorbed into DSP grp_ntt_layer_19_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U605/tmp_product.
DSP Report: register grp_ntt_layer_19_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas76_load_reg_289_reg is absorbed into DSP grp_ntt_layer_19_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U605/tmp_product.
DSP Report: operator grp_ntt_layer_19_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U605/tmp_product is absorbed into DSP grp_ntt_layer_19_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U605/tmp_product.
DSP Report: operator grp_ntt_layer_19_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U605/tmp_product is absorbed into DSP grp_ntt_layer_19_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U605/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_19_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U605/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_ntt_layer_19_Pipeline_VITIS_LOOP_1600_1_fu_58/tmp_155_reg_279_pp0_iter1_reg_reg is absorbed into DSP grp_ntt_layer_19_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U605/dout_reg.
DSP Report: register grp_ntt_layer_19_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas76_load_reg_289_reg is absorbed into DSP grp_ntt_layer_19_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U605/dout_reg.
DSP Report: register grp_ntt_layer_19_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U605/dout_reg is absorbed into DSP grp_ntt_layer_19_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U605/dout_reg.
DSP Report: operator grp_ntt_layer_19_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U605/tmp_product is absorbed into DSP grp_ntt_layer_19_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U605/dout_reg.
DSP Report: operator grp_ntt_layer_19_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U605/tmp_product is absorbed into DSP grp_ntt_layer_19_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U605/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_19_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U606/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_ntt_layer_19_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U606/tmp_product is absorbed into DSP grp_ntt_layer_19_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U606/tmp_product.
DSP Report: register grp_ntt_layer_19_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U606/tmp_product is absorbed into DSP grp_ntt_layer_19_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U606/tmp_product.
DSP Report: operator grp_ntt_layer_19_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U606/tmp_product is absorbed into DSP grp_ntt_layer_19_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U606/tmp_product.
DSP Report: operator grp_ntt_layer_19_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U606/tmp_product is absorbed into DSP grp_ntt_layer_19_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U606/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_19_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U607/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_ntt_layer_19_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U607/tmp_product is absorbed into DSP grp_ntt_layer_19_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U607/tmp_product.
DSP Report: register grp_ntt_layer_19_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U607/tmp_product is absorbed into DSP grp_ntt_layer_19_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U607/tmp_product.
DSP Report: operator grp_ntt_layer_19_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U607/tmp_product is absorbed into DSP grp_ntt_layer_19_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U607/tmp_product.
DSP Report: operator grp_ntt_layer_19_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U607/tmp_product is absorbed into DSP grp_ntt_layer_19_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U607/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_19_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U606/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_ntt_layer_19_Pipeline_VITIS_LOOP_1600_1_fu_58/trunc_ln358_reg_309_reg is absorbed into DSP grp_ntt_layer_19_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U606/dout_reg.
DSP Report: register grp_ntt_layer_19_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U606/dout_reg is absorbed into DSP grp_ntt_layer_19_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U606/dout_reg.
DSP Report: operator grp_ntt_layer_19_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U606/tmp_product is absorbed into DSP grp_ntt_layer_19_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U606/dout_reg.
DSP Report: operator grp_ntt_layer_19_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U606/tmp_product is absorbed into DSP grp_ntt_layer_19_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U606/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_19_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U607/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_ntt_layer_19_Pipeline_VITIS_LOOP_1600_1_fu_58/t_reg_314_reg is absorbed into DSP grp_ntt_layer_19_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U607/dout_reg.
DSP Report: register grp_ntt_layer_19_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U607/dout_reg is absorbed into DSP grp_ntt_layer_19_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U607/dout_reg.
DSP Report: operator grp_ntt_layer_19_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U607/tmp_product is absorbed into DSP grp_ntt_layer_19_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U607/dout_reg.
DSP Report: operator grp_ntt_layer_19_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U607/tmp_product is absorbed into DSP grp_ntt_layer_19_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U607/dout_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_23s_54_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_27ns_32_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_24s_55_2_1.v:24]
DSP Report: Generating DSP grp_ntt_layer_20_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U619/tmp_product, operation Mode is: A2*B''.
DSP Report: register grp_ntt_layer_20_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U619/tmp_product is absorbed into DSP grp_ntt_layer_20_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U619/tmp_product.
DSP Report: register grp_ntt_layer_20_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U619/tmp_product is absorbed into DSP grp_ntt_layer_20_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U619/tmp_product.
DSP Report: register grp_ntt_layer_20_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas78_load_reg_287_reg is absorbed into DSP grp_ntt_layer_20_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U619/tmp_product.
DSP Report: operator grp_ntt_layer_20_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U619/tmp_product is absorbed into DSP grp_ntt_layer_20_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U619/tmp_product.
DSP Report: operator grp_ntt_layer_20_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U619/tmp_product is absorbed into DSP grp_ntt_layer_20_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U619/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_20_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U619/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_ntt_layer_20_Pipeline_VITIS_LOOP_1600_1_fu_58/tmp_149_reg_277_pp0_iter1_reg_reg is absorbed into DSP grp_ntt_layer_20_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U619/dout_reg.
DSP Report: register grp_ntt_layer_20_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas78_load_reg_287_reg is absorbed into DSP grp_ntt_layer_20_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U619/dout_reg.
DSP Report: register grp_ntt_layer_20_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U619/dout_reg is absorbed into DSP grp_ntt_layer_20_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U619/dout_reg.
DSP Report: operator grp_ntt_layer_20_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U619/tmp_product is absorbed into DSP grp_ntt_layer_20_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U619/dout_reg.
DSP Report: operator grp_ntt_layer_20_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U619/tmp_product is absorbed into DSP grp_ntt_layer_20_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U619/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_20_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U620/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_ntt_layer_20_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U620/tmp_product is absorbed into DSP grp_ntt_layer_20_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U620/tmp_product.
DSP Report: register grp_ntt_layer_20_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U620/tmp_product is absorbed into DSP grp_ntt_layer_20_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U620/tmp_product.
DSP Report: operator grp_ntt_layer_20_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U620/tmp_product is absorbed into DSP grp_ntt_layer_20_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U620/tmp_product.
DSP Report: operator grp_ntt_layer_20_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U620/tmp_product is absorbed into DSP grp_ntt_layer_20_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U620/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_20_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U621/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_ntt_layer_20_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U621/tmp_product is absorbed into DSP grp_ntt_layer_20_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U621/tmp_product.
DSP Report: register grp_ntt_layer_20_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U621/tmp_product is absorbed into DSP grp_ntt_layer_20_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U621/tmp_product.
DSP Report: operator grp_ntt_layer_20_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U621/tmp_product is absorbed into DSP grp_ntt_layer_20_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U621/tmp_product.
DSP Report: operator grp_ntt_layer_20_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U621/tmp_product is absorbed into DSP grp_ntt_layer_20_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U621/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_20_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U620/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_ntt_layer_20_Pipeline_VITIS_LOOP_1600_1_fu_58/trunc_ln358_reg_307_reg is absorbed into DSP grp_ntt_layer_20_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U620/dout_reg.
DSP Report: register grp_ntt_layer_20_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U620/dout_reg is absorbed into DSP grp_ntt_layer_20_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U620/dout_reg.
DSP Report: operator grp_ntt_layer_20_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U620/tmp_product is absorbed into DSP grp_ntt_layer_20_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U620/dout_reg.
DSP Report: operator grp_ntt_layer_20_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U620/tmp_product is absorbed into DSP grp_ntt_layer_20_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U620/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_20_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U621/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_ntt_layer_20_Pipeline_VITIS_LOOP_1600_1_fu_58/t_reg_312_reg is absorbed into DSP grp_ntt_layer_20_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U621/dout_reg.
DSP Report: register grp_ntt_layer_20_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U621/dout_reg is absorbed into DSP grp_ntt_layer_20_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U621/dout_reg.
DSP Report: operator grp_ntt_layer_20_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U621/tmp_product is absorbed into DSP grp_ntt_layer_20_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U621/dout_reg.
DSP Report: operator grp_ntt_layer_20_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U621/tmp_product is absorbed into DSP grp_ntt_layer_20_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U621/dout_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_23s_54_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_27ns_32_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_24s_55_2_1.v:24]
DSP Report: Generating DSP grp_ntt_layer_21_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U633/tmp_product, operation Mode is: A2*B''.
DSP Report: register grp_ntt_layer_21_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U633/tmp_product is absorbed into DSP grp_ntt_layer_21_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U633/tmp_product.
DSP Report: register grp_ntt_layer_21_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U633/tmp_product is absorbed into DSP grp_ntt_layer_21_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U633/tmp_product.
DSP Report: register grp_ntt_layer_21_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas79_load_reg_287_reg is absorbed into DSP grp_ntt_layer_21_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U633/tmp_product.
DSP Report: operator grp_ntt_layer_21_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U633/tmp_product is absorbed into DSP grp_ntt_layer_21_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U633/tmp_product.
DSP Report: operator grp_ntt_layer_21_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U633/tmp_product is absorbed into DSP grp_ntt_layer_21_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U633/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_21_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U633/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_ntt_layer_21_Pipeline_VITIS_LOOP_1600_1_fu_58/tmp_146_reg_277_pp0_iter1_reg_reg is absorbed into DSP grp_ntt_layer_21_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U633/dout_reg.
DSP Report: register grp_ntt_layer_21_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas79_load_reg_287_reg is absorbed into DSP grp_ntt_layer_21_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U633/dout_reg.
DSP Report: register grp_ntt_layer_21_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U633/dout_reg is absorbed into DSP grp_ntt_layer_21_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U633/dout_reg.
DSP Report: operator grp_ntt_layer_21_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U633/tmp_product is absorbed into DSP grp_ntt_layer_21_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U633/dout_reg.
DSP Report: operator grp_ntt_layer_21_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U633/tmp_product is absorbed into DSP grp_ntt_layer_21_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U633/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_21_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U634/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_ntt_layer_21_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U634/tmp_product is absorbed into DSP grp_ntt_layer_21_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U634/tmp_product.
DSP Report: register grp_ntt_layer_21_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U634/tmp_product is absorbed into DSP grp_ntt_layer_21_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U634/tmp_product.
DSP Report: operator grp_ntt_layer_21_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U634/tmp_product is absorbed into DSP grp_ntt_layer_21_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U634/tmp_product.
DSP Report: operator grp_ntt_layer_21_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U634/tmp_product is absorbed into DSP grp_ntt_layer_21_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U634/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_21_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U635/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_ntt_layer_21_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U635/tmp_product is absorbed into DSP grp_ntt_layer_21_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U635/tmp_product.
DSP Report: register grp_ntt_layer_21_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U635/tmp_product is absorbed into DSP grp_ntt_layer_21_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U635/tmp_product.
DSP Report: operator grp_ntt_layer_21_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U635/tmp_product is absorbed into DSP grp_ntt_layer_21_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U635/tmp_product.
DSP Report: operator grp_ntt_layer_21_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U635/tmp_product is absorbed into DSP grp_ntt_layer_21_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U635/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_21_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U634/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_ntt_layer_21_Pipeline_VITIS_LOOP_1600_1_fu_58/trunc_ln358_reg_307_reg is absorbed into DSP grp_ntt_layer_21_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U634/dout_reg.
DSP Report: register grp_ntt_layer_21_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U634/dout_reg is absorbed into DSP grp_ntt_layer_21_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U634/dout_reg.
DSP Report: operator grp_ntt_layer_21_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U634/tmp_product is absorbed into DSP grp_ntt_layer_21_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U634/dout_reg.
DSP Report: operator grp_ntt_layer_21_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U634/tmp_product is absorbed into DSP grp_ntt_layer_21_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U634/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_21_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U635/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_ntt_layer_21_Pipeline_VITIS_LOOP_1600_1_fu_58/t_reg_312_reg is absorbed into DSP grp_ntt_layer_21_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U635/dout_reg.
DSP Report: register grp_ntt_layer_21_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U635/dout_reg is absorbed into DSP grp_ntt_layer_21_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U635/dout_reg.
DSP Report: operator grp_ntt_layer_21_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U635/tmp_product is absorbed into DSP grp_ntt_layer_21_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U635/dout_reg.
DSP Report: operator grp_ntt_layer_21_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U635/tmp_product is absorbed into DSP grp_ntt_layer_21_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U635/dout_reg.
RAM ("s_sig_1_U/U_k_sign_fifo_w8_d1000_A_ram/mem_reg") is too shallow (depth = 999) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "s_sig_1_U/U_k_sign_fifo_w8_d1000_A_ram/mem_reg"
RAM ("s_p_U/U_k_sign_fifo_w8_d1000_A_ram/mem_reg") is too shallow (depth = 999) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "s_p_U/U_k_sign_fifo_w8_d1000_A_ram/mem_reg"
INFO: [Synth 8-7124] RAM ("s_w1_d_0_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "s_w1_d_0_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 14 for RAM "s_w1_d_0_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg"
INFO: [Synth 8-7124] RAM ("s_w1_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "s_w1_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 14 for RAM "s_w1_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg"
RAM ("montgomery_add_U0/grp_montgomery_add_Pipeline_VITIS_LOOP_1885_1_VITIS_LOOP_1887_2_VITIS_LOOP_1888_3_fu_52/tmp_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "montgomery_add_U0/grp_montgomery_add_Pipeline_VITIS_LOOP_1885_1_VITIS_LOOP_1887_2_VITIS_LOOP_1888_3_fu_52/tmp_U/ram_reg"
INFO: [Synth 8-3971] The signal "montgomery_add_U0/grp_montgomery_add_Pipeline_VITIS_LOOP_1885_1_VITIS_LOOP_1887_2_VITIS_LOOP_1888_3_fu_52/tmp_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("s_seed_U/U_k_sign_fifo_w8_d1000_A_ram/mem_reg") is too shallow (depth = 999) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "s_seed_U/U_k_sign_fifo_w8_d1000_A_ram/mem_reg"
DSP Report: Generating DSP grp_ntt_layer_8_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U429/tmp_product, operation Mode is: A2*B''.
DSP Report: register grp_ntt_layer_8_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U429/tmp_product is absorbed into DSP grp_ntt_layer_8_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U429/tmp_product.
DSP Report: register grp_ntt_layer_8_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U429/tmp_product is absorbed into DSP grp_ntt_layer_8_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U429/tmp_product.
DSP Report: register grp_ntt_layer_8_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas103_load_reg_285_reg is absorbed into DSP grp_ntt_layer_8_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U429/tmp_product.
DSP Report: operator grp_ntt_layer_8_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U429/tmp_product is absorbed into DSP grp_ntt_layer_8_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U429/tmp_product.
DSP Report: operator grp_ntt_layer_8_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U429/tmp_product is absorbed into DSP grp_ntt_layer_8_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U429/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_8_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U429/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_ntt_layer_8_Pipeline_VITIS_LOOP_1600_1_fu_58/tmp_71_reg_275_pp0_iter1_reg_reg is absorbed into DSP grp_ntt_layer_8_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U429/dout_reg.
DSP Report: register grp_ntt_layer_8_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas103_load_reg_285_reg is absorbed into DSP grp_ntt_layer_8_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U429/dout_reg.
DSP Report: register grp_ntt_layer_8_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U429/dout_reg is absorbed into DSP grp_ntt_layer_8_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U429/dout_reg.
DSP Report: operator grp_ntt_layer_8_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U429/tmp_product is absorbed into DSP grp_ntt_layer_8_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U429/dout_reg.
DSP Report: operator grp_ntt_layer_8_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U429/tmp_product is absorbed into DSP grp_ntt_layer_8_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U429/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_8_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U430/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_ntt_layer_8_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U430/tmp_product is absorbed into DSP grp_ntt_layer_8_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U430/tmp_product.
DSP Report: register grp_ntt_layer_8_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U430/tmp_product is absorbed into DSP grp_ntt_layer_8_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U430/tmp_product.
DSP Report: operator grp_ntt_layer_8_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U430/tmp_product is absorbed into DSP grp_ntt_layer_8_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U430/tmp_product.
DSP Report: operator grp_ntt_layer_8_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U430/tmp_product is absorbed into DSP grp_ntt_layer_8_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U430/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_8_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U431/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_ntt_layer_8_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U431/tmp_product is absorbed into DSP grp_ntt_layer_8_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U431/tmp_product.
DSP Report: register grp_ntt_layer_8_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U431/tmp_product is absorbed into DSP grp_ntt_layer_8_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U431/tmp_product.
DSP Report: operator grp_ntt_layer_8_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U431/tmp_product is absorbed into DSP grp_ntt_layer_8_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U431/tmp_product.
DSP Report: operator grp_ntt_layer_8_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U431/tmp_product is absorbed into DSP grp_ntt_layer_8_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U431/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_8_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U430/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_ntt_layer_8_Pipeline_VITIS_LOOP_1600_1_fu_58/trunc_ln358_reg_305_reg is absorbed into DSP grp_ntt_layer_8_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U430/dout_reg.
DSP Report: register grp_ntt_layer_8_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U430/dout_reg is absorbed into DSP grp_ntt_layer_8_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U430/dout_reg.
DSP Report: operator grp_ntt_layer_8_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U430/tmp_product is absorbed into DSP grp_ntt_layer_8_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U430/dout_reg.
DSP Report: operator grp_ntt_layer_8_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U430/tmp_product is absorbed into DSP grp_ntt_layer_8_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U430/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_8_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U431/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_ntt_layer_8_Pipeline_VITIS_LOOP_1600_1_fu_58/t_reg_310_reg is absorbed into DSP grp_ntt_layer_8_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U431/dout_reg.
DSP Report: register grp_ntt_layer_8_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U431/dout_reg is absorbed into DSP grp_ntt_layer_8_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U431/dout_reg.
DSP Report: operator grp_ntt_layer_8_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U431/tmp_product is absorbed into DSP grp_ntt_layer_8_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U431/dout_reg.
DSP Report: operator grp_ntt_layer_8_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U431/tmp_product is absorbed into DSP grp_ntt_layer_8_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U431/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_9_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U443/tmp_product, operation Mode is: A2*B''.
DSP Report: register grp_ntt_layer_9_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U443/tmp_product is absorbed into DSP grp_ntt_layer_9_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U443/tmp_product.
DSP Report: register grp_ntt_layer_9_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U443/tmp_product is absorbed into DSP grp_ntt_layer_9_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U443/tmp_product.
DSP Report: register grp_ntt_layer_9_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas104_load_reg_287_reg is absorbed into DSP grp_ntt_layer_9_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U443/tmp_product.
DSP Report: operator grp_ntt_layer_9_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U443/tmp_product is absorbed into DSP grp_ntt_layer_9_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U443/tmp_product.
DSP Report: operator grp_ntt_layer_9_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U443/tmp_product is absorbed into DSP grp_ntt_layer_9_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U443/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_9_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U443/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_ntt_layer_9_Pipeline_VITIS_LOOP_1600_1_fu_58/tmp_68_reg_277_pp0_iter1_reg_reg is absorbed into DSP grp_ntt_layer_9_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U443/dout_reg.
DSP Report: register grp_ntt_layer_9_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas104_load_reg_287_reg is absorbed into DSP grp_ntt_layer_9_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U443/dout_reg.
DSP Report: register grp_ntt_layer_9_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U443/dout_reg is absorbed into DSP grp_ntt_layer_9_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U443/dout_reg.
DSP Report: operator grp_ntt_layer_9_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U443/tmp_product is absorbed into DSP grp_ntt_layer_9_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U443/dout_reg.
DSP Report: operator grp_ntt_layer_9_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U443/tmp_product is absorbed into DSP grp_ntt_layer_9_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U443/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_9_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U444/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_ntt_layer_9_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U444/tmp_product is absorbed into DSP grp_ntt_layer_9_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U444/tmp_product.
DSP Report: register grp_ntt_layer_9_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U444/tmp_product is absorbed into DSP grp_ntt_layer_9_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U444/tmp_product.
DSP Report: operator grp_ntt_layer_9_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U444/tmp_product is absorbed into DSP grp_ntt_layer_9_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U444/tmp_product.
DSP Report: operator grp_ntt_layer_9_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U444/tmp_product is absorbed into DSP grp_ntt_layer_9_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U444/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_9_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U445/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_ntt_layer_9_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U445/tmp_product is absorbed into DSP grp_ntt_layer_9_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U445/tmp_product.
DSP Report: register grp_ntt_layer_9_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U445/tmp_product is absorbed into DSP grp_ntt_layer_9_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U445/tmp_product.
DSP Report: operator grp_ntt_layer_9_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U445/tmp_product is absorbed into DSP grp_ntt_layer_9_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U445/tmp_product.
DSP Report: operator grp_ntt_layer_9_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U445/tmp_product is absorbed into DSP grp_ntt_layer_9_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U445/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_9_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U444/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_ntt_layer_9_Pipeline_VITIS_LOOP_1600_1_fu_58/trunc_ln358_reg_307_reg is absorbed into DSP grp_ntt_layer_9_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U444/dout_reg.
DSP Report: register grp_ntt_layer_9_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U444/dout_reg is absorbed into DSP grp_ntt_layer_9_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U444/dout_reg.
DSP Report: operator grp_ntt_layer_9_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U444/tmp_product is absorbed into DSP grp_ntt_layer_9_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U444/dout_reg.
DSP Report: operator grp_ntt_layer_9_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U444/tmp_product is absorbed into DSP grp_ntt_layer_9_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U444/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_9_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U445/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_ntt_layer_9_Pipeline_VITIS_LOOP_1600_1_fu_58/t_reg_312_reg is absorbed into DSP grp_ntt_layer_9_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U445/dout_reg.
DSP Report: register grp_ntt_layer_9_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U445/dout_reg is absorbed into DSP grp_ntt_layer_9_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U445/dout_reg.
DSP Report: operator grp_ntt_layer_9_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U445/tmp_product is absorbed into DSP grp_ntt_layer_9_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U445/dout_reg.
DSP Report: operator grp_ntt_layer_9_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U445/tmp_product is absorbed into DSP grp_ntt_layer_9_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U445/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_10_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U457/tmp_product, operation Mode is: A2*B''.
DSP Report: register grp_ntt_layer_10_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U457/tmp_product is absorbed into DSP grp_ntt_layer_10_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U457/tmp_product.
DSP Report: register grp_ntt_layer_10_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U457/tmp_product is absorbed into DSP grp_ntt_layer_10_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U457/tmp_product.
DSP Report: register grp_ntt_layer_10_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas67_load_reg_289_reg is absorbed into DSP grp_ntt_layer_10_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U457/tmp_product.
DSP Report: operator grp_ntt_layer_10_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U457/tmp_product is absorbed into DSP grp_ntt_layer_10_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U457/tmp_product.
DSP Report: operator grp_ntt_layer_10_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U457/tmp_product is absorbed into DSP grp_ntt_layer_10_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U457/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_10_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U457/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_ntt_layer_10_Pipeline_VITIS_LOOP_1600_1_fu_58/tmp_182_reg_279_pp0_iter1_reg_reg is absorbed into DSP grp_ntt_layer_10_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U457/dout_reg.
DSP Report: register grp_ntt_layer_10_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas67_load_reg_289_reg is absorbed into DSP grp_ntt_layer_10_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U457/dout_reg.
DSP Report: register grp_ntt_layer_10_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U457/dout_reg is absorbed into DSP grp_ntt_layer_10_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U457/dout_reg.
DSP Report: operator grp_ntt_layer_10_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U457/tmp_product is absorbed into DSP grp_ntt_layer_10_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U457/dout_reg.
DSP Report: operator grp_ntt_layer_10_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U457/tmp_product is absorbed into DSP grp_ntt_layer_10_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U457/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_10_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U458/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_ntt_layer_10_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U458/tmp_product is absorbed into DSP grp_ntt_layer_10_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U458/tmp_product.
DSP Report: register grp_ntt_layer_10_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U458/tmp_product is absorbed into DSP grp_ntt_layer_10_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U458/tmp_product.
DSP Report: operator grp_ntt_layer_10_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U458/tmp_product is absorbed into DSP grp_ntt_layer_10_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U458/tmp_product.
DSP Report: operator grp_ntt_layer_10_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U458/tmp_product is absorbed into DSP grp_ntt_layer_10_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U458/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_10_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U459/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_ntt_layer_10_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U459/tmp_product is absorbed into DSP grp_ntt_layer_10_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U459/tmp_product.
DSP Report: register grp_ntt_layer_10_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U459/tmp_product is absorbed into DSP grp_ntt_layer_10_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U459/tmp_product.
DSP Report: operator grp_ntt_layer_10_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U459/tmp_product is absorbed into DSP grp_ntt_layer_10_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U459/tmp_product.
DSP Report: operator grp_ntt_layer_10_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U459/tmp_product is absorbed into DSP grp_ntt_layer_10_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U459/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_10_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U458/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_ntt_layer_10_Pipeline_VITIS_LOOP_1600_1_fu_58/trunc_ln358_reg_309_reg is absorbed into DSP grp_ntt_layer_10_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U458/dout_reg.
DSP Report: register grp_ntt_layer_10_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U458/dout_reg is absorbed into DSP grp_ntt_layer_10_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U458/dout_reg.
DSP Report: operator grp_ntt_layer_10_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U458/tmp_product is absorbed into DSP grp_ntt_layer_10_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U458/dout_reg.
DSP Report: operator grp_ntt_layer_10_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U458/tmp_product is absorbed into DSP grp_ntt_layer_10_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U458/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_10_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U459/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_ntt_layer_10_Pipeline_VITIS_LOOP_1600_1_fu_58/t_reg_314_reg is absorbed into DSP grp_ntt_layer_10_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U459/dout_reg.
DSP Report: register grp_ntt_layer_10_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U459/dout_reg is absorbed into DSP grp_ntt_layer_10_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U459/dout_reg.
DSP Report: operator grp_ntt_layer_10_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U459/tmp_product is absorbed into DSP grp_ntt_layer_10_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U459/dout_reg.
DSP Report: operator grp_ntt_layer_10_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U459/tmp_product is absorbed into DSP grp_ntt_layer_10_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U459/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_11_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U471/tmp_product, operation Mode is: A2*B''.
DSP Report: register grp_ntt_layer_11_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U471/tmp_product is absorbed into DSP grp_ntt_layer_11_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U471/tmp_product.
DSP Report: register grp_ntt_layer_11_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U471/tmp_product is absorbed into DSP grp_ntt_layer_11_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U471/tmp_product.
DSP Report: register grp_ntt_layer_11_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas68_load_reg_289_reg is absorbed into DSP grp_ntt_layer_11_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U471/tmp_product.
DSP Report: operator grp_ntt_layer_11_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U471/tmp_product is absorbed into DSP grp_ntt_layer_11_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U471/tmp_product.
DSP Report: operator grp_ntt_layer_11_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U471/tmp_product is absorbed into DSP grp_ntt_layer_11_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U471/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_11_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U471/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_ntt_layer_11_Pipeline_VITIS_LOOP_1600_1_fu_58/tmp_179_reg_279_pp0_iter1_reg_reg is absorbed into DSP grp_ntt_layer_11_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U471/dout_reg.
DSP Report: register grp_ntt_layer_11_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas68_load_reg_289_reg is absorbed into DSP grp_ntt_layer_11_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U471/dout_reg.
DSP Report: register grp_ntt_layer_11_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U471/dout_reg is absorbed into DSP grp_ntt_layer_11_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U471/dout_reg.
DSP Report: operator grp_ntt_layer_11_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U471/tmp_product is absorbed into DSP grp_ntt_layer_11_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U471/dout_reg.
DSP Report: operator grp_ntt_layer_11_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U471/tmp_product is absorbed into DSP grp_ntt_layer_11_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U471/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_11_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U472/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_ntt_layer_11_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U472/tmp_product is absorbed into DSP grp_ntt_layer_11_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U472/tmp_product.
DSP Report: register grp_ntt_layer_11_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U472/tmp_product is absorbed into DSP grp_ntt_layer_11_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U472/tmp_product.
DSP Report: operator grp_ntt_layer_11_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U472/tmp_product is absorbed into DSP grp_ntt_layer_11_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U472/tmp_product.
DSP Report: operator grp_ntt_layer_11_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U472/tmp_product is absorbed into DSP grp_ntt_layer_11_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U472/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_11_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U473/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_ntt_layer_11_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U473/tmp_product is absorbed into DSP grp_ntt_layer_11_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U473/tmp_product.
DSP Report: register grp_ntt_layer_11_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U473/tmp_product is absorbed into DSP grp_ntt_layer_11_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U473/tmp_product.
DSP Report: operator grp_ntt_layer_11_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U473/tmp_product is absorbed into DSP grp_ntt_layer_11_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U473/tmp_product.
DSP Report: operator grp_ntt_layer_11_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U473/tmp_product is absorbed into DSP grp_ntt_layer_11_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U473/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_11_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U472/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_ntt_layer_11_Pipeline_VITIS_LOOP_1600_1_fu_58/trunc_ln358_reg_309_reg is absorbed into DSP grp_ntt_layer_11_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U472/dout_reg.
DSP Report: register grp_ntt_layer_11_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U472/dout_reg is absorbed into DSP grp_ntt_layer_11_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U472/dout_reg.
DSP Report: operator grp_ntt_layer_11_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U472/tmp_product is absorbed into DSP grp_ntt_layer_11_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U472/dout_reg.
DSP Report: operator grp_ntt_layer_11_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U472/tmp_product is absorbed into DSP grp_ntt_layer_11_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U472/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_11_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U473/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_ntt_layer_11_Pipeline_VITIS_LOOP_1600_1_fu_58/t_reg_314_reg is absorbed into DSP grp_ntt_layer_11_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U473/dout_reg.
DSP Report: register grp_ntt_layer_11_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U473/dout_reg is absorbed into DSP grp_ntt_layer_11_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U473/dout_reg.
DSP Report: operator grp_ntt_layer_11_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U473/tmp_product is absorbed into DSP grp_ntt_layer_11_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U473/dout_reg.
DSP Report: operator grp_ntt_layer_11_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U473/tmp_product is absorbed into DSP grp_ntt_layer_11_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U473/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_12_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U485/tmp_product, operation Mode is: A2*B''.
DSP Report: register grp_ntt_layer_12_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U485/tmp_product is absorbed into DSP grp_ntt_layer_12_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U485/tmp_product.
DSP Report: register grp_ntt_layer_12_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U485/tmp_product is absorbed into DSP grp_ntt_layer_12_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U485/tmp_product.
DSP Report: register grp_ntt_layer_12_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas69_load_reg_287_reg is absorbed into DSP grp_ntt_layer_12_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U485/tmp_product.
DSP Report: operator grp_ntt_layer_12_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U485/tmp_product is absorbed into DSP grp_ntt_layer_12_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U485/tmp_product.
DSP Report: operator grp_ntt_layer_12_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U485/tmp_product is absorbed into DSP grp_ntt_layer_12_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U485/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_12_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U485/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_ntt_layer_12_Pipeline_VITIS_LOOP_1600_1_fu_58/tmp_176_reg_277_pp0_iter1_reg_reg is absorbed into DSP grp_ntt_layer_12_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U485/dout_reg.
DSP Report: register grp_ntt_layer_12_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas69_load_reg_287_reg is absorbed into DSP grp_ntt_layer_12_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U485/dout_reg.
DSP Report: register grp_ntt_layer_12_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U485/dout_reg is absorbed into DSP grp_ntt_layer_12_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U485/dout_reg.
DSP Report: operator grp_ntt_layer_12_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U485/tmp_product is absorbed into DSP grp_ntt_layer_12_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U485/dout_reg.
DSP Report: operator grp_ntt_layer_12_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U485/tmp_product is absorbed into DSP grp_ntt_layer_12_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U485/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_12_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U486/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_ntt_layer_12_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U486/tmp_product is absorbed into DSP grp_ntt_layer_12_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U486/tmp_product.
DSP Report: register grp_ntt_layer_12_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U486/tmp_product is absorbed into DSP grp_ntt_layer_12_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U486/tmp_product.
DSP Report: operator grp_ntt_layer_12_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U486/tmp_product is absorbed into DSP grp_ntt_layer_12_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U486/tmp_product.
DSP Report: operator grp_ntt_layer_12_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U486/tmp_product is absorbed into DSP grp_ntt_layer_12_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U486/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_12_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U487/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_ntt_layer_12_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U487/tmp_product is absorbed into DSP grp_ntt_layer_12_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U487/tmp_product.
DSP Report: register grp_ntt_layer_12_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U487/tmp_product is absorbed into DSP grp_ntt_layer_12_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U487/tmp_product.
DSP Report: operator grp_ntt_layer_12_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U487/tmp_product is absorbed into DSP grp_ntt_layer_12_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U487/tmp_product.
DSP Report: operator grp_ntt_layer_12_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U487/tmp_product is absorbed into DSP grp_ntt_layer_12_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U487/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_12_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U486/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_ntt_layer_12_Pipeline_VITIS_LOOP_1600_1_fu_58/trunc_ln358_reg_307_reg is absorbed into DSP grp_ntt_layer_12_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U486/dout_reg.
DSP Report: register grp_ntt_layer_12_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U486/dout_reg is absorbed into DSP grp_ntt_layer_12_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U486/dout_reg.
DSP Report: operator grp_ntt_layer_12_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U486/tmp_product is absorbed into DSP grp_ntt_layer_12_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U486/dout_reg.
DSP Report: operator grp_ntt_layer_12_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U486/tmp_product is absorbed into DSP grp_ntt_layer_12_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U486/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_12_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U487/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_ntt_layer_12_Pipeline_VITIS_LOOP_1600_1_fu_58/t_reg_312_reg is absorbed into DSP grp_ntt_layer_12_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U487/dout_reg.
DSP Report: register grp_ntt_layer_12_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U487/dout_reg is absorbed into DSP grp_ntt_layer_12_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U487/dout_reg.
DSP Report: operator grp_ntt_layer_12_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U487/tmp_product is absorbed into DSP grp_ntt_layer_12_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U487/dout_reg.
DSP Report: operator grp_ntt_layer_12_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U487/tmp_product is absorbed into DSP grp_ntt_layer_12_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U487/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_13_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U499/tmp_product, operation Mode is: A2*B''.
DSP Report: register grp_ntt_layer_13_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U499/tmp_product is absorbed into DSP grp_ntt_layer_13_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U499/tmp_product.
DSP Report: register grp_ntt_layer_13_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U499/tmp_product is absorbed into DSP grp_ntt_layer_13_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U499/tmp_product.
DSP Report: register grp_ntt_layer_13_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas70_load_reg_287_reg is absorbed into DSP grp_ntt_layer_13_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U499/tmp_product.
DSP Report: operator grp_ntt_layer_13_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U499/tmp_product is absorbed into DSP grp_ntt_layer_13_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U499/tmp_product.
DSP Report: operator grp_ntt_layer_13_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U499/tmp_product is absorbed into DSP grp_ntt_layer_13_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U499/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_13_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U499/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_ntt_layer_13_Pipeline_VITIS_LOOP_1600_1_fu_58/tmp_173_reg_277_pp0_iter1_reg_reg is absorbed into DSP grp_ntt_layer_13_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U499/dout_reg.
DSP Report: register grp_ntt_layer_13_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas70_load_reg_287_reg is absorbed into DSP grp_ntt_layer_13_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U499/dout_reg.
DSP Report: register grp_ntt_layer_13_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U499/dout_reg is absorbed into DSP grp_ntt_layer_13_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U499/dout_reg.
DSP Report: operator grp_ntt_layer_13_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U499/tmp_product is absorbed into DSP grp_ntt_layer_13_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U499/dout_reg.
DSP Report: operator grp_ntt_layer_13_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U499/tmp_product is absorbed into DSP grp_ntt_layer_13_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U499/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_13_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U500/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_ntt_layer_13_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U500/tmp_product is absorbed into DSP grp_ntt_layer_13_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U500/tmp_product.
DSP Report: register grp_ntt_layer_13_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U500/tmp_product is absorbed into DSP grp_ntt_layer_13_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U500/tmp_product.
DSP Report: operator grp_ntt_layer_13_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U500/tmp_product is absorbed into DSP grp_ntt_layer_13_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U500/tmp_product.
DSP Report: operator grp_ntt_layer_13_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U500/tmp_product is absorbed into DSP grp_ntt_layer_13_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U500/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_13_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U501/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_ntt_layer_13_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U501/tmp_product is absorbed into DSP grp_ntt_layer_13_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U501/tmp_product.
DSP Report: register grp_ntt_layer_13_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U501/tmp_product is absorbed into DSP grp_ntt_layer_13_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U501/tmp_product.
DSP Report: operator grp_ntt_layer_13_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U501/tmp_product is absorbed into DSP grp_ntt_layer_13_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U501/tmp_product.
DSP Report: operator grp_ntt_layer_13_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U501/tmp_product is absorbed into DSP grp_ntt_layer_13_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U501/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_13_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U500/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_ntt_layer_13_Pipeline_VITIS_LOOP_1600_1_fu_58/trunc_ln358_reg_307_reg is absorbed into DSP grp_ntt_layer_13_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U500/dout_reg.
DSP Report: register grp_ntt_layer_13_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U500/dout_reg is absorbed into DSP grp_ntt_layer_13_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U500/dout_reg.
DSP Report: operator grp_ntt_layer_13_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U500/tmp_product is absorbed into DSP grp_ntt_layer_13_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U500/dout_reg.
DSP Report: operator grp_ntt_layer_13_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U500/tmp_product is absorbed into DSP grp_ntt_layer_13_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U500/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_13_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U501/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_ntt_layer_13_Pipeline_VITIS_LOOP_1600_1_fu_58/t_reg_312_reg is absorbed into DSP grp_ntt_layer_13_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U501/dout_reg.
DSP Report: register grp_ntt_layer_13_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U501/dout_reg is absorbed into DSP grp_ntt_layer_13_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U501/dout_reg.
DSP Report: operator grp_ntt_layer_13_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U501/tmp_product is absorbed into DSP grp_ntt_layer_13_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U501/dout_reg.
DSP Report: operator grp_ntt_layer_13_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U501/tmp_product is absorbed into DSP grp_ntt_layer_13_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U501/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_14_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U513/tmp_product, operation Mode is: A2*B''.
DSP Report: register grp_ntt_layer_14_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U513/tmp_product is absorbed into DSP grp_ntt_layer_14_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U513/tmp_product.
DSP Report: register grp_ntt_layer_14_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U513/tmp_product is absorbed into DSP grp_ntt_layer_14_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U513/tmp_product.
DSP Report: register grp_ntt_layer_14_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas71_load_reg_289_reg is absorbed into DSP grp_ntt_layer_14_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U513/tmp_product.
DSP Report: operator grp_ntt_layer_14_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U513/tmp_product is absorbed into DSP grp_ntt_layer_14_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U513/tmp_product.
DSP Report: operator grp_ntt_layer_14_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U513/tmp_product is absorbed into DSP grp_ntt_layer_14_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U513/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_14_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U513/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_ntt_layer_14_Pipeline_VITIS_LOOP_1600_1_fu_58/tmp_170_reg_279_pp0_iter1_reg_reg is absorbed into DSP grp_ntt_layer_14_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U513/dout_reg.
DSP Report: register grp_ntt_layer_14_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas71_load_reg_289_reg is absorbed into DSP grp_ntt_layer_14_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U513/dout_reg.
DSP Report: register grp_ntt_layer_14_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U513/dout_reg is absorbed into DSP grp_ntt_layer_14_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U513/dout_reg.
DSP Report: operator grp_ntt_layer_14_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U513/tmp_product is absorbed into DSP grp_ntt_layer_14_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U513/dout_reg.
DSP Report: operator grp_ntt_layer_14_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U513/tmp_product is absorbed into DSP grp_ntt_layer_14_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U513/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_14_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U514/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_ntt_layer_14_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U514/tmp_product is absorbed into DSP grp_ntt_layer_14_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U514/tmp_product.
DSP Report: register grp_ntt_layer_14_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U514/tmp_product is absorbed into DSP grp_ntt_layer_14_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U514/tmp_product.
DSP Report: operator grp_ntt_layer_14_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U514/tmp_product is absorbed into DSP grp_ntt_layer_14_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U514/tmp_product.
DSP Report: operator grp_ntt_layer_14_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U514/tmp_product is absorbed into DSP grp_ntt_layer_14_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U514/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_14_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U515/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_ntt_layer_14_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U515/tmp_product is absorbed into DSP grp_ntt_layer_14_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U515/tmp_product.
DSP Report: register grp_ntt_layer_14_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U515/tmp_product is absorbed into DSP grp_ntt_layer_14_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U515/tmp_product.
DSP Report: operator grp_ntt_layer_14_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U515/tmp_product is absorbed into DSP grp_ntt_layer_14_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U515/tmp_product.
DSP Report: operator grp_ntt_layer_14_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U515/tmp_product is absorbed into DSP grp_ntt_layer_14_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U515/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_14_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U514/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_ntt_layer_14_Pipeline_VITIS_LOOP_1600_1_fu_58/trunc_ln358_reg_309_reg is absorbed into DSP grp_ntt_layer_14_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U514/dout_reg.
DSP Report: register grp_ntt_layer_14_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U514/dout_reg is absorbed into DSP grp_ntt_layer_14_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U514/dout_reg.
DSP Report: operator grp_ntt_layer_14_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U514/tmp_product is absorbed into DSP grp_ntt_layer_14_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U514/dout_reg.
DSP Report: operator grp_ntt_layer_14_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U514/tmp_product is absorbed into DSP grp_ntt_layer_14_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U514/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_14_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U515/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_ntt_layer_14_Pipeline_VITIS_LOOP_1600_1_fu_58/t_reg_314_reg is absorbed into DSP grp_ntt_layer_14_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U515/dout_reg.
DSP Report: register grp_ntt_layer_14_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U515/dout_reg is absorbed into DSP grp_ntt_layer_14_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U515/dout_reg.
DSP Report: operator grp_ntt_layer_14_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U515/tmp_product is absorbed into DSP grp_ntt_layer_14_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U515/dout_reg.
DSP Report: operator grp_ntt_layer_14_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U515/tmp_product is absorbed into DSP grp_ntt_layer_14_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U515/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_15_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_23s_54_2_1_U527/tmp_product, operation Mode is: A2*B''.
DSP Report: register grp_ntt_layer_15_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_23s_54_2_1_U527/tmp_product is absorbed into DSP grp_ntt_layer_15_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_23s_54_2_1_U527/tmp_product.
DSP Report: register grp_ntt_layer_15_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_23s_54_2_1_U527/tmp_product is absorbed into DSP grp_ntt_layer_15_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_23s_54_2_1_U527/tmp_product.
DSP Report: register grp_ntt_layer_15_Pipeline_VITIS_LOOP_1600_1_fu_46/zetas72_load_reg_289_reg is absorbed into DSP grp_ntt_layer_15_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_23s_54_2_1_U527/tmp_product.
DSP Report: operator grp_ntt_layer_15_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_23s_54_2_1_U527/tmp_product is absorbed into DSP grp_ntt_layer_15_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_23s_54_2_1_U527/tmp_product.
DSP Report: operator grp_ntt_layer_15_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_23s_54_2_1_U527/tmp_product is absorbed into DSP grp_ntt_layer_15_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_23s_54_2_1_U527/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_15_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_23s_54_2_1_U527/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_ntt_layer_15_Pipeline_VITIS_LOOP_1600_1_fu_46/tmp_167_reg_279_pp0_iter1_reg_reg is absorbed into DSP grp_ntt_layer_15_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_23s_54_2_1_U527/dout_reg.
DSP Report: register grp_ntt_layer_15_Pipeline_VITIS_LOOP_1600_1_fu_46/zetas72_load_reg_289_reg is absorbed into DSP grp_ntt_layer_15_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_23s_54_2_1_U527/dout_reg.
DSP Report: register grp_ntt_layer_15_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_23s_54_2_1_U527/dout_reg is absorbed into DSP grp_ntt_layer_15_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_23s_54_2_1_U527/dout_reg.
DSP Report: operator grp_ntt_layer_15_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_23s_54_2_1_U527/tmp_product is absorbed into DSP grp_ntt_layer_15_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_23s_54_2_1_U527/dout_reg.
DSP Report: operator grp_ntt_layer_15_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_23s_54_2_1_U527/tmp_product is absorbed into DSP grp_ntt_layer_15_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_23s_54_2_1_U527/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_15_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_27ns_32_2_1_U528/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_ntt_layer_15_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_27ns_32_2_1_U528/tmp_product is absorbed into DSP grp_ntt_layer_15_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_27ns_32_2_1_U528/tmp_product.
DSP Report: register grp_ntt_layer_15_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_27ns_32_2_1_U528/tmp_product is absorbed into DSP grp_ntt_layer_15_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_27ns_32_2_1_U528/tmp_product.
DSP Report: operator grp_ntt_layer_15_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_27ns_32_2_1_U528/tmp_product is absorbed into DSP grp_ntt_layer_15_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_27ns_32_2_1_U528/tmp_product.
DSP Report: operator grp_ntt_layer_15_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_27ns_32_2_1_U528/tmp_product is absorbed into DSP grp_ntt_layer_15_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_27ns_32_2_1_U528/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_15_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_24s_55_2_1_U529/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_ntt_layer_15_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_24s_55_2_1_U529/tmp_product is absorbed into DSP grp_ntt_layer_15_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_24s_55_2_1_U529/tmp_product.
DSP Report: register grp_ntt_layer_15_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_24s_55_2_1_U529/tmp_product is absorbed into DSP grp_ntt_layer_15_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_24s_55_2_1_U529/tmp_product.
DSP Report: operator grp_ntt_layer_15_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_24s_55_2_1_U529/tmp_product is absorbed into DSP grp_ntt_layer_15_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_24s_55_2_1_U529/tmp_product.
DSP Report: operator grp_ntt_layer_15_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_24s_55_2_1_U529/tmp_product is absorbed into DSP grp_ntt_layer_15_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_24s_55_2_1_U529/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_15_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_27ns_32_2_1_U528/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_ntt_layer_15_Pipeline_VITIS_LOOP_1600_1_fu_46/trunc_ln358_reg_309_reg is absorbed into DSP grp_ntt_layer_15_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_27ns_32_2_1_U528/dout_reg.
DSP Report: register grp_ntt_layer_15_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_27ns_32_2_1_U528/dout_reg is absorbed into DSP grp_ntt_layer_15_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_27ns_32_2_1_U528/dout_reg.
DSP Report: operator grp_ntt_layer_15_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_27ns_32_2_1_U528/tmp_product is absorbed into DSP grp_ntt_layer_15_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_27ns_32_2_1_U528/dout_reg.
DSP Report: operator grp_ntt_layer_15_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_27ns_32_2_1_U528/tmp_product is absorbed into DSP grp_ntt_layer_15_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_27ns_32_2_1_U528/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_15_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_24s_55_2_1_U529/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_ntt_layer_15_Pipeline_VITIS_LOOP_1600_1_fu_46/t_reg_314_reg is absorbed into DSP grp_ntt_layer_15_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_24s_55_2_1_U529/dout_reg.
DSP Report: register grp_ntt_layer_15_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_24s_55_2_1_U529/dout_reg is absorbed into DSP grp_ntt_layer_15_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_24s_55_2_1_U529/dout_reg.
DSP Report: operator grp_ntt_layer_15_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_24s_55_2_1_U529/tmp_product is absorbed into DSP grp_ntt_layer_15_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_24s_55_2_1_U529/dout_reg.
DSP Report: operator grp_ntt_layer_15_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_24s_55_2_1_U529/tmp_product is absorbed into DSP grp_ntt_layer_15_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_24s_55_2_1_U529/dout_reg.
INFO: [Synth 8-4471] merging register 'grp_repeat_int_2_Pipeline_VITIS_LOOP_1862_3_fu_85/ap_CS_iter0_fsm_reg[0:0]' into 'grp_repeat_int_2_Pipeline_VITIS_LOOP_1855_2_fu_76/ap_CS_iter0_fsm_reg[0:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_repeat_int_2_Pipeline_VITIS_LOOP_1862_3.v:104]
INFO: [Synth 8-4471] merging register 'grp_repeat_int_1_Pipeline_VITIS_LOOP_1862_3_fu_75/ap_CS_iter0_fsm_reg[0:0]' into 'grp_repeat_int_1_Pipeline_VITIS_LOOP_1855_2_fu_66/ap_CS_iter0_fsm_reg[0:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_repeat_int_1_Pipeline_VITIS_LOOP_1862_3.v:104]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_23s_54_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_27ns_32_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_24s_55_2_1.v:24]
DSP Report: Generating DSP grp_ntt_layer_35_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1252/tmp_product, operation Mode is: A2*B''.
DSP Report: register grp_ntt_layer_35_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1252/tmp_product is absorbed into DSP grp_ntt_layer_35_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1252/tmp_product.
DSP Report: register grp_ntt_layer_35_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1252/tmp_product is absorbed into DSP grp_ntt_layer_35_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1252/tmp_product.
DSP Report: register grp_ntt_layer_35_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas94_load_reg_289_reg is absorbed into DSP grp_ntt_layer_35_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1252/tmp_product.
DSP Report: operator grp_ntt_layer_35_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1252/tmp_product is absorbed into DSP grp_ntt_layer_35_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1252/tmp_product.
DSP Report: operator grp_ntt_layer_35_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1252/tmp_product is absorbed into DSP grp_ntt_layer_35_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1252/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_35_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1252/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_ntt_layer_35_Pipeline_VITIS_LOOP_1600_1_fu_58/tmp_101_reg_279_pp0_iter1_reg_reg is absorbed into DSP grp_ntt_layer_35_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1252/dout_reg.
DSP Report: register grp_ntt_layer_35_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas94_load_reg_289_reg is absorbed into DSP grp_ntt_layer_35_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1252/dout_reg.
DSP Report: register grp_ntt_layer_35_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1252/dout_reg is absorbed into DSP grp_ntt_layer_35_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1252/dout_reg.
DSP Report: operator grp_ntt_layer_35_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1252/tmp_product is absorbed into DSP grp_ntt_layer_35_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1252/dout_reg.
DSP Report: operator grp_ntt_layer_35_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1252/tmp_product is absorbed into DSP grp_ntt_layer_35_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1252/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_35_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1253/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_ntt_layer_35_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1253/tmp_product is absorbed into DSP grp_ntt_layer_35_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1253/tmp_product.
DSP Report: register grp_ntt_layer_35_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1253/tmp_product is absorbed into DSP grp_ntt_layer_35_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1253/tmp_product.
DSP Report: operator grp_ntt_layer_35_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1253/tmp_product is absorbed into DSP grp_ntt_layer_35_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1253/tmp_product.
DSP Report: operator grp_ntt_layer_35_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1253/tmp_product is absorbed into DSP grp_ntt_layer_35_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1253/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_35_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1254/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_ntt_layer_35_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1254/tmp_product is absorbed into DSP grp_ntt_layer_35_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1254/tmp_product.
DSP Report: register grp_ntt_layer_35_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1254/tmp_product is absorbed into DSP grp_ntt_layer_35_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1254/tmp_product.
DSP Report: operator grp_ntt_layer_35_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1254/tmp_product is absorbed into DSP grp_ntt_layer_35_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1254/tmp_product.
DSP Report: operator grp_ntt_layer_35_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1254/tmp_product is absorbed into DSP grp_ntt_layer_35_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1254/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_35_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1253/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_ntt_layer_35_Pipeline_VITIS_LOOP_1600_1_fu_58/trunc_ln358_reg_309_reg is absorbed into DSP grp_ntt_layer_35_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1253/dout_reg.
DSP Report: register grp_ntt_layer_35_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1253/dout_reg is absorbed into DSP grp_ntt_layer_35_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1253/dout_reg.
DSP Report: operator grp_ntt_layer_35_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1253/tmp_product is absorbed into DSP grp_ntt_layer_35_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1253/dout_reg.
DSP Report: operator grp_ntt_layer_35_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1253/tmp_product is absorbed into DSP grp_ntt_layer_35_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1253/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_35_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1254/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_ntt_layer_35_Pipeline_VITIS_LOOP_1600_1_fu_58/t_reg_314_reg is absorbed into DSP grp_ntt_layer_35_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1254/dout_reg.
DSP Report: register grp_ntt_layer_35_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1254/dout_reg is absorbed into DSP grp_ntt_layer_35_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1254/dout_reg.
DSP Report: operator grp_ntt_layer_35_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1254/tmp_product is absorbed into DSP grp_ntt_layer_35_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1254/dout_reg.
DSP Report: operator grp_ntt_layer_35_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1254/tmp_product is absorbed into DSP grp_ntt_layer_35_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1254/dout_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_23s_54_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_27ns_32_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_24s_55_2_1.v:24]
DSP Report: Generating DSP grp_ntt_layer_36_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1266/tmp_product, operation Mode is: A2*B''.
DSP Report: register grp_ntt_layer_36_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1266/tmp_product is absorbed into DSP grp_ntt_layer_36_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1266/tmp_product.
DSP Report: register grp_ntt_layer_36_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1266/tmp_product is absorbed into DSP grp_ntt_layer_36_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1266/tmp_product.
DSP Report: register grp_ntt_layer_36_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas95_load_reg_287_reg is absorbed into DSP grp_ntt_layer_36_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1266/tmp_product.
DSP Report: operator grp_ntt_layer_36_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1266/tmp_product is absorbed into DSP grp_ntt_layer_36_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1266/tmp_product.
DSP Report: operator grp_ntt_layer_36_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1266/tmp_product is absorbed into DSP grp_ntt_layer_36_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1266/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_36_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1266/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_ntt_layer_36_Pipeline_VITIS_LOOP_1600_1_fu_58/tmp_98_reg_277_pp0_iter1_reg_reg is absorbed into DSP grp_ntt_layer_36_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1266/dout_reg.
DSP Report: register grp_ntt_layer_36_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas95_load_reg_287_reg is absorbed into DSP grp_ntt_layer_36_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1266/dout_reg.
DSP Report: register grp_ntt_layer_36_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1266/dout_reg is absorbed into DSP grp_ntt_layer_36_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1266/dout_reg.
DSP Report: operator grp_ntt_layer_36_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1266/tmp_product is absorbed into DSP grp_ntt_layer_36_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1266/dout_reg.
DSP Report: operator grp_ntt_layer_36_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1266/tmp_product is absorbed into DSP grp_ntt_layer_36_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1266/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_36_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1267/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_ntt_layer_36_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1267/tmp_product is absorbed into DSP grp_ntt_layer_36_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1267/tmp_product.
DSP Report: register grp_ntt_layer_36_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1267/tmp_product is absorbed into DSP grp_ntt_layer_36_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1267/tmp_product.
DSP Report: operator grp_ntt_layer_36_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1267/tmp_product is absorbed into DSP grp_ntt_layer_36_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1267/tmp_product.
DSP Report: operator grp_ntt_layer_36_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1267/tmp_product is absorbed into DSP grp_ntt_layer_36_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1267/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_36_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1268/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_ntt_layer_36_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1268/tmp_product is absorbed into DSP grp_ntt_layer_36_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1268/tmp_product.
DSP Report: register grp_ntt_layer_36_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1268/tmp_product is absorbed into DSP grp_ntt_layer_36_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1268/tmp_product.
DSP Report: operator grp_ntt_layer_36_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1268/tmp_product is absorbed into DSP grp_ntt_layer_36_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1268/tmp_product.
DSP Report: operator grp_ntt_layer_36_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1268/tmp_product is absorbed into DSP grp_ntt_layer_36_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1268/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_36_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1267/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_ntt_layer_36_Pipeline_VITIS_LOOP_1600_1_fu_58/trunc_ln358_reg_307_reg is absorbed into DSP grp_ntt_layer_36_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1267/dout_reg.
DSP Report: register grp_ntt_layer_36_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1267/dout_reg is absorbed into DSP grp_ntt_layer_36_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1267/dout_reg.
DSP Report: operator grp_ntt_layer_36_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1267/tmp_product is absorbed into DSP grp_ntt_layer_36_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1267/dout_reg.
DSP Report: operator grp_ntt_layer_36_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1267/tmp_product is absorbed into DSP grp_ntt_layer_36_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1267/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_36_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1268/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_ntt_layer_36_Pipeline_VITIS_LOOP_1600_1_fu_58/t_reg_312_reg is absorbed into DSP grp_ntt_layer_36_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1268/dout_reg.
DSP Report: register grp_ntt_layer_36_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1268/dout_reg is absorbed into DSP grp_ntt_layer_36_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1268/dout_reg.
DSP Report: operator grp_ntt_layer_36_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1268/tmp_product is absorbed into DSP grp_ntt_layer_36_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1268/dout_reg.
DSP Report: operator grp_ntt_layer_36_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1268/tmp_product is absorbed into DSP grp_ntt_layer_36_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1268/dout_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_23s_54_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_mul_32s_27ns_32_2_1.v:24]
INFO: [Common 17-14] Message 'Synth 8-5845' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5845' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP grp_ntt_layer_37_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1280/tmp_product, operation Mode is: A2*B''.
DSP Report: register grp_ntt_layer_37_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1280/tmp_product is absorbed into DSP grp_ntt_layer_37_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1280/tmp_product.
DSP Report: register grp_ntt_layer_37_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1280/tmp_product is absorbed into DSP grp_ntt_layer_37_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1280/tmp_product.
DSP Report: register grp_ntt_layer_37_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas96_load_reg_287_reg is absorbed into DSP grp_ntt_layer_37_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1280/tmp_product.
DSP Report: operator grp_ntt_layer_37_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1280/tmp_product is absorbed into DSP grp_ntt_layer_37_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1280/tmp_product.
DSP Report: operator grp_ntt_layer_37_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1280/tmp_product is absorbed into DSP grp_ntt_layer_37_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1280/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_37_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1280/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_ntt_layer_37_Pipeline_VITIS_LOOP_1600_1_fu_58/tmp_95_reg_277_pp0_iter1_reg_reg is absorbed into DSP grp_ntt_layer_37_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1280/dout_reg.
DSP Report: register grp_ntt_layer_37_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas96_load_reg_287_reg is absorbed into DSP grp_ntt_layer_37_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1280/dout_reg.
DSP Report: register grp_ntt_layer_37_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1280/dout_reg is absorbed into DSP grp_ntt_layer_37_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1280/dout_reg.
DSP Report: operator grp_ntt_layer_37_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1280/tmp_product is absorbed into DSP grp_ntt_layer_37_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1280/dout_reg.
DSP Report: operator grp_ntt_layer_37_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1280/tmp_product is absorbed into DSP grp_ntt_layer_37_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1280/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_37_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1281/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_ntt_layer_37_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1281/tmp_product is absorbed into DSP grp_ntt_layer_37_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1281/tmp_product.
DSP Report: register grp_ntt_layer_37_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1281/tmp_product is absorbed into DSP grp_ntt_layer_37_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1281/tmp_product.
DSP Report: operator grp_ntt_layer_37_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1281/tmp_product is absorbed into DSP grp_ntt_layer_37_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1281/tmp_product.
DSP Report: operator grp_ntt_layer_37_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1281/tmp_product is absorbed into DSP grp_ntt_layer_37_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1281/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_37_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1282/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_ntt_layer_37_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1282/tmp_product is absorbed into DSP grp_ntt_layer_37_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1282/tmp_product.
DSP Report: register grp_ntt_layer_37_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1282/tmp_product is absorbed into DSP grp_ntt_layer_37_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1282/tmp_product.
DSP Report: operator grp_ntt_layer_37_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1282/tmp_product is absorbed into DSP grp_ntt_layer_37_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1282/tmp_product.
DSP Report: operator grp_ntt_layer_37_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1282/tmp_product is absorbed into DSP grp_ntt_layer_37_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1282/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_37_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1281/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_ntt_layer_37_Pipeline_VITIS_LOOP_1600_1_fu_58/trunc_ln358_reg_307_reg is absorbed into DSP grp_ntt_layer_37_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1281/dout_reg.
DSP Report: register grp_ntt_layer_37_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1281/dout_reg is absorbed into DSP grp_ntt_layer_37_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1281/dout_reg.
DSP Report: operator grp_ntt_layer_37_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1281/tmp_product is absorbed into DSP grp_ntt_layer_37_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1281/dout_reg.
DSP Report: operator grp_ntt_layer_37_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1281/tmp_product is absorbed into DSP grp_ntt_layer_37_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1281/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_37_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1282/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_ntt_layer_37_Pipeline_VITIS_LOOP_1600_1_fu_58/t_reg_312_reg is absorbed into DSP grp_ntt_layer_37_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1282/dout_reg.
DSP Report: register grp_ntt_layer_37_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1282/dout_reg is absorbed into DSP grp_ntt_layer_37_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1282/dout_reg.
DSP Report: operator grp_ntt_layer_37_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1282/tmp_product is absorbed into DSP grp_ntt_layer_37_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1282/dout_reg.
DSP Report: operator grp_ntt_layer_37_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1282/tmp_product is absorbed into DSP grp_ntt_layer_37_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1282/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_38_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1294/tmp_product, operation Mode is: A2*B''.
DSP Report: register grp_ntt_layer_38_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1294/tmp_product is absorbed into DSP grp_ntt_layer_38_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1294/tmp_product.
DSP Report: register grp_ntt_layer_38_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1294/tmp_product is absorbed into DSP grp_ntt_layer_38_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1294/tmp_product.
DSP Report: register grp_ntt_layer_38_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas97_load_reg_289_reg is absorbed into DSP grp_ntt_layer_38_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1294/tmp_product.
DSP Report: operator grp_ntt_layer_38_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1294/tmp_product is absorbed into DSP grp_ntt_layer_38_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1294/tmp_product.
DSP Report: operator grp_ntt_layer_38_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1294/tmp_product is absorbed into DSP grp_ntt_layer_38_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1294/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_38_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1294/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_ntt_layer_38_Pipeline_VITIS_LOOP_1600_1_fu_58/tmp_92_reg_279_pp0_iter1_reg_reg is absorbed into DSP grp_ntt_layer_38_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1294/dout_reg.
DSP Report: register grp_ntt_layer_38_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas97_load_reg_289_reg is absorbed into DSP grp_ntt_layer_38_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1294/dout_reg.
DSP Report: register grp_ntt_layer_38_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1294/dout_reg is absorbed into DSP grp_ntt_layer_38_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1294/dout_reg.
DSP Report: operator grp_ntt_layer_38_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1294/tmp_product is absorbed into DSP grp_ntt_layer_38_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1294/dout_reg.
DSP Report: operator grp_ntt_layer_38_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1294/tmp_product is absorbed into DSP grp_ntt_layer_38_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1294/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_38_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1295/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_ntt_layer_38_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1295/tmp_product is absorbed into DSP grp_ntt_layer_38_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1295/tmp_product.
DSP Report: register grp_ntt_layer_38_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1295/tmp_product is absorbed into DSP grp_ntt_layer_38_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1295/tmp_product.
DSP Report: operator grp_ntt_layer_38_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1295/tmp_product is absorbed into DSP grp_ntt_layer_38_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1295/tmp_product.
DSP Report: operator grp_ntt_layer_38_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1295/tmp_product is absorbed into DSP grp_ntt_layer_38_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1295/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_38_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1296/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_ntt_layer_38_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1296/tmp_product is absorbed into DSP grp_ntt_layer_38_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1296/tmp_product.
DSP Report: register grp_ntt_layer_38_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1296/tmp_product is absorbed into DSP grp_ntt_layer_38_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1296/tmp_product.
DSP Report: operator grp_ntt_layer_38_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1296/tmp_product is absorbed into DSP grp_ntt_layer_38_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1296/tmp_product.
DSP Report: operator grp_ntt_layer_38_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1296/tmp_product is absorbed into DSP grp_ntt_layer_38_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1296/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_38_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1295/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_ntt_layer_38_Pipeline_VITIS_LOOP_1600_1_fu_58/trunc_ln358_reg_309_reg is absorbed into DSP grp_ntt_layer_38_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1295/dout_reg.
DSP Report: register grp_ntt_layer_38_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1295/dout_reg is absorbed into DSP grp_ntt_layer_38_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1295/dout_reg.
DSP Report: operator grp_ntt_layer_38_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1295/tmp_product is absorbed into DSP grp_ntt_layer_38_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1295/dout_reg.
DSP Report: operator grp_ntt_layer_38_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1295/tmp_product is absorbed into DSP grp_ntt_layer_38_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1295/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_38_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1296/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_ntt_layer_38_Pipeline_VITIS_LOOP_1600_1_fu_58/t_reg_314_reg is absorbed into DSP grp_ntt_layer_38_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1296/dout_reg.
DSP Report: register grp_ntt_layer_38_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1296/dout_reg is absorbed into DSP grp_ntt_layer_38_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1296/dout_reg.
DSP Report: operator grp_ntt_layer_38_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1296/tmp_product is absorbed into DSP grp_ntt_layer_38_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1296/dout_reg.
DSP Report: operator grp_ntt_layer_38_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1296/tmp_product is absorbed into DSP grp_ntt_layer_38_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1296/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_39_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_23s_54_2_1_U1308/tmp_product, operation Mode is: A2*B''.
DSP Report: register grp_ntt_layer_39_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_23s_54_2_1_U1308/tmp_product is absorbed into DSP grp_ntt_layer_39_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_23s_54_2_1_U1308/tmp_product.
DSP Report: register grp_ntt_layer_39_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_23s_54_2_1_U1308/tmp_product is absorbed into DSP grp_ntt_layer_39_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_23s_54_2_1_U1308/tmp_product.
DSP Report: register grp_ntt_layer_39_Pipeline_VITIS_LOOP_1600_1_fu_46/zetas98_load_reg_289_reg is absorbed into DSP grp_ntt_layer_39_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_23s_54_2_1_U1308/tmp_product.
DSP Report: operator grp_ntt_layer_39_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_23s_54_2_1_U1308/tmp_product is absorbed into DSP grp_ntt_layer_39_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_23s_54_2_1_U1308/tmp_product.
DSP Report: operator grp_ntt_layer_39_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_23s_54_2_1_U1308/tmp_product is absorbed into DSP grp_ntt_layer_39_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_23s_54_2_1_U1308/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_39_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_23s_54_2_1_U1308/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_ntt_layer_39_Pipeline_VITIS_LOOP_1600_1_fu_46/tmp_89_reg_279_pp0_iter1_reg_reg is absorbed into DSP grp_ntt_layer_39_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_23s_54_2_1_U1308/dout_reg.
DSP Report: register grp_ntt_layer_39_Pipeline_VITIS_LOOP_1600_1_fu_46/zetas98_load_reg_289_reg is absorbed into DSP grp_ntt_layer_39_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_23s_54_2_1_U1308/dout_reg.
DSP Report: register grp_ntt_layer_39_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_23s_54_2_1_U1308/dout_reg is absorbed into DSP grp_ntt_layer_39_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_23s_54_2_1_U1308/dout_reg.
DSP Report: operator grp_ntt_layer_39_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_23s_54_2_1_U1308/tmp_product is absorbed into DSP grp_ntt_layer_39_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_23s_54_2_1_U1308/dout_reg.
DSP Report: operator grp_ntt_layer_39_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_23s_54_2_1_U1308/tmp_product is absorbed into DSP grp_ntt_layer_39_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_23s_54_2_1_U1308/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_39_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_27ns_32_2_1_U1309/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_ntt_layer_39_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_27ns_32_2_1_U1309/tmp_product is absorbed into DSP grp_ntt_layer_39_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_27ns_32_2_1_U1309/tmp_product.
DSP Report: register grp_ntt_layer_39_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_27ns_32_2_1_U1309/tmp_product is absorbed into DSP grp_ntt_layer_39_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_27ns_32_2_1_U1309/tmp_product.
DSP Report: operator grp_ntt_layer_39_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_27ns_32_2_1_U1309/tmp_product is absorbed into DSP grp_ntt_layer_39_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_27ns_32_2_1_U1309/tmp_product.
DSP Report: operator grp_ntt_layer_39_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_27ns_32_2_1_U1309/tmp_product is absorbed into DSP grp_ntt_layer_39_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_27ns_32_2_1_U1309/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_39_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_24s_55_2_1_U1310/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_ntt_layer_39_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_24s_55_2_1_U1310/tmp_product is absorbed into DSP grp_ntt_layer_39_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_24s_55_2_1_U1310/tmp_product.
DSP Report: register grp_ntt_layer_39_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_24s_55_2_1_U1310/tmp_product is absorbed into DSP grp_ntt_layer_39_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_24s_55_2_1_U1310/tmp_product.
DSP Report: operator grp_ntt_layer_39_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_24s_55_2_1_U1310/tmp_product is absorbed into DSP grp_ntt_layer_39_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_24s_55_2_1_U1310/tmp_product.
DSP Report: operator grp_ntt_layer_39_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_24s_55_2_1_U1310/tmp_product is absorbed into DSP grp_ntt_layer_39_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_24s_55_2_1_U1310/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_39_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_27ns_32_2_1_U1309/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_ntt_layer_39_Pipeline_VITIS_LOOP_1600_1_fu_46/trunc_ln358_reg_309_reg is absorbed into DSP grp_ntt_layer_39_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_27ns_32_2_1_U1309/dout_reg.
DSP Report: register grp_ntt_layer_39_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_27ns_32_2_1_U1309/dout_reg is absorbed into DSP grp_ntt_layer_39_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_27ns_32_2_1_U1309/dout_reg.
DSP Report: operator grp_ntt_layer_39_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_27ns_32_2_1_U1309/tmp_product is absorbed into DSP grp_ntt_layer_39_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_27ns_32_2_1_U1309/dout_reg.
DSP Report: operator grp_ntt_layer_39_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_27ns_32_2_1_U1309/tmp_product is absorbed into DSP grp_ntt_layer_39_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_27ns_32_2_1_U1309/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_39_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_24s_55_2_1_U1310/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_ntt_layer_39_Pipeline_VITIS_LOOP_1600_1_fu_46/t_reg_314_reg is absorbed into DSP grp_ntt_layer_39_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_24s_55_2_1_U1310/dout_reg.
DSP Report: register grp_ntt_layer_39_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_24s_55_2_1_U1310/dout_reg is absorbed into DSP grp_ntt_layer_39_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_24s_55_2_1_U1310/dout_reg.
DSP Report: operator grp_ntt_layer_39_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_24s_55_2_1_U1310/tmp_product is absorbed into DSP grp_ntt_layer_39_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_24s_55_2_1_U1310/dout_reg.
DSP Report: operator grp_ntt_layer_39_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_24s_55_2_1_U1310/tmp_product is absorbed into DSP grp_ntt_layer_39_Pipeline_VITIS_LOOP_1600_1_fu_46/mul_32s_24s_55_2_1_U1310/dout_reg.
INFO: [Synth 8-4471] merging register 'grp_repeat_int_Pipeline_VITIS_LOOP_1862_3_fu_75/ap_CS_iter0_fsm_reg[0:0]' into 'grp_repeat_int_Pipeline_VITIS_LOOP_1855_2_fu_66/ap_CS_iter0_fsm_reg[0:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_repeat_int_Pipeline_VITIS_LOOP_1862_3.v:104]
RAM ("repeat_int_2_U0/tmp_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("repeat_int_1_U0/tmp_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7124] RAM ("s_h_r_0_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "s_h_r_0_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 14 for RAM "s_h_r_0_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg"
INFO: [Synth 8-7124] RAM ("s_cp_t_2_r_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "s_cp_t_2_r_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 14 for RAM "s_cp_t_2_r_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg"
INFO: [Common 17-14] Message 'Synth 8-7030' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7124] RAM ("s_cp_t_1_r_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7124] RAM ("s_cp_t_0_r_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
RAM ("s_cp_t_2_U/U_k_sign_fifo_w32_d512_A_ram/mem_reg") is too shallow (depth = 511) to use URAM. Choosing BRAM instead of URAM 
RAM ("s_cp_t_1_U/U_k_sign_fifo_w32_d512_A_ram/mem_reg") is too shallow (depth = 511) to use URAM. Choosing BRAM instead of URAM 
RAM ("s_cp_t_0_U/U_k_sign_fifo_w32_d512_A_ram/mem_reg") is too shallow (depth = 511) to use URAM. Choosing BRAM instead of URAM 
RAM ("s_cp_t_U/U_k_sign_fifo_w32_d512_A_ram/mem_reg") is too shallow (depth = 511) to use URAM. Choosing BRAM instead of URAM 
RAM ("repeat_int_U0/tmp_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
DSP Report: Generating DSP grp_ntt_layer_34_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1238/tmp_product, operation Mode is: A2*B''.
DSP Report: register grp_ntt_layer_34_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1238/tmp_product is absorbed into DSP grp_ntt_layer_34_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1238/tmp_product.
DSP Report: register grp_ntt_layer_34_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1238/tmp_product is absorbed into DSP grp_ntt_layer_34_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1238/tmp_product.
DSP Report: register grp_ntt_layer_34_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas93_load_reg_289_reg is absorbed into DSP grp_ntt_layer_34_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1238/tmp_product.
DSP Report: operator grp_ntt_layer_34_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1238/tmp_product is absorbed into DSP grp_ntt_layer_34_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1238/tmp_product.
DSP Report: operator grp_ntt_layer_34_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1238/tmp_product is absorbed into DSP grp_ntt_layer_34_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1238/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_34_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1238/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_ntt_layer_34_Pipeline_VITIS_LOOP_1600_1_fu_58/tmp_104_reg_279_pp0_iter1_reg_reg is absorbed into DSP grp_ntt_layer_34_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1238/dout_reg.
DSP Report: register grp_ntt_layer_34_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas93_load_reg_289_reg is absorbed into DSP grp_ntt_layer_34_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1238/dout_reg.
DSP Report: register grp_ntt_layer_34_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1238/dout_reg is absorbed into DSP grp_ntt_layer_34_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1238/dout_reg.
DSP Report: operator grp_ntt_layer_34_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1238/tmp_product is absorbed into DSP grp_ntt_layer_34_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1238/dout_reg.
DSP Report: operator grp_ntt_layer_34_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1238/tmp_product is absorbed into DSP grp_ntt_layer_34_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1238/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_34_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1239/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_ntt_layer_34_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1239/tmp_product is absorbed into DSP grp_ntt_layer_34_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1239/tmp_product.
DSP Report: register grp_ntt_layer_34_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1239/tmp_product is absorbed into DSP grp_ntt_layer_34_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1239/tmp_product.
DSP Report: operator grp_ntt_layer_34_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1239/tmp_product is absorbed into DSP grp_ntt_layer_34_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1239/tmp_product.
DSP Report: operator grp_ntt_layer_34_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1239/tmp_product is absorbed into DSP grp_ntt_layer_34_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1239/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_34_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1240/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_ntt_layer_34_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1240/tmp_product is absorbed into DSP grp_ntt_layer_34_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1240/tmp_product.
DSP Report: register grp_ntt_layer_34_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1240/tmp_product is absorbed into DSP grp_ntt_layer_34_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1240/tmp_product.
DSP Report: operator grp_ntt_layer_34_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1240/tmp_product is absorbed into DSP grp_ntt_layer_34_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1240/tmp_product.
DSP Report: operator grp_ntt_layer_34_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1240/tmp_product is absorbed into DSP grp_ntt_layer_34_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1240/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_34_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1239/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_ntt_layer_34_Pipeline_VITIS_LOOP_1600_1_fu_58/trunc_ln358_reg_309_reg is absorbed into DSP grp_ntt_layer_34_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1239/dout_reg.
DSP Report: register grp_ntt_layer_34_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1239/dout_reg is absorbed into DSP grp_ntt_layer_34_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1239/dout_reg.
DSP Report: operator grp_ntt_layer_34_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1239/tmp_product is absorbed into DSP grp_ntt_layer_34_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1239/dout_reg.
DSP Report: operator grp_ntt_layer_34_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1239/tmp_product is absorbed into DSP grp_ntt_layer_34_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1239/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_34_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1240/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_ntt_layer_34_Pipeline_VITIS_LOOP_1600_1_fu_58/t_reg_314_reg is absorbed into DSP grp_ntt_layer_34_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1240/dout_reg.
DSP Report: register grp_ntt_layer_34_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1240/dout_reg is absorbed into DSP grp_ntt_layer_34_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1240/dout_reg.
DSP Report: operator grp_ntt_layer_34_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1240/tmp_product is absorbed into DSP grp_ntt_layer_34_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1240/dout_reg.
DSP Report: operator grp_ntt_layer_34_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1240/tmp_product is absorbed into DSP grp_ntt_layer_34_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1240/dout_reg.
INFO: [Synth 8-7124] RAM ("k_sign_dataflow__GCB16/s_z_r_0_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7124] RAM ("k_sign_dataflow__GCB16/s_w0_r_0_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5784] Optimized 9 bits of RAM "s_mat_U/U_k_sign_fifo_w32_d8192_A_ram/mem_reg" due to constant propagation. Old ram width 32 bits, new ram width 23 bits.
INFO: [Synth 8-6793] RAM ("k_sign_dataflow__GCB16/s_mat_U/U_k_sign_fifo_w32_d8192_A_ram/mem_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM "k_sign_dataflow__GCB16/s_mat_U/U_k_sign_fifo_w32_d8192_A_ram/mem_reg"
INFO: [Common 17-14] Message 'Synth 8-7030' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6793] RAM ("k_sign_dataflow__GCB16/s_mat_r_U/U_k_sign_fifo_w32_d8192_A_ram/mem_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM "k_sign_dataflow__GCB16/s_mat_r_U/U_k_sign_fifo_w32_d8192_A_ram/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "k_sign_dataflow__GCB16/s_mat_r_U/U_k_sign_fifo_w32_d8192_A_ram/mem_reg"
RAM ("k_sign_dataflow__GCB16/s_mat_buf_U/U_k_sign_fifo_w24_d1000_A_ram/mem_reg") is too shallow (depth = 999) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7067] Removed DRAM instance i_241_33/i_241_0/s_signal_rej_U/U_k_sign_fifo_w32_d200_A_ram/mem_reg_0_63_28_31 from module extram__34 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_241_33/i_241_0/s_signal_rej_U/U_k_sign_fifo_w32_d200_A_ram/mem_reg_64_127_28_31 from module extram__34 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_241_33/i_241_0/s_signal_rej_U/U_k_sign_fifo_w32_d200_A_ram/mem_reg_128_191_28_31 from module extram__34 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_241_33/i_241_0/s_signal_rej_U/U_k_sign_fifo_w32_d200_A_ram/mem_reg_192_255_28_31 from module extram__34 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_241_33/i_241_0/s_signal_rej_U/U_k_sign_fifo_w32_d200_A_ram/mem_reg_0_63_21_27 from module extram__34 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_241_33/i_241_0/s_signal_rej_U/U_k_sign_fifo_w32_d200_A_ram/mem_reg_64_127_21_27 from module extram__34 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_241_33/i_241_0/s_signal_rej_U/U_k_sign_fifo_w32_d200_A_ram/mem_reg_128_191_21_27 from module extram__34 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_241_33/i_241_0/s_signal_rej_U/U_k_sign_fifo_w32_d200_A_ram/mem_reg_192_255_21_27 from module extram__34 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_241_33/i_241_0/s_signal_rej_U/U_k_sign_fifo_w32_d200_A_ram/mem_reg_0_63_14_20 from module extram__34 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_241_33/i_241_0/s_signal_rej_U/U_k_sign_fifo_w32_d200_A_ram/mem_reg_64_127_14_20 from module extram__34 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_241_33/i_241_0/s_signal_rej_U/U_k_sign_fifo_w32_d200_A_ram/mem_reg_128_191_14_20 from module extram__34 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_241_33/i_241_0/s_signal_rej_U/U_k_sign_fifo_w32_d200_A_ram/mem_reg_192_255_14_20 from module extram__34 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_241_33/i_241_0/s_signal_rej_U/U_k_sign_fifo_w32_d200_A_ram/mem_reg_0_63_7_13 from module extram__34 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_241_33/i_241_0/s_signal_rej_U/U_k_sign_fifo_w32_d200_A_ram/mem_reg_64_127_7_13 from module extram__34 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_241_33/i_241_0/s_signal_rej_U/U_k_sign_fifo_w32_d200_A_ram/mem_reg_128_191_7_13 from module extram__34 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_241_33/i_241_0/s_signal_rej_U/U_k_sign_fifo_w32_d200_A_ram/mem_reg_192_255_7_13 from module extram__34 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_241_33/i_241_0/s_signal_rej_U/U_k_sign_fifo_w32_d200_A_ram/mem_reg_64_127_28_31 from module extram__34 due to constant propagation
INFO: [Synth 8-4471] merging register 'grp_repeatl_int_1_Pipeline_VITIS_LOOP_1841_3_fu_75/ap_CS_iter0_fsm_reg[0:0]' into 'grp_repeatl_int_1_Pipeline_VITIS_LOOP_1834_2_fu_66/ap_CS_iter0_fsm_reg[0:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_repeatl_int_1_Pipeline_VITIS_LOOP_1841_3.v:104]
DSP Report: Generating DSP mul_32s_32s_64_2_1_U917/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_64_2_1_U917/tmp_product is absorbed into DSP mul_32s_32s_64_2_1_U917/tmp_product.
DSP Report: operator mul_32s_32s_64_2_1_U917/tmp_product is absorbed into DSP mul_32s_32s_64_2_1_U917/tmp_product.
DSP Report: Generating DSP mul_32s_32s_64_2_1_U917/dout_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_64_2_1_U917/dout_reg is absorbed into DSP mul_32s_32s_64_2_1_U917/dout_reg.
DSP Report: operator mul_32s_32s_64_2_1_U917/tmp_product is absorbed into DSP mul_32s_32s_64_2_1_U917/dout_reg.
DSP Report: operator mul_32s_32s_64_2_1_U917/tmp_product is absorbed into DSP mul_32s_32s_64_2_1_U917/dout_reg.
DSP Report: Generating DSP mul_32s_32s_64_2_1_U917/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_64_2_1_U917/tmp_product is absorbed into DSP mul_32s_32s_64_2_1_U917/tmp_product.
DSP Report: operator mul_32s_32s_64_2_1_U917/tmp_product is absorbed into DSP mul_32s_32s_64_2_1_U917/tmp_product.
DSP Report: Generating DSP mul_32s_32s_64_2_1_U917/dout_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_64_2_1_U917/dout_reg is absorbed into DSP mul_32s_32s_64_2_1_U917/dout_reg.
DSP Report: operator mul_32s_32s_64_2_1_U917/tmp_product is absorbed into DSP mul_32s_32s_64_2_1_U917/dout_reg.
DSP Report: operator mul_32s_32s_64_2_1_U917/tmp_product is absorbed into DSP mul_32s_32s_64_2_1_U917/dout_reg.
DSP Report: Generating DSP mul_32s_27ns_32_2_1_U918/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_27ns_32_2_1_U918/tmp_product is absorbed into DSP mul_32s_27ns_32_2_1_U918/tmp_product.
DSP Report: operator mul_32s_27ns_32_2_1_U918/tmp_product is absorbed into DSP mul_32s_27ns_32_2_1_U918/tmp_product.
DSP Report: Generating DSP mul_32s_27ns_32_2_1_U918/dout_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_27ns_32_2_1_U918/dout_reg is absorbed into DSP mul_32s_27ns_32_2_1_U918/dout_reg.
DSP Report: operator mul_32s_27ns_32_2_1_U918/tmp_product is absorbed into DSP mul_32s_27ns_32_2_1_U918/dout_reg.
DSP Report: operator mul_32s_27ns_32_2_1_U918/tmp_product is absorbed into DSP mul_32s_27ns_32_2_1_U918/dout_reg.
DSP Report: Generating DSP mul_32s_24s_55_2_1_U919/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_24s_55_2_1_U919/tmp_product is absorbed into DSP mul_32s_24s_55_2_1_U919/tmp_product.
DSP Report: operator mul_32s_24s_55_2_1_U919/tmp_product is absorbed into DSP mul_32s_24s_55_2_1_U919/tmp_product.
DSP Report: Generating DSP mul_32s_24s_55_2_1_U919/dout_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_24s_55_2_1_U919/dout_reg is absorbed into DSP mul_32s_24s_55_2_1_U919/dout_reg.
DSP Report: operator mul_32s_24s_55_2_1_U919/tmp_product is absorbed into DSP mul_32s_24s_55_2_1_U919/dout_reg.
DSP Report: operator mul_32s_24s_55_2_1_U919/tmp_product is absorbed into DSP mul_32s_24s_55_2_1_U919/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_32_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1210/tmp_product, operation Mode is: A2*B''.
DSP Report: register grp_ntt_layer_32_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1210/tmp_product is absorbed into DSP grp_ntt_layer_32_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1210/tmp_product.
DSP Report: register grp_ntt_layer_32_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1210/tmp_product is absorbed into DSP grp_ntt_layer_32_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1210/tmp_product.
DSP Report: register grp_ntt_layer_32_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas91_load_reg_285_reg is absorbed into DSP grp_ntt_layer_32_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1210/tmp_product.
DSP Report: operator grp_ntt_layer_32_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1210/tmp_product is absorbed into DSP grp_ntt_layer_32_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1210/tmp_product.
DSP Report: operator grp_ntt_layer_32_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1210/tmp_product is absorbed into DSP grp_ntt_layer_32_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1210/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_32_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1210/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_ntt_layer_32_Pipeline_VITIS_LOOP_1600_1_fu_58/tmp_110_reg_275_pp0_iter1_reg_reg is absorbed into DSP grp_ntt_layer_32_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1210/dout_reg.
DSP Report: register grp_ntt_layer_32_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas91_load_reg_285_reg is absorbed into DSP grp_ntt_layer_32_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1210/dout_reg.
DSP Report: register grp_ntt_layer_32_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1210/dout_reg is absorbed into DSP grp_ntt_layer_32_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1210/dout_reg.
DSP Report: operator grp_ntt_layer_32_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1210/tmp_product is absorbed into DSP grp_ntt_layer_32_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1210/dout_reg.
DSP Report: operator grp_ntt_layer_32_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1210/tmp_product is absorbed into DSP grp_ntt_layer_32_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1210/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_32_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1211/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_ntt_layer_32_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1211/tmp_product is absorbed into DSP grp_ntt_layer_32_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1211/tmp_product.
DSP Report: register grp_ntt_layer_32_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1211/tmp_product is absorbed into DSP grp_ntt_layer_32_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1211/tmp_product.
DSP Report: operator grp_ntt_layer_32_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1211/tmp_product is absorbed into DSP grp_ntt_layer_32_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1211/tmp_product.
DSP Report: operator grp_ntt_layer_32_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1211/tmp_product is absorbed into DSP grp_ntt_layer_32_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1211/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_32_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1212/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_ntt_layer_32_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1212/tmp_product is absorbed into DSP grp_ntt_layer_32_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1212/tmp_product.
DSP Report: register grp_ntt_layer_32_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1212/tmp_product is absorbed into DSP grp_ntt_layer_32_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1212/tmp_product.
DSP Report: operator grp_ntt_layer_32_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1212/tmp_product is absorbed into DSP grp_ntt_layer_32_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1212/tmp_product.
DSP Report: operator grp_ntt_layer_32_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1212/tmp_product is absorbed into DSP grp_ntt_layer_32_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1212/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_32_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1211/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_ntt_layer_32_Pipeline_VITIS_LOOP_1600_1_fu_58/trunc_ln358_reg_305_reg is absorbed into DSP grp_ntt_layer_32_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1211/dout_reg.
DSP Report: register grp_ntt_layer_32_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1211/dout_reg is absorbed into DSP grp_ntt_layer_32_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1211/dout_reg.
DSP Report: operator grp_ntt_layer_32_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1211/tmp_product is absorbed into DSP grp_ntt_layer_32_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1211/dout_reg.
DSP Report: operator grp_ntt_layer_32_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1211/tmp_product is absorbed into DSP grp_ntt_layer_32_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1211/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_32_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1212/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_ntt_layer_32_Pipeline_VITIS_LOOP_1600_1_fu_58/t_reg_310_reg is absorbed into DSP grp_ntt_layer_32_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1212/dout_reg.
DSP Report: register grp_ntt_layer_32_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1212/dout_reg is absorbed into DSP grp_ntt_layer_32_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1212/dout_reg.
DSP Report: operator grp_ntt_layer_32_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1212/tmp_product is absorbed into DSP grp_ntt_layer_32_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1212/dout_reg.
DSP Report: operator grp_ntt_layer_32_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1212/tmp_product is absorbed into DSP grp_ntt_layer_32_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1212/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_33_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1224/tmp_product, operation Mode is: A2*B''.
DSP Report: register grp_ntt_layer_33_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1224/tmp_product is absorbed into DSP grp_ntt_layer_33_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1224/tmp_product.
DSP Report: register grp_ntt_layer_33_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1224/tmp_product is absorbed into DSP grp_ntt_layer_33_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1224/tmp_product.
DSP Report: register grp_ntt_layer_33_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas92_load_reg_287_reg is absorbed into DSP grp_ntt_layer_33_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1224/tmp_product.
DSP Report: operator grp_ntt_layer_33_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1224/tmp_product is absorbed into DSP grp_ntt_layer_33_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1224/tmp_product.
DSP Report: operator grp_ntt_layer_33_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1224/tmp_product is absorbed into DSP grp_ntt_layer_33_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1224/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_33_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1224/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_ntt_layer_33_Pipeline_VITIS_LOOP_1600_1_fu_58/tmp_107_reg_277_pp0_iter1_reg_reg is absorbed into DSP grp_ntt_layer_33_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1224/dout_reg.
DSP Report: register grp_ntt_layer_33_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas92_load_reg_287_reg is absorbed into DSP grp_ntt_layer_33_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1224/dout_reg.
DSP Report: register grp_ntt_layer_33_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1224/dout_reg is absorbed into DSP grp_ntt_layer_33_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1224/dout_reg.
DSP Report: operator grp_ntt_layer_33_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1224/tmp_product is absorbed into DSP grp_ntt_layer_33_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1224/dout_reg.
DSP Report: operator grp_ntt_layer_33_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1224/tmp_product is absorbed into DSP grp_ntt_layer_33_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_23s_54_2_1_U1224/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_33_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1225/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_ntt_layer_33_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1225/tmp_product is absorbed into DSP grp_ntt_layer_33_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1225/tmp_product.
DSP Report: register grp_ntt_layer_33_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1225/tmp_product is absorbed into DSP grp_ntt_layer_33_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1225/tmp_product.
DSP Report: operator grp_ntt_layer_33_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1225/tmp_product is absorbed into DSP grp_ntt_layer_33_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1225/tmp_product.
DSP Report: operator grp_ntt_layer_33_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1225/tmp_product is absorbed into DSP grp_ntt_layer_33_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1225/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_33_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1226/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_ntt_layer_33_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1226/tmp_product is absorbed into DSP grp_ntt_layer_33_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1226/tmp_product.
DSP Report: register grp_ntt_layer_33_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1226/tmp_product is absorbed into DSP grp_ntt_layer_33_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1226/tmp_product.
DSP Report: operator grp_ntt_layer_33_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1226/tmp_product is absorbed into DSP grp_ntt_layer_33_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1226/tmp_product.
DSP Report: operator grp_ntt_layer_33_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1226/tmp_product is absorbed into DSP grp_ntt_layer_33_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1226/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_33_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1225/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_ntt_layer_33_Pipeline_VITIS_LOOP_1600_1_fu_58/trunc_ln358_reg_307_reg is absorbed into DSP grp_ntt_layer_33_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1225/dout_reg.
DSP Report: register grp_ntt_layer_33_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1225/dout_reg is absorbed into DSP grp_ntt_layer_33_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1225/dout_reg.
DSP Report: operator grp_ntt_layer_33_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1225/tmp_product is absorbed into DSP grp_ntt_layer_33_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1225/dout_reg.
DSP Report: operator grp_ntt_layer_33_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1225/tmp_product is absorbed into DSP grp_ntt_layer_33_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_27ns_32_2_1_U1225/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_33_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1226/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_ntt_layer_33_Pipeline_VITIS_LOOP_1600_1_fu_58/t_reg_312_reg is absorbed into DSP grp_ntt_layer_33_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1226/dout_reg.
DSP Report: register grp_ntt_layer_33_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1226/dout_reg is absorbed into DSP grp_ntt_layer_33_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1226/dout_reg.
DSP Report: operator grp_ntt_layer_33_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1226/tmp_product is absorbed into DSP grp_ntt_layer_33_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1226/dout_reg.
DSP Report: operator grp_ntt_layer_33_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1226/tmp_product is absorbed into DSP grp_ntt_layer_33_Pipeline_VITIS_LOOP_1600_1_fu_58/mul_32s_24s_55_2_1_U1226/dout_reg.
RAM ("s_cp_U/U_k_sign_fifo_w32_d1000_A_ram/mem_reg") is too shallow (depth = 999) to use URAM. Choosing BRAM instead of URAM 
RAM ("repeatl_int_1_U0/tmp_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7124] RAM ("s_z_t_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7124] RAM ("s_z_rl_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7124] RAM ("s_w1_m_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
RAM ("s_mu_1_r_U/U_k_sign_fifo_w8_d1000_A_ram/mem_reg") is too shallow (depth = 999) to use URAM. Choosing BRAM instead of URAM 
RAM ("s_sig_U/U_k_sign_fifo_w8_d1000_A_ram/mem_reg") is too shallow (depth = 999) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7124] RAM ("s_y_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7124] RAM ("s_buf_gamma_U/U_k_sign_fifo_w32_d1536_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
RAM ("s_seed_gamma_U/U_k_sign_fifo_w16_d1000_A_ram/mem_reg") is too shallow (depth = 999) to use URAM. Choosing BRAM instead of URAM 
RAM ("s_sig_0_U/U_k_sign_fifo_w8_d1000_A_ram/mem_reg") is too shallow (depth = 999) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7124] RAM ("s_sig_p_U/U_k_sign_fifo_w8_d4840_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "s_sig_p_U/U_k_sign_fifo_w8_d4840_A_ram/mem_reg"
INFO: [Synth 8-4471] merging register 'grp_write_discard_Pipeline_VITIS_LOOP_2269_4_fu_221/ap_CS_iter0_fsm_reg[0:0]' into 'grp_write_discard_Pipeline_VITIS_LOOP_2262_3_fu_213/ap_CS_iter0_fsm_reg[0:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_write_discard_Pipeline_VITIS_LOOP_2269_4.v:1039]
INFO: [Synth 8-4471] merging register 'grp_write_discard_Pipeline_VITIS_LOOP_2279_5_fu_230/ap_CS_iter0_fsm_reg[0:0]' into 'grp_write_discard_Pipeline_VITIS_LOOP_2262_3_fu_213/ap_CS_iter0_fsm_reg[0:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_write_discard_Pipeline_VITIS_LOOP_2279_5.v:93]
INFO: [Synth 8-4471] merging register 'grp_readmem_special_unsigned_char_2_Pipeline_VITIS_LOOP_277_2_fu_141/ap_CS_iter0_fsm_reg[0:0]' into 'grp_readmem_special_unsigned_char_2_Pipeline_VITIS_LOOP_270_1_fu_134/ap_CS_iter0_fsm_reg[0:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_readmem_special_unsigned_char_2_Pipeline_VITIS_LOOP_277_2.v:98]
INFO: [Synth 8-4471] merging register 'grp_readmem_special_unsigned_char_1_Pipeline_VITIS_LOOP_277_2_fu_121/ap_CS_iter0_fsm_reg[0:0]' into 'grp_readmem_special_unsigned_char_1_Pipeline_VITIS_LOOP_270_1_fu_114/ap_CS_iter0_fsm_reg[0:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_readmem_special_unsigned_char_1_Pipeline_VITIS_LOOP_277_2.v:98]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM ("s_mu_0_U/U_k_sign_fifo_w8_d1000_A_ram/mem_reg") is too shallow (depth = 999) to use URAM. Choosing BRAM instead of URAM 
RAM ("s_mu_1_U/U_k_sign_fifo_w8_d1000_A_ram/mem_reg") is too shallow (depth = 999) to use URAM. Choosing BRAM instead of URAM 
WARNING: [Synth 8-7257] Removed RAM (buff_wdata/mem_reg) due to inactive write enable.
WARNING: [Synth 8-6014] Unused sequential element buff_wdata/mem_reg was removed. 
WARNING: [Synth 8-7257] Removed RAM (buff_wdata/mem_reg) due to inactive write enable.
WARNING: [Synth 8-6014] Unused sequential element buff_wdata/mem_reg was removed. 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[93] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[92] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[91] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[90] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[89] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[88] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[87] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[85] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[84] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[83] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[82] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[81] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[73] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[69] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemmu2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemsk_m_axi_U/bus_write/\rs_wreq/data_p2_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemsk_m_axi_U/bus_write/\rs_wreq/data_p2_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemsk_m_axi_U/bus_write/\rs_wreq/data_p2_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemsk_m_axi_U/bus_write/\rs_wreq/data_p2_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemsk_m_axi_U/bus_write/\rs_wreq/data_p2_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemsk_m_axi_U/bus_write/\rs_wreq/data_p2_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemsk_m_axi_U/bus_write/\rs_wreq/data_p2_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemsk_m_axi_U/bus_write/\rs_wreq/data_p2_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemsk_m_axi_U/bus_write/\rs_wreq/data_p2_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemsk_m_axi_U/bus_write/\rs_wreq/data_p2_reg[50] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/start_addr_reg[0]' (FDRE) to 'gmemmu2_m_axi_U/bus_write/start_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/align_len_reg[0]' (FDRE) to 'gmemmu2_m_axi_U/bus_write/align_len_reg[5]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/start_addr_reg[1]' (FDRE) to 'gmemmu2_m_axi_U/bus_write/start_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/align_len_reg[1]' (FDRE) to 'gmemmu2_m_axi_U/bus_write/align_len_reg[5]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/start_addr_reg[2]' (FDRE) to 'gmemmu2_m_axi_U/bus_write/start_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/align_len_reg[2]' (FDRE) to 'gmemmu2_m_axi_U/bus_write/align_len_reg[5]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/start_addr_reg[3]' (FDRE) to 'gmemmu2_m_axi_U/bus_write/start_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/align_len_reg[3]' (FDRE) to 'gmemmu2_m_axi_U/bus_write/align_len_reg[5]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/start_addr_reg[4]' (FDRE) to 'gmemmu2_m_axi_U/bus_write/start_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/align_len_reg[4]' (FDRE) to 'gmemmu2_m_axi_U/bus_write/align_len_reg[5]'
INFO: [Synth 8-3886] merging instance 'gmemsk_m_axi_U/bus_write/start_addr_reg[0]' (FDRE) to 'gmemsk_m_axi_U/bus_write/start_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'gmemsk_m_axi_U/bus_write/align_len_reg[0]' (FDRE) to 'gmemsk_m_axi_U/bus_write/align_len_reg[5]'
INFO: [Synth 8-3886] merging instance 'gmemsk_m_axi_U/bus_write/start_addr_reg[1]' (FDRE) to 'gmemsk_m_axi_U/bus_write/start_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'gmemsk_m_axi_U/bus_write/align_len_reg[1]' (FDRE) to 'gmemsk_m_axi_U/bus_write/align_len_reg[5]'
INFO: [Synth 8-3886] merging instance 'gmemsk_m_axi_U/bus_write/start_addr_reg[2]' (FDRE) to 'gmemsk_m_axi_U/bus_write/start_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'gmemsk_m_axi_U/bus_write/align_len_reg[2]' (FDRE) to 'gmemsk_m_axi_U/bus_write/align_len_reg[5]'
INFO: [Synth 8-3886] merging instance 'gmemsk_m_axi_U/bus_write/start_addr_reg[3]' (FDRE) to 'gmemsk_m_axi_U/bus_write/start_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'gmemsk_m_axi_U/bus_write/align_len_reg[3]' (FDRE) to 'gmemsk_m_axi_U/bus_write/align_len_reg[5]'
INFO: [Synth 8-3886] merging instance 'gmemsk_m_axi_U/bus_write/start_addr_reg[4]' (FDRE) to 'gmemsk_m_axi_U/bus_write/start_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'gmemsk_m_axi_U/bus_write/align_len_reg[4]' (FDRE) to 'gmemsk_m_axi_U/bus_write/align_len_reg[5]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[512]' (FD) to 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[513]' (FD) to 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[514]' (FD) to 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[515]' (FD) to 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[516]' (FD) to 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[517]' (FD) to 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[518]' (FD) to 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[519]' (FD) to 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[520]' (FD) to 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[521]' (FD) to 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[522]' (FD) to 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[523]' (FD) to 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[524]' (FD) to 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[525]' (FD) to 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[526]' (FD) to 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[527]' (FD) to 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[528]' (FD) to 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[529]' (FD) to 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[530]' (FD) to 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[531]' (FD) to 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[532]' (FD) to 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[533]' (FD) to 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[534]' (FD) to 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[535]' (FD) to 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[536]' (FD) to 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[537]' (FD) to 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[538]' (FD) to 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[539]' (FD) to 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[540]' (FD) to 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[541]' (FD) to 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[542]' (FD) to 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[543]' (FD) to 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[544]' (FD) to 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[545]' (FD) to 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[546]' (FD) to 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[547]' (FD) to 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[548]' (FD) to 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[549]' (FD) to 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[550]' (FD) to 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[551]' (FD) to 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[552]' (FD) to 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[553]' (FD) to 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[554]' (FD) to 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[555]' (FD) to 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[556]' (FD) to 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[557]' (FD) to 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[558]' (FD) to 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[559]' (FD) to 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[560]' (FD) to 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[561]' (FD) to 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[562]' (FD) to 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[563]' (FD) to 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[564]' (FD) to 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[565]' (FD) to 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[566]' (FD) to 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[567]' (FD) to 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[568]' (FD) to 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[569]' (FD) to 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[570]' (FD) to 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[571]' (FD) to 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[572]' (FD) to 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[573]' (FD) to 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[574]' (FD) to 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[575]' (FD) to 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]' (FD) to 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[1]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[1]' (FD) to 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[2]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[2]' (FD) to 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[3]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[3]' (FD) to 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[4]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[4]' (FD) to 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[5]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[5]' (FD) to 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[6]' (FD) to 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[7]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[7]' (FD) to 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[8]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[8]' (FD) to 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[9]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[9]' (FD) to 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[10]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[10]' (FD) to 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[11]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[11]' (FD) to 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[12]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[12]' (FD) to 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[13]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[13]' (FD) to 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[14]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[14]' (FD) to 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[15]'
INFO: [Synth 8-3886] merging instance 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[15]' (FD) to 'gmemmu2_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[16]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (rs_wreq/FSM_sequential_state_reg[1]) is unused and will be removed from module k_sign_gmemsk_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (rs_wreq/FSM_sequential_state_reg[0]) is unused and will be removed from module k_sign_gmemsk_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module k_sign_gmemsk_m_axi_throttle.
WARNING: [Synth 8-3332] Sequential element (rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module k_sign_gmemsk_m_axi_throttle.
WARNING: [Synth 8-3332] Sequential element (rs_wreq/FSM_sequential_state_reg[1]) is unused and will be removed from module k_sign_gmemmu2_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (rs_wreq/FSM_sequential_state_reg[0]) is unused and will be removed from module k_sign_gmemmu2_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module k_sign_gmemmu2_m_axi_throttle.
WARNING: [Synth 8-3332] Sequential element (rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module k_sign_gmemmu2_m_axi_throttle.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design k_sign_gmemmu_m_axi has port I_BID[0] driven by constant 0
WARNING: [Synth 8-3917] design k_sign_gmemmu_m_axi has port I_BUSER[0] driven by constant 0
WARNING: [Synth 8-3917] design k_sign_gmemmu_m_axi has port I_RID[0] driven by constant 0
WARNING: [Synth 8-3917] design k_sign_gmemmu_m_axi has port I_RLAST driven by constant 0
WARNING: [Synth 8-3917] design k_sign_gmemmu_m_axi has port I_RUSER[0] driven by constant 0
INFO: [Synth 8-4471] merging register 'grp_k_sign_Pipeline_VITIS_LOOP_2594_1_fu_468/ap_CS_fsm_reg[0:0]' into 'grp_k_sign_Pipeline_VITIS_LOOP_2605_3_fu_812/ap_CS_fsm_reg[0:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/bc1a/hdl/verilog/k_sign_k_sign_Pipeline_VITIS_LOOP_2594_1.v:95]
WARNING: [Synth 8-3917] design k_sign__GCB2 has port s_axi_control_BRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design k_sign__GCB2 has port s_axi_control_BRESP[0] driven by constant 0
WARNING: [Synth 8-3917] design k_sign__GCB2 has port s_axi_control_RRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design k_sign__GCB2 has port s_axi_control_RRESP[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:08:24 ; elapsed = 00:14:16 . Memory (MB): peak = 5160.441 ; gain = 1995.043 ; free physical = 77712 ; free virtual = 214498
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+---------------------------+----------------------------------------------------------------------+---------------+----------------+
|Module Name                | RTL Object                                                           | Depth x Width | Implemented As | 
+---------------------------+----------------------------------------------------------------------+---------------+----------------+
|k_sign_invntt_layer_int_31 | grp_invntt_layer_int_31_Pipeline_invntt_layer_fu_46/zetas58_U/q0_reg | 256x23        | Block RAM      | 
|k_sign_ntt_layer_23        | grp_ntt_layer_23_Pipeline_VITIS_LOOP_1600_1_fu_46/zetas81_U/q0_reg   | 256x23        | Block RAM      | 
|k_sign_ntt_layer_22        | grp_ntt_layer_22_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas80_U/q0_reg   | 256x23        | Block RAM      | 
|k_sign                     | grp_invntt_layer_int_31_Pipeline_invntt_layer_fu_46/zetas58_U/q0_reg | 256x23        | Block RAM      | 
|k_sign                     | grp_ntt_layer_23_Pipeline_VITIS_LOOP_1600_1_fu_46/zetas81_U/q0_reg   | 256x23        | Block RAM      | 
|k_sign                     | grp_ntt_layer_22_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas80_U/q0_reg   | 256x23        | Block RAM      | 
+---------------------------+----------------------------------------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+-------------------------+-------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name              | RTL Object                                                                                            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-------------------------+-------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|k_sign_challenge__GC0    | c_U/ram_reg                                                                                           | 256 x 2(NO_CHANGE)     | W |   | 256 x 2(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 1               | 
|s_t0_t_r_U               | U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|s_t0_t_U                 | U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|inst                     | s_h_m_2_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                       | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|s_s2_t_U                 | U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|s_s1_U                   | U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|s_z_i_U                  | U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|s_z_f_U                  | U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|s_z_a_U                  | U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|s_s1_t_r_U               | U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|s_z_m_U                  | U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|s_z_r_U                  | U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|s_y_1_U                  | U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|s_z_U                    | U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|s_t0_U                   | U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|s_h_r_U                  | U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|s_h_r_1_U                | U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|s_w0_a_U                 | U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|s_h_h_U                  | U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|s_w1_d_U                 | U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|s_h_f_2_U                | U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|s_h_i_2_U                | U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|s_w1_d_1_U               | U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|s_s1_t_U                 | U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|s_z_r_1_U                | U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|s_h_i_U                  | U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|s_h_f_U                  | U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|inst                     | s_w0_r_1_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                      | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|inst                     | s_w0_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                          | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|inst                     | s_w0_r_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                        | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|inst                     | s_w0_s_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                        | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|inst                     | s_h_m_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                         | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|inst                     | s_s2_t_r_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                      | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|s_s2_U                   | U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|s_w1_c_U                 | U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|s_w1_f_U                 | U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|s_w1_i_U                 | U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|s_w1_r_U                 | U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|s_sig_1_U                | U_k_sign_fifo_w8_d1000_A_ram/mem_reg                                                                  | 0 K x 8(READ_FIRST)    | W |   | 0 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|s_p_U                    | U_k_sign_fifo_w8_d1000_A_ram/mem_reg                                                                  | 0 K x 8(READ_FIRST)    | W |   | 0 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|s_w1_d_0_U               | U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|s_w1_U                   | U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|montgomery_add_U0        | grp_montgomery_add_Pipeline_VITIS_LOOP_1885_1_VITIS_LOOP_1887_2_VITIS_LOOP_1888_3_fu_52/tmp_U/ram_reg | 256 x 32(READ_FIRST)   | W | R | 256 x 32(READ_FIRST)   | W |   | Port A and B     | 0      | 1      | 1               | 
|s_seed_U                 | U_k_sign_fifo_w8_d1000_A_ram/mem_reg                                                                  | 0 K x 8(READ_FIRST)    | W |   | 0 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|repeat_int_2_U0          | tmp_U/ram_reg                                                                                         | 256 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|repeat_int_1_U0          | tmp_U/ram_reg                                                                                         | 256 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|s_h_r_0_U                | U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|s_cp_t_2_r_U             | U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|s_cp_t_1_r_U             | U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|s_cp_t_0_r_U             | U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|s_cp_t_2_U               | U_k_sign_fifo_w32_d512_A_ram/mem_reg                                                                  | 511 x 32(READ_FIRST)   | W |   | 511 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|s_cp_t_1_U               | U_k_sign_fifo_w32_d512_A_ram/mem_reg                                                                  | 511 x 32(READ_FIRST)   | W |   | 511 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|s_cp_t_0_U               | U_k_sign_fifo_w32_d512_A_ram/mem_reg                                                                  | 511 x 32(READ_FIRST)   | W |   | 511 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|s_cp_t_U                 | U_k_sign_fifo_w32_d512_A_ram/mem_reg                                                                  | 511 x 32(READ_FIRST)   | W |   | 511 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|repeat_int_U0            | tmp_U/ram_reg                                                                                         | 256 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|k_sign_dataflow__GCB16   | s_z_r_0_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                       | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|k_sign_dataflow__GCB16   | s_w0_r_0_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                      | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|k_sign_dataflow__GCB16   | s_mat_U/U_k_sign_fifo_w32_d8192_A_ram/mem_reg                                                         | 7 K x 32(READ_FIRST)   | W |   | 7 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 4,1,1           | 
|k_sign_dataflow__GCB16   | s_mat_r_U/U_k_sign_fifo_w32_d8192_A_ram/mem_reg                                                       | 7 K x 32(READ_FIRST)   | W |   | 7 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 7      | 4,2,1,1         | 
|k_sign_dataflow__GCB16   | s_mat_buf_U/U_k_sign_fifo_w24_d1000_A_ram/mem_reg                                                     | 0 K x 24(READ_FIRST)   | W |   | 0 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|s_cp_U                   | U_k_sign_fifo_w32_d1000_A_ram/mem_reg                                                                 | 0 K x 32(READ_FIRST)   | W |   | 0 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|repeatl_int_1_U0         | tmp_U/ram_reg                                                                                         | 1 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 1               | 
|s_z_t_U                  | U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|s_z_rl_U                 | U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|s_w1_m_U                 | U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|s_mu_1_r_U               | U_k_sign_fifo_w8_d1000_A_ram/mem_reg                                                                  | 0 K x 8(READ_FIRST)    | W |   | 0 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|s_sig_U                  | U_k_sign_fifo_w8_d1000_A_ram/mem_reg                                                                  | 0 K x 8(READ_FIRST)    | W |   | 0 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|s_y_U                    | U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|s_buf_gamma_U            | U_k_sign_fifo_w32_d1536_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|s_seed_gamma_U           | U_k_sign_fifo_w16_d1000_A_ram/mem_reg                                                                 | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|s_sig_0_U                | U_k_sign_fifo_w8_d1000_A_ram/mem_reg                                                                  | 0 K x 8(READ_FIRST)    | W |   | 0 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|s_sig_p_U                | U_k_sign_fifo_w8_d4840_A_ram/mem_reg                                                                  | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|s_mu_0_U                 | U_k_sign_fifo_w8_d1000_A_ram/mem_reg                                                                  | 0 K x 8(READ_FIRST)    | W |   | 0 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|s_mu_1_U                 | U_k_sign_fifo_w8_d1000_A_ram/mem_reg                                                                  | 0 K x 8(READ_FIRST)    | W |   | 0 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|bus_write                | buff_wdata/mem_reg                                                                                    | 256 x 576(READ_FIRST)  | W |   | 256 x 576(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      |                 | 
|bus_read                 | buff_rdata/mem_reg                                                                                    | 256 x 515(READ_FIRST)  | W |   | 256 x 515(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      |                 | 
|gmemsk_m_axi_U/bus_read  | buff_rdata/mem_reg                                                                                    | 256 x 515(READ_FIRST)  | W |   | 256 x 515(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      |                 | 
|gmemmu2_m_axi_U/bus_read | buff_rdata/mem_reg                                                                                    | 256 x 515(READ_FIRST)  | W |   | 256 x 515(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      |                 | 
|gmemret_m_axi_U          | bus_write/buff_wdata/mem_reg                                                                          | 256 x 9(WRITE_FIRST)   |   | R | 256 x 9(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|gmemsig_m_axi_U          | bus_write/buff_wdata/mem_reg                                                                          | 256 x 36(READ_FIRST)   | W |   | 256 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
+-------------------------+-------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+--------------------------------+----------------------------------------------------------------------+-----------+----------------------+-----------------------------------------------------------------------------------+
|Module Name                     | RTL Object                                                           | Inference | Size (Depth x Width) | Primitives                                                                        | 
+--------------------------------+----------------------------------------------------------------------+-----------+----------------------+-----------------------------------------------------------------------------------+
|k_sign_challenge__GC0           | buf_i_i_U/ram_reg                                                    | Implied   | 256 x 8              | RAM16X1S x 8 RAM128X1S x 8                                                        | 
|s_3_1_8_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_cast_loc_c353_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|s_4_0_8_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_4_1_8_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_cast_loc_c354_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|s_3_0_8_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_1_0_8_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_0_1_8_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_2_0_8_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_6_0_8_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_6_1_8_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_cast_loc_c352_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|times_assign_cast_loc_c355_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|s_5_0_8_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_2_1_8_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_5_1_8_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_cast_loc_c351_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|s_1_1_8_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_cast_loc_c350_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|times_assign_1_loc_c438_U       | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_cast_loc_c_U       | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|s_0_0_8_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|inst                            | shl_ln1662_loc_c318_U/U_k_sign_fifo_w32_d100_A_ram/mem_reg           | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|inst                            | times_assign_cast_loc_c367_U/U_k_sign_fifo_w25_d100_A_ram/mem_reg    | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|inst                            | s_7_1_8_U/U_k_sign_fifo_w32_d128_A_ram/mem_reg                       | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|inst                            | s_8_0_8_U/U_k_sign_fifo_w32_d128_A_ram/mem_reg                       | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|inst                            | s_7_0_8_U/U_k_sign_fifo_w32_d128_A_ram/mem_reg                       | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|inst                            | s_8_1_8_U/U_k_sign_fifo_w32_d128_A_ram/mem_reg                       | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|inst                            | times_assign_cast_loc_c366_U/U_k_sign_fifo_w25_d100_A_ram/mem_reg    | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|inst                            | times_assign_cast_loc_c368_U/U_k_sign_fifo_w25_d100_A_ram/mem_reg    | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|inst                            | shl_ln1662_loc_c317_U/U_k_sign_fifo_w32_d100_A_ram/mem_reg           | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|inst                            | times_assign_cast_loc_c371_U/U_k_sign_fifo_w25_d100_A_ram/mem_reg    | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|inst                            | times_assign_cast_loc_c370_U/U_k_sign_fifo_w25_d100_A_ram/mem_reg    | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|inst                            | times_assign_cast_loc_c369_U/U_k_sign_fifo_w25_d100_A_ram/mem_reg    | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|s_4_1_6_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_4_0_6_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_5_1_6_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_5_0_6_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_0_0_6_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_0_1_6_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_1_0_6_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_1_1_6_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_2_0_6_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_2_1_6_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_3_0_6_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_3_1_6_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_1_loc_c439_U       | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_1_loc_c440_U       | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_7_0_6_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_7_1_6_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_cast_loc_c365_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|s_8_0_6_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_8_1_6_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|shl_ln1662_loc_c330_U           | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_6_0_6_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_6_1_6_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|shl_ln1662_loc_c329_U           | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|shl_ln1662_loc_c328_U           | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|shl_ln1662_loc_c327_U           | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|shl_ln1662_loc_c332_U           | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|shl_ln1662_loc_c331_U           | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_8_1_U                         | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|shl_ln1662_loc_c341_U           | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_7_0_U                         | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_7_1_U                         | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_cast_loc_c387_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|s_6_0_U                         | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_8_0_U                         | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_cast_loc_c383_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|s_6_1_U                         | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_cast_loc_c386_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|s_5_0_U                         | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_5_1_U                         | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_cast_loc_c385_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|shl_ln1662_loc_c342_U           | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_4_0_U                         | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_4_1_U                         | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_cast_loc_c384_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|s_3_0_U                         | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_2_0_U                         | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_2_1_U                         | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_cast_loc_c382_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|s_1_0_U                         | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_1_1_U                         | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_cast_loc_c381_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|s_0_0_U                         | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_0_1_U                         | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_cast_loc_c380_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|times_assign_cast_loc_c372_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|s_3_1_U                         | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_cast_loc_c356_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|times_assign_1_loc_c_U          | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|shl_ln1662_loc_c314_U           | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|shl_ln1662_loc_c334_U           | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|shl_ln1662_loc_c340_U           | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|shl_ln1662_loc_c319_U           | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|shl_ln1662_loc_c315_U           | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|shl_ln1662_loc_c333_U           | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|shl_ln1662_loc_c316_U           | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|shl_ln1662_loc_c323_U           | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_8_1_7_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_8_0_7_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_cast_loc_c357_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|s_7_1_7_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_7_0_7_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_cast_loc_c358_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|s_6_1_7_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_6_0_7_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_cast_loc_c359_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|s_5_1_7_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_5_0_7_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_cast_loc_c360_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|s_4_1_7_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_4_0_7_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_cast_loc_c361_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|s_3_1_7_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_3_0_7_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_cast_loc_c362_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|shl_ln1662_loc_c322_U           | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_2_1_7_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_2_0_7_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_cast_loc_c363_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|s_1_1_7_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_1_0_7_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|shl_ln1662_loc_c324_U           | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_cast_loc_c364_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|inst                            | shl_ln1662_loc_c_U/U_k_sign_fifo_w32_d100_A_ram/mem_reg              | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|inst                            | shl_ln1662_loc_c326_U/U_k_sign_fifo_w32_d100_A_ram/mem_reg           | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|inst                            | shl_ln1662_loc_c339_U/U_k_sign_fifo_w32_d100_A_ram/mem_reg           | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|inst                            | shl_ln1662_loc_c320_U/U_k_sign_fifo_w32_d100_A_ram/mem_reg           | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|inst                            | shl_ln1662_loc_c321_U/U_k_sign_fifo_w32_d100_A_ram/mem_reg           | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|inst                            | shl_ln1662_loc_c325_U/U_k_sign_fifo_w32_d100_A_ram/mem_reg           | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|inst                            | s_0_0_7_U/U_k_sign_fifo_w32_d128_A_ram/mem_reg                       | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|inst                            | s_0_1_7_U/U_k_sign_fifo_w32_d128_A_ram/mem_reg                       | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_0_1_3_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_0_0_3_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_cast_loc_c405_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|s_1_1_3_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_1_0_3_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_cast_loc_c406_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|s_2_1_3_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_2_0_3_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_cast_loc_c407_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|s_3_1_3_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_3_0_3_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_cast_loc_c408_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|s_4_1_3_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_4_0_3_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_cast_loc_c409_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|s_5_1_3_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_5_0_3_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_cast_loc_c410_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|times_assign_cast_loc_c379_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|times_assign_cast_loc_c378_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|times_assign_cast_loc_c377_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|times_assign_cast_loc_c376_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|times_assign_cast_loc_c375_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|times_assign_cast_loc_c374_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|times_assign_cast_loc_c373_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|s_6_1_3_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_6_0_3_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_cast_loc_c411_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|s_7_1_3_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_7_0_3_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|shl_ln1662_loc_c348_U           | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_8_1_3_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_8_0_3_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_1_loc_c443_U       | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_5_1_4_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_5_0_4_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_4_1_4_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_4_0_4_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_3_1_4_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_3_0_4_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_2_1_4_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_2_0_4_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_1_1_4_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_1_0_4_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_0_0_4_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|shl_ln1662_loc_c335_U           | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|shl_ln1662_loc_c336_U           | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|shl_ln1662_loc_c337_U           | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_8_1_4_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_8_0_4_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_7_1_4_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_7_0_4_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_6_1_4_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_6_0_4_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|shl_ln1662_loc_c338_U           | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_0_1_4_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_loc_c_U            | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_loc_c413_U         | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_cast_loc_c389_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|times_assign_cast_loc_c390_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|times_assign_cast_loc_c391_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|s_3_1_1_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_3_0_1_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_cast_loc_c392_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|s_4_1_1_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_4_0_1_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_cast_loc_c393_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|s_5_1_1_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_5_0_1_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_cast_loc_c394_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|s_6_1_1_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_6_0_1_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_cast_loc_c395_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|s_7_1_1_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_7_0_1_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|shl_ln1662_loc_c344_U           | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_8_1_1_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_8_0_1_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|make_seed_U0                    | rho_U/ram_reg                                                        | Implied   | 32 x 8               | RAM32X1S x 8                                                                      | 
|s_sk_U                          | U_k_sign_fifo_w8_d200_A_ram/mem_reg                                  | Implied   | 256 x 8              | RAM64M8 x 8                                                                       | 
|inst                            | times_assign_cast_loc_c402_U/U_k_sign_fifo_w25_d100_A_ram/mem_reg    | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|inst                            | times_assign_cast_loc_c401_U/U_k_sign_fifo_w25_d100_A_ram/mem_reg    | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|inst                            | times_assign_cast_loc_c400_U/U_k_sign_fifo_w25_d100_A_ram/mem_reg    | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|inst                            | times_assign_cast_loc_c399_U/U_k_sign_fifo_w25_d100_A_ram/mem_reg    | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|inst                            | times_assign_cast_loc_c398_U/U_k_sign_fifo_w25_d100_A_ram/mem_reg    | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|inst                            | times_assign_cast_loc_c397_U/U_k_sign_fifo_w25_d100_A_ram/mem_reg    | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|inst                            | s_2_0_1_U/U_k_sign_fifo_w32_d128_A_ram/mem_reg                       | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|inst                            | s_2_1_1_U/U_k_sign_fifo_w32_d128_A_ram/mem_reg                       | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|inst                            | s_1_0_1_U/U_k_sign_fifo_w32_d128_A_ram/mem_reg                       | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|inst                            | s_1_1_1_U/U_k_sign_fifo_w32_d128_A_ram/mem_reg                       | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|inst                            | s_0_0_1_U/U_k_sign_fifo_w32_d128_A_ram/mem_reg                       | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|inst                            | s_0_1_1_U/U_k_sign_fifo_w32_d128_A_ram/mem_reg                       | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_8_0_2_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_8_1_2_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|shl_ln1662_loc_c346_U           | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_7_0_2_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_7_1_2_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_cast_loc_c403_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|s_6_0_2_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_6_1_2_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_5_0_2_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_5_1_2_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_1_loc_c431_U       | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_signal_n_U                    | U_k_sign_fifo_w32_d200_A_ram/mem_reg                                 | Implied   | 256 x 32             | RAM64M8 x 20                                                                      | 
|times_assign_1_loc_c444_U       | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_4_0_2_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_4_1_2_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_3_0_2_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_3_1_2_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_2_0_2_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_2_1_2_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_1_0_2_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_1_1_2_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_0_0_2_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_0_1_2_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|shl_ln1662_1_loc_c312_U         | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_1_loc_c429_U       | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_1_loc_c427_U       | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_1_loc_c425_U       | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_signal_h_U                    | U_k_sign_fifo_w32_d200_A_ram/mem_reg                                 | Implied   | 256 x 32             | RAM64M8 x 20                                                                      | 
|times_assign_1_loc_c424_U       | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_1_loc_c423_U       | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|shl_ln1662_1_loc_c_U            | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_0_1_5_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_0_0_5_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_1_1_5_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_1_0_5_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_1_cast2_loc_c416_U | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|s_2_1_5_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_2_0_5_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_1_cast2_loc_c417_U | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|s_3_1_5_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_3_0_5_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_1_cast2_loc_c418_U | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|s_4_1_5_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_4_0_5_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_5_0_5_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_5_1_5_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|k_sign_dataflow__GCB16          | times_assign_1_cast2_loc_c419_U/U_k_sign_fifo_w25_d100_A_ram/mem_reg | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|k_sign_dataflow__GCB16          | times_assign_1_cast2_loc_c420_U/U_k_sign_fifo_w25_d100_A_ram/mem_reg | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|k_sign_dataflow__GCB16          | times_assign_1_cast2_loc_c_U/U_k_sign_fifo_w25_d100_A_ram/mem_reg    | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|k_sign_dataflow__GCB16          | times_assign_1_loc_c428_U/U_k_sign_fifo_w32_d100_A_ram/mem_reg       | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|k_sign_dataflow__GCB16          | s_signal_z_U/U_k_sign_fifo_w32_d200_A_ram/mem_reg                    | Implied   | 256 x 32             | RAM64M8 x 20                                                                      | 
|k_sign_dataflow__GCB16          | sig_c_U/U_k_sign_fifo_w64_d100_A_ram/mem_reg                         | Implied   | 128 x 64             | RAM64M8 x 20                                                                      | 
|k_sign_dataflow__GCB16          | times_assign_1_loc_c426_U/U_k_sign_fifo_w32_d100_A_ram/mem_reg       | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|k_sign_dataflow__GCB16          | s_signal_w0_U/U_k_sign_fifo_w32_d200_A_ram/mem_reg                   | Implied   | 256 x 32             | RAM64M8 x 20                                                                      | 
|k_sign_dataflow__GCB16          | s_signal_rej_U/U_k_sign_fifo_w32_d200_A_ram/mem_reg                  | Implied   | 256 x 32             | RAM64M8 x 20                                                                      | 
|k_sign_dataflow__GCB16          | times_assign_1_loc_c442_U/U_k_sign_fifo_w32_d100_A_ram/mem_reg       | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|k_sign_dataflow__GCB16          | times_assign_1_cast_loc_c_U/U_k_sign_fifo_w28_d100_A_ram/mem_reg     | Implied   | 128 x 28             | RAM64M8 x 8                                                                       | 
|s_7_1_5_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_7_0_5_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_1_cast2_loc_c421_U | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|s_8_1_5_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_8_0_5_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_6_0_5_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_6_1_5_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_1_loc_c433_U       | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|ret_c_U                         | U_k_sign_fifo_w64_d100_A_ram/mem_reg                                 | Implied   | 128 x 64             | RAM64M8 x 20                                                                      | 
|nbatch_c_U                      | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_1_loc_c436_U       | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_signal_ch_U                   | U_k_sign_fifo_w32_d200_A_ram/mem_reg                                 | Implied   | 256 x 32             | RAM64M8 x 20                                                                      | 
|times_assign_1_loc_c437_U       | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|make_seed_gamma_U0              | seed_U/ram_reg                                                       | Implied   | 64 x 8               | RAM64X1D x 8                                                                      | 
|nonce_c_U                       | U_k_sign_fifo_w14_d100_A_ram/mem_reg                                 | Implied   | 128 x 14             | RAM64M8 x 4                                                                       | 
|nbatch_c311_U                   | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_repr_U                        | U_k_sign_fifo_w1_d2000_A_ram/mem_reg                                 | Implied   | 2 K x 1              | RAM16X1D x 1 RAM64X1D x 1 RAM128X1D x 1 RAM256X1D x 7                             | 
|s_repr_0_U                      | U_k_sign_fifo_w1_d2000_A_ram/mem_reg                                 | Implied   | 2 K x 1              | RAM16X1D x 1 RAM64X1D x 1 RAM128X1D x 1 RAM256X1D x 7                             | 
|s_repr_1_U                      | U_k_sign_fifo_w1_d2000_A_ram/mem_reg                                 | Implied   | 2 K x 1              | RAM16X1D x 1 RAM64X1D x 1 RAM128X1D x 1 RAM256X1D x 7                             | 
|s_repr_2_U                      | U_k_sign_fifo_w1_d2000_A_ram/mem_reg                                 | Implied   | 2 K x 1              | RAM16X1D x 1 RAM64X1D x 1 RAM128X1D x 1 RAM256X1D x 7                             | 
|s_repr_3_U                      | U_k_sign_fifo_w1_d2000_A_ram/mem_reg                                 | Implied   | 2 K x 1              | RAM16X1D x 1 RAM64X1D x 1 RAM128X1D x 1 RAM256X1D x 7                             | 
|k_sign__GCB2                    | repw_U/ram_reg                                                       | Implied   | 1 K x 1              | RAM16X1S x 1 RAM32X1S x 1 RAM64X1S x 1 RAM128X1S x 1 RAM256X1S x 1 RAM512X1S x 1  | 
|k_sign__GCB2                    | repr_U/ram_reg                                                       | Implied   | 1 K x 1              | RAM16X1S x 1 RAM32X1S x 1 RAM64X1S x 1 RAM128X1S x 1 RAM256X1S x 1 RAM512X1S x 1  | 
+--------------------------------+----------------------------------------------------------------------+-----------+----------------------+-----------------------------------------------------------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-----------------------------------------------+--------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                    | DSP Mapping                    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------------+--------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|k_sign_invntt_layer_int_31                     | A2*B2                          | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_31                     | (PCIN>>17)+A2*B2               | 23     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_31                     | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_31                     | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_31                     | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_31                     | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_montgomery_3                            | A*B                            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|k_sign_montgomery_3                            | (PCIN>>17)+A*B                 | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|k_sign_montgomery_3                            | A*B                            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|k_sign_montgomery_3                            | (PCIN>>17)+A*B                 | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|k_sign_montgomery_3                            | A*B                            | 27     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|k_sign_montgomery_3                            | (PCIN>>17)+A*B                 | 27     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|k_sign_montgomery_3                            | A*B                            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|k_sign_montgomery_3                            | (PCIN>>17)+A*B                 | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|k_sign_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0   | (C'+((A:0x3f801fff)'*B2)')'    | 27     | 18     | 32     | -      | 32     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_sign_montgomery_2                            | A*B                            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|k_sign_montgomery_2                            | (PCIN>>17)+A*B                 | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|k_sign_montgomery_2                            | A*B                            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|k_sign_montgomery_2                            | (PCIN>>17)+A*B                 | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|k_sign_montgomery_2                            | A*B                            | 27     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|k_sign_montgomery_2                            | (PCIN>>17)+A*B                 | 27     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|k_sign_montgomery_2                            | A*B                            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|k_sign_montgomery_2                            | (PCIN>>17)+A*B                 | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_23                            | A2*B''                         | 23     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_23                            | (PCIN>>17)+A2*B2               | 23     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_23                            | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_23                            | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_23                            | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_23                            | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_22                            | A2*B''                         | 23     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_22                            | (PCIN>>17)+A2*B2               | 23     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_22                            | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_22                            | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_22                            | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_22                            | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_26                     | A2*B2                          | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_26                     | (PCIN>>17)+A2*B2               | 23     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_26                     | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_26                     | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_26                     | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_26                     | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_25                     | A2*B2                          | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_25                     | (PCIN>>17)+A2*B2               | 23     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_25                     | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_25                     | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_25                     | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_25                     | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_24                     | A2*B2                          | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_24                     | (PCIN>>17)+A2*B2               | 23     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_24                     | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_24                     | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_24                     | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_24                     | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_27                     | A2*B2                          | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_27                     | (PCIN>>17)+A2*B2               | 23     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_27                     | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_27                     | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_27                     | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_27                     | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_28                     | A2*B2                          | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_28                     | (PCIN>>17)+A2*B2               | 23     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_28                     | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_28                     | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_28                     | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_28                     | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_29                     | A2*B2                          | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_29                     | (PCIN>>17)+A2*B2               | 23     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_29                     | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_29                     | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_29                     | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_29                     | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_30                     | A2*B2                          | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_30                     | (PCIN>>17)+A2*B2               | 23     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_30                     | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_30                     | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_30                     | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_30                     | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_8                      | A2*B2                          | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_8                      | (PCIN>>17)+A2*B2               | 23     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_8                      | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_8                      | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_8                      | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_8                      | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_9                      | A2*B2                          | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_9                      | (PCIN>>17)+A2*B2               | 23     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_9                      | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_9                      | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_9                      | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_9                      | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_10                     | A2*B2                          | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_10                     | (PCIN>>17)+A2*B2               | 23     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_10                     | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_10                     | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_10                     | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_10                     | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_11                     | A2*B2                          | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_11                     | (PCIN>>17)+A2*B2               | 23     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_11                     | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_11                     | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_11                     | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_11                     | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_12                     | A2*B2                          | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_12                     | (PCIN>>17)+A2*B2               | 23     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_12                     | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_12                     | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_12                     | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_12                     | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_13                     | A2*B2                          | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_13                     | (PCIN>>17)+A2*B2               | 23     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_13                     | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_13                     | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_13                     | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_13                     | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_montgomery_1                            | A*B                            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|k_sign_montgomery_1                            | (PCIN>>17)+A*B                 | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|k_sign_montgomery_1                            | A*B                            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|k_sign_montgomery_1                            | (PCIN>>17)+A*B                 | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|k_sign_montgomery_1                            | A*B                            | 27     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|k_sign_montgomery_1                            | (PCIN>>17)+A*B                 | 27     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|k_sign_montgomery_1                            | A*B                            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|k_sign_montgomery_1                            | (PCIN>>17)+A*B                 | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_14                     | A2*B2                          | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_14                     | (PCIN>>17)+A2*B2               | 23     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_14                     | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_14                     | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_14                     | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_14                     | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_15                     | A2*B2                          | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_15                     | (PCIN>>17)+A2*B2               | 23     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_15                     | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_15                     | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_15                     | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_15                     | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_reducef_1                               | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_reducef_1                               | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_reducef_1                               | (PCIN>>17)+(A:0x3802001)*B''   | 27     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|k_sign_reducef_1                               | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0   | (C'+((A:0x3f801fff)'*B2)')'    | 27     | 18     | 32     | -      | 32     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_sign_ntt_layer_31                            | A2*B''                         | 23     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_31                            | (PCIN>>17)+A2*B2               | 23     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_31                            | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_31                            | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_31                            | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_31                            | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_30                            | A2*B''                         | 23     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_30                            | (PCIN>>17)+A2*B2               | 23     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_30                            | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_30                            | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_30                            | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_30                            | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_29                            | A2*B''                         | 23     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_29                            | (PCIN>>17)+A2*B2               | 23     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_29                            | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_29                            | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_29                            | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_29                            | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_28                            | A2*B''                         | 23     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_28                            | (PCIN>>17)+A2*B2               | 23     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_28                            | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_28                            | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_28                            | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_28                            | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_27                            | A2*B''                         | 23     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_27                            | (PCIN>>17)+A2*B2               | 23     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_27                            | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_27                            | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_27                            | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_27                            | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_26                            | A2*B''                         | 23     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_26                            | (PCIN>>17)+A2*B2               | 23     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_26                            | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_26                            | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_26                            | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_26                            | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_25                            | A2*B''                         | 23     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_25                            | (PCIN>>17)+A2*B2               | 23     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_25                            | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_25                            | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_25                            | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_25                            | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_24                            | A2*B''                         | 23     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_24                            | (PCIN>>17)+A2*B2               | 23     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_24                            | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_24                            | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_24                            | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_24                            | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_mac_muladd_25s_14ns_24ns_32_4_1_DSP48_1 | (C:0x800000)+(A2*(B:0x2c0b)')' | 27     | 18     | 25     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|k_sign_mac_muladd_8s_19s_32s_32_4_1_DSP48_2    | (C'+((A:0x3ffd1800)'*B2)')'    | 27     | 9      | 32     | -      | 32     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_sign_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0   | (C'+((A:0x3f801fff)'*B2)')'    | 27     | 18     | 32     | -      | 32     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_sign_reducef_3                               | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_reducef_3                               | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_reducef_3                               | (PCIN>>17)+(A:0x3802001)*B''   | 27     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|k_sign_reducef_3                               | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_16                     | A2*B2                          | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_16                     | (PCIN>>17)+A2*B2               | 23     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_16                     | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_16                     | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_16                     | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_16                     | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_17                     | A2*B2                          | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_17                     | (PCIN>>17)+A2*B2               | 23     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_17                     | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_17                     | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_17                     | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_17                     | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_18                     | A2*B2                          | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_18                     | (PCIN>>17)+A2*B2               | 23     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_18                     | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_18                     | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_18                     | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_18                     | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_19                     | A2*B2                          | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_19                     | (PCIN>>17)+A2*B2               | 23     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_19                     | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_19                     | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_19                     | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_19                     | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_20                     | A2*B2                          | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_20                     | (PCIN>>17)+A2*B2               | 23     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_20                     | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_20                     | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_20                     | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_20                     | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_21                     | A2*B2                          | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_21                     | (PCIN>>17)+A2*B2               | 23     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_21                     | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_21                     | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_21                     | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_21                     | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_22                     | A2*B2                          | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_22                     | (PCIN>>17)+A2*B2               | 23     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_22                     | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_22                     | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_22                     | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_22                     | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_23                     | A2*B2                          | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_23                     | (PCIN>>17)+A2*B2               | 23     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_23                     | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_23                     | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_23                     | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_23                     | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_reducef_2                               | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_reducef_2                               | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_reducef_2                               | (PCIN>>17)+(A:0x3802001)*B''   | 27     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|k_sign_reducef_2                               | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer                               | A2*B''                         | 23     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer                               | (PCIN>>17)+A2*B2               | 23     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer                               | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer                               | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer                               | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer                               | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_1                             | A2*B''                         | 23     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_1                             | (PCIN>>17)+A2*B2               | 23     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_1                             | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_1                             | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_1                             | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_1                             | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_2                             | A2*B''                         | 23     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_2                             | (PCIN>>17)+A2*B2               | 23     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_2                             | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_2                             | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_2                             | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_2                             | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_3                             | A2*B''                         | 23     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_3                             | (PCIN>>17)+A2*B2               | 23     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_3                             | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_3                             | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_3                             | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_3                             | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_4                             | A2*B''                         | 23     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_4                             | (PCIN>>17)+A2*B2               | 23     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_4                             | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_4                             | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_4                             | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_4                             | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_5                             | A2*B''                         | 23     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_5                             | (PCIN>>17)+A2*B2               | 23     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_5                             | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_5                             | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_5                             | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_5                             | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_6                             | A2*B''                         | 23     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_6                             | (PCIN>>17)+A2*B2               | 23     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_6                             | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_6                             | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_6                             | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_6                             | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_7                             | A2*B''                         | 23     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_7                             | (PCIN>>17)+A2*B2               | 23     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_7                             | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_7                             | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_7                             | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_7                             | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0   | (C'+((A:0x3f801fff)'*B2)')'    | 27     | 18     | 32     | -      | 32     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_sign_invntt_layer_int_s                      | A2*B2                          | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_s                      | (PCIN>>17)+A2*B2               | 23     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_s                      | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_s                      | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_s                      | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_s                      | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_5                      | A2*B2                          | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_5                      | (PCIN>>17)+A2*B2               | 23     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_5                      | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_5                      | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_5                      | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_5                      | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_4                      | A2*B2                          | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_4                      | (PCIN>>17)+A2*B2               | 23     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_4                      | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_4                      | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_4                      | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_4                      | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_3                      | A2*B2                          | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_3                      | (PCIN>>17)+A2*B2               | 23     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_3                      | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_3                      | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_3                      | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_3                      | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_2                      | A2*B2                          | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_2                      | (PCIN>>17)+A2*B2               | 23     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_2                      | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_2                      | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_2                      | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_2                      | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_1                      | A2*B2                          | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_1                      | (PCIN>>17)+A2*B2               | 23     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_1                      | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_1                      | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_1                      | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_1                      | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_6                      | A2*B2                          | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_6                      | (PCIN>>17)+A2*B2               | 23     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_6                      | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_6                      | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_6                      | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_6                      | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_7                      | A2*B2                          | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_7                      | (PCIN>>17)+A2*B2               | 23     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_7                      | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_7                      | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_invntt_layer_int_7                      | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_invntt_layer_int_7                      | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_reducef                                 | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_reducef                                 | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_reducef                                 | (PCIN>>17)+(A:0x3802001)*B''   | 27     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|k_sign_reducef                                 | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_16                            | A2*B''                         | 23     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_16                            | (PCIN>>17)+A2*B2               | 23     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_16                            | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_16                            | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_16                            | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_16                            | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_17                            | A2*B''                         | 23     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_17                            | (PCIN>>17)+A2*B2               | 23     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_17                            | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_17                            | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_17                            | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_17                            | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_18                            | A2*B''                         | 23     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_18                            | (PCIN>>17)+A2*B2               | 23     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_18                            | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_18                            | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_18                            | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_18                            | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_19                            | A2*B''                         | 23     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_19                            | (PCIN>>17)+A2*B2               | 23     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_19                            | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_19                            | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_19                            | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_19                            | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_20                            | A2*B''                         | 23     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_20                            | (PCIN>>17)+A2*B2               | 23     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_20                            | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_20                            | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_20                            | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_20                            | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_21                            | A2*B''                         | 23     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_21                            | (PCIN>>17)+A2*B2               | 23     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_21                            | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_21                            | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_21                            | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_21                            | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_8                             | A2*B''                         | 23     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_8                             | (PCIN>>17)+A2*B2               | 23     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_8                             | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_8                             | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_8                             | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_8                             | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_9                             | A2*B''                         | 23     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_9                             | (PCIN>>17)+A2*B2               | 23     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_9                             | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_9                             | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_9                             | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_9                             | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_10                            | A2*B''                         | 23     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_10                            | (PCIN>>17)+A2*B2               | 23     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_10                            | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_10                            | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_10                            | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_10                            | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_11                            | A2*B''                         | 23     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_11                            | (PCIN>>17)+A2*B2               | 23     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_11                            | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_11                            | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_11                            | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_11                            | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_12                            | A2*B''                         | 23     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_12                            | (PCIN>>17)+A2*B2               | 23     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_12                            | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_12                            | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_12                            | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_12                            | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_13                            | A2*B''                         | 23     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_13                            | (PCIN>>17)+A2*B2               | 23     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_13                            | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_13                            | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_13                            | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_13                            | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_14                            | A2*B''                         | 23     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_14                            | (PCIN>>17)+A2*B2               | 23     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_14                            | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_14                            | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_14                            | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_14                            | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_15                            | A2*B''                         | 23     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_15                            | (PCIN>>17)+A2*B2               | 23     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_15                            | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_15                            | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_15                            | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_15                            | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_35                            | A2*B''                         | 23     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_35                            | (PCIN>>17)+A2*B2               | 23     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_35                            | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_35                            | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_35                            | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_35                            | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_36                            | A2*B''                         | 23     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_36                            | (PCIN>>17)+A2*B2               | 23     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_36                            | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_36                            | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_36                            | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_36                            | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_37                            | A2*B''                         | 23     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_37                            | (PCIN>>17)+A2*B2               | 23     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_37                            | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_37                            | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_37                            | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_37                            | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_38                            | A2*B''                         | 23     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_38                            | (PCIN>>17)+A2*B2               | 23     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_38                            | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_38                            | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_38                            | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_38                            | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_39                            | A2*B''                         | 23     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_39                            | (PCIN>>17)+A2*B2               | 23     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_39                            | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_39                            | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_39                            | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_39                            | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_34                            | A2*B''                         | 23     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_34                            | (PCIN>>17)+A2*B2               | 23     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_34                            | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_34                            | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_34                            | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_34                            | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_montgomery                              | A*B                            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|k_sign_montgomery                              | (PCIN>>17)+A*B                 | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|k_sign_montgomery                              | A*B                            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|k_sign_montgomery                              | (PCIN>>17)+A*B                 | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|k_sign_montgomery                              | A*B                            | 27     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|k_sign_montgomery                              | (PCIN>>17)+A*B                 | 27     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|k_sign_montgomery                              | A*B                            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|k_sign_montgomery                              | (PCIN>>17)+A*B                 | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_32                            | A2*B''                         | 23     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_32                            | (PCIN>>17)+A2*B2               | 23     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_32                            | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_32                            | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_32                            | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_32                            | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_33                            | A2*B''                         | 23     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_33                            | (PCIN>>17)+A2*B2               | 23     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_33                            | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_33                            | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_sign_ntt_layer_33                            | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_sign_ntt_layer_33                            | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
+-----------------------------------------------+--------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:08:40 ; elapsed = 00:14:34 . Memory (MB): peak = 5160.441 ; gain = 1995.043 ; free physical = 82883 ; free virtual = 220122
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
INFO: [Common 17-14] Message 'Synth 8-6779' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5556] The block RAM "inst/i_248_19/\grp_dataflow_fu_475/s_w1_d_0_U /U_k_sign_fifo_w32_d2048_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/i_248_19/\grp_dataflow_fu_475/s_w1_d_0_U /U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5556] The block RAM "inst/i_248_19/\grp_dataflow_fu_475/s_w1_U /U_k_sign_fifo_w32_d2048_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/i_248_19/\grp_dataflow_fu_475/s_w1_U /U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5556] The block RAM "inst/i_248_19/\grp_dataflow_fu_475/s_seed_U /U_k_sign_fifo_w8_d1000_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
RAM ("inst/i_248_19/\grp_dataflow_fu_475/s_seed_U /U_k_sign_fifo_w8_d1000_A_ram/mem_reg") is too shallow (depth = 999) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5556] The block RAM "inst/i_248_13/\grp_dataflow_fu_475/s_h_r_U /U_k_sign_fifo_w32_d2048_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/i_248_13/\grp_dataflow_fu_475/s_h_r_U /U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5556] The block RAM "inst/i_248_13/\grp_dataflow_fu_475/s_h_r_1_U /U_k_sign_fifo_w32_d2048_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/i_248_13/\grp_dataflow_fu_475/s_h_r_1_U /U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5556] The block RAM "inst/i_248_13/\grp_dataflow_fu_475/s_w0_a_U /U_k_sign_fifo_w32_d2048_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/i_248_13/\grp_dataflow_fu_475/s_w0_a_U /U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5784] Optimized 31 bits of RAM "U_k_sign_fifo_w32_d2048_A_ram/mem_reg" due to constant propagation. Old ram width 32 bits, new ram width 1 bits.
INFO: [Synth 8-5556] The block RAM "inst/i_248_13/\grp_dataflow_fu_475/s_h_h_U /U_k_sign_fifo_w32_d2048_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/i_248_13/\grp_dataflow_fu_475/s_h_h_U /U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5556] The block RAM "inst/i_248_13/\grp_dataflow_fu_475/s_w1_d_U /U_k_sign_fifo_w32_d2048_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/i_248_13/\grp_dataflow_fu_475/s_w1_d_U /U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5556] The block RAM "inst/i_248_13/\grp_dataflow_fu_475/s_h_f_2_U /U_k_sign_fifo_w32_d2048_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/i_248_13/\grp_dataflow_fu_475/s_h_f_2_U /U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5556] The block RAM "inst/i_248_13/\grp_dataflow_fu_475/s_h_i_2_U /U_k_sign_fifo_w32_d2048_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/i_248_13/\grp_dataflow_fu_475/s_h_i_2_U /U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5556] The block RAM "inst/i_248_13/\grp_dataflow_fu_475/s_w1_d_1_U /U_k_sign_fifo_w32_d2048_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/i_248_13/\grp_dataflow_fu_475/s_w1_d_1_U /U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5556] The block RAM "inst/i_248_13/\grp_dataflow_fu_475/s_s1_t_U /U_k_sign_fifo_w32_d2048_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/i_248_13/\grp_dataflow_fu_475/s_s1_t_U /U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5556] The block RAM "inst/i_248_13/\grp_dataflow_fu_475/s_z_r_1_U /U_k_sign_fifo_w32_d2048_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/i_248_13/\grp_dataflow_fu_475/s_z_r_1_U /U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5556] The block RAM "inst/i_248_12/\grp_dataflow_fu_475/s_y_1_U /U_k_sign_fifo_w32_d2048_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/i_248_12/\grp_dataflow_fu_475/s_y_1_U /U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5556] The block RAM "inst/i_248_12/\grp_dataflow_fu_475/s_z_U /U_k_sign_fifo_w32_d2048_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/i_248_12/\grp_dataflow_fu_475/s_z_U /U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5556] The block RAM "inst/i_248_12/\grp_dataflow_fu_475/s_t0_U /U_k_sign_fifo_w32_d2048_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/i_248_12/\grp_dataflow_fu_475/s_t0_U /U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5556] The block RAM "inst/i_248_10/\grp_dataflow_fu_475/s_s2_t_U /U_k_sign_fifo_w32_d2048_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/i_248_10/\grp_dataflow_fu_475/s_s2_t_U /U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5556] The block RAM "inst/i_248_18/\grp_dataflow_fu_475/s_w1_c_U /U_k_sign_fifo_w32_d2048_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/i_248_18/\grp_dataflow_fu_475/s_w1_c_U /U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5556] The block RAM "inst/i_248_18/\grp_dataflow_fu_475/s_w1_f_U /U_k_sign_fifo_w32_d2048_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/i_248_18/\grp_dataflow_fu_475/s_w1_f_U /U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5556] The block RAM "inst/i_248_18/\grp_dataflow_fu_475/s_w1_i_U /U_k_sign_fifo_w32_d2048_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/i_248_18/\grp_dataflow_fu_475/s_w1_i_U /U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5556] The block RAM "inst/i_248_18/\grp_dataflow_fu_475/s_w1_r_U /U_k_sign_fifo_w32_d2048_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/i_248_18/\grp_dataflow_fu_475/s_w1_r_U /U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5556] The block RAM "inst/i_248_11/\grp_dataflow_fu_475/s_s1_U /U_k_sign_fifo_w32_d2048_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/i_248_11/\grp_dataflow_fu_475/s_s1_U /U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5556] The block RAM "inst/i_248_11/\grp_dataflow_fu_475/s_z_i_U /U_k_sign_fifo_w32_d2048_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/i_248_11/\grp_dataflow_fu_475/s_z_i_U /U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5556] The block RAM "inst/i_248_11/\grp_dataflow_fu_475/s_z_f_U /U_k_sign_fifo_w32_d2048_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/i_248_11/\grp_dataflow_fu_475/s_z_f_U /U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5556] The block RAM "inst/i_248_11/\grp_dataflow_fu_475/s_z_a_U /U_k_sign_fifo_w32_d2048_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/i_248_11/\grp_dataflow_fu_475/s_z_a_U /U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5556] The block RAM "inst/i_248_11/\grp_dataflow_fu_475/s_s1_t_r_U /U_k_sign_fifo_w32_d2048_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/i_248_11/\grp_dataflow_fu_475/s_s1_t_r_U /U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5556] The block RAM "inst/i_248_11/\grp_dataflow_fu_475/s_z_m_U /U_k_sign_fifo_w32_d2048_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/i_248_11/\grp_dataflow_fu_475/s_z_m_U /U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5556] The block RAM "inst/i_248_11/\grp_dataflow_fu_475/s_z_r_U /U_k_sign_fifo_w32_d2048_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/i_248_11/\grp_dataflow_fu_475/s_z_r_U /U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5556] The block RAM "inst/i_248_23/\grp_dataflow_fu_475/s_h_r_0_U /U_k_sign_fifo_w32_d2048_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/i_248_23/\grp_dataflow_fu_475/s_h_r_0_U /U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5556] The block RAM "inst/i_248_23/\grp_dataflow_fu_475/s_cp_t_2_r_U /U_k_sign_fifo_w32_d2048_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/i_248_23/\grp_dataflow_fu_475/s_cp_t_2_r_U /U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5556] The block RAM "inst/i_248_23/\grp_dataflow_fu_475/s_cp_t_1_r_U /U_k_sign_fifo_w32_d2048_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/i_248_23/\grp_dataflow_fu_475/s_cp_t_1_r_U /U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5556] The block RAM "inst/i_248_23/\grp_dataflow_fu_475/s_cp_t_0_r_U /U_k_sign_fifo_w32_d2048_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/i_248_23/\grp_dataflow_fu_475/s_cp_t_0_r_U /U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5556] The block RAM "inst/i_248_8/\grp_dataflow_fu_475/s_t0_t_r_U /U_k_sign_fifo_w32_d2048_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/i_248_8/\grp_dataflow_fu_475/s_t0_t_r_U /U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5556] The block RAM "inst/i_248_8/\grp_dataflow_fu_475/s_t0_t_U /U_k_sign_fifo_w32_d2048_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/i_248_8/\grp_dataflow_fu_475/s_t0_t_U /U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5556] The block RAM "inst/i_248_14/\grp_dataflow_fu_475/s_h_i_U /U_k_sign_fifo_w32_d2048_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/i_248_14/\grp_dataflow_fu_475/s_h_i_U /U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5556] The block RAM "inst/i_248_14/\grp_dataflow_fu_475/s_h_f_U /U_k_sign_fifo_w32_d2048_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/i_248_14/\grp_dataflow_fu_475/s_h_f_U /U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5556] The block RAM "inst/s_h_m_2_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/s_h_m_2_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5556] The block RAM "inst/i_248_16/\grp_dataflow_fu_475/s_s2_U /U_k_sign_fifo_w32_d2048_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/i_248_16/\grp_dataflow_fu_475/s_s2_U /U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5556] The block RAM "inst/i_248_1/\grp_dataflow_fu_475/s_z_t_U /U_k_sign_fifo_w32_d2048_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/i_248_1/\grp_dataflow_fu_475/s_z_t_U /U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5556] The block RAM "inst/i_248_1/\grp_dataflow_fu_475/s_z_rl_U /U_k_sign_fifo_w32_d2048_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/i_248_1/\grp_dataflow_fu_475/s_z_rl_U /U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5556] The block RAM "inst/i_248_1/\grp_dataflow_fu_475/s_w1_m_U /U_k_sign_fifo_w32_d2048_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/i_248_1/\grp_dataflow_fu_475/s_w1_m_U /U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5556] The block RAM "inst/i_248_1/\grp_dataflow_fu_475/s_y_U /U_k_sign_fifo_w32_d2048_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/i_248_1/\grp_dataflow_fu_475/s_y_U /U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5556] The block RAM "inst/i_248_1/\grp_dataflow_fu_475/s_buf_gamma_U /U_k_sign_fifo_w32_d1536_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/i_248_1/\grp_dataflow_fu_475/s_buf_gamma_U /U_k_sign_fifo_w32_d1536_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5556] The block RAM "inst/i_248_1/\grp_dataflow_fu_475/s_sig_p_U /U_k_sign_fifo_w8_d4840_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/i_248_1/\grp_dataflow_fu_475/s_sig_p_U /U_k_sign_fifo_w8_d4840_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "inst/i_248_1/\grp_dataflow_fu_475/s_sig_p_U /U_k_sign_fifo_w8_d4840_A_ram/mem_reg"
INFO: [Synth 8-5556] The block RAM "inst/grp_dataflow_fu_475/s_z_r_0_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/grp_dataflow_fu_475/s_z_r_0_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5556] The block RAM "inst/grp_dataflow_fu_475/s_w0_r_0_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/grp_dataflow_fu_475/s_w0_r_0_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5784] Optimized 9 bits of RAM "grp_dataflow_fu_475/s_mat_U/U_k_sign_fifo_w32_d8192_A_ram/mem_reg" due to constant propagation. Old ram width 32 bits, new ram width 23 bits.
INFO: [Synth 8-5556] The block RAM "inst/grp_dataflow_fu_475/s_mat_U/U_k_sign_fifo_w32_d8192_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-6793] RAM ("inst/grp_dataflow_fu_475/s_mat_U/U_k_sign_fifo_w32_d8192_A_ram/mem_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM "inst/grp_dataflow_fu_475/s_mat_U/U_k_sign_fifo_w32_d8192_A_ram/mem_reg"
INFO: [Synth 8-5556] The block RAM "inst/grp_dataflow_fu_475/s_mat_r_U/U_k_sign_fifo_w32_d8192_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-6793] RAM ("inst/grp_dataflow_fu_475/s_mat_r_U/U_k_sign_fifo_w32_d8192_A_ram/mem_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM "inst/grp_dataflow_fu_475/s_mat_r_U/U_k_sign_fifo_w32_d8192_A_ram/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "inst/grp_dataflow_fu_475/s_mat_r_U/U_k_sign_fifo_w32_d8192_A_ram/mem_reg"
INFO: [Synth 8-5556] The block RAM "inst/s_w0_r_1_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/s_w0_r_1_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5556] The block RAM "inst/s_w0_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/s_w0_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5556] The block RAM "inst/s_w0_r_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/s_w0_r_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5556] The block RAM "inst/s_w0_s_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/s_w0_s_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Common 17-14] Message 'Synth 8-7124' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5556] The block RAM "inst/s_h_m_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "inst/s_s2_t_r_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:10:07 ; elapsed = 00:16:03 . Memory (MB): peak = 5165.520 ; gain = 2000.121 ; free physical = 76668 ; free virtual = 214158
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                      | RTL Object                                                                                            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|k_sign_challenge__GC0                            | c_U/ram_reg                                                                                           | 256 x 2(NO_CHANGE)     | W |   | 256 x 2(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 1               | 
|inst/i_248_8/\grp_dataflow_fu_475/s_t0_t_r_U     | U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|inst/i_248_8/\grp_dataflow_fu_475/s_t0_t_U       | U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|inst                                             | s_h_m_2_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                       | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|inst/i_248_10/\grp_dataflow_fu_475/s_s2_t_U      | U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|inst/i_248_11/\grp_dataflow_fu_475/s_s1_U        | U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|inst/i_248_11/\grp_dataflow_fu_475/s_z_i_U       | U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|inst/i_248_11/\grp_dataflow_fu_475/s_z_f_U       | U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|inst/i_248_11/\grp_dataflow_fu_475/s_z_a_U       | U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|inst/i_248_11/\grp_dataflow_fu_475/s_s1_t_r_U    | U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|inst/i_248_11/\grp_dataflow_fu_475/s_z_m_U       | U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|inst/i_248_11/\grp_dataflow_fu_475/s_z_r_U       | U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|inst/i_248_12/\grp_dataflow_fu_475/s_y_1_U       | U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|inst/i_248_12/\grp_dataflow_fu_475/s_z_U         | U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|inst/i_248_12/\grp_dataflow_fu_475/s_t0_U        | U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|inst/i_248_13/\grp_dataflow_fu_475/s_h_r_U       | U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|inst/i_248_13/\grp_dataflow_fu_475/s_h_r_1_U     | U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|inst/i_248_13/\grp_dataflow_fu_475/s_w0_a_U      | U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|inst/i_248_13/\grp_dataflow_fu_475/s_h_h_U       | U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|inst/i_248_13/\grp_dataflow_fu_475/s_w1_d_U      | U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|inst/i_248_13/\grp_dataflow_fu_475/s_h_f_2_U     | U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|inst/i_248_13/\grp_dataflow_fu_475/s_h_i_2_U     | U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|inst/i_248_13/\grp_dataflow_fu_475/s_w1_d_1_U    | U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|inst/i_248_13/\grp_dataflow_fu_475/s_s1_t_U      | U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|inst/i_248_13/\grp_dataflow_fu_475/s_z_r_1_U     | U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|inst/i_248_14/\grp_dataflow_fu_475/s_h_i_U       | U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|inst/i_248_14/\grp_dataflow_fu_475/s_h_f_U       | U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|inst                                             | s_w0_r_1_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                      | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|inst                                             | s_w0_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                          | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|inst                                             | s_w0_r_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                        | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|inst                                             | s_w0_s_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                        | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|inst                                             | s_h_m_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                         | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|inst                                             | s_s2_t_r_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                      | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|inst/i_248_16/\grp_dataflow_fu_475/s_s2_U        | U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|inst/i_248_18/\grp_dataflow_fu_475/s_w1_c_U      | U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|inst/i_248_18/\grp_dataflow_fu_475/s_w1_f_U      | U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|inst/i_248_18/\grp_dataflow_fu_475/s_w1_i_U      | U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|inst/i_248_18/\grp_dataflow_fu_475/s_w1_r_U      | U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|s_sig_1_U                                        | U_k_sign_fifo_w8_d1000_A_ram/mem_reg                                                                  | 0 K x 8(READ_FIRST)    | W |   | 0 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|s_p_U                                            | U_k_sign_fifo_w8_d1000_A_ram/mem_reg                                                                  | 0 K x 8(READ_FIRST)    | W |   | 0 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst/i_248_19/\grp_dataflow_fu_475/s_w1_d_0_U    | U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|inst/i_248_19/\grp_dataflow_fu_475/s_w1_U        | U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|montgomery_add_U0                                | grp_montgomery_add_Pipeline_VITIS_LOOP_1885_1_VITIS_LOOP_1887_2_VITIS_LOOP_1888_3_fu_52/tmp_U/ram_reg | 256 x 32(READ_FIRST)   | W | R | 256 x 32(READ_FIRST)   | W |   | Port A and B     | 0      | 1      | 1               | 
|inst/i_248_19/\grp_dataflow_fu_475/s_seed_U      | U_k_sign_fifo_w8_d1000_A_ram/mem_reg                                                                  | 0 K x 8(READ_FIRST)    | W |   | 0 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|repeat_int_2_U0                                  | tmp_U/ram_reg                                                                                         | 256 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|repeat_int_1_U0                                  | tmp_U/ram_reg                                                                                         | 256 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|inst/i_248_23/\grp_dataflow_fu_475/s_h_r_0_U     | U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|inst/i_248_23/\grp_dataflow_fu_475/s_cp_t_2_r_U  | U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|inst/i_248_23/\grp_dataflow_fu_475/s_cp_t_1_r_U  | U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|inst/i_248_23/\grp_dataflow_fu_475/s_cp_t_0_r_U  | U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|s_cp_t_2_U                                       | U_k_sign_fifo_w32_d512_A_ram/mem_reg                                                                  | 511 x 32(READ_FIRST)   | W |   | 511 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|s_cp_t_1_U                                       | U_k_sign_fifo_w32_d512_A_ram/mem_reg                                                                  | 511 x 32(READ_FIRST)   | W |   | 511 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|s_cp_t_0_U                                       | U_k_sign_fifo_w32_d512_A_ram/mem_reg                                                                  | 511 x 32(READ_FIRST)   | W |   | 511 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|s_cp_t_U                                         | U_k_sign_fifo_w32_d512_A_ram/mem_reg                                                                  | 511 x 32(READ_FIRST)   | W |   | 511 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|repeat_int_U0                                    | tmp_U/ram_reg                                                                                         | 256 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|s_cp_U                                           | U_k_sign_fifo_w32_d1000_A_ram/mem_reg                                                                 | 0 K x 32(READ_FIRST)   | W |   | 0 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|repeatl_int_1_U0                                 | tmp_U/ram_reg                                                                                         | 1 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 1               | 
|inst/i_248_1/\grp_dataflow_fu_475/s_z_t_U        | U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|inst/i_248_1/\grp_dataflow_fu_475/s_z_rl_U       | U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|inst/i_248_1/\grp_dataflow_fu_475/s_w1_m_U       | U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|s_mu_1_r_U                                       | U_k_sign_fifo_w8_d1000_A_ram/mem_reg                                                                  | 0 K x 8(READ_FIRST)    | W |   | 0 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|s_sig_U                                          | U_k_sign_fifo_w8_d1000_A_ram/mem_reg                                                                  | 0 K x 8(READ_FIRST)    | W |   | 0 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst/i_248_1/\grp_dataflow_fu_475/s_y_U          | U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|inst/i_248_1/\grp_dataflow_fu_475/s_buf_gamma_U  | U_k_sign_fifo_w32_d1536_A_ram/mem_reg                                                                 | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|s_seed_gamma_U                                   | U_k_sign_fifo_w16_d1000_A_ram/mem_reg                                                                 | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|s_sig_0_U                                        | U_k_sign_fifo_w8_d1000_A_ram/mem_reg                                                                  | 0 K x 8(READ_FIRST)    | W |   | 0 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst/i_248_1/\grp_dataflow_fu_475/s_sig_p_U      | U_k_sign_fifo_w8_d4840_A_ram/mem_reg                                                                  | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|inst                                             | grp_dataflow_fu_475/s_z_r_0_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                   | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|inst                                             | grp_dataflow_fu_475/s_w0_r_0_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg                                  | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|inst                                             | grp_dataflow_fu_475/s_mat_U/U_k_sign_fifo_w32_d8192_A_ram/mem_reg                                     | 7 K x 32(READ_FIRST)   | W |   | 7 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 4,1,1           | 
|inst                                             | grp_dataflow_fu_475/s_mat_r_U/U_k_sign_fifo_w32_d8192_A_ram/mem_reg                                   | 7 K x 32(READ_FIRST)   | W |   | 7 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 7      | 4,2,1,1         | 
|k_sign_dataflow__GCB16                           | s_mat_buf_U/U_k_sign_fifo_w24_d1000_A_ram/mem_reg                                                     | 0 K x 24(READ_FIRST)   | W |   | 0 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|bus_read                                         | buff_rdata/mem_reg                                                                                    | 256 x 515(READ_FIRST)  | W |   | 256 x 515(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      |                 | 
|gmemsk_m_axi_U/bus_read                          | buff_rdata/mem_reg                                                                                    | 256 x 515(READ_FIRST)  | W |   | 256 x 515(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      |                 | 
|gmemmu2_m_axi_U/bus_read                         | buff_rdata/mem_reg                                                                                    | 256 x 515(READ_FIRST)  | W |   | 256 x 515(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      |                 | 
|s_mu_0_U                                         | U_k_sign_fifo_w8_d1000_A_ram/mem_reg                                                                  | 0 K x 8(READ_FIRST)    | W |   | 0 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|s_mu_1_U                                         | U_k_sign_fifo_w8_d1000_A_ram/mem_reg                                                                  | 0 K x 8(READ_FIRST)    | W |   | 0 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|gmemret_m_axi_U                                  | bus_write/buff_wdata/mem_reg                                                                          | 256 x 9(WRITE_FIRST)   |   | R | 256 x 9(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|gmemsig_m_axi_U                                  | bus_write/buff_wdata/mem_reg                                                                          | 256 x 36(READ_FIRST)   | W |   | 256 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping Report
+--------------------------------+----------------------------------------------------------------------+-----------+----------------------+-----------------------------------------------------------------------------------+
|Module Name                     | RTL Object                                                           | Inference | Size (Depth x Width) | Primitives                                                                        | 
+--------------------------------+----------------------------------------------------------------------+-----------+----------------------+-----------------------------------------------------------------------------------+
|k_sign_challenge__GC0           | buf_i_i_U/ram_reg                                                    | Implied   | 256 x 8              | RAM16X1S x 8 RAM128X1S x 8                                                        | 
|s_3_1_8_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_cast_loc_c353_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|s_4_0_8_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_4_1_8_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_cast_loc_c354_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|s_3_0_8_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_1_0_8_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_0_1_8_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_2_0_8_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_6_0_8_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_6_1_8_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_cast_loc_c352_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|times_assign_cast_loc_c355_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|s_5_0_8_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_2_1_8_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_5_1_8_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_cast_loc_c351_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|s_1_1_8_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_cast_loc_c350_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|times_assign_1_loc_c438_U       | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_cast_loc_c_U       | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|s_0_0_8_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|inst                            | shl_ln1662_loc_c318_U/U_k_sign_fifo_w32_d100_A_ram/mem_reg           | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|inst                            | times_assign_cast_loc_c367_U/U_k_sign_fifo_w25_d100_A_ram/mem_reg    | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|inst                            | s_7_1_8_U/U_k_sign_fifo_w32_d128_A_ram/mem_reg                       | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|inst                            | s_8_0_8_U/U_k_sign_fifo_w32_d128_A_ram/mem_reg                       | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|inst                            | s_7_0_8_U/U_k_sign_fifo_w32_d128_A_ram/mem_reg                       | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|inst                            | s_8_1_8_U/U_k_sign_fifo_w32_d128_A_ram/mem_reg                       | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|inst                            | times_assign_cast_loc_c366_U/U_k_sign_fifo_w25_d100_A_ram/mem_reg    | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|inst                            | times_assign_cast_loc_c368_U/U_k_sign_fifo_w25_d100_A_ram/mem_reg    | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|inst                            | shl_ln1662_loc_c317_U/U_k_sign_fifo_w32_d100_A_ram/mem_reg           | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|inst                            | times_assign_cast_loc_c371_U/U_k_sign_fifo_w25_d100_A_ram/mem_reg    | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|inst                            | times_assign_cast_loc_c370_U/U_k_sign_fifo_w25_d100_A_ram/mem_reg    | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|inst                            | times_assign_cast_loc_c369_U/U_k_sign_fifo_w25_d100_A_ram/mem_reg    | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|s_4_1_6_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_4_0_6_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_5_1_6_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_5_0_6_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_0_0_6_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_0_1_6_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_1_0_6_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_1_1_6_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_2_0_6_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_2_1_6_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_3_0_6_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_3_1_6_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_1_loc_c439_U       | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_1_loc_c440_U       | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_7_0_6_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_7_1_6_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_cast_loc_c365_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|s_8_0_6_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_8_1_6_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|shl_ln1662_loc_c330_U           | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_6_0_6_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_6_1_6_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|shl_ln1662_loc_c329_U           | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|shl_ln1662_loc_c328_U           | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|shl_ln1662_loc_c327_U           | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|shl_ln1662_loc_c332_U           | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|shl_ln1662_loc_c331_U           | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_8_1_U                         | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|shl_ln1662_loc_c341_U           | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_7_0_U                         | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_7_1_U                         | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_cast_loc_c387_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|s_6_0_U                         | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_8_0_U                         | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_cast_loc_c383_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|s_6_1_U                         | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_cast_loc_c386_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|s_5_0_U                         | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_5_1_U                         | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_cast_loc_c385_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|shl_ln1662_loc_c342_U           | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_4_0_U                         | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_4_1_U                         | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_cast_loc_c384_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|s_3_0_U                         | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_2_0_U                         | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_2_1_U                         | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_cast_loc_c382_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|s_1_0_U                         | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_1_1_U                         | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_cast_loc_c381_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|s_0_0_U                         | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_0_1_U                         | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_cast_loc_c380_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|times_assign_cast_loc_c372_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|s_3_1_U                         | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_cast_loc_c356_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|times_assign_1_loc_c_U          | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|shl_ln1662_loc_c314_U           | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|shl_ln1662_loc_c334_U           | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|shl_ln1662_loc_c340_U           | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|shl_ln1662_loc_c319_U           | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|shl_ln1662_loc_c315_U           | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|shl_ln1662_loc_c333_U           | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|shl_ln1662_loc_c316_U           | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|shl_ln1662_loc_c323_U           | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_8_1_7_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_8_0_7_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_cast_loc_c357_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|s_7_1_7_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_7_0_7_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_cast_loc_c358_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|s_6_1_7_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_6_0_7_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_cast_loc_c359_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|s_5_1_7_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_5_0_7_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_cast_loc_c360_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|s_4_1_7_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_4_0_7_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_cast_loc_c361_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|s_3_1_7_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_3_0_7_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_cast_loc_c362_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|shl_ln1662_loc_c322_U           | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_2_1_7_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_2_0_7_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_cast_loc_c363_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|s_1_1_7_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_1_0_7_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|shl_ln1662_loc_c324_U           | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_cast_loc_c364_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|inst                            | shl_ln1662_loc_c_U/U_k_sign_fifo_w32_d100_A_ram/mem_reg              | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|inst                            | shl_ln1662_loc_c326_U/U_k_sign_fifo_w32_d100_A_ram/mem_reg           | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|inst                            | shl_ln1662_loc_c339_U/U_k_sign_fifo_w32_d100_A_ram/mem_reg           | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|inst                            | shl_ln1662_loc_c320_U/U_k_sign_fifo_w32_d100_A_ram/mem_reg           | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|inst                            | shl_ln1662_loc_c321_U/U_k_sign_fifo_w32_d100_A_ram/mem_reg           | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|inst                            | shl_ln1662_loc_c325_U/U_k_sign_fifo_w32_d100_A_ram/mem_reg           | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|inst                            | s_0_0_7_U/U_k_sign_fifo_w32_d128_A_ram/mem_reg                       | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|inst                            | s_0_1_7_U/U_k_sign_fifo_w32_d128_A_ram/mem_reg                       | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_0_1_3_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_0_0_3_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_cast_loc_c405_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|s_1_1_3_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_1_0_3_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_cast_loc_c406_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|s_2_1_3_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_2_0_3_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_cast_loc_c407_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|s_3_1_3_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_3_0_3_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_cast_loc_c408_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|s_4_1_3_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_4_0_3_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_cast_loc_c409_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|s_5_1_3_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_5_0_3_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_cast_loc_c410_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|times_assign_cast_loc_c379_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|times_assign_cast_loc_c378_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|times_assign_cast_loc_c377_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|times_assign_cast_loc_c376_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|times_assign_cast_loc_c375_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|times_assign_cast_loc_c374_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|times_assign_cast_loc_c373_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|s_6_1_3_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_6_0_3_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_cast_loc_c411_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|s_7_1_3_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_7_0_3_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|shl_ln1662_loc_c348_U           | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_8_1_3_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_8_0_3_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_1_loc_c443_U       | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_5_1_4_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_5_0_4_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_4_1_4_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_4_0_4_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_3_1_4_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_3_0_4_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_2_1_4_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_2_0_4_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_1_1_4_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_1_0_4_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_0_0_4_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|shl_ln1662_loc_c335_U           | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|shl_ln1662_loc_c336_U           | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|shl_ln1662_loc_c337_U           | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_8_1_4_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_8_0_4_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_7_1_4_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_7_0_4_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_6_1_4_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_6_0_4_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|shl_ln1662_loc_c338_U           | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_0_1_4_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_loc_c_U            | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_loc_c413_U         | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_cast_loc_c389_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|times_assign_cast_loc_c390_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|times_assign_cast_loc_c391_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|s_3_1_1_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_3_0_1_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_cast_loc_c392_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|s_4_1_1_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_4_0_1_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_cast_loc_c393_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|s_5_1_1_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_5_0_1_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_cast_loc_c394_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|s_6_1_1_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_6_0_1_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_cast_loc_c395_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|s_7_1_1_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_7_0_1_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|shl_ln1662_loc_c344_U           | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_8_1_1_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_8_0_1_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|make_seed_U0                    | rho_U/ram_reg                                                        | Implied   | 32 x 8               | RAM32X1S x 8                                                                      | 
|s_sk_U                          | U_k_sign_fifo_w8_d200_A_ram/mem_reg                                  | Implied   | 256 x 8              | RAM64M8 x 8                                                                       | 
|inst                            | times_assign_cast_loc_c402_U/U_k_sign_fifo_w25_d100_A_ram/mem_reg    | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|inst                            | times_assign_cast_loc_c401_U/U_k_sign_fifo_w25_d100_A_ram/mem_reg    | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|inst                            | times_assign_cast_loc_c400_U/U_k_sign_fifo_w25_d100_A_ram/mem_reg    | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|inst                            | times_assign_cast_loc_c399_U/U_k_sign_fifo_w25_d100_A_ram/mem_reg    | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|inst                            | times_assign_cast_loc_c398_U/U_k_sign_fifo_w25_d100_A_ram/mem_reg    | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|inst                            | times_assign_cast_loc_c397_U/U_k_sign_fifo_w25_d100_A_ram/mem_reg    | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|inst                            | s_2_0_1_U/U_k_sign_fifo_w32_d128_A_ram/mem_reg                       | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|inst                            | s_2_1_1_U/U_k_sign_fifo_w32_d128_A_ram/mem_reg                       | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|inst                            | s_1_0_1_U/U_k_sign_fifo_w32_d128_A_ram/mem_reg                       | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|inst                            | s_1_1_1_U/U_k_sign_fifo_w32_d128_A_ram/mem_reg                       | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|inst                            | s_0_0_1_U/U_k_sign_fifo_w32_d128_A_ram/mem_reg                       | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|inst                            | s_0_1_1_U/U_k_sign_fifo_w32_d128_A_ram/mem_reg                       | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_8_0_2_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_8_1_2_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|shl_ln1662_loc_c346_U           | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_7_0_2_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_7_1_2_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_cast_loc_c403_U    | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|s_6_0_2_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_6_1_2_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_5_0_2_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_5_1_2_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_1_loc_c431_U       | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_signal_n_U                    | U_k_sign_fifo_w32_d200_A_ram/mem_reg                                 | Implied   | 256 x 32             | RAM64M8 x 20                                                                      | 
|times_assign_1_loc_c444_U       | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_4_0_2_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_4_1_2_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_3_0_2_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_3_1_2_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_2_0_2_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_2_1_2_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_1_0_2_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_1_1_2_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_0_0_2_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_0_1_2_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|shl_ln1662_1_loc_c312_U         | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_1_loc_c429_U       | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_1_loc_c427_U       | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_1_loc_c425_U       | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_signal_h_U                    | U_k_sign_fifo_w32_d200_A_ram/mem_reg                                 | Implied   | 256 x 32             | RAM64M8 x 20                                                                      | 
|times_assign_1_loc_c424_U       | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_1_loc_c423_U       | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|shl_ln1662_1_loc_c_U            | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_0_1_5_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_0_0_5_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_1_1_5_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_1_0_5_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_1_cast2_loc_c416_U | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|s_2_1_5_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_2_0_5_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_1_cast2_loc_c417_U | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|s_3_1_5_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_3_0_5_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_1_cast2_loc_c418_U | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|s_4_1_5_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_4_0_5_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_5_0_5_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_5_1_5_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|k_sign_dataflow__GCB16          | times_assign_1_cast2_loc_c419_U/U_k_sign_fifo_w25_d100_A_ram/mem_reg | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|k_sign_dataflow__GCB16          | times_assign_1_cast2_loc_c420_U/U_k_sign_fifo_w25_d100_A_ram/mem_reg | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|k_sign_dataflow__GCB16          | times_assign_1_cast2_loc_c_U/U_k_sign_fifo_w25_d100_A_ram/mem_reg    | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|k_sign_dataflow__GCB16          | times_assign_1_loc_c428_U/U_k_sign_fifo_w32_d100_A_ram/mem_reg       | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|k_sign_dataflow__GCB16          | s_signal_z_U/U_k_sign_fifo_w32_d200_A_ram/mem_reg                    | Implied   | 256 x 32             | RAM64M8 x 20                                                                      | 
|k_sign_dataflow__GCB16          | sig_c_U/U_k_sign_fifo_w64_d100_A_ram/mem_reg                         | Implied   | 128 x 64             | RAM64M8 x 20                                                                      | 
|k_sign_dataflow__GCB16          | times_assign_1_loc_c426_U/U_k_sign_fifo_w32_d100_A_ram/mem_reg       | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|k_sign_dataflow__GCB16          | s_signal_w0_U/U_k_sign_fifo_w32_d200_A_ram/mem_reg                   | Implied   | 256 x 32             | RAM64M8 x 20                                                                      | 
|k_sign_dataflow__GCB16          | s_signal_rej_U/U_k_sign_fifo_w32_d200_A_ram/mem_reg                  | Implied   | 256 x 32             | RAM64M8 x 20                                                                      | 
|k_sign_dataflow__GCB16          | times_assign_1_loc_c442_U/U_k_sign_fifo_w32_d100_A_ram/mem_reg       | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|k_sign_dataflow__GCB16          | times_assign_1_cast_loc_c_U/U_k_sign_fifo_w28_d100_A_ram/mem_reg     | Implied   | 128 x 28             | RAM64M8 x 8                                                                       | 
|s_7_1_5_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_7_0_5_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_1_cast2_loc_c421_U | U_k_sign_fifo_w25_d100_A_ram/mem_reg                                 | Implied   | 128 x 25             | RAM64M8 x 8                                                                       | 
|s_8_1_5_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_8_0_5_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_6_0_5_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_6_1_5_U                       | U_k_sign_fifo_w32_d128_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_1_loc_c433_U       | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|ret_c_U                         | U_k_sign_fifo_w64_d100_A_ram/mem_reg                                 | Implied   | 128 x 64             | RAM64M8 x 20                                                                      | 
|nbatch_c_U                      | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|times_assign_1_loc_c436_U       | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_signal_ch_U                   | U_k_sign_fifo_w32_d200_A_ram/mem_reg                                 | Implied   | 256 x 32             | RAM64M8 x 20                                                                      | 
|times_assign_1_loc_c437_U       | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|make_seed_gamma_U0              | seed_U/ram_reg                                                       | Implied   | 64 x 8               | RAM64X1D x 8                                                                      | 
|nonce_c_U                       | U_k_sign_fifo_w14_d100_A_ram/mem_reg                                 | Implied   | 128 x 14             | RAM64M8 x 4                                                                       | 
|nbatch_c311_U                   | U_k_sign_fifo_w32_d100_A_ram/mem_reg                                 | Implied   | 128 x 32             | RAM64M8 x 10                                                                      | 
|s_repr_U                        | U_k_sign_fifo_w1_d2000_A_ram/mem_reg                                 | Implied   | 2 K x 1              | RAM16X1D x 1 RAM64X1D x 1 RAM128X1D x 1 RAM256X1D x 7                             | 
|s_repr_0_U                      | U_k_sign_fifo_w1_d2000_A_ram/mem_reg                                 | Implied   | 2 K x 1              | RAM16X1D x 1 RAM64X1D x 1 RAM128X1D x 1 RAM256X1D x 7                             | 
|s_repr_1_U                      | U_k_sign_fifo_w1_d2000_A_ram/mem_reg                                 | Implied   | 2 K x 1              | RAM16X1D x 1 RAM64X1D x 1 RAM128X1D x 1 RAM256X1D x 7                             | 
|s_repr_2_U                      | U_k_sign_fifo_w1_d2000_A_ram/mem_reg                                 | Implied   | 2 K x 1              | RAM16X1D x 1 RAM64X1D x 1 RAM128X1D x 1 RAM256X1D x 7                             | 
|s_repr_3_U                      | U_k_sign_fifo_w1_d2000_A_ram/mem_reg                                 | Implied   | 2 K x 1              | RAM16X1D x 1 RAM64X1D x 1 RAM128X1D x 1 RAM256X1D x 7                             | 
|k_sign__GCB2                    | repw_U/ram_reg                                                       | Implied   | 1 K x 1              | RAM16X1S x 1 RAM32X1S x 1 RAM64X1S x 1 RAM128X1S x 1 RAM256X1S x 1 RAM512X1S x 1  | 
|k_sign__GCB2                    | repr_U/ram_reg                                                       | Implied   | 1 K x 1              | RAM16X1S x 1 RAM32X1S x 1 RAM64X1S x 1 RAM128X1S x 1 RAM256X1S x 1 RAM512X1S x 1  | 
+--------------------------------+----------------------------------------------------------------------+-----------+----------------------+-----------------------------------------------------------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/challenge_U0i_248_7/c_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_248_9/s_h_m_2_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_248_9/s_h_m_2_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_248_9/grp_invntt_layer_int_31_Pipeline_invntt_layer_fu_46/zetas58_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_248_9/grp_invntt_layer_int_31_Pipeline_invntt_layer_fu_46/zetas58_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_248_15/s_w0_r_1_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_248_15/s_w0_r_1_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_248_15/s_w0_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_248_15/s_w0_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_248_15/s_w0_r_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_248_15/s_w0_r_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_248_15/s_h_m_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_248_15/s_h_m_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_248_15/s_s2_t_r_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_248_15/s_s2_t_r_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_248_20/grp_ntt_layer_23_Pipeline_VITIS_LOOP_1600_1_fu_46/zetas81_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_248_20/grp_ntt_layer_23_Pipeline_VITIS_LOOP_1600_1_fu_46/zetas81_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_248_20/grp_ntt_layer_22_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas80_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_248_20/grp_ntt_layer_22_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas80_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmemmu_m_axi_U/bus_read/buff_rdata/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmemmu_m_axi_U/bus_read/buff_rdata/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmemmu_m_axi_U/bus_read/buff_rdata/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmemmu_m_axi_U/bus_read/buff_rdata/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmemmu_m_axi_U/bus_read/buff_rdata/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmemmu_m_axi_U/bus_read/buff_rdata/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmemmu_m_axi_U/bus_read/buff_rdata/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmemmu_m_axi_U/bus_read/buff_rdata/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_214_12/grp_dataflow_fu_475/s_y_1_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_214_12/grp_dataflow_fu_475/s_y_1_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_214_12/grp_dataflow_fu_475/s_z_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_214_12/grp_dataflow_fu_475/s_z_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_214_12/grp_dataflow_fu_475/s_t0_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_214_12/grp_dataflow_fu_475/s_t0_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_214_12/grp_dataflow_fu_475/ntt_layer_31_U0/grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas90_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_214_12/grp_dataflow_fu_475/ntt_layer_31_U0/grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas90_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_214_12/grp_dataflow_fu_475/ntt_layer_30_U0/grp_ntt_layer_30_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas89_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_214_12/grp_dataflow_fu_475/ntt_layer_30_U0/grp_ntt_layer_30_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas89_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_214_12/grp_dataflow_fu_475/ntt_layer_29_U0/grp_ntt_layer_29_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas87_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_214_12/grp_dataflow_fu_475/ntt_layer_29_U0/grp_ntt_layer_29_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas87_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_214_12/grp_dataflow_fu_475/ntt_layer_28_U0/grp_ntt_layer_28_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas86_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_214_12/grp_dataflow_fu_475/ntt_layer_28_U0/grp_ntt_layer_28_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas86_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_214_12/grp_dataflow_fu_475/ntt_layer_27_U0/grp_ntt_layer_27_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas85_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_214_12/grp_dataflow_fu_475/ntt_layer_27_U0/grp_ntt_layer_27_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas85_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_214_12/grp_dataflow_fu_475/ntt_layer_26_U0/grp_ntt_layer_26_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas84_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_214_12/grp_dataflow_fu_475/ntt_layer_26_U0/grp_ntt_layer_26_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas84_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_214_12/grp_dataflow_fu_475/ntt_layer_25_U0/grp_ntt_layer_25_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas83_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_214_12/grp_dataflow_fu_475/ntt_layer_25_U0/grp_ntt_layer_25_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas83_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_214_12/grp_dataflow_fu_475/ntt_layer_24_U0/grp_ntt_layer_24_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas82_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_214_12/grp_dataflow_fu_475/ntt_layer_24_U0/grp_ntt_layer_24_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas82_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_214_14/grp_dataflow_fu_475/invntt_layer_int_16_U0/grp_invntt_layer_int_16_Pipeline_invntt_layer_fu_58/zetas41_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_214_14/grp_dataflow_fu_475/invntt_layer_int_16_U0/grp_invntt_layer_int_16_Pipeline_invntt_layer_fu_58/zetas41_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_214_14/grp_dataflow_fu_475/invntt_layer_int_17_U0/grp_invntt_layer_int_17_Pipeline_invntt_layer_fu_58/zetas42_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_214_14/grp_dataflow_fu_475/invntt_layer_int_17_U0/grp_invntt_layer_int_17_Pipeline_invntt_layer_fu_58/zetas42_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_214_14/grp_dataflow_fu_475/invntt_layer_int_18_U0/grp_invntt_layer_int_18_Pipeline_invntt_layer_fu_58/zetas43_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_214_14/grp_dataflow_fu_475/invntt_layer_int_18_U0/grp_invntt_layer_int_18_Pipeline_invntt_layer_fu_58/zetas43_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_214_14/grp_dataflow_fu_475/invntt_layer_int_19_U0/grp_invntt_layer_int_19_Pipeline_invntt_layer_fu_58/zetas44_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_214_14/grp_dataflow_fu_475/invntt_layer_int_19_U0/grp_invntt_layer_int_19_Pipeline_invntt_layer_fu_58/zetas44_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_214_14/grp_dataflow_fu_475/s_h_f_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_214_14/grp_dataflow_fu_475/s_h_f_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_214_14/grp_dataflow_fu_475/invntt_layer_int_20_U0/grp_invntt_layer_int_20_Pipeline_invntt_layer_fu_58/zetas46_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_214_14/grp_dataflow_fu_475/invntt_layer_int_20_U0/grp_invntt_layer_int_20_Pipeline_invntt_layer_fu_58/zetas46_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_214_14/grp_dataflow_fu_475/invntt_layer_int_21_U0/grp_invntt_layer_int_21_Pipeline_invntt_layer_fu_58/zetas47_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_214_14/grp_dataflow_fu_475/invntt_layer_int_21_U0/grp_invntt_layer_int_21_Pipeline_invntt_layer_fu_58/zetas47_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_214_14/grp_dataflow_fu_475/invntt_layer_int_22_U0/grp_invntt_layer_int_22_Pipeline_invntt_layer_fu_58/zetas48_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_214_14/grp_dataflow_fu_475/invntt_layer_int_22_U0/grp_invntt_layer_int_22_Pipeline_invntt_layer_fu_58/zetas48_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_214_14/grp_dataflow_fu_475/invntt_layer_int_23_U0/grp_invntt_layer_int_23_Pipeline_invntt_layer_fu_46/zetas49_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_214_14/grp_dataflow_fu_475/invntt_layer_int_23_U0/grp_invntt_layer_int_23_Pipeline_invntt_layer_fu_46/zetas49_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_214_16/grp_dataflow_fu_475/ntt_layer_U0/grp_ntt_layer_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas65_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_214_16/grp_dataflow_fu_475/ntt_layer_U0/grp_ntt_layer_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas65_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_214_16/grp_dataflow_fu_475/ntt_layer_1_U0/grp_ntt_layer_1_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas66_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_214_16/grp_dataflow_fu_475/ntt_layer_1_U0/grp_ntt_layer_1_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas66_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_214_16/grp_dataflow_fu_475/ntt_layer_2_U0/grp_ntt_layer_2_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas77_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_214_16/grp_dataflow_fu_475/ntt_layer_2_U0/grp_ntt_layer_2_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas77_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_214_16/grp_dataflow_fu_475/ntt_layer_3_U0/grp_ntt_layer_3_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas88_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_214_16/grp_dataflow_fu_475/ntt_layer_3_U0/grp_ntt_layer_3_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas88_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_214_16/grp_dataflow_fu_475/ntt_layer_4_U0/grp_ntt_layer_4_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas99_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_214_16/grp_dataflow_fu_475/ntt_layer_4_U0/grp_ntt_layer_4_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas99_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_214_16/grp_dataflow_fu_475/ntt_layer_5_U0/grp_ntt_layer_5_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas100_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_214_16/grp_dataflow_fu_475/ntt_layer_5_U0/grp_ntt_layer_5_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas100_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_214_16/grp_dataflow_fu_475/ntt_layer_6_U0/grp_ntt_layer_6_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas101_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_214_16/grp_dataflow_fu_475/ntt_layer_6_U0/grp_ntt_layer_6_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas101_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_214_16/grp_dataflow_fu_475/ntt_layer_7_U0/grp_ntt_layer_7_Pipeline_VITIS_LOOP_1600_1_fu_46/zetas102_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_214_16/grp_dataflow_fu_475/ntt_layer_7_U0/grp_ntt_layer_7_Pipeline_VITIS_LOOP_1600_1_fu_46/zetas102_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_214_16/grp_dataflow_fu_475/s_s2_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_214_16/grp_dataflow_fu_475/s_s2_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_214_19/grp_dataflow_fu_475/s_sig_1_U/U_k_sign_fifo_w8_d1000_A_ram/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_214_19/grp_dataflow_fu_475/s_p_U/U_k_sign_fifo_w8_d1000_A_ram/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_214_19/grp_dataflow_fu_475/s_w1_d_0_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_214_19/grp_dataflow_fu_475/s_w1_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7067] Removed DRAM instance inst/i_248_22/grp_dataflow_fu_475/s_signal_n_U/U_k_sign_fifo_w32_d200_A_ram/mem_reg_192_255_28_31 from module k_sign_dataflow__GCB14_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst/i_248_22/grp_dataflow_fu_475/s_signal_n_U/U_k_sign_fifo_w32_d200_A_ram/mem_reg_128_191_28_31 from module k_sign_dataflow__GCB14_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst/i_248_22/grp_dataflow_fu_475/s_signal_n_U/U_k_sign_fifo_w32_d200_A_ram/mem_reg_64_127_28_31 from module k_sign_dataflow__GCB14_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst/i_248_22/grp_dataflow_fu_475/s_signal_n_U/U_k_sign_fifo_w32_d200_A_ram/mem_reg_0_63_28_31 from module k_sign_dataflow__GCB14_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst/i_248_22/grp_dataflow_fu_475/s_signal_n_U/U_k_sign_fifo_w32_d200_A_ram/mem_reg_192_255_28_31 from module k_sign_dataflow__GCB14_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst/i_240_23/grp_dataflow_fu_475/shl_ln1662_1_loc_c312_U/U_k_sign_fifo_w32_d100_A_ram/mem_reg_64_127_0_6 from module k_sign_dataflow__GCB15_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst/i_240_23/grp_dataflow_fu_475/shl_ln1662_1_loc_c312_U/U_k_sign_fifo_w32_d100_A_ram/mem_reg_0_63_0_6 from module k_sign_dataflow__GCB15_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst/i_240_23/grp_dataflow_fu_475/shl_ln1662_1_loc_c312_U/U_k_sign_fifo_w32_d100_A_ram/mem_reg_64_127_0_6 from module k_sign_dataflow__GCB15_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst/i_240_23/grp_dataflow_fu_475/shl_ln1662_1_loc_c_U/U_k_sign_fifo_w32_d100_A_ram/mem_reg_64_127_0_6 from module k_sign_dataflow__GCB15_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst/i_240_23/grp_dataflow_fu_475/shl_ln1662_1_loc_c_U/U_k_sign_fifo_w32_d100_A_ram/mem_reg_0_63_0_6 from module k_sign_dataflow__GCB15_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst/i_240_23/grp_dataflow_fu_475/shl_ln1662_1_loc_c_U/U_k_sign_fifo_w32_d100_A_ram/mem_reg_64_127_0_6 from module k_sign_dataflow__GCB15_tempName due to constant propagation
INFO: [Common 17-14] Message 'Synth 8-6779' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7067] Removed DRAM instance inst/i_153_1/grp_dataflow_fu_475/s_signal_ch_U/U_k_sign_fifo_w32_d200_A_ram/mem_reg_192_255_28_31 from module k_sign_GT0_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst/i_153_1/grp_dataflow_fu_475/s_signal_ch_U/U_k_sign_fifo_w32_d200_A_ram/mem_reg_128_191_28_31 from module k_sign_GT0_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst/i_153_1/grp_dataflow_fu_475/s_signal_ch_U/U_k_sign_fifo_w32_d200_A_ram/mem_reg_64_127_28_31 from module k_sign_GT0_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst/i_153_1/grp_dataflow_fu_475/s_signal_ch_U/U_k_sign_fifo_w32_d200_A_ram/mem_reg_0_63_28_31 from module k_sign_GT0_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst/i_153_1/grp_dataflow_fu_475/s_signal_ch_U/U_k_sign_fifo_w32_d200_A_ram/mem_reg_192_255_21_27 from module k_sign_GT0_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst/i_153_1/grp_dataflow_fu_475/s_signal_ch_U/U_k_sign_fifo_w32_d200_A_ram/mem_reg_128_191_21_27 from module k_sign_GT0_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst/i_153_1/grp_dataflow_fu_475/s_signal_ch_U/U_k_sign_fifo_w32_d200_A_ram/mem_reg_64_127_21_27 from module k_sign_GT0_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst/i_153_1/grp_dataflow_fu_475/s_signal_ch_U/U_k_sign_fifo_w32_d200_A_ram/mem_reg_0_63_21_27 from module k_sign_GT0_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst/i_153_1/grp_dataflow_fu_475/s_signal_ch_U/U_k_sign_fifo_w32_d200_A_ram/mem_reg_192_255_14_20 from module k_sign_GT0_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst/i_153_1/grp_dataflow_fu_475/s_signal_ch_U/U_k_sign_fifo_w32_d200_A_ram/mem_reg_128_191_14_20 from module k_sign_GT0_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst/i_153_1/grp_dataflow_fu_475/s_signal_ch_U/U_k_sign_fifo_w32_d200_A_ram/mem_reg_64_127_14_20 from module k_sign_GT0_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst/i_153_1/grp_dataflow_fu_475/s_signal_ch_U/U_k_sign_fifo_w32_d200_A_ram/mem_reg_0_63_14_20 from module k_sign_GT0_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst/i_153_1/grp_dataflow_fu_475/s_signal_ch_U/U_k_sign_fifo_w32_d200_A_ram/mem_reg_192_255_7_13 from module k_sign_GT0_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst/i_153_1/grp_dataflow_fu_475/s_signal_ch_U/U_k_sign_fifo_w32_d200_A_ram/mem_reg_128_191_7_13 from module k_sign_GT0_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst/i_153_1/grp_dataflow_fu_475/s_signal_ch_U/U_k_sign_fifo_w32_d200_A_ram/mem_reg_64_127_7_13 from module k_sign_GT0_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst/i_153_1/grp_dataflow_fu_475/s_signal_ch_U/U_k_sign_fifo_w32_d200_A_ram/mem_reg_0_63_7_13 from module k_sign_GT0_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst/i_153_1/grp_dataflow_fu_475/s_signal_ch_U/U_k_sign_fifo_w32_d200_A_ram/mem_reg_192_255_28_31 from module k_sign_GT0_tempName due to constant propagation
INFO: [Synth 8-7052] The timing for the instance inst/i_153_1/grp_dataflow_fu_475/grp_ntt_layer_34_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas93_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_153_1/grp_dataflow_fu_475/grp_ntt_layer_34_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas93_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_153_1/grp_dataflow_fu_475/s_cp_U/U_k_sign_fifo_w32_d1000_A_ram/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_153_1/grp_dataflow_fu_475/repeatl_int_1_U0/tmp_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_153_1/grp_dataflow_fu_475/ntt_layer_32_U0/grp_ntt_layer_32_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas91_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_153_1/grp_dataflow_fu_475/ntt_layer_32_U0/grp_ntt_layer_32_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas91_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_153_1/grp_dataflow_fu_475/ntt_layer_33_U0/grp_ntt_layer_33_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas92_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_153_1/grp_dataflow_fu_475/ntt_layer_33_U0/grp_ntt_layer_33_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas92_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_153_1/grp_dataflow_fu_475/s_z_t_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_153_1/grp_dataflow_fu_475/s_z_t_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_153_1/grp_dataflow_fu_475/s_z_rl_U/U_k_sign_fifo_w32_d2048_A_ram/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:12:56 ; elapsed = 00:18:59 . Memory (MB): peak = 5205.609 ; gain = 2040.211 ; free physical = 73092 ; free virtual = 210754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/grp_dataflow_fu_475/make_buf_U0/grp_make_buf_squeeze_out_fu_559/i_fu_96_reg[4] with forward move, found 1 loads out of which
0 loads can have forward move, 1 loads have (UNCOMPATIBLE REGISTERS) and retiming cannot be done

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/grp_dataflow_fu_475/make_buf_U0/grp_make_buf_squeeze_out_fu_559/i_fu_96_reg[3] with forward move, found 1 loads out of which
0 loads can have forward move, 1 loads have (UNCOMPATIBLE REGISTERS) and retiming cannot be done

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/grp_dataflow_fu_475/make_buf_U0/icmp_ln1169_reg_1627_reg[0] with forward move, found 1 loads out of which
0 loads can have forward move, 1 loads have (UNCOMPATIBLE REGISTERS) and retiming cannot be done

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/grp_dataflow_fu_475/shake4_U0/grp_absorb_rate2_fu_345/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg with forward move, found 1 loads out of which
0 loads can have forward move, 1 loads have (UNCOMPATIBLE REGISTERS) and retiming cannot be done

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/grp_dataflow_fu_475/shake4_U0/grp_squeeze_out4_fu_423/grp_squeeze_out4_Pipeline_VITIS_LOOP_788_1_fu_228/i_fu_98_reg[4] with forward move, found 1 loads out of which
0 loads can have forward move, 1 loads have (UNCOMPATIBLE REGISTERS) and retiming cannot be done

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/grp_dataflow_fu_475/shake4_U0/grp_squeeze_out4_fu_423/grp_squeeze_out4_Pipeline_VITIS_LOOP_788_1_fu_228/i_fu_98_reg[3] with forward move, found 1 loads out of which
0 loads can have forward move, 1 loads have (UNCOMPATIBLE REGISTERS) and retiming cannot be done

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/grp_dataflow_fu_475/shake_mu_p_U0/grp_absorb_rate_fu_487/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg with forward move, found 1 loads out of which
0 loads can have forward move, 1 loads have (UNCOMPATIBLE REGISTERS) and retiming cannot be done

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/grp_dataflow_fu_475/shake_mu_p_U0/ap_CS_fsm_reg[6] with forward move, found 1 loads out of which
1 loads can have forward move
      Retimed registers names:
            inst/grp_dataflow_fu_475/shake_mu_p_U0/ap_CS_fsm_reg[6]_fret

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/grp_dataflow_fu_475/readmem_special_unsigned_char_2_U0/grp_readmem_special_unsigned_char_2_Pipeline_VITIS_LOOP_270_1_fu_134/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg with forward move, found 1 loads out of which
0 loads can have forward move, 1 loads have (UNCOMPATIBLE REGISTERS) and retiming cannot be done

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/grp_dataflow_fu_475/readmem_special_unsigned_char_2_U0/grp_readmem_special_unsigned_char_2_Pipeline_VITIS_LOOP_277_2_fu_141/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg with forward move, found 1 loads out of which
0 loads can have forward move, 1 loads have (UNCOMPATIBLE REGISTERS) and retiming cannot be done

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/grp_dataflow_fu_475/readmem_special_unsigned_char_U0/grp_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_270_1_fu_103/ap_CS_iter2_fsm_reg[1] with forward move, found 1 loads out of which
0 loads can have forward move, 1 loads have (UNCOMPATIBLE REGISTERS) and retiming cannot be done

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/grp_dataflow_fu_475/readmem_special_unsigned_char_U0/grp_readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2_fu_112/ap_CS_iter72_fsm_reg[1] with forward move, found 1 loads out of which
0 loads can have forward move, 1 loads have (UNCOMPATIBLE REGISTERS) and retiming cannot be done

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/grp_dataflow_fu_475/ap_sync_reg_dataflow_Block_split711_proc_U0_ap_ready_reg with forward move, found 1 loads out of which
0 loads can have forward move, 1 loads have (UNCOMPATIBLE REGISTERS) and retiming cannot be done

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:14:05 ; elapsed = 00:20:11 . Memory (MB): peak = 5846.281 ; gain = 2680.883 ; free physical = 71815 ; free virtual = 209747
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:14:05 ; elapsed = 00:20:11 . Memory (MB): peak = 5846.281 ; gain = 2680.883 ; free physical = 71831 ; free virtual = 209764
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:14:52 ; elapsed = 00:20:58 . Memory (MB): peak = 5846.281 ; gain = 2680.883 ; free physical = 73387 ; free virtual = 211457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:14:52 ; elapsed = 00:20:59 . Memory (MB): peak = 5846.281 ; gain = 2680.883 ; free physical = 73294 ; free virtual = 211369
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:14:58 ; elapsed = 00:21:05 . Memory (MB): peak = 5846.281 ; gain = 2680.883 ; free physical = 73133 ; free virtual = 211189
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:14:59 ; elapsed = 00:21:06 . Memory (MB): peak = 5846.281 ; gain = 2680.883 ; free physical = 73145 ; free virtual = 211195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name        | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | SRL_SIG_reg[7]  | 24     | 24         | 24     | 0       | 0      | 0      | 0      | 
|dsrl__1     | SRL_SIG_reg[5]  | 28     | 28         | 28     | 0       | 0      | 0      | 0      | 
|dsrl__2     | SRL_SIG_reg[42] | 25     | 25         | 0      | 50      | 25     | 0      | 0      | 
|dsrl__3     | SRL_SIG_reg[3]  | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__4     | SRL_SIG_reg[35] | 8      | 8          | 0      | 16      | 8      | 0      | 0      | 
|dsrl__5     | SRL_SIG_reg[67] | 8      | 8          | 0      | 24      | 16     | 8      | 0      | 
|dsrl__6     | SRL_SIG_reg[7]  | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__7     | SRL_SIG_reg[9]  | 25     | 25         | 25     | 0       | 0      | 0      | 0      | 
|dsrl__8     | SRL_SIG_reg[4]  | 25     | 25         | 25     | 0       | 0      | 0      | 0      | 
|dsrl__9     | SRL_SIG_reg[5]  | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__10    | SRL_SIG_reg[19] | 32     | 32         | 0      | 32      | 0      | 0      | 0      | 
|dsrl__11    | SRL_SIG_reg[38] | 32     | 32         | 0      | 64      | 32     | 0      | 0      | 
|dsrl__12    | SRL_SIG_reg[40] | 32     | 32         | 0      | 64      | 32     | 0      | 0      | 
|dsrl__13    | SRL_SIG_reg[5]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__14    | SRL_SIG_reg[71] | 1      | 1          | 0      | 3       | 2      | 1      | 0      | 
|dsrl__15    | SRL_SIG_reg[11] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__16    | SRL_SIG_reg[11] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__17    | SRL_SIG_reg[11] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__18    | SRL_SIG_reg[2]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__19    | SRL_SIG_reg[3]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__20    | SRL_SIG_reg[9]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__21    | SRL_SIG_reg[39] | 1      | 1          | 0      | 2       | 1      | 0      | 0      | 
|dsrl__22    | SRL_SIG_reg[9]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__23    | SRL_SIG_reg[39] | 1      | 1          | 0      | 2       | 1      | 0      | 0      | 
|dsrl__24    | SRL_SIG_reg[9]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__25    | SRL_SIG_reg[39] | 1      | 1          | 0      | 2       | 1      | 0      | 0      | 
|dsrl__26    | SRL_SIG_reg[14] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__27    | SRL_SIG_reg[15] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__28    | SRL_SIG_reg[57] | 1      | 1          | 0      | 2       | 1      | 0      | 0      | 
|dsrl__29    | SRL_SIG_reg[9]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__30    | SRL_SIG_reg[16] | 1      | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__31    | SRL_SIG_reg[9]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__32    | SRL_SIG_reg[35] | 1      | 1          | 0      | 2       | 1      | 0      | 0      | 
|dsrl__33    | SRL_SIG_reg[2]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__34    | SRL_SIG_reg[31] | 1      | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__35    | SRL_SIG_reg[12] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__36    | SRL_SIG_reg[12] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__37    | SRL_SIG_reg[12] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__38    | SRL_SIG_reg[9]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__39    | SRL_SIG_reg[16] | 1      | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__40    | SRL_SIG_reg[9]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__41    | SRL_SIG_reg[16] | 1      | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__42    | SRL_SIG_reg[9]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__43    | SRL_SIG_reg[15] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__44    | SRL_SIG_reg[17] | 1      | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__45    | SRL_SIG_reg[9]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__46    | SRL_SIG_reg[2]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__47    | mem_reg[68]     | 12     | 12         | 0      | 36      | 24     | 12     | 0      | 
|dsrl__48    | mem_reg[68]     | 96     | 96         | 0      | 288     | 192    | 96     | 0      | 
|dsrl__49    | mem_reg[14]     | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__50    | mem_reg[68]     | 2      | 2          | 0      | 6       | 4      | 2      | 0      | 
|dsrl__51    | mem_reg[15]     | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__52    | mem_reg[15]     | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__53    | mem_reg[68]     | 8      | 8          | 0      | 24      | 16     | 8      | 0      | 
|dsrl__54    | mem_reg[68]     | 96     | 96         | 0      | 288     | 192    | 96     | 0      | 
|dsrl__55    | mem_reg[14]     | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__56    | mem_reg[68]     | 2      | 2          | 0      | 6       | 4      | 2      | 0      | 
|dsrl__57    | mem_reg[15]     | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__58    | mem_reg[15]     | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__59    | mem_reg[68]     | 8      | 8          | 0      | 24      | 16     | 8      | 0      | 
|dsrl__60    | mem_reg[68]     | 96     | 96         | 0      | 288     | 192    | 96     | 0      | 
|dsrl__61    | mem_reg[14]     | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__62    | mem_reg[68]     | 2      | 2          | 0      | 6       | 4      | 2      | 0      | 
|dsrl__63    | mem_reg[15]     | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__64    | mem_reg[15]     | 577    | 577        | 577    | 0       | 0      | 0      | 0      | 
|dsrl__65    | mem_reg[68]     | 8      | 8          | 0      | 24      | 16     | 8      | 0      | 
|dsrl__66    | mem_reg[68]     | 96     | 96         | 0      | 288     | 192    | 96     | 0      | 
|dsrl__67    | mem_reg[14]     | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__68    | mem_reg[68]     | 2      | 2          | 0      | 6       | 4      | 2      | 0      | 
|dsrl__69    | mem_reg[15]     | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__70    | mem_reg[15]     | 577    | 577        | 577    | 0       | 0      | 0      | 0      | 
|dsrl__71    | mem_reg[68]     | 8      | 8          | 0      | 24      | 16     | 8      | 0      | 
|dsrl__72    | mem_reg[68]     | 96     | 96         | 0      | 288     | 192    | 96     | 0      | 
|dsrl__73    | mem_reg[14]     | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__74    | mem_reg[68]     | 2      | 2          | 0      | 6       | 4      | 2      | 0      | 
|dsrl__75    | mem_reg[15]     | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__76    | mem_reg[15]     | 577    | 577        | 577    | 0       | 0      | 0      | 0      | 
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+


Retiming Report:
+--------------------+---+
|Retiming summary:   |   | 
+--------------------+---+
|Forward Retiming    | 1 | 
|Backward Retiming   | 0 | 
|New registers added | 1 | 
|Registers deleted   | 0 | 
+--------------------+---+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+-------+
|      |Cell            |Count  |
+------+----------------+-------+
|1     |CARRY8          |   3898|
|2     |DSP_ALU         |    486|
|4     |DSP_A_B_DATA    |    486|
|11    |DSP_C_DATA      |    486|
|13    |DSP_MULTIPLIER  |    486|
|14    |DSP_M_DATA      |    486|
|16    |DSP_OUTPUT      |    486|
|18    |DSP_PREADD      |    486|
|19    |DSP_PREADD_DATA |    486|
|20    |LUT1            |   4733|
|21    |LUT2            |  23987|
|22    |LUT3            |  27963|
|23    |LUT4            |  19546|
|24    |LUT5            |  15409|
|25    |LUT6            |  30872|
|26    |MUXF7           |   2525|
|27    |MUXF8           |    656|
|28    |RAM128X1D       |      5|
|29    |RAM128X1S       |     10|
|30    |RAM16X1D        |      5|
|31    |RAM16X1S        |     10|
|32    |RAM256X1D       |     35|
|33    |RAM256X1S       |      2|
|34    |RAM32X1S        |     10|
|35    |RAM512X1S       |      2|
|36    |RAM64M8         |   2842|
|37    |RAM64X1D        |     29|
|38    |RAM64X1S        |      2|
|39    |RAMB18E2        |     97|
|48    |RAMB36E2        |    136|
|62    |SRL16E          |   1163|
|63    |SRLC32E         |   1644|
|64    |FDRE            | 149462|
|65    |FDSE            |   1195|
+------+----------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:15:00 ; elapsed = 00:21:06 . Memory (MB): peak = 5846.281 ; gain = 2680.883 ; free physical = 73156 ; free virtual = 211206
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 89870 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:14:10 ; elapsed = 00:20:09 . Memory (MB): peak = 5850.191 ; gain = 1897.410 ; free physical = 76005 ; free virtual = 214055
Synthesis Optimization Complete : Time (s): cpu = 00:15:05 ; elapsed = 00:21:10 . Memory (MB): peak = 5850.191 ; gain = 2684.793 ; free physical = 76043 ; free virtual = 214055
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 5850.191 ; gain = 0.000 ; free physical = 76124 ; free virtual = 214295
INFO: [Netlist 29-17] Analyzing 10517 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 7 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_fu_475/invntt_layer_int_10_U0/grp_invntt_layer_int_10_Pipeline_invntt_layer_fu_58/zetas35_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_fu_475/invntt_layer_int_11_U0/grp_invntt_layer_int_11_Pipeline_invntt_layer_fu_58/zetas36_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_fu_475/invntt_layer_int_12_U0/grp_invntt_layer_int_12_Pipeline_invntt_layer_fu_58/zetas37_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_fu_475/invntt_layer_int_13_U0/grp_invntt_layer_int_13_Pipeline_invntt_layer_fu_58/zetas38_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_fu_475/invntt_layer_int_14_U0/grp_invntt_layer_int_14_Pipeline_invntt_layer_fu_58/zetas39_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_fu_475/invntt_layer_int_15_U0/grp_invntt_layer_int_15_Pipeline_invntt_layer_fu_46/zetas40_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_fu_475/invntt_layer_int_16_U0/grp_invntt_layer_int_16_Pipeline_invntt_layer_fu_58/zetas41_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_fu_475/invntt_layer_int_17_U0/grp_invntt_layer_int_17_Pipeline_invntt_layer_fu_58/zetas42_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_fu_475/invntt_layer_int_18_U0/grp_invntt_layer_int_18_Pipeline_invntt_layer_fu_58/zetas43_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_fu_475/invntt_layer_int_19_U0/grp_invntt_layer_int_19_Pipeline_invntt_layer_fu_58/zetas44_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_fu_475/invntt_layer_int_1_U0/grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/zetas34_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_fu_475/invntt_layer_int_20_U0/grp_invntt_layer_int_20_Pipeline_invntt_layer_fu_58/zetas46_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_fu_475/invntt_layer_int_21_U0/grp_invntt_layer_int_21_Pipeline_invntt_layer_fu_58/zetas47_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_fu_475/invntt_layer_int_22_U0/grp_invntt_layer_int_22_Pipeline_invntt_layer_fu_58/zetas48_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_fu_475/invntt_layer_int_23_U0/grp_invntt_layer_int_23_Pipeline_invntt_layer_fu_46/zetas49_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_fu_475/invntt_layer_int_24_U0/grp_invntt_layer_int_24_Pipeline_invntt_layer_fu_58/zetas50_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_fu_475/invntt_layer_int_25_U0/grp_invntt_layer_int_25_Pipeline_invntt_layer_fu_58/zetas51_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_fu_475/invntt_layer_int_26_U0/grp_invntt_layer_int_26_Pipeline_invntt_layer_fu_58/zetas52_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_fu_475/invntt_layer_int_27_U0/grp_invntt_layer_int_27_Pipeline_invntt_layer_fu_58/zetas53_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_fu_475/invntt_layer_int_28_U0/grp_invntt_layer_int_28_Pipeline_invntt_layer_fu_58/zetas54_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_fu_475/invntt_layer_int_29_U0/grp_invntt_layer_int_29_Pipeline_invntt_layer_fu_58/zetas55_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_fu_475/invntt_layer_int_2_U0/grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/zetas45_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_fu_475/invntt_layer_int_30_U0/grp_invntt_layer_int_30_Pipeline_invntt_layer_fu_58/zetas57_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_fu_475/invntt_layer_int_3_U0/grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/zetas56_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_fu_475/invntt_layer_int_4_U0/grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/zetas59_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_fu_475/invntt_layer_int_5_U0/grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/zetas60_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_fu_475/invntt_layer_int_6_U0/grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/zetas61_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_fu_475/invntt_layer_int_7_U0/grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_78/zetas62_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_fu_475/invntt_layer_int_8_U0/grp_invntt_layer_int_8_Pipeline_invntt_layer_fu_58/zetas63_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_fu_475/invntt_layer_int_9_U0/grp_invntt_layer_int_9_Pipeline_invntt_layer_fu_58/zetas64_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_fu_475/invntt_layer_int_U0/grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/zetas_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_fu_475/ntt_layer_10_U0/grp_ntt_layer_10_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas67_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_fu_475/ntt_layer_11_U0/grp_ntt_layer_11_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas68_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_fu_475/ntt_layer_12_U0/grp_ntt_layer_12_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas69_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_fu_475/ntt_layer_13_U0/grp_ntt_layer_13_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas70_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_fu_475/ntt_layer_14_U0/grp_ntt_layer_14_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas71_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_fu_475/ntt_layer_15_U0/grp_ntt_layer_15_Pipeline_VITIS_LOOP_1600_1_fu_46/zetas72_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_fu_475/ntt_layer_16_U0/grp_ntt_layer_16_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas73_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_fu_475/ntt_layer_17_U0/grp_ntt_layer_17_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas74_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_fu_475/ntt_layer_18_U0/grp_ntt_layer_18_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas75_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_fu_475/ntt_layer_19_U0/grp_ntt_layer_19_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas76_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_fu_475/ntt_layer_1_U0/grp_ntt_layer_1_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas66_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_fu_475/ntt_layer_20_U0/grp_ntt_layer_20_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas78_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_fu_475/ntt_layer_21_U0/grp_ntt_layer_21_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas79_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_fu_475/ntt_layer_24_U0/grp_ntt_layer_24_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas82_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_fu_475/ntt_layer_25_U0/grp_ntt_layer_25_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas83_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_fu_475/ntt_layer_26_U0/grp_ntt_layer_26_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas84_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_fu_475/ntt_layer_27_U0/grp_ntt_layer_27_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas85_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_fu_475/ntt_layer_28_U0/grp_ntt_layer_28_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas86_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_fu_475/ntt_layer_29_U0/grp_ntt_layer_29_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas87_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_fu_475/ntt_layer_2_U0/grp_ntt_layer_2_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas77_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_fu_475/ntt_layer_30_U0/grp_ntt_layer_30_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas89_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_fu_475/ntt_layer_31_U0/grp_ntt_layer_31_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas90_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_fu_475/ntt_layer_32_U0/grp_ntt_layer_32_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas91_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_fu_475/ntt_layer_33_U0/grp_ntt_layer_33_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas92_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_fu_475/ntt_layer_35_U0/grp_ntt_layer_35_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas94_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_fu_475/ntt_layer_36_U0/grp_ntt_layer_36_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas95_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_fu_475/ntt_layer_37_U0/grp_ntt_layer_37_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas96_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_fu_475/ntt_layer_38_U0/grp_ntt_layer_38_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas97_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_fu_475/ntt_layer_39_U0/grp_ntt_layer_39_Pipeline_VITIS_LOOP_1600_1_fu_46/zetas98_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_fu_475/ntt_layer_3_U0/grp_ntt_layer_3_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas88_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_fu_475/ntt_layer_4_U0/grp_ntt_layer_4_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas99_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_fu_475/ntt_layer_5_U0/grp_ntt_layer_5_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas100_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_fu_475/ntt_layer_6_U0/grp_ntt_layer_6_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas101_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_fu_475/ntt_layer_7_U0/grp_ntt_layer_7_Pipeline_VITIS_LOOP_1600_1_fu_46/zetas102_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_fu_475/ntt_layer_8_U0/grp_ntt_layer_8_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas103_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_fu_475/ntt_layer_9_U0/grp_ntt_layer_9_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas104_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_fu_475/ntt_layer_U0/grp_ntt_layer_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas65_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_fu_475/repeat_int_1_U0/tmp_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_fu_475/repeat_int_2_U0/tmp_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_fu_475/repeat_int_U0/tmp_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_fu_475/grp_invntt_layer_int_31_Pipeline_invntt_layer_fu_46/zetas58_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_fu_475/grp_ntt_layer_22_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas80_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_fu_475/grp_ntt_layer_23_Pipeline_VITIS_LOOP_1600_1_fu_46/zetas81_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_fu_475/grp_ntt_layer_34_Pipeline_VITIS_LOOP_1600_1_fu_58/zetas93_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5850.191 ; gain = 0.000 ; free physical = 74465 ; free virtual = 212985
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3438 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 486 instances
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 5 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 10 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 5 instances
  RAM16X1S => RAM32X1S (RAMS32): 10 instances
  RAM256X1D => RAM256X1D (MUXF7(x4), MUXF8(x2), RAMD64E(x8)): 35 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 2 instances
  RAM32X1S => RAM32X1S (RAMS32): 10 instances
  RAM512X1S => RAM512X1S (MUXF7(x4), MUXF8(x2), MUXF9, RAMS64E1(x8)): 2 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 2842 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 29 instances
  RAM64X1S => RAM64X1S (RAMS64E): 2 instances

Synth Design complete, checksum: aa8ffdcf
INFO: [Common 17-83] Releasing license: Synthesis
1489 Infos, 356 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:16:09 ; elapsed = 00:22:17 . Memory (MB): peak = 5850.191 ; gain = 3162.152 ; free physical = 74844 ; free virtual = 213411
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.runs/pfm_dynamic_k_sign_1_0_synth_1/pfm_dynamic_k_sign_1_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:45 ; elapsed = 00:00:53 . Memory (MB): peak = 5850.191 ; gain = 0.000 ; free physical = 79189 ; free virtual = 217675
write_verilog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 5850.191 ; gain = 0.000 ; free physical = 78274 ; free virtual = 216825
write_vhdl: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 5850.191 ; gain = 0.000 ; free physical = 76645 ; free virtual = 215303
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP pfm_dynamic_k_sign_1_0, cache-ID = 2df4974620927ea5
INFO: [Coretcl 2-1174] Renamed 1806 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/prj/prj.runs/pfm_dynamic_k_sign_1_0_synth_1/pfm_dynamic_k_sign_1_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:42 ; elapsed = 00:00:52 . Memory (MB): peak = 5850.191 ; gain = 0.000 ; free physical = 81073 ; free virtual = 220431
INFO: [runtcl-4] Executing : report_utilization -file pfm_dynamic_k_sign_1_0_utilization_synth.rpt -pb pfm_dynamic_k_sign_1_0_utilization_synth.pb
write_verilog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 5850.191 ; gain = 0.000 ; free physical = 79269 ; free virtual = 218978
write_vhdl: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 5850.191 ; gain = 0.000 ; free physical = 78926 ; free virtual = 218585
INFO: [Common 17-206] Exiting Vivado at Fri Sep 15 11:34:33 2023...
