$date
	Sat Sep  9 13:31:18 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module decoder4to16_tb $end
$var wire 16 ! y [15:0] $end
$var reg 1 " en $end
$var reg 4 # s [3:0] $end
$scope module uut $end
$var wire 1 " en $end
$var wire 4 $ s [3:0] $end
$var wire 16 % y [15:0] $end
$var wire 4 & w [0:3] $end
$scope module out0 $end
$var wire 1 " en $end
$var wire 2 ' s [1:0] $end
$var reg 4 ( y [3:0] $end
$var integer 32 ) i [31:0] $end
$upscope $end
$scope module out1 $end
$var wire 1 * en $end
$var wire 2 + s [1:0] $end
$var reg 4 , y [3:0] $end
$var integer 32 - i [31:0] $end
$upscope $end
$scope module out2 $end
$var wire 1 . en $end
$var wire 2 / s [1:0] $end
$var reg 4 0 y [3:0] $end
$var integer 32 1 i [31:0] $end
$upscope $end
$scope module out3 $end
$var wire 1 2 en $end
$var wire 2 3 s [1:0] $end
$var reg 4 4 y [3:0] $end
$var integer 32 5 i [31:0] $end
$upscope $end
$scope module out4 $end
$var wire 1 6 en $end
$var wire 2 7 s [1:0] $end
$var reg 4 8 y [3:0] $end
$var integer 32 9 i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx 9
b0 8
b0 7
06
b100 5
b1 4
b0 3
12
bx 1
b0 0
b0 /
0.
bx -
b0 ,
b0 +
0*
b100 )
b10 (
b1 '
b10 &
b10000 %
b100 $
b100 #
1"
b10000 !
$end
#20
b1 8
b100 9
b1 !
b1 %
b0 4
16
02
b100 )
b1 &
b1 (
b0 '
b0 #
b0 $
#40
b1000 ,
b100 -
1*
06
b100 )
b1000 &
b1000 (
b100 9
b1000000000000000 !
b1000000000000000 %
b0 8
b11 '
b11 +
b11 /
b11 3
b11 7
b1111 #
b1111 $
#60
b0 !
b0 %
b0 ,
0*
b1 '
b0 +
b0 /
b0 3
b0 7
b0 &
b0 (
b100 #
b100 $
0"
#80
