$date
	Sun Aug 31 18:43:07 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module adder_tb $end
$var wire 4 ! sum [3:0] $end
$var wire 1 " cout $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$var reg 1 % cin $end
$scope module dut $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 % cin $end
$var wire 4 ( sum [3:0] $end
$var wire 1 " cout $end
$var wire 1 ) c3 $end
$var wire 1 * c2 $end
$var wire 1 + c1 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1+
1*
0)
b110 (
b11 '
b11 &
0%
b11 $
b11 #
0"
b110 !
$end
#10
1"
1)
b11 !
b11 (
1%
b111 $
b111 '
b1011 #
b1011 &
#20
b1111 !
b1111 (
b1111 $
b1111 '
b1111 #
b1111 &
#30
