{"Source Block": ["hdl/library/util_do_ram/util_do_ram.v@207:218@HdlStmAssign", "    rd_active <= 1'b1;\n  else if (rd_last_beat)\n    rd_active <= rd_req_cnt == 2;\nend\n\nassign rd_enable = rd_fifo_s_ready & rd_active &\n    (rd_fifo_room >= (m_axis_valid&m_axis_ready ? 1 : RAM_LATENCY));\n\nalways @(posedge m_axis_aclk) begin\n  if (~rd_request_enable | rd_last_beat)\n    rd_addr <= 'h0;\n  else if (rd_enable)\n"], "Clone Blocks": [["hdl/library/util_do_ram/util_do_ram.v@210:225", "end\n\nassign rd_enable = rd_fifo_s_ready & rd_active &\n    (rd_fifo_room >= (m_axis_valid&m_axis_ready ? 1 : RAM_LATENCY));\n\nalways @(posedge m_axis_aclk) begin\n  if (~rd_request_enable | rd_last_beat)\n    rd_addr <= 'h0;\n  else if (rd_enable)\n    rd_addr <= rd_addr + 1;\nend\n\n// Delay read enable with latency cycles\n// <TODO> make this depend on parameter\nreg rd_valid_l1 = 1'b0;\nreg rd_valid_l2 = 1'b0;\n"]], "Diff Content": {"Delete": [[212, "assign rd_enable = rd_fifo_s_ready & rd_active &\n"], [213, "    (rd_fifo_room >= (m_axis_valid&m_axis_ready ? 1 : RAM_LATENCY));\n"]], "Add": []}}