# Verython
Verython (portmanteau of Verilog and Python pronounced "verithon") is a Python to Verilog transpiler which generates Verilog modules from objects created in Python. 

Full documentation and example of Verython in practice: [https://jfw225.github.io/mnist-cnn-fpga/](https://jfw225.github.io/mnist-cnn-fpga/)
