
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000355                       # Number of seconds simulated
sim_ticks                                   354667500                       # Number of ticks simulated
final_tick                               2261607948500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              135910647                       # Simulator instruction rate (inst/s)
host_op_rate                                135906476                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              408927521                       # Simulator tick rate (ticks/s)
host_mem_usage                                 757148                       # Number of bytes of host memory used
host_seconds                                     0.87                       # Real time elapsed on the host
sim_insts                                   117869821                       # Number of instructions simulated
sim_ops                                     117869821                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus0.inst        81152                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus0.data        25536                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.inst        23744                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.data        10176                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.inst       106752                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.data        52480                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total            299840                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus0.inst        81152                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus1.inst        23744                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus3.inst       106752                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       211648                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks        19520                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total          19520                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus0.inst         1268                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus0.data          399                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.inst          371                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.data          159                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.inst         1668                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.data          820                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total               4685                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks          305                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total               305                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus0.inst    228811492                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus0.data     71999831                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.inst     66947211                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.data     28691662                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.inst    300991774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.data    147969577                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            845411547                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus0.inst    228811492                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus1.inst     66947211                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus3.inst    300991774                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total       596750478                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks       55037465                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            55037465                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks       55037465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.inst    228811492                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.data     71999831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.inst     66947211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.data     28691662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.inst    300991774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.data    147969577                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           900449012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus0.inst        35648                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus0.data       153856                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.data        67648                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.data       553792                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total            816576                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus0.inst        35648                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus1.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus3.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        41280                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks       568640                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total         568640                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus0.inst          557                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus0.data         2404                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.inst           48                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.data         1057                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.inst           40                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.data         8653                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total              12759                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks         8885                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total              8885                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus0.inst    100511042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus0.data    433803492                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.inst      8661634                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.data    190736394                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.inst      7218028                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.data   1561439940                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           2302370530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus0.inst    100511042                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus1.inst      8661634                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus3.inst      7218028                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total       116390704                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks     1603304504                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total          1603304504                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks     1603304504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.inst    100511042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.data    433803492                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.inst      8661634                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.data    190736394                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.inst      7218028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.data   1561439940                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          3905675034                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       576                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     164     47.67%     47.67% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.29%     47.97% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    179     52.03%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 344                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      164     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.30%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     163     49.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  328                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               139074000     91.90%     91.90% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.11%     92.01% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               12095000      7.99%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           151333500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.910615                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.953488                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     3                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.27%      0.27% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   12      3.25%      3.52% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.54%      4.07% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  325     88.08%     92.14% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.27%     92.41% # number of callpals executed
system.cpu0.kern.callpal::rti                      18      4.88%     97.29% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      2.44%     99.73% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.27%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   369                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               31                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 18                      
system.cpu0.kern.mode_good::user                   17                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.580645                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.729167                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel          62091500     75.54%     75.54% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            20102000     24.46%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements             5029                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          496.420038                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              64949                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             5029                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.914894                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data    24.355400                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   472.064638                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.047569                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.922001                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.969570                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          488                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          488                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           130138                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          130138                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        30585                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          30585                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        25687                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         25687                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          514                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          514                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          583                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          583                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        56272                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           56272                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        56272                       # number of overall hits
system.cpu0.dcache.overall_hits::total          56272                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2871                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2871                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2177                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2177                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           98                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           98                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           28                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           28                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         5048                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          5048                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         5048                       # number of overall misses
system.cpu0.dcache.overall_misses::total         5048                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        33456                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        33456                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        27864                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        27864                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          611                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          611                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        61320                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        61320                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        61320                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        61320                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.085814                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.085814                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.078129                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.078129                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.160131                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.160131                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.045827                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.045827                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.082322                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.082322                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.082322                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.082322                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3154                       # number of writebacks
system.cpu0.dcache.writebacks::total             3154                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             2482                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.971971                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             338380                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             2482                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           136.333602                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst    26.626521                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   485.345450                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.052005                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.947940                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999945                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           335191                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          335191                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       163871                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         163871                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       163871                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          163871                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       163871                       # number of overall hits
system.cpu0.icache.overall_hits::total         163871                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         2483                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         2483                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         2483                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          2483                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         2483                       # number of overall misses
system.cpu0.icache.overall_misses::total         2483                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       166354                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       166354                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       166354                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       166354                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       166354                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       166354                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.014926                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.014926                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.014926                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.014926                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.014926                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.014926                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         2482                       # number of writebacks
system.cpu0.icache.writebacks::total             2482                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       794                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                      98     47.12%     47.12% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      3      1.44%     48.56% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    107     51.44%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 208                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                       98     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       3      1.52%     51.01% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                      97     48.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  198                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               351717000     98.38%     98.38% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 361000      0.10%     98.48% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31                5425000      1.52%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           357503000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.906542                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.951923                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.35%      0.35% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   58     20.57%     20.92% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      1.77%     22.70% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  137     48.58%     71.28% # number of callpals executed
system.cpu1.kern.callpal::rdps                      1      0.35%     71.63% # number of callpals executed
system.cpu1.kern.callpal::rti                      69     24.47%     96.10% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      3.19%     99.29% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.71%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   282                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              123                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  4                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.552846                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.250000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.701031                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          59104500      5.45%      5.45% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user             8186500      0.75%      6.20% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1018019000     93.80%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             2112                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          457.834678                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              49011                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2112                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            23.205966                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    87.334534                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   370.500143                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.170575                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.723633                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.894208                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          458                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          458                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.894531                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            78631                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           78631                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        22218                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          22218                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        12769                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         12769                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          438                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          438                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          454                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          454                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        34987                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           34987                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        34987                       # number of overall hits
system.cpu1.dcache.overall_hits::total          34987                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1572                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1572                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          680                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          680                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           39                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           39                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           22                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           22                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2252                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2252                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2252                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2252                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        23790                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        23790                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        13449                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        13449                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          476                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          476                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        37239                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        37239                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        37239                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        37239                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.066078                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.066078                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.050561                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.050561                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.081761                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.081761                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.046218                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.046218                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.060474                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.060474                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.060474                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.060474                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          960                       # number of writebacks
system.cpu1.dcache.writebacks::total              960                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             1268                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.803671                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              99894                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1268                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            78.780757                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   192.507775                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   319.295896                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.375992                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.623625                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999617                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          434                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           78                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           273001                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          273001                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       134597                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         134597                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       134597                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          134597                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       134597                       # number of overall hits
system.cpu1.icache.overall_hits::total         134597                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         1269                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1269                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         1269                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1269                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         1269                       # number of overall misses
system.cpu1.icache.overall_misses::total         1269                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       135866                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       135866                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       135866                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       135866                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       135866                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       135866                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.009340                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.009340                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.009340                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         1268                       # number of writebacks
system.cpu1.icache.writebacks::total             1268                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               357239500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           357404000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                     1                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements                1                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          275.048399                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  7                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                    7                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   273.899507                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data     1.148892                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.534960                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.002244                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.537204                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          267                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          267                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.521484                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data           75                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data           52                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total            52                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data            3                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data            1                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data          127                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total             127                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data          127                       # number of overall hits
system.cpu2.dcache.overall_hits::total            127                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data            2                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data            1                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data            5                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total             5                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data            5                       # number of overall misses
system.cpu2.dcache.overall_misses::total            5                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data          132                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data          132                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.037037                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.037879                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.037879                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu2.dcache.writebacks::total                1                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst          370                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst          370                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst          370                       # number of overall hits
system.cpu2.icache.overall_hits::total            370                       # number of overall hits
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst          370                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst          370                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1204                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     248     50.20%     50.20% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      0.20%     50.40% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    245     49.60%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 494                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      246     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      0.20%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     245     49.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  492                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               551188500     98.32%     98.32% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 112000      0.02%     98.34% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31                9321000      1.66%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           560621500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.991935                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.995951                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu3.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu3.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu3.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu3.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    12                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    3      0.53%      0.53% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   53      9.33%      9.86% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  393     69.19%     79.05% # number of callpals executed
system.cpu3.kern.callpal::rdps                      1      0.18%     79.23% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.18%     79.40% # number of callpals executed
system.cpu3.kern.callpal::rti                     100     17.61%     97.01% # number of callpals executed
system.cpu3.kern.callpal::callsys                  15      2.64%     99.65% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.35%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   568                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              152                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 96                      
system.cpu3.kern.mode_good::user                   97                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.775100                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel         510096500     87.11%     87.11% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user            75503500     12.89%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements            12775                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          489.422810                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             159032                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            12775                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            12.448689                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   171.411013                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   318.011798                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.334787                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.621117                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.955904                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          455                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           56                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           355487                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          355487                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        75991                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          75991                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        79926                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         79926                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1158                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1158                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1200                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1200                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       155917                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          155917                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       155917                       # number of overall hits
system.cpu3.dcache.overall_hits::total         155917                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         5868                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         5868                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         6949                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         6949                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          132                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          132                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           84                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           84                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12817                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12817                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12817                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12817                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        81859                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        81859                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        86875                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        86875                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1284                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1284                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       168734                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       168734                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       168734                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       168734                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.071684                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.071684                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.079988                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.079988                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.102326                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.102326                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.065421                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.065421                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.075960                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.075960                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.075960                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.075960                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8258                       # number of writebacks
system.cpu3.dcache.writebacks::total             8258                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             4270                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.871243                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             253769                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             4270                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            59.430679                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   205.514553                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   306.356690                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.401396                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.598353                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999749                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          150                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          313                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           906533                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          906533                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       446860                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         446860                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       446860                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          446860                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       446860                       # number of overall hits
system.cpu3.icache.overall_hits::total         446860                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         4271                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         4271                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         4271                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          4271                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         4271                       # number of overall misses
system.cpu3.icache.overall_misses::total         4271                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       451131                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       451131                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       451131                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       451131                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       451131                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       451131                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.009467                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.009467                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.009467                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         4270                       # number of writebacks
system.cpu3.icache.writebacks::total             4270                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  10                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 10                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                       80                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests         22130                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests        11299                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests         1304                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops            6503                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops         6204                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops          299                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadResp               8332                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq                  5                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp                 5                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty         4114                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean         3045                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict             2497                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq              138                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq             50                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp             188                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq              2719                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp             2719                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq           3752                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq          4580                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.icache.mem_side::system.l2cache0.cpu_side         7102                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side        15016                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.icache.mem_side::system.l2cache0.cpu_side         3447                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side         6579                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                  32144                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.icache.mem_side::system.l2cache0.cpu_side       295616                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side       525200                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.icache.mem_side::system.l2cache0.cpu_side       139392                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side       205272                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                 1165480                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                            44537                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples             66548                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.144768                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.364744                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                   57221     85.98%     85.98% # Request fanout histogram
system.l2bus0.snoop_fanout::1                    9020     13.55%     99.54% # Request fanout histogram
system.l2bus0.snoop_fanout::2                     307      0.46%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus0.snoop_fanout::total               66548                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests         34359                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests        17046                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests         1281                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops            7667                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops         6799                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops          868                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp              10275                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq                  5                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp                 5                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty         8259                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean         3421                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict             4092                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq               80                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq             87                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp             167                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq              6871                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp             6871                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq           4271                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq          6004                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side           21                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.icache.mem_side::system.l2cache1.cpu_side        11963                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side        38424                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                  50408                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.icache.mem_side::system.l2cache1.cpu_side       492288                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side      1352288                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                 1844904                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                            31537                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples             65551                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.166740                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.406723                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                   55489     84.65%     84.65% # Request fanout histogram
system.l2bus1.snoop_fanout::1                    9194     14.03%     98.68% # Request fanout histogram
system.l2bus1.snoop_fanout::2                     868      1.32%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus1.snoop_fanout::total               65551                       # Request fanout histogram
system.l2cache0.tags.replacements                8211                       # number of replacements
system.l2cache0.tags.tagsinuse            3858.703356                       # Cycle average of tags in use
system.l2cache0.tags.total_refs                  6608                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs                8211                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                0.804774                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  1851.606701                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.inst    24.304622                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.data    40.556850                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.inst     1.042176                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.data     3.297488                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.inst   506.031251                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data   696.874788                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.inst   267.173701                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.data   467.815777                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.452052                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.inst     0.005934                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.data     0.009902                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.inst     0.000254                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.data     0.000805                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.inst     0.123543                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.170135                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.inst     0.065228                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.data     0.114213                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.942066                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         3744                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2         3735                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.914062                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses              177191                       # Number of tag accesses
system.l2cache0.tags.data_accesses             177191                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks         4114                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total         4114                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks         3045                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total         3045                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus1.data            3                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total              3                       # number of UpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus0.data          206                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus1.data           81                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total             287                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus0.inst          658                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus1.inst          849                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total         1507                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus0.data         1163                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus1.data          778                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total         1941                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus0.inst          658                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus0.data         1369                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.inst          849                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.data          859                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total               3735                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus0.inst          658                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus0.data         1369                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.inst          849                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.data          859                       # number of overall hits
system.l2cache0.overall_hits::total              3735                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus0.data           91                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus1.data           25                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total          116                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data           23                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus1.data           13                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total           36                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus0.data         1877                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus1.data          554                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total          2431                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus0.inst         1825                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus1.inst          420                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total         2245                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data         1762                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus1.data          781                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total         2543                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.inst         1825                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus0.data         3639                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.inst          420                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.data         1335                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total             7219                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.inst         1825                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus0.data         3639                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.inst          420                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.data         1335                       # number of overall misses
system.l2cache0.overall_misses::total            7219                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks         4114                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total         4114                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks         3045                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total         3045                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus0.data           91                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus1.data           28                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total          119                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data           23                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus1.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total           36                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus0.data         2083                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus1.data          635                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total         2718                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus0.inst         2483                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus1.inst         1269                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total         3752                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data         2925                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus1.data         1559                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total         4484                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.inst         2483                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus0.data         5008                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.inst         1269                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.data         2194                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total          10954                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.inst         2483                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data         5008                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.inst         1269                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.data         2194                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total         10954                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus1.data     0.892857                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.974790                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus0.data     0.901104                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus1.data     0.872441                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.894408                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus0.inst     0.734998                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus1.inst     0.330969                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.598348                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data     0.602393                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus1.data     0.500962                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.567128                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.inst     0.734998                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data     0.726637                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.inst     0.330969                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.data     0.608478                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.659029                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.inst     0.734998                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data     0.726637                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.inst     0.330969                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.data     0.608478                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.659029                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks           5073                       # number of writebacks
system.l2cache0.writebacks::total                5073                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements               10739                       # number of replacements
system.l2cache1.tags.tagsinuse            3734.173081                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                 20303                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs               10739                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                1.890586                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks  1588.401024                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu2.inst   210.415350                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu2.data   155.933895                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu3.inst   272.009082                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu3.data   313.330916                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus2.data     0.080103                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.inst   447.824055                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.data   746.178655                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.387793                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu2.inst     0.051371                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu2.data     0.038070                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu3.inst     0.066408                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu3.data     0.076497                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus2.data     0.000020                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.inst     0.109332                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.data     0.182173                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.911663                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         4042                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::0          969                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::1         2936                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2          130                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.986816                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses              283169                       # Number of tag accesses
system.l2cache1.tags.data_accesses             283169                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks         8259                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total         8259                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks         3421                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total         3421                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus3.data            1                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total              1                       # number of UpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus3.data          416                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total             416                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus3.inst         2563                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total         2563                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus2.data            1                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus3.data         2608                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total         2609                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus2.data            1                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.inst         2563                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.data         3024                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total               5588                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus2.data            1                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.inst         2563                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.data         3024                       # number of overall hits
system.l2cache1.overall_hits::total              5588                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus2.data            2                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus3.data           77                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total           79                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus2.data            2                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus3.data           83                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total           85                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus3.data         6455                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total          6455                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus3.inst         1708                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total         1708                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus2.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus3.data         3387                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total         3388                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus2.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.inst         1708                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.data         9842                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total            11551                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus2.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.inst         1708                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.data         9842                       # number of overall misses
system.l2cache1.overall_misses::total           11551                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks         8259                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total         8259                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks         3421                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total         3421                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus2.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus3.data           78                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total           80                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus2.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus3.data           83                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total           85                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus3.data         6871                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total         6871                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus3.inst         4271                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total         4271                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus2.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus3.data         5995                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total         5997                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus2.data            2                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.inst         4271                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.data        12866                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total          17139                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus2.data            2                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.inst         4271                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.data        12866                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total         17139                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus3.data     0.987179                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.987500                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus3.data     0.939456                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.939456                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus3.inst     0.399906                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.399906                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus2.data     0.500000                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus3.data     0.564971                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.564949                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus2.data     0.500000                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.inst     0.399906                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.data     0.764962                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.673960                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus2.data     0.500000                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.inst     0.399906                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.data     0.764962                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.673960                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks           4137                       # number of writebacks
system.l2cache1.writebacks::total                4137                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadResp              7315                       # Transaction distribution
system.membus0.trans_dist::WriteReq                10                       # Transaction distribution
system.membus0.trans_dist::WriteResp               10                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty         5229                       # Transaction distribution
system.membus0.trans_dist::CleanEvict            4092                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq             148                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq           114                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp            227                       # Transaction distribution
system.membus0.trans_dist::ReadExReq             2457                       # Transaction distribution
system.membus0.trans_dist::ReadExResp            2456                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq         7315                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port         5732                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side        16437                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave           10                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total        22179                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port         7184                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave           10                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total         7194                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total                 29373                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port       152576                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side       633664                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave           40                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total       786280                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port       173760                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave           40                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total       173800                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total                 960080                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                           31137                       # Total snoops (count)
system.membus0.snoop_fanout::samples            51418                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.598487                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.490209                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                  20645     40.15%     40.15% # Request fanout histogram
system.membus0.snoop_fanout::3                  30773     59.85%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total              51418                       # Request fanout histogram
system.membus1.trans_dist::ReadResp              7679                       # Transaction distribution
system.membus1.trans_dist::WriteReq                 5                       # Transaction distribution
system.membus1.trans_dist::WriteResp                5                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty         9049                       # Transaction distribution
system.membus1.trans_dist::CleanEvict            5888                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq             224                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq           107                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp            314                       # Transaction distribution
system.membus1.trans_dist::ReadExReq             8825                       # Transaction distribution
system.membus1.trans_dist::ReadExResp            8824                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq         7679                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port        24357                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side         8085                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total        32442                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port        16157                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total        16157                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total                 48599                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port       827840                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side       174824                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total      1002664                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port       632704                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total       632704                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total                1635368                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                            9195                       # Total snoops (count)
system.membus1.snoop_fanout::samples            41765                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.218652                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.413337                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                  32633     78.13%     78.13% # Request fanout histogram
system.membus1.snoop_fanout::2                   9132     21.87%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total              41765                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements         7454                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    13.702707                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs           49                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs         7454                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.006574                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks    11.544964                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::cpu0.inst     0.000854                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::cpu0.data     0.000352                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.inst     0.324879                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     0.645279                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.inst     0.181394                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.data     1.004985                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.721560                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::cpu0.inst     0.000053                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::cpu0.data     0.000022                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.inst     0.020305                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.040330                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.inst     0.011337                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.data     0.062812                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.856419                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           12                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses       100428                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses       100428                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks         4924                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total         4924                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus1.data            1                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total            1                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus1.data            1                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total            1                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus1.data            1                       # number of overall hits
system.numa_caches_downward0.overall_hits::total            1                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus0.data           90                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus1.data           21                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total          111                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data            8                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus1.data            9                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total           17                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus0.data         1848                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus1.data          543                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total         2391                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.inst          557                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data         1359                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.inst           49                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.data          620                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total         2585                       # number of ReadSharedReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.inst          557                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data         3207                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.inst           49                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.data         1163                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total         4976                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.inst          557                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data         3207                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.inst           49                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.data         1163                       # number of overall misses
system.numa_caches_downward0.overall_misses::total         4976                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks         4924                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total         4924                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus0.data           90                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus1.data           21                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total          111                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus1.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total           17                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus0.data         1848                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus1.data          543                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total         2391                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.inst          557                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data         1359                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.inst           49                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.data          621                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total         2586                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.inst          557                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus0.data         3207                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.inst           49                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.data         1164                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total         4977                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.inst          557                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data         3207                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.inst           49                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.data         1164                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total         4977                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.data     0.998390                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.999613                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.data     0.999141                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.999799                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.data     0.999141                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.999799                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks         4917                       # number of writebacks
system.numa_caches_downward0.writebacks::total         4917                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements         2627                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    15.900933                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs           70                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs         2627                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.026646                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     2.562545                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu2.inst     1.457479                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu2.data     0.364932                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu3.inst     3.648746                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu3.data     0.364991                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.inst     3.966096                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.data     3.536143                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.160159                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu2.inst     0.091092                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu2.data     0.022808                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu3.inst     0.228047                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu3.data     0.022812                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.inst     0.247881                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.data     0.221009                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.993808                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses        46232                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses        46232                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks          164                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total          164                       # number of WritebackDirty hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus3.data            2                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::total            2                       # number of ReadExReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus3.data            1                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::total            1                       # number of ReadSharedReq hits
system.numa_caches_downward1.demand_hits::switch_cpus3.data            3                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total            3                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus3.data            3                       # number of overall hits
system.numa_caches_downward1.overall_hits::total            3                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus3.data            6                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total            6                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus3.data           62                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total           62                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus3.data           33                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total           33                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.inst         1668                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.data          863                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total         2531                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus3.inst         1668                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus3.data          896                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total         2564                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus3.inst         1668                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus3.data          896                       # number of overall misses
system.numa_caches_downward1.overall_misses::total         2564                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks          164                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total          164                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus3.data            6                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total            6                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus3.data           62                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total           62                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus3.data           35                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total           35                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.inst         1668                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.data          864                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total         2532                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus3.inst         1668                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus3.data          899                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total         2567                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.inst         1668                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.data          899                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total         2567                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus3.data     0.942857                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total     0.942857                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.data     0.998843                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total     0.999605                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.data     0.996663                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.998831                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.data     0.996663                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.998831                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks          161                       # number of writebacks
system.numa_caches_downward1.writebacks::total          161                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements         2621                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    15.905270                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs           72                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs         2621                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.027470                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     2.021183                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::cpu2.inst     1.457479                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::cpu2.data     0.364932                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::cpu3.inst     3.648746                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::cpu3.data     0.364991                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.inst     4.412850                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.data     3.635089                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.126324                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::cpu2.inst     0.091092                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::cpu2.data     0.022808                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::cpu3.inst     0.228047                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::cpu3.data     0.022812                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.inst     0.275803                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.data     0.227193                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.994079                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses        46176                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses        46176                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks          161                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total          161                       # number of WritebackDirty hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus3.data            1                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::total            1                       # number of ReadExReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus3.data            4                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total            4                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus3.data            5                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total            5                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus3.data            5                       # number of overall hits
system.numa_caches_upward0.overall_hits::total            5                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus3.data            6                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total            6                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus3.data           62                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total           62                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus3.data           32                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total           32                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.inst         1668                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.data          859                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total         2527                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus3.inst         1668                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus3.data          891                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total         2559                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus3.inst         1668                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus3.data          891                       # number of overall misses
system.numa_caches_upward0.overall_misses::total         2559                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks          161                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total          161                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus3.data            6                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total            6                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus3.data           62                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total           62                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus3.data           33                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total           33                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.inst         1668                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.data          863                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total         2531                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus3.inst         1668                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus3.data          896                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total         2564                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.inst         1668                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.data          896                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total         2564                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus3.data     0.969697                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total     0.969697                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.data     0.995365                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.998420                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.data     0.994420                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.998050                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.data     0.994420                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.998050                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks          156                       # number of writebacks
system.numa_caches_upward0.writebacks::total          156                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements         7447                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    14.792706                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs           49                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs         7447                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.006580                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks    12.041158                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::cpu0.inst     0.000925                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::cpu0.data     0.000352                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.inst     0.322924                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.data     0.653055                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.inst     0.174327                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.data     1.599965                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.752572                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::cpu0.inst     0.000058                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::cpu0.data     0.000022                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.inst     0.020183                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.data     0.040816                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.inst     0.010895                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.data     0.099998                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.924544                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           14                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses       100347                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses       100347                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks         4917                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total         4917                       # number of WritebackDirty hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus0.data            1                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus1.data            1                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total            2                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus0.data            1                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus1.data            1                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total            2                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus0.data            1                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus1.data            1                       # number of overall hits
system.numa_caches_upward1.overall_hits::total            2                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus0.data           90                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus1.data           21                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total          111                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus0.data            8                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus1.data            9                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total           17                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus0.data         1848                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus1.data          543                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total         2391                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.inst          557                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.data         1358                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.inst           49                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.data          619                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total         2583                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus0.inst          557                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus0.data         3206                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.inst           49                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.data         1162                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total         4974                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus0.inst          557                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus0.data         3206                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.inst           49                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.data         1162                       # number of overall misses
system.numa_caches_upward1.overall_misses::total         4974                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks         4917                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total         4917                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus0.data           90                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus1.data           21                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total          111                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus0.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus1.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total           17                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus0.data         1848                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus1.data          543                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total         2391                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.inst          557                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.data         1359                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.inst           49                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.data          620                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total         2585                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus0.inst          557                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus0.data         3207                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.inst           49                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.data         1163                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total         4976                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.inst          557                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.data         3207                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.inst           49                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.data         1163                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total         4976                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.data     0.999264                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.data     0.998387                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.999226                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.data     0.999688                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.data     0.999140                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.999598                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.data     0.999688                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.data     0.999140                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.999598                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks         4912                       # number of writebacks
system.numa_caches_upward1.writebacks::total         4912                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               33954                       # DTB read hits
system.switch_cpus0.dtb.read_misses                90                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses            8142                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              28457                       # DTB write hits
system.switch_cpus0.dtb.write_misses               15                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses           4613                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               62411                       # DTB hits
system.switch_cpus0.dtb.data_misses               105                       # DTB misses
system.switch_cpus0.dtb.data_acv                    7                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           12755                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              43649                       # ITB hits
system.switch_cpus0.itb.fetch_misses               94                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          43743                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                  301973                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             166242                       # Number of instructions committed
system.switch_cpus0.committedOps               166242                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       160435                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses           246                       # Number of float alu accesses
system.switch_cpus0.num_func_calls               4115                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        17182                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              160435                       # number of integer instructions
system.switch_cpus0.num_fp_insts                  246                       # number of float instructions
system.switch_cpus0.num_int_register_reads       221274                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       113152                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                62675                       # number of memory refs
system.switch_cpus0.num_load_insts              34158                       # Number of load instructions
system.switch_cpus0.num_store_insts             28517                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      231114.379194                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      70858.620806                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.234652                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.765348                       # Percentage of idle cycles
system.switch_cpus0.Branches                    22580                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass         2862      1.72%      1.72% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            96153     57.80%     59.52% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             157      0.09%     59.62% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     59.62% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd             31      0.02%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           35118     21.11%     80.74% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          28797     17.31%     98.05% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          3236      1.95%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            166354                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               23721                       # DTB read hits
system.switch_cpus1.dtb.read_misses               326                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              13820                       # DTB write hits
system.switch_cpus1.dtb.write_misses               38                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               37541                       # DTB hits
system.switch_cpus1.dtb.data_misses               364                       # DTB misses
system.switch_cpus1.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus1.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              23252                       # ITB hits
system.switch_cpus1.itb.fetch_misses              125                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          23377                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              4522808819                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             135481                       # Number of instructions committed
system.switch_cpus1.committedOps               135481                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       130166                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           297                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               2695                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        16016                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              130166                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  297                       # number of float instructions
system.switch_cpus1.num_int_register_reads       172842                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes        99144                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                38649                       # number of memory refs
system.switch_cpus1.num_load_insts              24605                       # Number of load instructions
system.switch_cpus1.num_store_insts             14044                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      3655725921.986846                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      867082897.013153                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.191713                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.808287                       # Percentage of idle cycles
system.switch_cpus1.Branches                    19745                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         2816      2.07%      2.07% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu            86816     63.90%     65.97% # Class of executed instruction
system.switch_cpus1.op_class::IntMult              87      0.06%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             25      0.02%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           25655     18.88%     84.94% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          14054     10.34%     95.28% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          6410      4.72%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            135866                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.data_hits                 141                       # DTB hits
system.switch_cpus2.dtb.data_misses                 0                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus2.itb.fetch_misses                0                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              4522808705                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts                370                       # Number of instructions committed
system.switch_cpus2.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts                 351                       # number of integer instructions
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs                  142                       # number of memory refs
system.switch_cpus2.num_load_insts                 82                       # Number of load instructions
system.switch_cpus2.num_store_insts                60                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      4520455914.840993                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      2352790.159007                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.000520                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.999480                       # Percentage of idle cycles
system.switch_cpus2.Branches                       48                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total               370                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               82681                       # DTB read hits
system.switch_cpus3.dtb.read_misses               372                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses           34074                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              88100                       # DTB write hits
system.switch_cpus3.dtb.write_misses              106                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              170781                       # DTB hits
system.switch_cpus3.dtb.data_misses               478                       # DTB misses
system.switch_cpus3.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus3.dtb.data_accesses           49590                       # DTB accesses
system.switch_cpus3.itb.fetch_hits             161857                       # ITB hits
system.switch_cpus3.itb.fetch_misses              152                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses         162009                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              4523215898                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             450648                       # Number of instructions committed
system.switch_cpus3.committedOps               450648                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       433704                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               8515                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        46908                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              433704                       # number of integer instructions
system.switch_cpus3.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus3.num_int_register_reads       624037                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       294555                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs               171895                       # number of memory refs
system.switch_cpus3.num_load_insts              83521                       # Number of load instructions
system.switch_cpus3.num_store_insts             88374                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      1645526343.456253                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      2877689554.543747                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.636204                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.363796                       # Percentage of idle cycles
system.switch_cpus3.Branches                    58289                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         9711      2.15%      2.15% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           256300     56.81%     58.97% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             512      0.11%     59.08% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     59.08% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd           1172      0.26%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv            227      0.05%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           85781     19.01%     78.40% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          88441     19.60%     98.01% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          8987      1.99%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            451131                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp           5116                       # Transaction distribution
system.system_bus.trans_dist::WriteReq              5                       # Transaction distribution
system.system_bus.trans_dist::WriteResp             5                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty         5078                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict         3925                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq          129                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq           84                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp          196                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq          2425                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp         2424                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq         5116                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side        16427                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total        16427                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side         8076                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total         8076                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total              24503                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side       633152                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total       633152                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side       174440                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total       174440                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total              807592                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                        30258                       # Total snoops (count)
system.system_bus.snoop_fanout::samples         46586                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.640192                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.479949                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1               16762     35.98%     35.98% # Request fanout histogram
system.system_bus.snoop_fanout::2               29824     64.02%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total           46586                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001645                       # Number of seconds simulated
sim_ticks                                  1645174000                       # Number of ticks simulated
final_tick                               2263609741500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               32833114                       # Simulator instruction rate (inst/s)
host_op_rate                                 32832882                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              443254177                       # Simulator tick rate (ticks/s)
host_mem_usage                                 765340                       # Number of bytes of host memory used
host_seconds                                     3.71                       # Real time elapsed on the host
sim_insts                                   121861103                       # Number of instructions simulated
sim_ops                                     121861103                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus0.inst         8320                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus0.data         4992                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.inst        94592                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.data        27264                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.inst       463808                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.data       968448                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.inst        17024                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.data         7744                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           1592192                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus0.inst         8320                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus1.inst        94592                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus2.inst       463808                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus3.inst        17024                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       583744                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks      1919808                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total        1919808                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus0.inst          130                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus0.data           78                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.inst         1478                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.data          426                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.inst         7247                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.data        15132                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.inst          266                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.data          121                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              24878                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks        29997                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             29997                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus0.inst      5057216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus0.data      3034329                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.inst     57496654                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.data     16572107                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.inst    281920332                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.data    588659923                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.inst     10347842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.data      4707101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            967795504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus0.inst      5057216                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus1.inst     57496654                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus2.inst    281920332                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus3.inst     10347842                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total       354822043                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks     1166933103                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total          1166933103                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks     1166933103                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.inst      5057216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.data      3034329                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.inst     57496654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.data     16572107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.inst    281920332                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.data    588659923                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.inst     10347842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.data      4707101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total          2134728606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus0.data          320                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.inst        36224                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.data       165120                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.inst        41792                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.data       263424                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.data        13248                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::tsunami.ide       351936                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total            872064                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus1.inst        36224                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus2.inst        41792                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        78016                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks       901568                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total         901568                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus0.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.inst          566                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.data         2580                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.inst          653                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.data         4116                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.data          207                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::tsunami.ide         5499                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total              13626                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks        14087                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total             14087                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus0.data       194508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.inst     22018340                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.data    100366283                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.inst     25402784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.data    160119234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.data      8052644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::tsunami.ide      213920230                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            530074023                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus1.inst     22018340                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus2.inst     25402784                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total        47421124                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks      548007688                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           548007688                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks      548007688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.data       194508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.inst     22018340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.data    100366283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.inst     25402784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.data    160119234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.data      8052644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::tsunami.ide     213920230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          1078081711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       5                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       784                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     324     41.59%     41.59% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    104     13.35%     54.94% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      1      0.13%     55.07% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.13%     55.20% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    349     44.80%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 779                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      324     42.97%     42.97% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     104     13.79%     56.76% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       1      0.13%     56.90% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.13%     57.03% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     324     42.97%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  754                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0              1797156500     97.04%     97.04% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                7800000      0.42%     97.46% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                  49000      0.00%     97.46% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.01%     97.47% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               46855000      2.53%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total          1852025000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.928367                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.967908                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::swpipl                  569     83.92%     83.92% # number of callpals executed
system.cpu0.kern.callpal::rdps                      5      0.74%     84.66% # number of callpals executed
system.cpu0.kern.callpal::rti                     104     15.34%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   678                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              106                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements               90                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          453.311409                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs               5522                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs               90                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            61.355556                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   453.311409                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.885374                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.885374                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          460                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           60                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          396                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            86667                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           86667                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        26635                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          26635                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        15088                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         15088                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          736                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          736                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          636                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          636                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        41723                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           41723                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        41723                       # number of overall hits
system.cpu0.dcache.overall_hits::total          41723                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data          112                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          112                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           30                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           15                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           15                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           12                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           12                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data          142                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total           142                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data          142                       # number of overall misses
system.cpu0.dcache.overall_misses::total          142                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        26747                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        26747                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        15118                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        15118                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          751                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          751                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          648                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          648                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        41865                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        41865                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        41865                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        41865                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.004187                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.004187                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.001984                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.001984                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.019973                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.019973                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.003392                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.003392                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.003392                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.003392                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           39                       # number of writebacks
system.cpu0.dcache.writebacks::total               39                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              250                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs              50991                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              250                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           203.964000                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          105                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          397                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           285202                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          285202                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       142226                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         142226                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       142226                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          142226                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       142226                       # number of overall hits
system.cpu0.icache.overall_hits::total         142226                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst          250                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          250                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst          250                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           250                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst          250                       # number of overall misses
system.cpu0.icache.overall_misses::total          250                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       142476                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       142476                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       142476                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       142476                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       142476                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       142476                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.001755                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001755                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.001755                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001755                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.001755                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001755                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks          250                       # number of writebacks
system.cpu0.icache.writebacks::total              250                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       701                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     178     46.72%     46.72% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      1      0.26%     46.98% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.26%     47.24% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    201     52.76%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 381                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      178     49.86%     49.86% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       1      0.28%     50.14% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.28%     50.42% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     177     49.58%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  357                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               718710500     98.21%     98.21% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                  49000      0.01%     98.21% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.02%     98.24% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               12905000      1.76%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           731829000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.880597                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.937008                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.24%      0.24% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   15      3.66%      3.90% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.49%      4.39% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  355     86.59%     90.98% # number of callpals executed
system.cpu1.kern.callpal::rdps                      2      0.49%     91.46% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.24%     91.71% # number of callpals executed
system.cpu1.kern.callpal::rti                      24      5.85%     97.56% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      2.20%     99.76% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.24%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   410                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel               37                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 22                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  3                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 23                      
system.cpu1.kern.mode_good::user                   22                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.621622                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.333333                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.741935                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          69001500     27.51%     27.51% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           181789500     72.49%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      15                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             5887                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          498.050190                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             175005                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             5887                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            29.727365                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   498.050190                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.972754                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.972754                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          494                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           52                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          442                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.964844                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           370024                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          370024                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       104110                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         104110                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        70696                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         70696                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          543                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          543                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          614                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          614                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       174806                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          174806                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       174806                       # number of overall hits
system.cpu1.dcache.overall_hits::total         174806                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         3330                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         3330                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2617                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2617                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          106                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          106                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           34                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           34                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         5947                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          5947                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         5947                       # number of overall misses
system.cpu1.dcache.overall_misses::total         5947                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       107440                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       107440                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        73313                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        73313                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          649                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          649                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          648                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          648                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       180753                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       180753                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       180753                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       180753                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.030994                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.030994                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.035696                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.035696                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.163328                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.163328                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.052469                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.052469                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.032901                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.032901                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.032901                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.032901                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         3840                       # number of writebacks
system.cpu1.dcache.writebacks::total             3840                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             2926                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.954755                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             654507                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2926                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           223.686603                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     0.023529                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.931226                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.000046                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999866                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999912                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          102                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          410                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1009466                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1009466                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       500341                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         500341                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       500341                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          500341                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       500341                       # number of overall hits
system.cpu1.icache.overall_hits::total         500341                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         2928                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2928                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         2928                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2928                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         2928                       # number of overall misses
system.cpu1.icache.overall_misses::total         2928                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       503269                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       503269                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       503269                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       503269                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       503269                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       503269                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.005818                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005818                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.005818                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005818                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.005818                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005818                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         2926                       # number of writebacks
system.cpu1.icache.writebacks::total             2926                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     125                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                      6815                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    1634     38.11%     38.11% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     34      0.79%     38.90% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      1      0.02%     38.92% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.02%     38.95% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   2618     61.05%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                4288                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     1631     49.47%     49.47% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      34      1.03%     50.50% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       1      0.03%     50.53% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.03%     50.56% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    1630     49.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 3297                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0              1555949000     84.01%     84.01% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                2431000      0.13%     84.14% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                  49000      0.00%     84.14% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 112000      0.01%     84.15% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              293577000     15.85%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total          1852118000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.998164                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.622613                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.768890                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::3                         3      6.00%      6.00% # number of syscalls executed
system.cpu2.kern.syscall::4                         4      8.00%     14.00% # number of syscalls executed
system.cpu2.kern.syscall::6                         1      2.00%     16.00% # number of syscalls executed
system.cpu2.kern.syscall::17                       15     30.00%     46.00% # number of syscalls executed
system.cpu2.kern.syscall::19                        3      6.00%     52.00% # number of syscalls executed
system.cpu2.kern.syscall::45                        2      4.00%     56.00% # number of syscalls executed
system.cpu2.kern.syscall::48                        1      2.00%     58.00% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      2.00%     60.00% # number of syscalls executed
system.cpu2.kern.syscall::59                        1      2.00%     62.00% # number of syscalls executed
system.cpu2.kern.syscall::71                       16     32.00%     94.00% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      2.00%     96.00% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      2.00%     98.00% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      2.00%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    50                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    4      0.08%      0.08% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  195      3.90%      3.98% # number of callpals executed
system.cpu2.kern.callpal::tbi                       7      0.14%      4.12% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 3912     78.26%     82.38% # number of callpals executed
system.cpu2.kern.callpal::rdps                    181      3.62%     86.00% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.02%     86.02% # number of callpals executed
system.cpu2.kern.callpal::rti                     340      6.80%     92.82% # number of callpals executed
system.cpu2.kern.callpal::callsys                  68      1.36%     94.18% # number of callpals executed
system.cpu2.kern.callpal::imb                       2      0.04%     94.22% # number of callpals executed
system.cpu2.kern.callpal::rdunique                288      5.76%     99.98% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.02%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                  4999                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              534                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                303                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                302                      
system.cpu2.kern.mode_good::user                  303                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.565543                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.722820                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        2137437500     81.24%     81.24% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user           493517500     18.76%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     195                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements            37970                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          483.087788                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             726548                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            37970                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            19.134791                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data    36.957590                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   446.130198                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.072183                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.871348                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.943531                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          336                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          172                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          1583112                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         1583112                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       395862                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         395862                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       325017                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        325017                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         6164                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         6164                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         6833                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         6833                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       720879                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          720879                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       720879                       # number of overall hits
system.cpu2.dcache.overall_hits::total         720879                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        19293                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        19293                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data        18362                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        18362                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data          788                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          788                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           95                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           95                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        37655                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         37655                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        37655                       # number of overall misses
system.cpu2.dcache.overall_misses::total        37655                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       415155                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       415155                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       343379                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       343379                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         6952                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         6952                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         6928                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         6928                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       758534                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       758534                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       758534                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       758534                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.046472                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.046472                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.053474                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.053474                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.113349                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.113349                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.013712                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.013712                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.049642                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.049642                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.049642                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.049642                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        25032                       # number of writebacks
system.cpu2.dcache.writebacks::total            25032                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            45069                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2517465                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            45069                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            55.858018                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst    65.313171                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   446.686829                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.127565                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.872435                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          308                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          192                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          5174507                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         5174507                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      2519650                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2519650                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      2519650                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2519650                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      2519650                       # number of overall hits
system.cpu2.icache.overall_hits::total        2519650                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        45069                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        45069                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        45069                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         45069                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        45069                       # number of overall misses
system.cpu2.icache.overall_misses::total        45069                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      2564719                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2564719                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      2564719                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2564719                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      2564719                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2564719                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.017573                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.017573                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.017573                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.017573                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.017573                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.017573                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks        45069                       # number of writebacks
system.cpu2.icache.writebacks::total            45069                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       6                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                        82                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                      26     36.62%     36.62% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      1      1.41%     38.03% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      4.23%     42.25% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                     41     57.75%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                  71                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                       26     47.27%     47.27% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       1      1.82%     49.09% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      5.45%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                      25     45.45%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                   55                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               933748500     99.51%     99.51% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                  49000      0.01%     99.51% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 351500      0.04%     99.55% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31                4219000      0.45%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           938368000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.609756                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.774648                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::swpctx                    3      3.95%      3.95% # number of callpals executed
system.cpu3.kern.callpal::swpipl                   65     85.53%     89.47% # number of callpals executed
system.cpu3.kern.callpal::rdps                      5      6.58%     96.05% # number of callpals executed
system.cpu3.kern.callpal::rti                       3      3.95%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                    76                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel                6                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       3                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements              536                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          421.959961                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               3532                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              536                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             6.589552                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   421.959961                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.824141                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.824141                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          420                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          388                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.820312                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            15357                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           15357                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data         3415                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           3415                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data         3144                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          3144                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data           34                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data           38                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data         6559                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total            6559                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data         6559                       # number of overall hits
system.cpu3.dcache.overall_hits::total           6559                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data          425                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          425                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          257                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          257                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           21                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           21                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           15                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           15                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data          682                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           682                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data          682                       # number of overall misses
system.cpu3.dcache.overall_misses::total          682                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data         3840                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         3840                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data         3401                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         3401                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data           55                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total           55                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data           53                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total           53                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data         7241                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total         7241                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data         7241                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total         7241                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.110677                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.110677                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.075566                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.075566                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.381818                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.381818                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.283019                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.283019                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.094186                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.094186                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.094186                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.094186                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          287                       # number of writebacks
system.cpu3.dcache.writebacks::total              287                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements              981                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              60089                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              981                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            61.252803                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           80                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          432                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            42519                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           42519                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        19788                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          19788                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        19788                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           19788                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        19788                       # number of overall hits
system.cpu3.icache.overall_hits::total          19788                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst          981                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          981                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst          981                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           981                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst          981                       # number of overall misses
system.cpu3.icache.overall_misses::total          981                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        20769                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        20769                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        20769                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        20769                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        20769                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        20769                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.047234                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.047234                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.047234                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.047234                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.047234                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.047234                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks          981                       # number of writebacks
system.cpu3.icache.writebacks::total              981                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 191                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1613824                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        203                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1047                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1047                       # Transaction distribution
system.iobus.trans_dist::WriteReq               26245                       # Transaction distribution
system.iobus.trans_dist::WriteResp              26245                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          440                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          830                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1050                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1632                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         4016                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        50568                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        50568                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   54584                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1760                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1143                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          525                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          918                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         4602                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1614368                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1614368                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1618970                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                25284                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                25284                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               227556                       # Number of tag accesses
system.iocache.tags.data_accesses              227556                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           68                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               68                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        25216                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        25216                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide           68                       # number of demand (read+write) misses
system.iocache.demand_misses::total                68                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           68                       # number of overall misses
system.iocache.overall_misses::total               68                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide           68                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             68                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        25216                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        25216                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           68                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              68                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           68                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             68                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           25216                       # number of writebacks
system.iocache.writebacks::total                25216                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests         18587                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests         9563                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests          720                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops            7452                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops         6485                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops          967                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                 623                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp               7364                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq                422                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp               422                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty         3879                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean         2717                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict             1858                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq              147                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq             46                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp             193                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq              2500                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp             2500                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq           3178                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq          3563                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.icache.mem_side::system.l2cache0.cpu_side          688                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side         2504                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.icache.mem_side::system.l2cache0.cpu_side         8385                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side        17835                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                  29412                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.icache.mem_side::system.l2cache0.cpu_side        28032                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side        13904                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.icache.mem_side::system.l2cache0.cpu_side       349248                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side       624920                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                 1016104                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                           137088                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples            156544                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.064365                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.269425                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                  147436     94.18%     94.18% # Request fanout histogram
system.l2bus0.snoop_fanout::1                    8140      5.20%     99.38% # Request fanout histogram
system.l2bus0.snoop_fanout::2                     968      0.62%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus0.snoop_fanout::total              156544                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests        169862                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests        84409                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests        18027                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops           23808                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops        20401                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops         3407                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadReq                 356                       # Transaction distribution
system.l2bus1.trans_dist::ReadResp              66933                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq                607                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp               607                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty        25319                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean        32834                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict             8525                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq              203                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq            110                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp             313                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq             18416                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp            18416                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq          46050                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq         20527                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu2.icache.mem_side::system.l2cache1.cpu_side       122143                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side       112317                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.icache.mem_side::system.l2cache1.cpu_side         2791                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side         1965                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                 239216                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu2.icache.mem_side::system.l2cache1.cpu_side      4932736                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side      4054246                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.icache.mem_side::system.l2cache1.cpu_side       115840                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side        60588                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                 9163410                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                           134355                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples            304713                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.206138                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.431347                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                  245313     80.51%     80.51% # Request fanout histogram
system.l2bus1.snoop_fanout::1                   55989     18.37%     98.88% # Request fanout histogram
system.l2bus1.snoop_fanout::2                    3409      1.12%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::3                       2      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               3                       # Request fanout histogram
system.l2bus1.snoop_fanout::total              304713                       # Request fanout histogram
system.l2cache0.tags.replacements                6958                       # number of replacements
system.l2cache0.tags.tagsinuse            3826.523503                       # Cycle average of tags in use
system.l2cache0.tags.total_refs                  4461                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs                6958                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                0.641133                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  1879.292387                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.inst     1.149895                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.data     3.384009                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.inst    79.122182                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data    45.675904                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.inst   825.508862                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.data   992.390263                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.458812                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.inst     0.000281                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.data     0.000826                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.inst     0.019317                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.011151                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.inst     0.201540                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.data     0.242283                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.934210                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         3735                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2          321                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3         3413                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.911865                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses              152903                       # Number of tag accesses
system.l2cache0.tags.data_accesses             152903                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks         3879                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total         3879                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks         2717                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total         2717                       # number of WritebackClean hits
system.l2cache0.ReadExReq_hits::switch_cpus0.data            2                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus1.data          248                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total             250                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus0.inst          120                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus1.inst          884                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total         1004                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus0.data           20                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus1.data         1504                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total         1524                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus0.inst          120                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus0.data           22                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.inst          884                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.data         1752                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total               2778                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus0.inst          120                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus0.data           22                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.inst          884                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.data         1752                       # number of overall hits
system.l2cache0.overall_hits::total              2778                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus0.data           18                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus1.data          126                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total          144                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data           12                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus1.data           32                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total           44                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus0.data           10                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus1.data         2240                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total          2250                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus0.inst          130                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus1.inst         2044                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total         2174                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data          107                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus1.data         1917                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total         2024                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.inst          130                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus0.data          117                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.inst         2044                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.data         4157                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total             6448                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.inst          130                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus0.data          117                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.inst         2044                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.data         4157                       # number of overall misses
system.l2cache0.overall_misses::total            6448                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks         3879                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total         3879                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks         2717                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total         2717                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus0.data           18                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus1.data          126                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total          144                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus1.data           32                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total           44                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus0.data           12                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus1.data         2488                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total         2500                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus0.inst          250                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus1.inst         2928                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total         3178                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data          127                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus1.data         3421                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total         3548                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.inst          250                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus0.data          139                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.inst         2928                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.data         5909                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total           9226                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.inst          250                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data          139                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.inst         2928                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.data         5909                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total          9226                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus0.data     0.833333                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus1.data     0.900322                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.900000                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus0.inst     0.520000                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus1.inst     0.698087                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.684078                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data     0.842520                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus1.data     0.560362                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.570462                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.inst     0.520000                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data     0.841727                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.inst     0.698087                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.data     0.703503                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.698894                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.inst     0.520000                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data     0.841727                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.inst     0.698087                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.data     0.703503                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.698894                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks           4531                       # number of writebacks
system.l2cache0.writebacks::total                4531                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements               28591                       # number of replacements
system.l2cache1.tags.tagsinuse            3892.578229                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                 97399                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs               28591                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                3.406631                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks  1436.763726                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu2.inst     1.412692                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu2.data     2.543467                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu3.inst            1                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu3.data     0.322608                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus2.inst  1328.626669                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus2.data   592.478780                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.inst   276.134445                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.data   253.295841                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.350772                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu2.inst     0.000345                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu2.data     0.000621                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu3.inst     0.000244                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu3.data     0.000079                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus2.inst     0.324372                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus2.data     0.144648                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.inst     0.067416                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.data     0.061840                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.950336                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         4053                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::0         1059                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::1         2580                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2          360                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3           53                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.989502                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses             1260613                       # Number of tag accesses
system.l2cache1.tags.data_accesses            1260613                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks        25319                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total        25319                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks        32834                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total        32834                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus2.data            2                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total              2                       # number of UpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus2.data            2                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::total            2                       # number of SCUpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus2.data         2885                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus3.data           20                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total            2905                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus2.inst        37162                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus3.inst          715                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total        37877                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus2.data        15021                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus3.data          224                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total        15245                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus2.inst        37162                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus2.data        17906                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.inst          715                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.data          244                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total              56027                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus2.inst        37162                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus2.data        17906                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.inst          715                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.data          244                       # number of overall hits
system.l2cache1.overall_hits::total             56027                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus2.data          108                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus3.data           11                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total          119                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus2.data           84                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus3.data            4                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total           88                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus2.data        15280                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus3.data          176                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total         15456                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus2.inst         7907                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus3.inst          266                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total         8173                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus2.data         4854                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus3.data          162                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total         5016                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus2.inst         7907                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus2.data        20134                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.inst          266                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.data          338                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total            28645                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus2.inst         7907                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus2.data        20134                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.inst          266                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.data          338                       # number of overall misses
system.l2cache1.overall_misses::total           28645                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks        25319                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total        25319                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks        32834                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total        32834                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus2.data          110                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus3.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total          121                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus2.data           86                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus3.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total           90                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus2.data        18165                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus3.data          196                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total        18361                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus2.inst        45069                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus3.inst          981                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total        46050                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus2.data        19875                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus3.data          386                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total        20261                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus2.inst        45069                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus2.data        38040                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.inst          981                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.data          582                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total          84672                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus2.inst        45069                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus2.data        38040                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.inst          981                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.data          582                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total         84672                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus2.data     0.981818                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.983471                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus2.data     0.976744                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total     0.977778                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus2.data     0.841178                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus3.data     0.897959                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.841784                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus2.inst     0.175442                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus3.inst     0.271152                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.177481                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus2.data     0.244226                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus3.data     0.419689                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.247569                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus2.inst     0.175442                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus2.data     0.529285                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.inst     0.271152                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.data     0.580756                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.338305                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus2.inst     0.175442                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus2.data     0.529285                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.inst     0.271152                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.data     0.580756                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.338305                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks          14368                       # number of writebacks
system.l2cache1.writebacks::total               14368                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq                979                       # Transaction distribution
system.membus0.trans_dist::ReadResp             15334                       # Transaction distribution
system.membus0.trans_dist::WriteReq              1029                       # Transaction distribution
system.membus0.trans_dist::WriteResp             1029                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty        40007                       # Transaction distribution
system.membus0.trans_dist::CleanEvict            7937                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq             185                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq           111                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp            269                       # Transaction distribution
system.membus0.trans_dist::ReadExReq            15045                       # Transaction distribution
system.membus0.trans_dist::ReadExResp           15042                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq        14355                       # Transaction distribution
system.membus0.trans_dist::InvalidateReq        25216                       # Transaction distribution
system.membus0.trans_dist::InvalidateResp        25216                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port         5442                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side        14097                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave         2090                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total        21629                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port        62347                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave         1926                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total        64273                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.mem_ctrls0.port        58928                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.numa_caches_downward0.cpu_side        16924                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::total        75852                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total                161754                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port       145792                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side       556480                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave         2536                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total       704808                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port      2121408                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave         2066                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total      2123474                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.mem_ctrls0.port      1256448                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.numa_caches_downward0.cpu_side       361728                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::total      1618176                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total                4446458                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                           38262                       # Total snoops (count)
system.membus0.snoop_fanout::samples           144128                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.259596                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.438414                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                 106713     74.04%     74.04% # Request fanout histogram
system.membus0.snoop_fanout::3                  37415     25.96%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total             144128                       # Request fanout histogram
system.membus1.trans_dist::ReadReq                356                       # Transaction distribution
system.membus1.trans_dist::ReadResp             15651                       # Transaction distribution
system.membus1.trans_dist::WriteReq               607                       # Transaction distribution
system.membus1.trans_dist::WriteResp              607                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty        24372                       # Transaction distribution
system.membus1.trans_dist::CleanEvict           11032                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq             363                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq           123                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp            381                       # Transaction distribution
system.membus1.trans_dist::ReadExReq            23253                       # Transaction distribution
system.membus1.trans_dist::ReadExResp           23198                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq        15295                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port        18570                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side        65935                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total        84505                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port        30733                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total        30733                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total                115238                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port       627328                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side      2125522                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total      2752850                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port      1272576                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total      1272576                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total                4025426                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                           84497                       # Total snoops (count)
system.membus1.snoop_fanout::samples           160671                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.525303                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.499361                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                  76270     47.47%     47.47% # Request fanout histogram
system.membus1.snoop_fanout::2                  84401     52.53%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total             160671                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements        12022                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.358809                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs          104                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs        12022                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.008651                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks    12.527124                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     1.134792                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.inst     0.532185                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.data     0.531106                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::tsunami.ide     0.633602                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.782945                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.070925                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.inst     0.033262                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.data     0.033194                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::tsunami.ide     0.039600                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.959926                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1023           11                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_blocks::1024            3                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1023::2           11                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1023     0.687500                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024     0.187500                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses       182090                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses       182090                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks        10010                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total        10010                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadSharedReq_hits::tsunami.ide           25                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total           25                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::tsunami.ide           25                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total           25                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::tsunami.ide           25                       # number of overall hits
system.numa_caches_downward0.overall_hits::total           25                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus0.data            6                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus1.data          122                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total          128                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data            5                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus1.data            9                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total           14                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus1.data         2206                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total         2206                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data           21                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.inst          566                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.data         1476                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::tsunami.ide           43                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total         2106                       # number of ReadSharedReq misses
system.numa_caches_downward0.InvalidateReq_misses::tsunami.ide         5568                       # number of InvalidateReq misses
system.numa_caches_downward0.InvalidateReq_misses::total         5568                       # number of InvalidateReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data           21                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.inst          566                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.data         3682                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::tsunami.ide           43                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total         4312                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data           21                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.inst          566                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.data         3682                       # number of overall misses
system.numa_caches_downward0.overall_misses::tsunami.ide           43                       # number of overall misses
system.numa_caches_downward0.overall_misses::total         4312                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks        10010                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total        10010                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus0.data            6                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus1.data          122                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total          128                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus1.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total           14                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus1.data         2206                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total         2206                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data           21                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.inst          566                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.data         1476                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::tsunami.ide           68                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total         2131                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::tsunami.ide         5568                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::total         5568                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.data           21                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.inst          566                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.data         3682                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::tsunami.ide           68                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total         4337                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data           21                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.inst          566                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.data         3682                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::tsunami.ide           68                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total         4337                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::tsunami.ide     0.632353                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.988268                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::tsunami.ide     0.632353                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.994236                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::tsunami.ide     0.632353                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.994236                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks        10004                       # number of writebacks
system.numa_caches_downward0.writebacks::total        10004                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements        20324                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    15.862815                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs           60                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs        20324                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.002952                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     4.763739                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus2.inst     6.607133                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus2.data     2.340604                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.inst     1.844160                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.data     0.307179                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.297734                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus2.inst     0.412946                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus2.data     0.146288                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.inst     0.115260                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.data     0.019199                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.991426                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses       361296                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses       361296                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks        10285                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total        10285                       # number of WritebackDirty hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus2.data            3                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::total            3                       # number of ReadSharedReq hits
system.numa_caches_downward1.demand_hits::switch_cpus2.data            3                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total            3                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus2.data            3                       # number of overall hits
system.numa_caches_downward1.overall_hits::total            3                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus2.data           16                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus3.data            5                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total           21                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus2.data           53                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus3.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total           54                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus2.data        12794                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus3.data            4                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total        12798                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus2.inst         7252                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus2.data         2453                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.inst          266                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.data          122                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total        10093                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus2.inst         7252                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus2.data        15247                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus3.inst          266                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus3.data          126                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total        22891                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus2.inst         7252                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus2.data        15247                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus3.inst          266                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus3.data          126                       # number of overall misses
system.numa_caches_downward1.overall_misses::total        22891                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks        10285                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total        10285                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus2.data           16                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus3.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total           21                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus2.data           53                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus3.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total           54                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus2.data        12794                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus3.data            4                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total        12798                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus2.inst         7252                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus2.data         2456                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.inst          266                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.data          122                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total        10096                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus2.inst         7252                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus2.data        15250                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus3.inst          266                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus3.data          126                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total        22894                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus2.inst         7252                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus2.data        15250                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.inst          266                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.data          126                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total        22894                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus2.data     0.998779                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total     0.999703                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus2.data     0.999803                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.999869                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus2.data     0.999803                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.999869                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks        10274                       # number of writebacks
system.numa_caches_downward1.writebacks::total        10274                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements        20309                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    15.849009                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs           58                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs        20309                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.002856                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     4.211193                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus2.inst     7.003637                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus2.data     2.342327                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.inst     1.984095                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.data     0.307758                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.263200                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus2.inst     0.437727                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus2.data     0.146395                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.inst     0.124006                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.data     0.019235                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.990563                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses       361169                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses       361169                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks        10274                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total        10274                       # number of WritebackDirty hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus2.data            3                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus3.data            1                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total            4                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus2.data            3                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus3.data            1                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total            4                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus2.data            3                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus3.data            1                       # number of overall hits
system.numa_caches_upward0.overall_hits::total            4                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus2.data           16                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus3.data            5                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total           21                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus2.data           53                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus3.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total           54                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus2.data        12794                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus3.data            4                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total        12798                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus2.inst         7252                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus2.data         2450                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.inst          266                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.data          121                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total        10089                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus2.inst         7252                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus2.data        15244                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus3.inst          266                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus3.data          125                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total        22887                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus2.inst         7252                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus2.data        15244                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus3.inst          266                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus3.data          125                       # number of overall misses
system.numa_caches_upward0.overall_misses::total        22887                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks        10274                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total        10274                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus2.data           16                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus3.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total           21                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus2.data           53                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus3.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total           54                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus2.data        12794                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus3.data            4                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total        12798                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus2.inst         7252                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus2.data         2453                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.inst          266                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.data          122                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total        10093                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus2.inst         7252                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus2.data        15247                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus3.inst          266                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus3.data          126                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total        22891                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus2.inst         7252                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus2.data        15247                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.inst          266                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.data          126                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total        22891                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus2.data     0.998777                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.data     0.991803                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.999604                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus2.data     0.999803                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.data     0.992063                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.999825                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus2.data     0.999803                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.data     0.992063                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.999825                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks        10260                       # number of writebacks
system.numa_caches_upward0.writebacks::total        10260                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements        12022                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.375339                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs           66                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs        12022                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.005490                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks    12.561433                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.data     1.110018                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.inst     0.543616                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.data     0.526382                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::tsunami.ide     0.633890                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.785090                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.data     0.069376                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.inst     0.033976                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.data     0.032899                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::tsunami.ide     0.039618                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.960959                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1023           12                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_blocks::1024            2                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1023::2           12                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1023     0.750000                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024     0.125000                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses       187028                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses       187028                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks        10004                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total        10004                       # number of WritebackDirty hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus0.data            6                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus1.data          122                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total          128                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus0.data            5                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus1.data            9                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total           14                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus1.data         2206                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::tsunami.ide         5568                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total         7774                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.data           21                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.inst          566                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.data         1476                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::tsunami.ide           43                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total         2106                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus0.data           21                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.inst          566                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.data         3682                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::tsunami.ide         5611                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total         9880                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus0.data           21                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.inst          566                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.data         3682                       # number of overall misses
system.numa_caches_upward1.overall_misses::tsunami.ide         5611                       # number of overall misses
system.numa_caches_upward1.overall_misses::total         9880                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks        10004                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total        10004                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus0.data            6                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus1.data          122                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total          128                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus1.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total           14                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus1.data         2206                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::tsunami.ide         5568                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total         7774                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.data           21                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.inst          566                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.data         1476                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::tsunami.ide           43                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total         2106                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus0.data           21                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.inst          566                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.data         3682                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::tsunami.ide         5611                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total         9880                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.data           21                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.inst          566                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.data         3682                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::tsunami.ide         5611                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total         9880                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::tsunami.ide            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::tsunami.ide            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks        10004                       # number of writebacks
system.numa_caches_upward1.writebacks::total        10004                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               27913                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              16287                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               44200                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              15548                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          15548                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 3704229                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             142476                       # Number of instructions committed
system.switch_cpus0.committedOps               142476                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       136849                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls              13032                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts         9450                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              136849                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads       174062                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       106026                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                44410                       # number of memory refs
system.switch_cpus0.num_load_insts              28121                       # Number of load instructions
system.switch_cpus0.num_store_insts             16289                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      3543838.210722                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      160390.789278                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.043299                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.956701                       # Percentage of idle cycles
system.switch_cpus0.Branches                    24351                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass          643      0.45%      0.45% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            90918     63.81%     64.26% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             111      0.08%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           30445     21.37%     85.71% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          16291     11.43%     97.14% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          4068      2.86%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            142476                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits              107948                       # DTB read hits
system.switch_cpus1.dtb.read_misses               132                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           79485                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              73940                       # DTB write hits
system.switch_cpus1.dtb.write_misses               22                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  11                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          47201                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              181888                       # DTB hits
system.switch_cpus1.dtb.data_misses               154                       # DTB misses
system.switch_cpus1.dtb.data_acv                   11                       # DTB access violations
system.switch_cpus1.dtb.data_accesses          126686                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             367885                       # ITB hits
system.switch_cpus1.itb.fetch_misses              124                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         368009                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                 1463213                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             503104                       # Number of instructions committed
system.switch_cpus1.committedOps               503104                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       487945                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           475                       # Number of float alu accesses
system.switch_cpus1.num_func_calls              13657                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        54547                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              487945                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  475                       # number of float instructions
system.switch_cpus1.num_int_register_reads       666105                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       352796                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          310                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs               182242                       # number of memory refs
system.switch_cpus1.num_load_insts             108221                       # Number of load instructions
system.switch_cpus1.num_store_insts             74021                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      1239355.749996                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      223857.250004                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.152990                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.847010                       # Percentage of idle cycles
system.switch_cpus1.Branches                    72112                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         9655      1.92%      1.92% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           305707     60.74%     62.66% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             174      0.03%     62.70% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     62.70% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             46      0.01%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          109257     21.71%     84.42% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          74304     14.76%     99.18% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          4123      0.82%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            503269                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits              420571                       # DTB read hits
system.switch_cpus2.dtb.read_misses               871                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses          135991                       # DTB read accesses
system.switch_cpus2.dtb.write_hits             350646                       # DTB write hits
system.switch_cpus2.dtb.write_misses              343                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses          87476                       # DTB write accesses
system.switch_cpus2.dtb.data_hits              771217                       # DTB hits
system.switch_cpus2.dtb.data_misses              1214                       # DTB misses
system.switch_cpus2.dtb.data_acv                   24                       # DTB access violations
system.switch_cpus2.dtb.data_accesses          223467                       # DTB accesses
system.switch_cpus2.itb.fetch_hits            1046443                       # ITB hits
system.switch_cpus2.itb.fetch_misses              542                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses        1046985                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                 3704372                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts            2563481                       # Number of instructions committed
system.switch_cpus2.committedOps              2563481                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses      2333835                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses        175110                       # Number of float alu accesses
system.switch_cpus2.num_func_calls              80465                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts       212122                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts             2333835                       # number of integer instructions
system.switch_cpus2.num_fp_insts               175110                       # number of float instructions
system.switch_cpus2.num_int_register_reads      3453945                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes      1688939                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads       117673                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes       116171                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs               774935                       # number of memory refs
system.switch_cpus2.num_load_insts             423342                       # Number of load instructions
system.switch_cpus2.num_store_insts            351593                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      816443.751324                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      2887928.248676                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.779600                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.220400                       # Percentage of idle cycles
system.switch_cpus2.Branches                   310075                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass       124688      4.86%      4.86% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu          1506882     58.75%     63.62% # Class of executed instruction
system.switch_cpus2.op_class::IntMult            4619      0.18%     63.80% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     63.80% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd          57917      2.26%     66.05% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp            169      0.01%     66.06% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt          33644      1.31%     67.37% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult           460      0.02%     67.39% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv          11161      0.44%     67.83% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     67.83% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     67.83% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     67.83% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     67.83% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     67.83% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     67.83% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     67.83% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     67.83% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     67.83% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     67.83% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     67.83% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     67.83% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     67.83% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     67.83% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     67.83% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     67.83% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     67.83% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     67.83% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     67.83% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     67.83% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     67.83% # Class of executed instruction
system.switch_cpus2.op_class::MemRead          435403     16.98%     84.80% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite         352240     13.73%     98.54% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess         37536      1.46%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total           2564719                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits                3882                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 3                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses              41                       # DTB read accesses
system.switch_cpus3.dtb.write_hits               3461                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.data_hits                7343                       # DTB hits
system.switch_cpus3.dtb.data_misses                 3                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses              41                       # DTB accesses
system.switch_cpus3.itb.fetch_hits               1021                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses           1021                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                 1876742                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts              20766                       # Number of instructions committed
system.switch_cpus3.committedOps                20766                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses        20110                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses           141                       # Number of float alu accesses
system.switch_cpus3.num_func_calls                906                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts         2058                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts               20110                       # number of integer instructions
system.switch_cpus3.num_fp_insts                  141                       # number of float instructions
system.switch_cpus3.num_int_register_reads        27669                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes        14122                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                 7375                       # number of memory refs
system.switch_cpus3.num_load_insts               3902                       # Number of load instructions
system.switch_cpus3.num_store_insts              3473                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      1864899.242297                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      11842.757703                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.006310                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.993690                       # Percentage of idle cycles
system.switch_cpus3.Branches                     3204                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass          216      1.04%      1.04% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu            12645     60.88%     61.92% # Class of executed instruction
system.switch_cpus3.op_class::IntMult              43      0.21%     62.13% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     62.13% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             11      0.05%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::MemRead            4005     19.28%     81.47% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite           3478     16.75%     98.21% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess           371      1.79%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total             20769                       # Class of executed instruction
system.system_bus.trans_dist::ReadReq             356                       # Transaction distribution
system.system_bus.trans_dist::ReadResp          12555                       # Transaction distribution
system.system_bus.trans_dist::WriteReq            607                       # Transaction distribution
system.system_bus.trans_dist::WriteResp           607                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty        20278                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict         8628                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq          162                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq           80                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp          217                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq         20575                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp        20572                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq        12199                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side        30918                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total        30918                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side        65918                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total        65918                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total              96836                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side      1272576                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total      1272576                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side      2124626                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total      2124626                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total             3397202                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                        90418                       # Total snoops (count)
system.system_bus.snoop_fanout::samples        152355                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.587247                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.492331                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1               62885     41.28%     41.28% # Request fanout histogram
system.system_bus.snoop_fanout::2               89470     58.72%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total          152355                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                 28.774666                       # Number of seconds simulated
sim_ticks                                28774666380500                       # Number of ticks simulated
final_tick                               31038276122000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 678426                       # Simulator instruction rate (inst/s)
host_op_rate                                   678426                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               93082311                       # Simulator tick rate (ticks/s)
host_mem_usage                                 772508                       # Number of bytes of host memory used
host_seconds                                309131.41                       # Real time elapsed on the host
sim_insts                                209722673045                       # Number of instructions simulated
sim_ops                                  209722673045                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus0.inst   1110726272                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus0.data    245772160                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.inst   1097960000                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.data    220557632                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.inst   1077577728                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.data    223960256                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.inst   1034071872                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.data    205181760                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::tsunami.ide         4032                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total        5215811712                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus0.inst   1110726272                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus1.inst   1097960000                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus2.inst   1077577728                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus3.inst   1034071872                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total   4320335872                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks    291126848                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      291126848                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus0.inst     17355098                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus0.data      3840190                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.inst     17155625                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.data      3446213                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.inst     16837152                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.data      3499379                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.inst     16157373                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.data      3205965                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::tsunami.ide           63                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total           81497058                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks      4548857                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           4548857                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus0.inst     38600839                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus0.data      8541269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.inst     38157176                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.data      7664994                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.inst     37448835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.data      7783244                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.inst     35936885                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.data      7130639                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::tsunami.ide            140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            181264020                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus0.inst     38600839                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus1.inst     38157176                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus2.inst     37448835                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus3.inst     35936885                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total       150143735                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks       10117471                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            10117471                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks       10117471                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.inst     38600839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.data      8541269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.inst     38157176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.data      7664994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.inst     37448835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.data      7783244                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.inst     35936885                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.data      7130639                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::tsunami.ide           140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           191381491                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus0.inst    204096704                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus0.data   1481454208                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.inst    206594496                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.data   1514820480                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.inst    206754560                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.data   1502945984                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.inst    197257344                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.data   1455468864                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::tsunami.ide     44429888                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total        6813822528                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus0.inst    204096704                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus1.inst    206594496                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus2.inst    206754560                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus3.inst    197257344                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total    814703104                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks   1072923840                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total     1072923840                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus0.inst      3189011                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus0.data     23147722                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.inst      3228039                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.data     23669070                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.inst      3230540                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.data     23483531                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.inst      3082146                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.data     22741701                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::tsunami.ide       694217                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total          106465977                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks     16764435                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total          16764435                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus0.inst      7092930                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus0.data     51484670                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.inst      7179736                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.data     52644241                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.inst      7185298                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.data     52231569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.inst      6855243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.data     50581607                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::tsunami.ide        1544063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            236799358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus0.inst      7092930                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus1.inst      7179736                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus2.inst      7185298                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus3.inst      6855243                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total        28313208                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks       37287099                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            37287099                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks       37287099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.inst      7092930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.data     51484670                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.inst      7179736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.data     52644241                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.inst      7185298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.data     52231569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.inst      6855243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.data     50581607                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::tsunami.ide       1544063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           274086457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                    3238                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                   5847468                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                  129084     23.31%     23.31% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     20      0.00%     23.32% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                  29466      5.32%     28.64% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                    256      0.05%     28.68% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                 394909     71.32%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total              553735                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                   129084     44.87%     44.87% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      20      0.01%     44.87% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                   29466     10.24%     55.12% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                     256      0.09%     55.21% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                  128872     44.79%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total               287698                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            28748028780500     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                1500000      0.00%     99.91% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22             1443834000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30               31998000      0.00%     99.91% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31            24971806500      0.09%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        28774477919000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.326333                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.519559                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                        61     21.18%     21.18% # number of syscalls executed
system.cpu0.kern.syscall::3                       168     58.33%     79.51% # number of syscalls executed
system.cpu0.kern.syscall::4                        59     20.49%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                   288                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                  169      0.03%      0.03% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  620      0.10%      0.13% # number of callpals executed
system.cpu0.kern.callpal::swpipl               492749     83.19%     83.32% # number of callpals executed
system.cpu0.kern.callpal::rdps                  59785     10.09%     93.42% # number of callpals executed
system.cpu0.kern.callpal::rti                   31244      5.27%     98.69% # number of callpals executed
system.cpu0.kern.callpal::callsys                 758      0.13%     98.82% # number of callpals executed
system.cpu0.kern.callpal::rdunique               6985      1.18%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                592310                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel            31862                       # number of protection mode switches
system.cpu0.kern.mode_switch::user              28109                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel              28109                      
system.cpu0.kern.mode_good::user                28109                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.882211                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.937420                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      2526009730000      8.88%      8.88% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        25924513403500     91.12%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     620                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements         48858070                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          509.709734                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs        10994310575                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         48858070                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           225.025478                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   509.709734                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.995527                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.995527                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          505                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          489                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses      22135250923                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses     22135250923                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data   9526145559                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total     9526145559                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data   1467743139                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total    1467743139                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data       150809                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       150809                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data       225727                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       225727                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data  10993888698                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total     10993888698                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data  10993888698                       # number of overall hits
system.cpu0.dcache.overall_hits::total    10993888698                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data     42327170                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     42327170                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data      6504647                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      6504647                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data        83724                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        83724                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         8528                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         8528                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data     48831817                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      48831817                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data     48831817                       # number of overall misses
system.cpu0.dcache.overall_misses::total     48831817                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data   9568472729                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total   9568472729                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data   1474247786                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total   1474247786                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data       234533                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       234533                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data       234255                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       234255                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data  11042720515                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total  11042720515                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data  11042720515                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total  11042720515                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.004424                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.004424                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.004412                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.004412                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.356982                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.356982                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.036405                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.036405                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.004422                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.004422                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.004422                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.004422                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks     13129215                       # number of writebacks
system.cpu0.dcache.writebacks::total         13129215                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements        105662137                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs        51819980422                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs        105662137                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           490.430933                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          492                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses     103957515937                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses    103957515937                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst  51820264763                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total    51820264763                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst  51820264763                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total     51820264763                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst  51820264763                       # number of overall hits
system.cpu0.icache.overall_hits::total    51820264763                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst    105662137                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total    105662137                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst    105662137                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total     105662137                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst    105662137                       # number of overall misses
system.cpu0.icache.overall_misses::total    105662137                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst  51925926900                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total  51925926900                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst  51925926900                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total  51925926900                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst  51925926900                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total  51925926900                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.002035                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002035                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.002035                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002035                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.002035                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002035                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks    105662137                       # number of writebacks
system.cpu0.icache.writebacks::total        105662137                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                    2696                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                   5796753                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                  127081     25.89%     25.89% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                  29466      6.00%     31.89% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                    183      0.04%     31.93% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                 334179     68.07%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total              490909                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                   127081     44.80%     44.80% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                   29466     10.39%     55.19% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                     183      0.06%     55.25% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                  126944     44.75%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total               283674                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            28756522022500     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22             1443834000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               23253000      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31            17585440000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        28775574549500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.379868                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.577855                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                        56     19.79%     19.79% # number of syscalls executed
system.cpu1.kern.syscall::3                       153     54.06%     73.85% # number of syscalls executed
system.cpu1.kern.syscall::4                        74     26.15%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                   283                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                  161      0.03%      0.03% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  433      0.08%      0.11% # number of callpals executed
system.cpu1.kern.callpal::tbi                       1      0.00%      0.11% # number of callpals executed
system.cpu1.kern.callpal::swpipl               430516     81.43%     81.54% # number of callpals executed
system.cpu1.kern.callpal::rdps                  59718     11.29%     92.83% # number of callpals executed
system.cpu1.kern.callpal::rti                   30744      5.81%     98.65% # number of callpals executed
system.cpu1.kern.callpal::callsys                 605      0.11%     98.76% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.00%     98.76% # number of callpals executed
system.cpu1.kern.callpal::rdunique               6535      1.24%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                528714                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel            28525                       # number of protection mode switches
system.cpu1.kern.mode_switch::user              28173                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle               2651                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel              28256                      
system.cpu1.kern.mode_good::user                28173                      
system.cpu1.kern.mode_good::idle                   83                      
system.cpu1.kern.mode_switch_good::kernel     0.990570                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.031309                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.952198                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel       28777898000      0.10%      0.10% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        26389219099500     91.71%     91.81% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        2358058590000      8.19%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     433                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements         44684035                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          509.160022                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs        11196395139                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         44684035                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           250.568131                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   509.160022                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.994453                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.994453                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          460                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses      22526966511                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses     22526966511                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data   9691067427                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total     9691067427                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data   1505072737                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total    1505072737                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data       102314                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       102314                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data       132965                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       132965                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data  11196140164                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total     11196140164                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data  11196140164                       # number of overall hits
system.cpu1.dcache.overall_hits::total    11196140164                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data     39234234                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     39234234                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data      5468176                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      5468176                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data        35882                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        35882                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data         4986                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         4986                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data     44702410                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      44702410                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data     44702410                       # number of overall misses
system.cpu1.dcache.overall_misses::total     44702410                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data   9730301661                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total   9730301661                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data   1510540913                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total   1510540913                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data       138196                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       138196                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data       137951                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       137951                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data  11240842574                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total  11240842574                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data  11240842574                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total  11240842574                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.004032                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.004032                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.003620                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.003620                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.259646                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.259646                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.036143                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.036143                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003977                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003977                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003977                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003977                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks     10834381                       # number of writebacks
system.cpu1.dcache.writebacks::total         10834381                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements        107844027                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs        52730395505                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs        107844027                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           488.950542                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          274                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          102                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses     105784217061                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses    105784217061                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst  52730342490                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total    52730342490                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst  52730342490                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total     52730342490                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst  52730342490                       # number of overall hits
system.cpu1.icache.overall_hits::total    52730342490                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst    107844027                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total    107844027                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst    107844027                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total     107844027                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst    107844027                       # number of overall misses
system.cpu1.icache.overall_misses::total    107844027                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst  52838186517                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total  52838186517                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst  52838186517                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total  52838186517                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst  52838186517                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total  52838186517                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.002041                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002041                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.002041                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002041                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.002041                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002041                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks    107844027                       # number of writebacks
system.cpu1.icache.writebacks::total        107844027                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                    3409                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                   6009116                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                  132343     25.89%     25.89% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                    378      0.07%     25.96% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                  29466      5.76%     31.73% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                    245      0.05%     31.78% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                 348742     68.22%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total              511174                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                   132304     44.91%     44.91% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                     378      0.13%     45.04% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                   29466     10.00%     55.04% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                     245      0.08%     55.13% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                  132189     44.87%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total               294582                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            28753170157500     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               27027000      0.00%     99.93% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22             1443834000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30               27322500      0.00%     99.93% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31            19809257500      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        28774477598500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.999705                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.379045                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.576285                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                        78     18.10%     18.10% # number of syscalls executed
system.cpu2.kern.syscall::3                       269     62.41%     80.51% # number of syscalls executed
system.cpu2.kern.syscall::4                        54     12.53%     93.04% # number of syscalls executed
system.cpu2.kern.syscall::17                        8      1.86%     94.90% # number of syscalls executed
system.cpu2.kern.syscall::71                       17      3.94%     98.84% # number of syscalls executed
system.cpu2.kern.syscall::74                        5      1.16%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                   431                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                  251      0.05%      0.05% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  725      0.13%      0.18% # number of callpals executed
system.cpu2.kern.callpal::tbi                       1      0.00%      0.18% # number of callpals executed
system.cpu2.kern.callpal::swpipl               449309     81.61%     81.78% # number of callpals executed
system.cpu2.kern.callpal::rdps                  60142     10.92%     92.71% # number of callpals executed
system.cpu2.kern.callpal::rti                   31811      5.78%     98.49% # number of callpals executed
system.cpu2.kern.callpal::callsys                 831      0.15%     98.64% # number of callpals executed
system.cpu2.kern.callpal::imb                       1      0.00%     98.64% # number of callpals executed
system.cpu2.kern.callpal::rdunique               7503      1.36%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                550574                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel            32537                       # number of protection mode switches
system.cpu2.kern.mode_switch::user              29193                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel              29194                      
system.cpu2.kern.mode_good::user                29193                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.897255                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.945845                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      2066055502500      7.22%      7.22% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        26537995066500     92.78%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     725                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements         49001198                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          509.907693                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs        11247398274                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         49001198                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           229.533128                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   509.907693                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.995913                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.995913                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          491                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          477                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.958984                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses      22642018302                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses     22642018302                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data   9754130999                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total     9754130999                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data   1493000412                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total    1493000412                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data       124585                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       124585                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data       159824                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       159824                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data  11247131411                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total     11247131411                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data  11247131411                       # number of overall hits
system.cpu2.dcache.overall_hits::total    11247131411                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data     42507731                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     42507731                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data      6509895                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      6509895                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data        43420                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        43420                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data         7940                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         7940                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data     49017626                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      49017626                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data     49017626                       # number of overall misses
system.cpu2.dcache.overall_misses::total     49017626                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data   9796638730                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total   9796638730                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data   1499510307                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total   1499510307                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data       168005                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       168005                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data       167764                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       167764                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data  11296149037                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total  11296149037                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data  11296149037                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total  11296149037                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.004339                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.004339                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.004341                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.004341                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.258445                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.258445                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.047328                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.047328                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.004339                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.004339                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.004339                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.004339                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks     12833930                       # number of writebacks
system.cpu2.dcache.writebacks::total         12833930                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements        105469285                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs        53041263384                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs        105469285                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           502.907205                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses     106399552643                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses    106399552643                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst  53041572394                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total    53041572394                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst  53041572394                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total     53041572394                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst  53041572394                       # number of overall hits
system.cpu2.icache.overall_hits::total    53041572394                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst    105469285                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total    105469285                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst    105469285                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total     105469285                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst    105469285                       # number of overall misses
system.cpu2.icache.overall_misses::total    105469285                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst  53147041679                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total  53147041679                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst  53147041679                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total  53147041679                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst  53147041679                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total  53147041679                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.001984                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001984                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.001984                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001984                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.001984                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001984                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks    105469285                       # number of writebacks
system.cpu2.icache.writebacks::total        105469285                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                    3318                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                   5783928                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                  129637     26.15%     26.15% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                  29466      5.94%     32.09% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                    235      0.05%     32.14% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                 336484     67.86%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total              495822                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                   129598     44.88%     44.88% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                   29466     10.20%     55.08% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                     235      0.08%     55.16% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                  129477     44.84%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total               288776                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            28755864427000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22             1443834000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30               25396000      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31            18057604000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        28775391261000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.999699                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.384794                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.582419                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                        60     19.35%     19.35% # number of syscalls executed
system.cpu3.kern.syscall::3                       178     57.42%     76.77% # number of syscalls executed
system.cpu3.kern.syscall::4                        58     18.71%     95.48% # number of syscalls executed
system.cpu3.kern.syscall::17                        6      1.94%     97.42% # number of syscalls executed
system.cpu3.kern.syscall::71                        8      2.58%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                   310                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                  277      0.05%      0.05% # number of callpals executed
system.cpu3.kern.callpal::swpctx                  610      0.11%      0.17% # number of callpals executed
system.cpu3.kern.callpal::tbi                       1      0.00%      0.17% # number of callpals executed
system.cpu3.kern.callpal::swpipl               434724     81.35%     81.52% # number of callpals executed
system.cpu3.kern.callpal::rdps                  59793     11.19%     92.70% # number of callpals executed
system.cpu3.kern.callpal::rti                   31423      5.88%     98.58% # number of callpals executed
system.cpu3.kern.callpal::callsys                 747      0.14%     98.72% # number of callpals executed
system.cpu3.kern.callpal::imb                       1      0.00%     98.72% # number of callpals executed
system.cpu3.kern.callpal::rdunique               6814      1.28%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                534390                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel            32033                       # number of protection mode switches
system.cpu3.kern.mode_switch::user              28215                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel              28215                      
system.cpu3.kern.mode_good::user                28215                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.880810                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.936629                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      2503649883500      8.84%      8.84% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        25821310823000     91.16%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                     610                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements         46741434                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          508.987498                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs        10954040122                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         46741434                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           234.353959                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   508.987498                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.994116                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.994116                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          490                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          476                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.957031                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses      22048576441                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses     22048576441                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data   9495085825                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total     9495085825                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data   1458754879                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total    1458754879                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data       109552                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       109552                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data       140873                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       140873                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data  10953840704                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total     10953840704                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data  10953840704                       # number of overall hits
system.cpu3.dcache.overall_hits::total    10953840704                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data     40710561                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     40710561                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data      6050530                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      6050530                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data        36855                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        36855                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data         5272                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         5272                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data     46761091                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      46761091                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data     46761091                       # number of overall misses
system.cpu3.dcache.overall_misses::total     46761091                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data   9535796386                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total   9535796386                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data   1464805409                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total   1464805409                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data       146407                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       146407                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data       146145                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       146145                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data  11000601795                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total  11000601795                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data  11000601795                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total  11000601795                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.004269                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.004269                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.004131                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.004131                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.251730                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.251730                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.036074                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.036074                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.004251                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.004251                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.004251                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.004251                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks     11761716                       # number of writebacks
system.cpu3.dcache.writebacks::total         11761716                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements        103768618                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs        51601915558                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs        103768618                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           497.278624                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses     103516313180                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses    103516313180                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst  51602503663                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total    51602503663                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst  51602503663                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total     51602503663                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst  51602503663                       # number of overall hits
system.cpu3.icache.overall_hits::total    51602503663                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst    103768618                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total    103768618                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst    103768618                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total     103768618                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst    103768618                       # number of overall misses
system.cpu3.icache.overall_misses::total    103768618                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst  51706272281                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total  51706272281                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst  51706272281                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total  51706272281                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst  51706272281                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total  51706272281                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.002007                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002007                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.002007                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002007                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.002007                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002007                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks    103768618                       # number of writebacks
system.cpu3.icache.writebacks::total        103768618                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                      4096                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           1                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                5423                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                 44482560                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                       5437                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 5665                       # Transaction distribution
system.iobus.trans_dist::ReadResp                5665                       # Transaction distribution
system.iobus.trans_dist::WriteReq              821442                       # Transaction distribution
system.iobus.trans_dist::WriteResp             821442                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio       241468                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           96                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          162                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1362                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio        18144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total       261232                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side      1392982                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total      1392982                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                 1654214                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio       965872                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          384                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          221                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          681                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio        10206                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       977364                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     44497752                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     44497752                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 45475116                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements               696491                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               696491                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              6268419                       # Number of tag accesses
system.iocache.tags.data_accesses             6268419                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide         1451                       # number of ReadReq misses
system.iocache.ReadReq_misses::total             1451                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide       695040                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       695040                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide         1451                       # number of demand (read+write) misses
system.iocache.demand_misses::total              1451                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide         1451                       # number of overall misses
system.iocache.overall_misses::total             1451                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide         1451                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total           1451                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide       695040                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       695040                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide         1451                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total            1451                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide         1451                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total           1451                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks          695040                       # number of writebacks
system.iocache.writebacks::total               695040                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests     614221780                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests    307116537                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests     45592101                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops       135142523                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops    127686268                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops      7456255                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                 517                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp          295187691                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq              61071                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp             61071                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty     23963596                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean    172170747                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict         65362629                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq            52447                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq          13514                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp           65961                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq          11920376                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp         11920376                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq      213506164                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq      81681010                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.icache.mem_side::system.l2cache0.cpu_side    295925192                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side    144474810                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.icache.mem_side::system.l2cache0.cpu_side    303257883                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side    132309285                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total              875967170                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.icache.mem_side::system.l2cache0.cpu_side  12176835520                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side   3968338740                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.icache.mem_side::system.l2cache0.cpu_side  12506486784                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side   3556300180                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total             32207961224                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                        398882090                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples        1013116916                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.230759                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.438440                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0               786788063     77.66%     77.66% # Request fanout histogram
system.l2bus0.snoop_fanout::1               218872240     21.60%     99.26% # Request fanout histogram
system.l2bus0.snoop_fanout::2                 7456599      0.74%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::3                      14      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               3                       # Request fanout histogram
system.l2bus0.snoop_fanout::total          1013116916                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests     610090642                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests    305048432                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests     46056831                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops       114915463                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops     96161372                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops     18754091                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadReq                3697                       # Transaction distribution
system.l2bus1.trans_dist::ReadResp          292540167                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq              65331                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp             65331                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty     24595646                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean    167554752                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict         66785810                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq            22555                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq          13212                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp           35767                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq          12537870                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp         12537870                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq      209237903                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq      83298567                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu2.icache.mem_side::system.l2cache1.cpu_side    295587423                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side    145066931                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.icache.mem_side::system.l2cache1.cpu_side    290443135                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side    138196989                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total              869294478                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu2.icache.mem_side::system.l2cache1.cpu_side  12167560832                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side   3960744216                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.icache.mem_side::system.l2cache1.cpu_side  11947169088                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side   3747406388                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total             31822880524                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                        368266835                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples         978393919                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.230802                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.464618                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0               771332854     78.84%     78.84% # Request fanout histogram
system.l2bus1.snoop_fanout::1               188306594     19.25%     98.08% # Request fanout histogram
system.l2bus1.snoop_fanout::2                18754461      1.92%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::3                      10      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               3                       # Request fanout histogram
system.l2bus1.snoop_fanout::total           978393919                       # Request fanout histogram
system.l2cache0.tags.replacements           102757360                       # number of replacements
system.l2cache0.tags.tagsinuse            4054.582630                       # Cycle average of tags in use
system.l2cache0.tags.total_refs             442960436                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs           102757360                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                4.310742                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks   498.695042                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.inst     0.000170                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.data     0.000371                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.inst   916.784947                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data   849.916034                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.inst   927.166253                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.data   862.019812                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.121752                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.inst     0.000000                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.data     0.000000                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.inst     0.223824                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.207499                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.inst     0.226359                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.data     0.210454                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.989888                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         3976                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0          487                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1         1120                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2         1711                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3          621                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4           37                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses          4663809758                       # Number of tag accesses
system.l2cache0.tags.data_accesses         4663809758                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks     23963596                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total     23963596                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks    172170747                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total    172170747                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus0.data          835                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus1.data          231                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total           1066                       # number of UpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus0.data          442                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus1.data           94                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total          536                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus0.data      3773919                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus1.data      2732961                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total         6506880                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus0.inst     85117969                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus1.inst     87460313                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total    172578282                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus0.data     17992200                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus1.data     14760434                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total     32752634                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus0.inst     85117969                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus0.data     21766119                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.inst     87460313                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.data     17493395                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total          211837796                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus0.inst     85117969                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus0.data     21766119                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.inst     87460313                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.data     17493395                       # number of overall hits
system.l2cache0.overall_hits::total         211837796                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus0.data        37385                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus1.data         7420                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total        44805                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data         6517                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus1.data         3884                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total        10401                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus0.data      2686715                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus1.data      2725602                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total       5412317                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus0.inst     20544168                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus1.inst     20383714                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total     40927882                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data     24406828                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus1.data     24493893                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total     48900721                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.inst     20544168                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus0.data     27093543                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.inst     20383714                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.data     27219495                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total         95240920                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.inst     20544168                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus0.data     27093543                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.inst     20383714                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.data     27219495                       # number of overall misses
system.l2cache0.overall_misses::total        95240920                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks     23963596                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total     23963596                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks    172170747                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total    172170747                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus0.data        38220                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus1.data         7651                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total        45871                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data         6959                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus1.data         3978                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total        10937                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus0.data      6460634                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus1.data      5458563                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total     11919197                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus0.inst    105662137                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus1.inst    107844027                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total    213506164                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data     42399028                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus1.data     39254327                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total     81653355                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.inst    105662137                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus0.data     48859662                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.inst    107844027                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.data     44712890                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total      307078716                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.inst    105662137                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data     48859662                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.inst    107844027                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.data     44712890                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total     307078716                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus0.data     0.978153                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus1.data     0.969808                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.976761                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data     0.936485                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus1.data     0.976370                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.950992                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus0.data     0.415859                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus1.data     0.499326                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.454084                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus0.inst     0.194433                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus1.inst     0.189011                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.191694                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data     0.575646                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus1.data     0.623979                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.598882                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.inst     0.194433                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data     0.554518                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.inst     0.189011                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.data     0.608762                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.310151                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.inst     0.194433                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data     0.554518                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.inst     0.189011                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.data     0.608762                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.310151                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks       10727827                       # number of writebacks
system.l2cache0.writebacks::total            10727827                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements            99417650                       # number of replacements
system.l2cache1.tags.tagsinuse            4046.681369                       # Cycle average of tags in use
system.l2cache1.tags.total_refs             441625670                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs            99417650                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                4.442125                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks   497.086203                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu2.inst     0.000447                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu2.data     0.000011                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu3.inst     0.000342                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus2.inst   956.628547                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus2.data   876.330237                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.inst   890.239707                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.data   826.395877                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.121359                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu2.inst     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu2.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu3.inst     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus2.inst     0.233552                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus2.data     0.213948                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.inst     0.217344                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.data     0.201757                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.987959                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         4001                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4         3997                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.976807                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses          4624207043                       # Number of tag accesses
system.l2cache1.tags.data_accesses         4624207043                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks     24595646                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total     24595646                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks    167554752                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total    167554752                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus2.data          238                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus3.data          261                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total            499                       # number of UpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus2.data          165                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus3.data          123                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::total          288                       # number of SCUpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus2.data      3813700                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus3.data      3557748                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total         7371448                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus2.inst     85399732                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus3.inst     84527591                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total    169927323                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus2.data     18162027                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus3.data     17209201                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total     35371228                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus2.inst     85399732                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus2.data     21975727                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.inst     84527591                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.data     20766949                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total          212669999                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus2.inst     85399732                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus2.data     21975727                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.inst     84527591                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.data     20766949                       # number of overall hits
system.l2cache1.overall_hits::total         212669999                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus2.data         9510                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus3.data         7561                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total        17071                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus2.data         6129                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus3.data         3571                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total         9700                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus2.data      2682954                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus3.data      2482032                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total       5164986                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus2.inst     20069553                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus3.inst     19241027                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total     39310580                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus2.data     24381226                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus3.data     23531305                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total     47912531                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus2.inst     20069553                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus2.data     27064180                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.inst     19241027                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.data     26013337                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total         92388097                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus2.inst     20069553                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus2.data     27064180                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.inst     19241027                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.data     26013337                       # number of overall misses
system.l2cache1.overall_misses::total        92388097                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks     24595646                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total     24595646                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks    167554752                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total    167554752                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus2.data         9748                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus3.data         7822                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total        17570                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus2.data         6294                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus3.data         3694                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total         9988                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus2.data      6496654                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus3.data      6039780                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total     12536434                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus2.inst    105469285                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus3.inst    103768618                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total    209237903                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus2.data     42543253                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus3.data     40740506                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total     83283759                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus2.inst    105469285                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus2.data     49039907                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.inst    103768618                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.data     46780286                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total      305058096                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus2.inst    105469285                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus2.data     49039907                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.inst    103768618                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.data     46780286                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total     305058096                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus2.data     0.975585                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus3.data     0.966633                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.971599                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus2.data     0.973785                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus3.data     0.966703                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total     0.971165                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus2.data     0.412975                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus3.data     0.410947                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.411998                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus2.inst     0.190288                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus3.inst     0.185422                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.187875                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus2.data     0.573093                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus3.data     0.577590                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.575293                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus2.inst     0.190288                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus2.data     0.551881                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.inst     0.185422                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.data     0.556075                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.302854                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus2.inst     0.190288                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus2.data     0.551881                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.inst     0.185422                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.data     0.556075                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.302854                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks       10152506                       # number of writebacks
system.l2cache1.writebacks::total            10152506                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq               4214                       # Transaction distribution
system.membus0.trans_dist::ReadResp         128914614                       # Transaction distribution
system.membus0.trans_dist::WriteReq            126402                       # Transaction distribution
system.membus0.trans_dist::WriteResp           126402                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty     13549050                       # Transaction distribution
system.membus0.trans_dist::CleanEvict        72627497                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq           61557                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq         21578                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp          70180                       # Transaction distribution
system.membus0.trans_dist::ReadExReq          6075047                       # Transaction distribution
system.membus0.trans_dist::ReadExResp         6073183                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq    128910400                       # Transaction distribution
system.membus0.trans_dist::InvalidateReq       695040                       # Transaction distribution
system.membus0.trans_dist::InvalidateResp       695040                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port    100707938                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side    159473317                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave       123176                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total    260304431                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port     95418619                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave       138056                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total     95556675                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.mem_ctrls0.port         2703                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.numa_caches_downward0.cpu_side      2086395                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::total      2089098                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total             357950204                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port   2831091712                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side   3950864576                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave       480072                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total   6782436360                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port   2679556800                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave       497292                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total   2680054092                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.mem_ctrls0.port        58368                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.numa_caches_downward0.cpu_side     44517056                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::total     44575424                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total             9507065876                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                       219520428                       # Total snoops (count)
system.membus0.snoop_fanout::samples        481342832                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.455998                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.498060                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2              261851233     54.40%     54.40% # Request fanout histogram
system.membus0.snoop_fanout::3              219491599     45.60%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total          481342832                       # Request fanout histogram
system.membus1.trans_dist::ReadReq               3697                       # Transaction distribution
system.membus1.trans_dist::ReadResp         135889277                       # Transaction distribution
system.membus1.trans_dist::WriteReq             65331                       # Transaction distribution
system.membus1.trans_dist::WriteResp            65331                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty     18976186                       # Transaction distribution
system.membus1.trans_dist::CleanEvict       112126757                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq           32533                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq         16479                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp          38555                       # Transaction distribution
system.membus1.trans_dist::ReadExReq         10447457                       # Transaction distribution
system.membus1.trans_dist::ReadExResp        10445720                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq    135885580                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port    152367132                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side    115284300                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total    267651432                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port    156341471                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total    156341471                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total             423992903                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port   3871827008                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side   2691242764                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total   6563069772                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port   4017106624                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total   4017106624                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total            10580176396                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                       161769308                       # Total snoops (count)
system.membus1.snoop_fanout::samples        448554877                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.360592                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.480172                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1              286809560     63.94%     63.94% # Request fanout histogram
system.membus1.snoop_fanout::2              161745317     36.06%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total          448554877                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements     57616699                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.912900                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs       112039                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs     57616699                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.001945                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks     2.423680                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.inst     0.659140                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     5.974992                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.inst     0.678952                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.data     6.176102                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::tsunami.ide     0.000034                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.151480                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.inst     0.041196                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.373437                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.inst     0.042434                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.data     0.386006                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::tsunami.ide     0.000002                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.994556                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses    921705523                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses    921705523                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks      9000193                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total      9000193                       # number of WritebackDirty hits
system.numa_caches_downward0.UpgradeReq_hits::switch_cpus1.data            1                       # number of UpgradeReq hits
system.numa_caches_downward0.UpgradeReq_hits::total            1                       # number of UpgradeReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus0.data        32453                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus1.data        33834                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total        66287                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus0.inst           42                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus0.data        17196                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus1.inst           43                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus1.data        18322                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total        35603                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus0.inst           42                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus0.data        49649                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus1.inst           43                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus1.data        52156                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total       101890                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus0.inst           42                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus0.data        49649                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus1.inst           43                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus1.data        52156                       # number of overall hits
system.numa_caches_downward0.overall_hits::total       101890                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus0.data         4900                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus1.data         3633                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total         8533                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data         1527                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus1.data         1314                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total         2841                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus0.data      2279423                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus1.data      2353129                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total      4632552                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.inst      3189028                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data     20913916                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.inst      3228046                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.data     21359882                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::tsunami.ide         1012                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total     48691884                       # number of ReadSharedReq misses
system.numa_caches_downward0.InvalidateReq_misses::tsunami.ide       694208                       # number of InvalidateReq misses
system.numa_caches_downward0.InvalidateReq_misses::total       694208                       # number of InvalidateReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.inst      3189028                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data     23193339                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.inst      3228046                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.data     23713011                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::tsunami.ide         1012                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total     53324436                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.inst      3189028                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data     23193339                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.inst      3228046                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.data     23713011                       # number of overall misses
system.numa_caches_downward0.overall_misses::tsunami.ide         1012                       # number of overall misses
system.numa_caches_downward0.overall_misses::total     53324436                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks      9000193                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total      9000193                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus0.data         4900                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus1.data         3634                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total         8534                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data         1527                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus1.data         1314                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total         2841                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus0.data      2311876                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus1.data      2386963                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total      4698839                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.inst      3189070                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data     20931112                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.inst      3228089                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.data     21378204                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::tsunami.ide         1012                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total     48727487                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::tsunami.ide       694208                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::total       694208                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.inst      3189070                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus0.data     23242988                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.inst      3228089                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.data     23765167                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::tsunami.ide         1012                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total     53426326                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.inst      3189070                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data     23242988                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.inst      3228089                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.data     23765167                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::tsunami.ide         1012                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total     53426326                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus1.data     0.999725                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total     0.999883                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus0.data     0.985962                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus1.data     0.985826                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.985893                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.inst     0.999987                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data     0.999178                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.inst     0.999987                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.data     0.999143                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::tsunami.ide            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.999269                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.inst     0.999987                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data     0.997864                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.inst     0.999987                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.data     0.997805                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.998093                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.inst     0.999987                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data     0.997864                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.inst     0.999987                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.data     0.997805                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.998093                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks      8898607                       # number of writebacks
system.numa_caches_downward0.writebacks::total      8898607                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements     41290641                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    15.889891                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs        61958                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs     41290641                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.001501                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     2.799221                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus2.inst     5.266600                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus2.data     1.501327                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.inst     4.977220                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.data     1.345522                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.174951                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus2.inst     0.329163                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus2.data     0.093833                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.inst     0.311076                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.data     0.084095                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.993118                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           11                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses    644364939                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses    644364939                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks      2211751                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total      2211751                       # number of WritebackDirty hits
system.numa_caches_downward1.UpgradeReq_hits::switch_cpus2.data            2                       # number of UpgradeReq hits
system.numa_caches_downward1.UpgradeReq_hits::switch_cpus3.data            3                       # number of UpgradeReq hits
system.numa_caches_downward1.UpgradeReq_hits::total            5                       # number of UpgradeReq hits
system.numa_caches_downward1.SCUpgradeReq_hits::switch_cpus2.data            2                       # number of SCUpgradeReq hits
system.numa_caches_downward1.SCUpgradeReq_hits::switch_cpus3.data            1                       # number of SCUpgradeReq hits
system.numa_caches_downward1.SCUpgradeReq_hits::total            3                       # number of SCUpgradeReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus2.data        10290                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus3.data         7282                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::total        17572                       # number of ReadExReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus2.inst         1336                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus2.data        14705                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus3.inst         1087                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus3.data        13439                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::total        30567                       # number of ReadSharedReq hits
system.numa_caches_downward1.demand_hits::switch_cpus2.inst         1336                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus2.data        24995                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus3.inst         1087                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus3.data        20721                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total        48139                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus2.inst         1336                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus2.data        24995                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus3.inst         1087                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus3.data        20721                       # number of overall hits
system.numa_caches_downward1.overall_hits::total        48139                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus2.data         3603                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus3.data         4081                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total         7684                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus2.data         4357                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus3.data         2257                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total         6614                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus2.data       349490                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus3.data       324624                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total       674114                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus2.inst     16837660                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus2.data      3195005                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.inst     16157794                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.data      2918435                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total     39108894                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus2.inst     16837660                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus2.data      3544495                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus3.inst     16157794                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus3.data      3243059                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total     39783008                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus2.inst     16837660                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus2.data      3544495                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus3.inst     16157794                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus3.data      3243059                       # number of overall misses
system.numa_caches_downward1.overall_misses::total     39783008                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks      2211751                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total      2211751                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus2.data         3605                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus3.data         4084                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total         7689                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus2.data         4359                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus3.data         2258                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total         6617                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus2.data       359780                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus3.data       331906                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total       691686                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus2.inst     16838996                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus2.data      3209710                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.inst     16158881                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.data      2931874                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total     39139461                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus2.inst     16838996                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus2.data      3569490                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus3.inst     16158881                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus3.data      3263780                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total     39831147                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus2.inst     16838996                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus2.data      3569490                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.inst     16158881                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.data      3263780                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total     39831147                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus2.data     0.999445                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus3.data     0.999265                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total     0.999350                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus2.data     0.999541                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus3.data     0.999557                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total     0.999547                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus2.data     0.971399                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus3.data     0.978060                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total     0.974595                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus2.inst     0.999921                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus2.data     0.995419                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.inst     0.999933                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.data     0.995416                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total     0.999219                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus2.inst     0.999921                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus2.data     0.992998                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.inst     0.999933                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.data     0.993651                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.998791                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus2.inst     0.999921                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus2.data     0.992998                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.inst     0.999933                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.data     0.993651                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.998791                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks      2166295                       # number of writebacks
system.numa_caches_downward1.writebacks::total      2166295                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements     41221956                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    15.878084                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs        52085                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs     41221956                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.001264                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     1.520104                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus2.inst     5.752593                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus2.data     1.670795                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.inst     5.436155                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.data     1.498437                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.095007                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus2.inst     0.359537                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus2.data     0.104425                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.inst     0.339760                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.data     0.093652                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.992380                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           11                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses    643509831                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses    643509831                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks      2166295                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total      2166295                       # number of WritebackDirty hits
system.numa_caches_upward0.UpgradeReq_hits::switch_cpus2.data            3                       # number of UpgradeReq hits
system.numa_caches_upward0.UpgradeReq_hits::switch_cpus3.data            1                       # number of UpgradeReq hits
system.numa_caches_upward0.UpgradeReq_hits::total            4                       # number of UpgradeReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus2.data         6991                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus3.data         5577                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::total        12568                       # number of ReadExReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus2.inst          508                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus2.data        15774                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus3.inst          421                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus3.data        11845                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total        28548                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus2.inst          508                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus2.data        22765                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus3.inst          421                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus3.data        17422                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total        41116                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus2.inst          508                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus2.data        22765                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus3.inst          421                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus3.data        17422                       # number of overall hits
system.numa_caches_upward0.overall_hits::total        41116                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus2.data         3600                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus3.data         4080                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total         7680                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus2.data         4357                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus3.data         2257                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total         6614                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus2.data       342499                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus3.data       319047                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total       661546                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus2.inst     16837152                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus2.data      3179231                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.inst     16157373                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.data      2906590                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total     39080346                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus2.inst     16837152                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus2.data      3521730                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus3.inst     16157373                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus3.data      3225637                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total     39741892                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus2.inst     16837152                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus2.data      3521730                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus3.inst     16157373                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus3.data      3225637                       # number of overall misses
system.numa_caches_upward0.overall_misses::total     39741892                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks      2166295                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total      2166295                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus2.data         3603                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus3.data         4081                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total         7684                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus2.data         4357                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus3.data         2257                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total         6614                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus2.data       349490                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus3.data       324624                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total       674114                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus2.inst     16837660                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus2.data      3195005                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.inst     16157794                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.data      2918435                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total     39108894                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus2.inst     16837660                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus2.data      3544495                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus3.inst     16157794                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus3.data      3243059                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total     39783008                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus2.inst     16837660                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus2.data      3544495                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.inst     16157794                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.data      3243059                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total     39783008                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus2.data     0.999167                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus3.data     0.999755                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total     0.999479                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus2.data     0.979997                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus3.data     0.982820                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total     0.981356                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus2.inst     0.999970                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus2.data     0.995063                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.inst     0.999974                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.data     0.995941                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.999270                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus2.inst     0.999970                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus2.data     0.993577                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.inst     0.999974                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.data     0.994628                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.998966                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus2.inst     0.999970                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus2.data     0.993577                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.inst     0.999974                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.data     0.994628                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.998966                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks      2126183                       # number of writebacks
system.numa_caches_upward0.writebacks::total      2126183                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements     57506441                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.893213                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs        84806                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs     57506441                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.001475                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks     2.113463                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.inst     0.713189                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.data     6.065889                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.inst     0.731822                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.data     6.268818                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::tsunami.ide     0.000033                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.132091                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.inst     0.044574                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.data     0.379118                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.inst     0.045739                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.data     0.391801                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::tsunami.ide     0.000002                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.993326                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses    920592714                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses    920592714                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks      8898607                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total      8898607                       # number of WritebackDirty hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus0.data        23763                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus1.data        21853                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total        45616                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus0.inst           17                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus0.data        14066                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus1.inst            7                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus1.data        15325                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total        29415                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus0.inst           17                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus0.data        37829                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus1.inst            7                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus1.data        37178                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total        75031                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus0.inst           17                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus0.data        37829                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus1.inst            7                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus1.data        37178                       # number of overall hits
system.numa_caches_upward1.overall_hits::total        75031                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus0.data         4901                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus1.data         3633                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total         8534                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus0.data         1527                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus1.data         1314                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total         2841                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus0.data      2255659                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus1.data      2331276                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::tsunami.ide       694208                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total      5281143                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.inst      3189011                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.data     20899850                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.inst      3228039                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.data     21344557                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::tsunami.ide         1012                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total     48662469                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus0.inst      3189011                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus0.data     23155509                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.inst      3228039                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.data     23675833                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::tsunami.ide       695220                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total     53943612                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus0.inst      3189011                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus0.data     23155509                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.inst      3228039                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.data     23675833                       # number of overall misses
system.numa_caches_upward1.overall_misses::tsunami.ide       695220                       # number of overall misses
system.numa_caches_upward1.overall_misses::total     53943612                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks      8898607                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total      8898607                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus0.data         4901                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus1.data         3633                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total         8534                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus0.data         1527                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus1.data         1314                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total         2841                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus0.data      2279422                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus1.data      2353129                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::tsunami.ide       694208                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total      5326759                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.inst      3189028                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.data     20913916                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.inst      3228046                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.data     21359882                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::tsunami.ide         1012                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total     48691884                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus0.inst      3189028                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus0.data     23193338                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.inst      3228046                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.data     23713011                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::tsunami.ide       695220                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total     54018643                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.inst      3189028                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.data     23193338                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.inst      3228046                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.data     23713011                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::tsunami.ide       695220                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total     54018643                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus0.data     0.989575                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus1.data     0.990713                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::tsunami.ide            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.991436                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.inst     0.999995                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.data     0.999327                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.inst     0.999998                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.data     0.999283                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::tsunami.ide            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.999396                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.inst     0.999995                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.data     0.998369                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.inst     0.999998                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.data     0.998432                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.998611                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.inst     0.999995                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.data     0.998369                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.inst     0.999998                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.data     0.998432                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.998611                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks      8823680                       # number of writebacks
system.numa_caches_upward1.writebacks::total      8823680                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits          9568152458                       # DTB read hits
system.switch_cpus0.dtb.read_misses           3897475                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses      9556192433                       # DTB read accesses
system.switch_cpus0.dtb.write_hits         1474512282                       # DTB write hits
system.switch_cpus0.dtb.write_misses           202851                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses     1465655773                       # DTB write accesses
system.switch_cpus0.dtb.data_hits         11042664740                       # DTB hits
system.switch_cpus0.dtb.data_misses           4100326                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses     11021848206                       # DTB accesses
system.switch_cpus0.itb.fetch_hits        51854812442                       # ITB hits
system.switch_cpus0.itb.fetch_misses          1125058                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses    51855937500                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles             57548958902                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts        51921826542                       # Number of instructions committed
system.switch_cpus0.committedOps          51921826542                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses  49455855960                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses      10542495                       # Number of float alu accesses
system.switch_cpus0.num_func_calls           67200259                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts    594902683                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts         49455855960                       # number of integer instructions
system.switch_cpus0.num_fp_insts             10542495                       # number of float instructions
system.switch_cpus0.num_int_register_reads  81113630178                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes  47135496762                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads       494004                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes       493404                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs          11047351990                       # number of memory refs
system.switch_cpus0.num_load_insts         9572605074                       # Number of load instructions
system.switch_cpus0.num_store_insts        1474746916                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      5622247515.833965                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      51926711386.166031                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.902305                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.097695                       # Percentage of idle cycles
system.switch_cpus0.Branches                712001102                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass   2414586279      4.65%      4.65% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu      38199684947     73.57%     78.22% # Class of executed instruction
system.switch_cpus0.op_class::IntMult       204519956      0.39%     78.61% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     78.61% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd        9971695      0.02%     78.63% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp             30      0.00%     78.63% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt          41133      0.00%     78.63% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult           180      0.00%     78.63% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv          13831      0.00%     78.63% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     78.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     78.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     78.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     78.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     78.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     78.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     78.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     78.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     78.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     78.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     78.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     78.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     78.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     78.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     78.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     78.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     78.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     78.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     78.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     78.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     78.63% # Class of executed instruction
system.switch_cpus0.op_class::MemRead      9573053214     18.44%     97.06% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite     1474809636      2.84%     99.91% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess      49245999      0.09%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total       51925926900                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits          9729862663                       # DTB read hits
system.switch_cpus1.dtb.read_misses           3911293                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses      9721953866                       # DTB read accesses
system.switch_cpus1.dtb.write_hits         1510708964                       # DTB write hits
system.switch_cpus1.dtb.write_misses           205127                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses     1504307694                       # DTB write accesses
system.switch_cpus1.dtb.data_hits         11240571627                       # DTB hits
system.switch_cpus1.dtb.data_misses           4116420                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses     11226261560                       # DTB accesses
system.switch_cpus1.itb.fetch_hits        52783640721                       # ITB hits
system.switch_cpus1.itb.fetch_misses          1121937                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses    52784762658                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles             57551162595                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts        52834070064                       # Number of instructions committed
system.switch_cpus1.committedOps          52834070064                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses  50318461304                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses      10190442                       # Number of float alu accesses
system.switch_cpus1.num_func_calls           69449147                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts    602782149                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts         50318461304                       # number of integer instructions
system.switch_cpus1.num_fp_insts             10190442                       # number of float instructions
system.switch_cpus1.num_int_register_reads  82513654251                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes  47950004799                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads       478541                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes       477736                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs          11245296563                       # number of memory refs
system.switch_cpus1.num_load_insts         9734351330                       # Number of load instructions
system.switch_cpus1.num_store_insts        1510945233                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      4710176763.643245                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      52840985831.356758                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.918157                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.081843                       # Percentage of idle cycles
system.switch_cpus1.Branches                723133987                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass   2463614853      4.66%      4.66% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu      38863922320     73.55%     78.22% # Class of executed instruction
system.switch_cpus1.op_class::IntMult       206262504      0.39%     78.61% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     78.61% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd        9640973      0.02%     78.62% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp             38      0.00%     78.62% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt          41895      0.00%     78.62% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult           228      0.00%     78.62% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv          14118      0.00%     78.62% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     78.62% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     78.62% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     78.62% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     78.62% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     78.62% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     78.62% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     78.62% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     78.62% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     78.62% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     78.62% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     78.62% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     78.62% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     78.62% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     78.62% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     78.62% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     78.62% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     78.62% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     78.62% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     78.62% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     78.62% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     78.62% # Class of executed instruction
system.switch_cpus1.op_class::MemRead      9734606337     18.42%     97.05% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite     1510948451      2.86%     99.91% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess      49134800      0.09%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total       52838186517                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits          9796228932                       # DTB read hits
system.switch_cpus2.dtb.read_misses           4060794                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses      9786703151                       # DTB read accesses
system.switch_cpus2.dtb.write_hits         1499712481                       # DTB write hits
system.switch_cpus2.dtb.write_misses           210971                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses     1492390591                       # DTB write accesses
system.switch_cpus2.dtb.data_hits         11295941413                       # DTB hits
system.switch_cpus2.dtb.data_misses           4271765                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses     11279093742                       # DTB accesses
system.switch_cpus2.itb.fetch_hits        53081399565                       # ITB hits
system.switch_cpus2.itb.fetch_misses          1156680                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses    53082556245                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles             57548958595                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts        53142769871                       # Number of instructions committed
system.switch_cpus2.committedOps          53142769871                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses  50620894160                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses      10381968                       # Number of float alu accesses
system.switch_cpus2.num_func_calls           67644994                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts    604423302                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts         50620894160                       # number of integer instructions
system.switch_cpus2.num_fp_insts             10381968                       # number of float instructions
system.switch_cpus2.num_int_register_reads  83045208111                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes  48259893811                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads       490260                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes       489484                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs          11300826595                       # number of memory refs
system.switch_cpus2.num_load_insts         9800870998                       # Number of load instructions
system.switch_cpus2.num_store_insts        1499955597                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      4401109166.057283                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      53147849428.942719                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.923524                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.076476                       # Percentage of idle cycles
system.switch_cpus2.Branches                722540760                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass   2470141043      4.65%      4.65% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu      39106504561     73.58%     78.23% # Class of executed instruction
system.switch_cpus2.op_class::IntMult       208417821      0.39%     78.62% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     78.62% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd        9812487      0.02%     78.64% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp             32      0.00%     78.64% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt          40716      0.00%     78.64% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult           176      0.00%     78.64% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv          13681      0.00%     78.64% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     78.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     78.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     78.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     78.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     78.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     78.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     78.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     78.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     78.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     78.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     78.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     78.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     78.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     78.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     78.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     78.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     78.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     78.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     78.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     78.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     78.64% # Class of executed instruction
system.switch_cpus2.op_class::MemRead      9801186810     18.44%     97.08% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite     1499965880      2.82%     99.90% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess      50958472      0.10%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total       53147041679                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits          9535373409                       # DTB read hits
system.switch_cpus3.dtb.read_misses           3922537                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses      9526846573                       # DTB read accesses
system.switch_cpus3.dtb.write_hits         1464981961                       # DTB write hits
system.switch_cpus3.dtb.write_misses           204248                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses     1457878540                       # DTB write accesses
system.switch_cpus3.dtb.data_hits         11000355370                       # DTB hits
system.switch_cpus3.dtb.data_misses           4126785                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses     10984725113                       # DTB accesses
system.switch_cpus3.itb.fetch_hits        51647925681                       # ITB hits
system.switch_cpus3.itb.fetch_misses          1093047                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses    51649018728                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles             57550785840                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts        51702145465                       # Number of instructions committed
system.switch_cpus3.committedOps          51702145465                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses  49247317271                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses      10229613                       # Number of float alu accesses
system.switch_cpus3.num_func_calls           67568041                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts    588840884                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts         49247317271                       # number of integer instructions
system.switch_cpus3.num_fp_insts             10229613                       # number of float instructions
system.switch_cpus3.num_int_register_reads  80786107924                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes  46942539175                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads       476227                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes       475605                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs          11005083580                       # number of memory refs
system.switch_cpus3.num_load_insts         9539865558                       # Number of load instructions
system.switch_cpus3.num_store_insts        1465218022                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      5842118256.535041                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      51708667583.464958                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.898488                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.101512                       # Percentage of idle cycles
system.switch_cpus3.Branches                705874202                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass   2404246563      4.65%      4.65% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu      38037058627     73.56%     78.21% # Class of executed instruction
system.switch_cpus3.op_class::IntMult       200761236      0.39%     78.60% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     78.60% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd        9678166      0.02%     78.62% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp             30      0.00%     78.62% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt          39246      0.00%     78.62% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult           180      0.00%     78.62% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv          13200      0.00%     78.62% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     78.62% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     78.62% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     78.62% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     78.62% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     78.62% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     78.62% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     78.62% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     78.62% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     78.62% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     78.62% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     78.62% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     78.62% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     78.62% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     78.62% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     78.62% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     78.62% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     78.62% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     78.62% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     78.62% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     78.62% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     78.62% # Class of executed instruction
system.switch_cpus3.op_class::MemRead      9540133102     18.45%     97.07% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite     1465222285      2.83%     99.91% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess      49119646      0.09%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total       51706272281                       # Class of executed instruction
system.system_bus.trans_dist::ReadReq            3697                       # Transaction distribution
system.system_bus.trans_dist::ReadResp       87804475                       # Transaction distribution
system.system_bus.trans_dist::WriteReq          65331                       # Transaction distribution
system.system_bus.trans_dist::WriteResp         65331                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty     11064902                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict     77526792                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq        19568                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq        12155                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp        25673                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq       6001859                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp      6000873                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq     87800778                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side    161251379                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total    161251379                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side    115140055                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total    115140055                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total          276391434                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side   4026704000                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total   4026704000                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side   2685252684                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total   2685252684                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total          6711956684                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                    282382623                       # Total snoops (count)
system.system_bus.snoop_fanout::samples     464824658                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.607389                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.488331                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1           182495082     39.26%     39.26% # Request fanout histogram
system.system_bus.snoop_fanout::2           282329576     60.74%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total       464824658                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001659                       # Number of seconds simulated
sim_ticks                                  1658655000                       # Number of ticks simulated
final_tick                               31039934777000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                            60703718418                       # Simulator instruction rate (inst/s)
host_op_rate                              60703262579                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              480078614                       # Simulator tick rate (ticks/s)
host_mem_usage                                 773532                       # Number of bytes of host memory used
host_seconds                                     3.46                       # Real time elapsed on the host
sim_insts                                209726230659                       # Number of instructions simulated
sim_ops                                  209726230659                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus0.inst         6080                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus0.data         1600                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.inst       188416                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.data       322944                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.inst        47616                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.data        15296                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.inst       107072                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.data       151232                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total            840256                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus0.inst         6080                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus1.inst       188416                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus2.inst        47616                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus3.inst       107072                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       349184                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks       281408                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total         281408                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus0.inst           95                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus0.data           25                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.inst         2944                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.data         5046                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.inst          744                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.data          239                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.inst         1673                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.data         2363                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              13129                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks         4397                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total              4397                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus0.inst      3665621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus0.data       964637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.inst    113595654                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.data    194702334                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.inst     28707597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.data      9221930                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.inst     64553509                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.data     91177490                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            506588772                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus0.inst      3665621                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus1.inst    113595654                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus2.inst     28707597                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus3.inst     64553509                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total       210522381                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks      169660357                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           169660357                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks      169660357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.inst      3665621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.data       964637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.inst    113595654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.data    194702334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.inst     28707597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.data      9221930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.inst     64553509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.data     91177490                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           676249130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus0.data          192                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.inst        63168                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.data       368960                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.data        85248                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.data       449600                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total            974336                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus1.inst        63168                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus2.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus3.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        70336                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks       556544                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total         556544                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus0.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.inst          987                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.data         5765                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.inst           72                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.data         1332                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.inst           40                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.data         7025                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total              15224                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks         8696                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total              8696                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus0.data       115756                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.inst     38083869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.data    222445295                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.inst      2778155                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.data     51395860                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.inst      1543419                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.data    271063000                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            587425354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus1.inst     38083869                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus2.inst      2778155                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus3.inst      1543419                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total        42405443                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks      335539338                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           335539338                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks      335539338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.data       115756                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.inst     38083869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.data    222445295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.inst      2778155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.data     51395860                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.inst      1543419                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.data    271063000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           922964691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       6                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      1038                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     434     42.05%     42.05% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    139     13.47%     55.52% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      1      0.10%     55.62% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.10%     55.72% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    457     44.28%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                1032                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      434     43.06%     43.06% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     139     13.79%     56.85% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       1      0.10%     56.94% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.10%     57.04% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     433     42.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 1008                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0              1565112000     95.52%     95.52% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               10425000      0.64%     96.16% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                  49000      0.00%     96.16% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.01%     96.17% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               62722000      3.83%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total          1638472500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.947484                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.976744                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::swpipl                  750     83.61%     83.61% # number of callpals executed
system.cpu0.kern.callpal::rdps                      6      0.67%     84.28% # number of callpals executed
system.cpu0.kern.callpal::rti                     141     15.72%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   897                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              141                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements               51                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          499.185091                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             114221                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              538                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           212.306691                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   499.185091                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.974971                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.974971                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          487                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          440                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.951172                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           115623                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          115623                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        35712                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          35712                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        20086                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         20086                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          990                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          990                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          848                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          848                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        55798                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           55798                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        55798                       # number of overall hits
system.cpu0.dcache.overall_hits::total          55798                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data           70                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total           70                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           32                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           32                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           14                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           14                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           16                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           16                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data          102                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total           102                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data          102                       # number of overall misses
system.cpu0.dcache.overall_misses::total          102                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        35782                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        35782                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        20118                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        20118                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1004                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1004                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          864                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          864                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        55900                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        55900                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        55900                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        55900                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.001956                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.001956                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.001591                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.001591                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.013944                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.013944                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.001825                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.001825                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.001825                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.001825                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           25                       # number of writebacks
system.cpu0.dcache.writebacks::total               25                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              173                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             619760                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              685                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           904.759124                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           45                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           58                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          409                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           380531                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          380531                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       190006                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         190006                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       190006                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          190006                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       190006                       # number of overall hits
system.cpu0.icache.overall_hits::total         190006                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst          173                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          173                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst          173                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           173                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst          173                       # number of overall misses
system.cpu0.icache.overall_misses::total          173                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       190179                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       190179                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       190179                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       190179                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       190179                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       190179                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000910                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000910                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000910                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000910                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000910                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000910                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks          173                       # number of writebacks
system.cpu0.icache.writebacks::total              173                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      8969                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    3640     49.58%     49.58% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      1      0.01%     49.60% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.01%     49.61% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   3699     50.39%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                7341                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     3640     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       1      0.01%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.01%     50.02% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    3639     49.98%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 7281                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               720766000     49.52%     49.52% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                  49000      0.00%     49.53% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.01%     49.54% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              734387000     50.46%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total          1455366500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.983779                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.991827                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1      2.04%      2.04% # number of syscalls executed
system.cpu1.kern.syscall::3                         1      2.04%      4.08% # number of syscalls executed
system.cpu1.kern.syscall::4                         7     14.29%     18.37% # number of syscalls executed
system.cpu1.kern.syscall::6                         2      4.08%     22.45% # number of syscalls executed
system.cpu1.kern.syscall::19                        1      2.04%     24.49% # number of syscalls executed
system.cpu1.kern.syscall::54                        1      2.04%     26.53% # number of syscalls executed
system.cpu1.kern.syscall::71                        1      2.04%     28.57% # number of syscalls executed
system.cpu1.kern.syscall::73                       35     71.43%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    49                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.01%      0.01% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   53      0.70%      0.71% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.03%      0.74% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 7263     95.83%     96.57% # number of callpals executed
system.cpu1.kern.callpal::rdps                      4      0.05%     96.62% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.01%     96.64% # number of callpals executed
system.cpu1.kern.callpal::rti                      76      1.00%     97.64% # number of callpals executed
system.cpu1.kern.callpal::callsys                  59      0.78%     98.42% # number of callpals executed
system.cpu1.kern.callpal::imb                       5      0.07%     98.48% # number of callpals executed
system.cpu1.kern.callpal::rdunique                115      1.52%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  7579                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              128                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 74                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  2                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 75                      
system.cpu1.kern.mode_good::user                   74                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.585938                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.500000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.735294                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        1235768500     89.21%     89.21% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           149421000     10.79%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements            22162                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          495.969880                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             698455                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            22529                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            31.002486                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   495.969880                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.968691                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.968691                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          367                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          367                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.716797                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          1458549                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         1458549                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       445741                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         445741                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       232050                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        232050                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         8599                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         8599                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         9447                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         9447                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       677791                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          677791                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       677791                       # number of overall hits
system.cpu1.dcache.overall_hits::total         677791                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        15000                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        15000                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         6398                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         6398                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          890                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          890                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           37                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           37                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        21398                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         21398                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        21398                       # number of overall misses
system.cpu1.dcache.overall_misses::total        21398                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       460741                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       460741                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       238448                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       238448                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         9489                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9489                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         9484                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         9484                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       699189                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       699189                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       699189                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       699189                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.032556                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.032556                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.026832                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.026832                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.093793                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.093793                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.003901                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.003901                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.030604                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.030604                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.030604                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.030604                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        15573                       # number of writebacks
system.cpu1.dcache.writebacks::total            15573                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             8546                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.971336                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2780271                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             9058                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           306.940936                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.971336                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999944                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999944                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          5527783                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         5527783                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      2751065                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2751065                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      2751065                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2751065                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      2751065                       # number of overall hits
system.cpu1.icache.overall_hits::total        2751065                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         8551                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         8551                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         8551                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          8551                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         8551                       # number of overall misses
system.cpu1.icache.overall_misses::total         8551                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      2759616                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2759616                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      2759616                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2759616                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      2759616                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2759616                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.003099                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003099                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.003099                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003099                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.003099                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003099                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         8546                       # number of writebacks
system.cpu1.icache.writebacks::total             8546                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                       813                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                     103     45.37%     45.37% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      1      0.44%     45.81% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      3      1.32%     47.14% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                    120     52.86%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                 227                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                      103     49.28%     49.28% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       1      0.48%     49.76% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       3      1.44%     51.20% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                     102     48.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                  209                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0              1630135000     99.47%     99.47% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                  49000      0.00%     99.47% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 351500      0.02%     99.49% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31                8350500      0.51%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total          1638886000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.850000                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.920705                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu2.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu2.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                     3                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    1      0.33%      0.33% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   58     19.33%     19.67% # number of callpals executed
system.cpu2.kern.callpal::tbi                       4      1.33%     21.00% # number of callpals executed
system.cpu2.kern.callpal::swpipl                  154     51.33%     72.33% # number of callpals executed
system.cpu2.kern.callpal::rdps                      3      1.00%     73.33% # number of callpals executed
system.cpu2.kern.callpal::rti                      70     23.33%     96.67% # number of callpals executed
system.cpu2.kern.callpal::callsys                   9      3.00%     99.67% # number of callpals executed
system.cpu2.kern.callpal::imb                       1      0.33%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                   300                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              128                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                 67                      
system.cpu2.kern.mode_good::user                   67                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.523438                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.687179                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      172029844000    100.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user             8186500      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements             2316                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          482.007748                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs              89414                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             2773                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            32.244501                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   482.007748                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.941421                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.941421                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          457                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses            87847                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses           87847                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        24535                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          24535                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        14604                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         14604                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          446                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          446                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          453                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          453                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data        39139                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total           39139                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data        39139                       # number of overall hits
system.cpu2.dcache.overall_hits::total          39139                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         1686                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         1686                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          866                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          866                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data           46                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total           46                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           39                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           39                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         2552                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          2552                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         2552                       # number of overall misses
system.cpu2.dcache.overall_misses::total         2552                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        26221                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        26221                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        15470                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        15470                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          492                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          492                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          492                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          492                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data        41691                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total        41691                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data        41691                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total        41691                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.064300                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.064300                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.055979                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.055979                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.093496                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.093496                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.079268                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.079268                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.061212                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.061212                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.061212                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.061212                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1000                       # number of writebacks
system.cpu2.dcache.writebacks::total             1000                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements             1376                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             505050                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             1888                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           267.505297                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          469                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           43                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses           291568                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses          291568                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       143720                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         143720                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       143720                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          143720                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       143720                       # number of overall hits
system.cpu2.icache.overall_hits::total         143720                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst         1376                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         1376                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst         1376                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          1376                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst         1376                       # number of overall misses
system.cpu2.icache.overall_misses::total         1376                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       145096                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       145096                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       145096                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       145096                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       145096                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       145096                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.009483                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.009483                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.009483                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.009483                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.009483                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.009483                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks         1376                       # number of writebacks
system.cpu2.icache.writebacks::total             1376                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1220                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     252     49.51%     49.51% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      1      0.20%     49.71% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      0.20%     49.90% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    255     50.10%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 509                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      250     49.90%     49.90% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       1      0.20%     50.10% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      0.20%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     249     49.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  501                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0              1831469000     99.15%     99.15% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                  49000      0.00%     99.15% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 112000      0.01%     99.15% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               15616000      0.85%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total          1847246000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.992063                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.976471                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.984283                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu3.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu3.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu3.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu3.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    12                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    3      0.51%      0.51% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   53      9.08%      9.59% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  406     69.52%     79.11% # number of callpals executed
system.cpu3.kern.callpal::rdps                      3      0.51%     79.62% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.17%     79.79% # number of callpals executed
system.cpu3.kern.callpal::rti                     101     17.29%     97.09% # number of callpals executed
system.cpu3.kern.callpal::callsys                  15      2.57%     99.66% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.34%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   584                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              153                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 96                      
system.cpu3.kern.mode_good::user                   97                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.627451                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.772000                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      453208686500     99.98%     99.98% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user            75501500      0.02%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements            12904                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          487.134471                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             236481                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            13416                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            17.626789                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   487.134471                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.951435                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.951435                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          456                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           55                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           364919                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          364919                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        78716                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          78716                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        81746                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         81746                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1174                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1174                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1242                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1242                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       160462                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          160462                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       160462                       # number of overall hits
system.cpu3.dcache.overall_hits::total         160462                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         5879                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         5879                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         7034                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         7034                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          128                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          128                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           54                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           54                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12913                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12913                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12913                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12913                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        84595                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        84595                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        88780                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        88780                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1302                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1302                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1296                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1296                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       173375                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       173375                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       173375                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       173375                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.069496                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.069496                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.079230                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.079230                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.098310                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.098310                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.041667                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.041667                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.074480                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.074480                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.074480                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.074480                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8292                       # number of writebacks
system.cpu3.dcache.writebacks::total             8292                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             4430                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.999683                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            1057956                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             4942                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           214.074464                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   511.999683                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.999999                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          134                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          329                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           933388                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          933388                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       460046                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         460046                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       460046                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          460046                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       460046                       # number of overall hits
system.cpu3.icache.overall_hits::total         460046                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         4432                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         4432                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         4432                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          4432                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         4432                       # number of overall misses
system.cpu3.icache.overall_misses::total         4432                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       464478                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       464478                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       464478                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       464478                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       464478                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       464478                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.009542                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.009542                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.009542                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.009542                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.009542                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.009542                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         4430                       # number of writebacks
system.cpu3.icache.writebacks::total             4430                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  834                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 834                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 578                       # Transaction distribution
system.iobus.trans_dist::WriteResp                578                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          306                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio         1112                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1406                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2824                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    2824                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1529                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          703                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3456                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     3456                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests         62113                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests        31178                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests         1581                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops           11849                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops        11653                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops          196                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                 834                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp              25532                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq                569                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp               569                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty        15598                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean         7912                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict             5923                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq               92                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq             53                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp             145                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq              6338                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp             6338                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq           8724                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq         15974                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.icache.mem_side::system.l2cache0.cpu_side          493                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side         3107                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.icache.mem_side::system.l2cache0.cpu_side        24867                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side        66134                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                  94601                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.icache.mem_side::system.l2cache0.cpu_side        20480                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side        10524                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.icache.mem_side::system.l2cache0.cpu_side      1044224                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side      2419100                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                 3494328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                            58723                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples            122122                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.125350                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.335929                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                  107010     87.63%     87.63% # Request fanout histogram
system.l2bus0.snoop_fanout::1                   14916     12.21%     99.84% # Request fanout histogram
system.l2bus0.snoop_fanout::2                     196      0.16%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus0.snoop_fanout::total              122122                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests         42566                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests        20684                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests         2149                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops            9819                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops         8523                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops         1296                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp              13547                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq                  9                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp                 9                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty         9292                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean         4553                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict             5117                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq              169                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq             93                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp             262                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq              7731                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp             7731                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq           5808                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq          7739                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu2.icache.mem_side::system.l2cache1.cpu_side         3580                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side         7330                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.icache.mem_side::system.l2cache1.cpu_side        12589                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side        38561                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                  62060                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu2.icache.mem_side::system.l2cache1.cpu_side       141056                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side       223840                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.icache.mem_side::system.l2cache1.cpu_side       522048                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side      1361000                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                 2247944                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                            52512                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples             95043                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.155824                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.398571                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                   81531     85.78%     85.78% # Request fanout histogram
system.l2bus1.snoop_fanout::1                   12214     12.85%     98.63% # Request fanout histogram
system.l2bus1.snoop_fanout::2                    1298      1.37%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus1.snoop_fanout::total               95043                       # Request fanout histogram
system.l2cache0.tags.replacements               15794                       # number of replacements
system.l2cache0.tags.tagsinuse            3883.455058                       # Cycle average of tags in use
system.l2cache0.tags.total_refs                 45362                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs               18713                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                2.424090                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  1201.884675                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.inst    18.675543                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data     5.641536                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.inst   957.033249                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.data  1700.220055                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.293429                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.inst     0.004559                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.001377                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.inst     0.233651                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.data     0.415093                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.948109                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         2919                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2         2891                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.712646                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses              506132                       # Number of tag accesses
system.l2cache0.tags.data_accesses             506132                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks        15598                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total        15598                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks         7912                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total         7912                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus0.data            1                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total              1                       # number of UpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus1.data            1                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total            1                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus0.data            2                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus1.data         3369                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total            3371                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus0.inst           78                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus1.inst         4620                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total         4698                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus0.data           13                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus1.data         7806                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total         7819                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus0.inst           78                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus0.data           15                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.inst         4620                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.data        11175                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total              15888                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus0.inst           78                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus0.data           15                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.inst         4620                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.data        11175                       # number of overall hits
system.l2cache0.overall_hits::total             15888                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus0.data           17                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus1.data           52                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total           69                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data            5                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus1.data           24                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total           29                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus0.data            1                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus1.data         2966                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total          2967                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus0.inst           95                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus1.inst         3931                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total         4026                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data           31                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus1.data         8030                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total         8061                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.inst           95                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus0.data           32                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.inst         3931                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.data        10996                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total            15054                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.inst           95                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus0.data           32                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.inst         3931                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.data        10996                       # number of overall misses
system.l2cache0.overall_misses::total           15054                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks        15598                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total        15598                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks         7912                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total         7912                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus0.data           18                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus1.data           52                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total           70                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus1.data           25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total           30                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus1.data         6335                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total         6338                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus0.inst          173                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus1.inst         8551                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total         8724                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data           44                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus1.data        15836                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total        15880                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.inst          173                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus0.data           47                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.inst         8551                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.data        22171                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total          30942                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.inst          173                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data           47                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.inst         8551                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.data        22171                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total         30942                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus0.data     0.944444                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.985714                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus1.data     0.960000                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.966667                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus0.data     0.333333                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus1.data     0.468193                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.468129                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus0.inst     0.549133                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus1.inst     0.459712                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.461486                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data     0.704545                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus1.data     0.507072                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.507620                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.inst     0.549133                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data     0.680851                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.inst     0.459712                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.data     0.495963                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.486523                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.inst     0.549133                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data     0.680851                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.inst     0.459712                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.data     0.495963                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.486523                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks           7508                       # number of writebacks
system.l2cache0.writebacks::total                7508                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements               14028                       # number of replacements
system.l2cache1.tags.tagsinuse            3978.372087                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                 55187                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs               18052                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                3.057113                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks  1339.366853                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus2.inst   701.917787                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus2.data   964.230700                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.inst   200.736375                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.data   772.120373                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.326994                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus2.inst     0.171367                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus2.data     0.235408                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.inst     0.049008                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.data     0.188506                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.971282                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         4024                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::0          928                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::1         2996                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2           94                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.982422                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses              345017                       # Number of tag accesses
system.l2cache1.tags.data_accesses             345017                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks         9292                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total         9292                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks         4553                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total         4553                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus3.data            1                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total              1                       # number of UpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus3.data            1                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::total            1                       # number of SCUpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus2.data           74                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus3.data          473                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total             547                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus2.inst          560                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus3.inst         2718                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total         3278                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus2.data          525                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus3.data         2566                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total         3091                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus2.inst          560                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus2.data          599                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.inst         2718                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.data         3039                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total               6916                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus2.inst          560                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus2.data          599                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.inst         2718                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.data         3039                       # number of overall hits
system.l2cache1.overall_hits::total              6916                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus2.data           96                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus3.data           40                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total          136                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus2.data           33                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus3.data           36                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total           69                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus2.data          690                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus3.data         6483                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total          7173                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus2.inst          816                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus3.inst         1713                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total         2529                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus2.data         1192                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus3.data         3374                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total         4566                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus2.inst          816                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus2.data         1882                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.inst         1713                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.data         9857                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total            14268                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus2.inst          816                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus2.data         1882                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.inst         1713                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.data         9857                       # number of overall misses
system.l2cache1.overall_misses::total           14268                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks         9292                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total         9292                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks         4553                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total         4553                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus2.data           96                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus3.data           41                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total          137                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus2.data           33                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus3.data           37                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total           70                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus2.data          764                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus3.data         6956                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total         7720                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus2.inst         1376                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus3.inst         4431                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total         5807                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus2.data         1717                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus3.data         5940                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total         7657                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus2.inst         1376                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus2.data         2481                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.inst         4431                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.data        12896                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total          21184                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus2.inst         1376                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus2.data         2481                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.inst         4431                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.data        12896                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total         21184                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus3.data     0.975610                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.992701                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus3.data     0.972973                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total     0.985714                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus2.data     0.903141                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus3.data     0.932001                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.929145                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus2.inst     0.593023                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus3.inst     0.386594                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.435509                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus2.data     0.694234                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus3.data     0.568013                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.596317                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus2.inst     0.593023                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus2.data     0.758565                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.inst     0.386594                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.data     0.764346                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.673527                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus2.inst     0.593023                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus2.data     0.758565                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.inst     0.386594                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.data     0.764346                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.673527                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks           5601                       # number of writebacks
system.l2cache1.writebacks::total                5601                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq                834                       # Transaction distribution
system.membus0.trans_dist::ReadResp             16508                       # Transaction distribution
system.membus0.trans_dist::WriteReq               578                       # Transaction distribution
system.membus0.trans_dist::WriteResp              578                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty         7775                       # Transaction distribution
system.membus0.trans_dist::CleanEvict            8543                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq             250                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq           101                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp            288                       # Transaction distribution
system.membus0.trans_dist::ReadExReq             4349                       # Transaction distribution
system.membus0.trans_dist::ReadExResp            4348                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq        15674                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port        23900                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side        19917                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave         2806                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total        46623                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port        13185                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave           18                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total        13203                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total                 59826                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port       785536                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side       650240                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave         3384                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total      1439160                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port       343232                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave           72                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total       343304                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total                1782464                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                           34821                       # Total snoops (count)
system.membus0.snoop_fanout::samples            73692                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.463280                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.498653                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                  39552     53.67%     53.67% # Request fanout histogram
system.membus0.snoop_fanout::3                  34140     46.33%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total              73692                       # Request fanout histogram
system.membus1.trans_dist::ReadResp             11744                       # Transaction distribution
system.membus1.trans_dist::WriteReq                 9                       # Transaction distribution
system.membus1.trans_dist::WriteResp                9                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty         8968                       # Transaction distribution
system.membus1.trans_dist::CleanEvict            8933                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq             479                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq           107                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp            510                       # Transaction distribution
system.membus1.trans_dist::ReadExReq             9170                       # Transaction distribution
system.membus1.trans_dist::ReadExResp            9159                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq        11744                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port        27192                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side        13852                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total        41044                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port        19788                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total        19788                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total                 60832                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port       919168                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side       343880                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total      1263048                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port       648768                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total       648768                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total                1911816                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                           25551                       # Total snoops (count)
system.membus1.snoop_fanout::samples            65260                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.390714                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.487914                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                  39762     60.93%     60.93% # Request fanout histogram
system.membus1.snoop_fanout::2                  25498     39.07%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total              65260                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements         8007                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.295859                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs           25                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs         8018                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.003118                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks     9.874228                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     0.000260                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.inst     0.365372                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.data     5.055999                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.617139                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.000016                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.inst     0.022836                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.data     0.316000                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.955991                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           11                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses       113707                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses       113707                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks         3378                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total         3378                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus1.data            1                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total            1                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus1.data            4                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total            4                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus1.data            5                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total            5                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus1.data            5                       # number of overall hits
system.numa_caches_downward0.overall_hits::total            5                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus0.data            3                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus1.data          158                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total          161                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data            2                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus1.data            7                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total            9                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus1.data         2124                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total         2124                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data            5                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.inst          987                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.data         3661                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total         4653                       # number of ReadSharedReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data            5                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.inst          987                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.data         5785                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total         6777                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data            5                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.inst          987                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.data         5785                       # number of overall misses
system.numa_caches_downward0.overall_misses::total         6777                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks         3378                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total         3378                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus0.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus1.data          158                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total          161                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus1.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total            9                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus1.data         2125                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total         2125                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.inst          987                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.data         3665                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total         4657                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.data            5                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.inst          987                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.data         5790                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total         6782                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data            5                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.inst          987                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.data         5790                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total         6782                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus1.data     0.999529                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.999529                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.data     0.998909                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.999141                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.data     0.999136                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.999263                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.data     0.999136                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.999263                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks         3373                       # number of writebacks
system.numa_caches_downward0.writebacks::total         3373                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements         3794                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    10.833717                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs           53                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs         3810                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.013911                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     1.327382                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus2.inst     3.710762                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus2.data     1.866404                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.inst     0.893238                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.data     3.035931                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.082961                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus2.inst     0.231923                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus2.data     0.116650                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.inst     0.055827                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.data     0.189746                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.677107                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses        74593                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses        74593                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks          272                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total          272                       # number of WritebackDirty hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus3.data            1                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::total            1                       # number of ReadExReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus3.data            2                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::total            2                       # number of ReadSharedReq hits
system.numa_caches_downward1.demand_hits::switch_cpus3.data            3                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total            3                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus3.data            3                       # number of overall hits
system.numa_caches_downward1.overall_hits::total            3                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus2.data           16                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus3.data            6                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total           22                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus2.data           22                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus3.data           18                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total           40                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus2.data           20                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus3.data         1490                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total         1510                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus2.inst          744                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus2.data          269                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.inst         1673                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.data          901                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total         3587                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus2.inst          744                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus2.data          289                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus3.inst         1673                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus3.data         2391                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total         5097                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus2.inst          744                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus2.data          289                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus3.inst         1673                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus3.data         2391                       # number of overall misses
system.numa_caches_downward1.overall_misses::total         5097                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks          272                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total          272                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus2.data           16                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus3.data            6                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total           22                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus2.data           22                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus3.data           18                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total           40                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus2.data           20                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus3.data         1491                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total         1511                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus2.inst          744                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus2.data          269                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.inst         1673                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.data          903                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total         3589                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus2.inst          744                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus2.data          289                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus3.inst         1673                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus3.data         2394                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total         5100                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus2.inst          744                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus2.data          289                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.inst         1673                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.data         2394                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total         5100                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus3.data     0.999329                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total     0.999338                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.data     0.997785                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total     0.999443                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus2.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.data     0.998747                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.999412                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus2.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.data     0.998747                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.999412                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks          267                       # number of writebacks
system.numa_caches_downward1.writebacks::total          267                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements         3789                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    10.827832                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs           51                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs         3805                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.013403                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     2.879117                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus2.inst     2.900673                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus2.data     1.052055                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.inst     0.930058                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.data     3.065929                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.179945                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus2.inst     0.181292                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus2.data     0.065753                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.inst     0.058129                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.data     0.191621                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.676740                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses        74523                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses        74523                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks          267                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total          267                       # number of WritebackDirty hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus3.data            1                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::total            1                       # number of ReadExReq hits
system.numa_caches_upward0.demand_hits::switch_cpus3.data            1                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total            1                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus3.data            1                       # number of overall hits
system.numa_caches_upward0.overall_hits::total            1                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus2.data           16                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus3.data            6                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total           22                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus2.data           22                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus3.data           18                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total           40                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus2.data           20                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus3.data         1489                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total         1509                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus2.inst          744                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus2.data          269                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.inst         1673                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.data          901                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total         3587                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus2.inst          744                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus2.data          289                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus3.inst         1673                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus3.data         2390                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total         5096                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus2.inst          744                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus2.data          289                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus3.inst         1673                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus3.data         2390                       # number of overall misses
system.numa_caches_upward0.overall_misses::total         5096                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks          267                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total          267                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus2.data           16                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus3.data            6                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total           22                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus2.data           22                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus3.data           18                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total           40                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus2.data           20                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus3.data         1490                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total         1510                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus2.inst          744                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus2.data          269                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.inst         1673                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.data          901                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total         3587                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus2.inst          744                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus2.data          289                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus3.inst         1673                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus3.data         2391                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total         5097                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus2.inst          744                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus2.data          289                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.inst         1673                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.data         2391                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total         5097                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus3.data     0.999329                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total     0.999338                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus2.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.data     0.999582                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.999804                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus2.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.data     0.999582                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.999804                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks          267                       # number of writebacks
system.numa_caches_upward0.writebacks::total          267                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements         7994                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.075921                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs           27                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs         8003                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.003374                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks     9.035383                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.data     0.000262                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.inst     0.383530                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.data     5.656747                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.564711                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.data     0.000016                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.inst     0.023971                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.data     0.353547                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.942245                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024            9                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024     0.562500                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses       113615                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses       113615                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks         3373                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total         3373                       # number of WritebackDirty hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus1.data            3                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total            3                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus1.data            4                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total            4                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus1.data            7                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total            7                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus1.data            7                       # number of overall hits
system.numa_caches_upward1.overall_hits::total            7                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus0.data            3                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus1.data          158                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total          161                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus0.data            2                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus1.data            7                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total            9                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus1.data         2121                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total         2121                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.data            5                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.inst          987                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.data         3657                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total         4649                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus0.data            5                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.inst          987                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.data         5778                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total         6770                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus0.data            5                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.inst          987                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.data         5778                       # number of overall misses
system.numa_caches_upward1.overall_misses::total         6770                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks         3373                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total         3373                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus0.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus1.data          158                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total          161                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus1.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total            9                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus1.data         2124                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total         2124                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.inst          987                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.data         3661                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total         4653                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus0.data            5                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.inst          987                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.data         5785                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total         6777                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.data            5                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.inst          987                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.data         5785                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total         6777                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus1.data     0.998588                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.998588                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.data     0.998907                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.999140                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.data     0.998790                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.998967                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.data     0.998790                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.998967                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks         3367                       # number of writebacks
system.numa_caches_upward1.writebacks::total         3367                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               37342                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              21683                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               59025                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              20689                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          20689                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 3276951                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             190179                       # Number of instructions committed
system.switch_cpus0.committedOps               190179                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       182676                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls              17444                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        12647                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              182676                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads       232213                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       141522                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                59305                       # number of memory refs
system.switch_cpus0.num_load_insts              37620                       # Number of load instructions
system.switch_cpus0.num_store_insts             21685                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      3089091.679603                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      187859.320397                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.057327                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.942673                       # Percentage of idle cycles
system.switch_cpus0.Branches                    32576                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass          861      0.45%      0.45% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu           121357     63.81%     64.26% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             146      0.08%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           40731     21.42%     85.76% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          21687     11.40%     97.16% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          5397      2.84%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            190179                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits              469566                       # DTB read hits
system.switch_cpus1.dtb.read_misses               829                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           51214                       # DTB read accesses
system.switch_cpus1.dtb.write_hits             247853                       # DTB write hits
system.switch_cpus1.dtb.write_misses               47                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          28770                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              717419                       # DTB hits
system.switch_cpus1.dtb.data_misses               876                       # DTB misses
system.switch_cpus1.dtb.data_acv                   12                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           79984                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             357617                       # ITB hits
system.switch_cpus1.itb.fetch_misses              500                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         358117                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                 2899935                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts            2758728                       # Number of instructions committed
system.switch_cpus1.committedOps              2758728                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses      2684380                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses          1157                       # Number of float alu accesses
system.switch_cpus1.num_func_calls              75328                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts       255665                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts             2684380                       # number of integer instructions
system.switch_cpus1.num_fp_insts                 1157                       # number of float instructions
system.switch_cpus1.num_int_register_reads      3761274                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes      2157497                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          784                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          612                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs               719133                       # number of memory refs
system.switch_cpus1.num_load_insts             471059                       # Number of load instructions
system.switch_cpus1.num_store_insts            248074                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      487090.228875                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      2412844.771125                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.832034                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.167966                       # Percentage of idle cycles
system.switch_cpus1.Branches                   350389                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass        30635      1.11%      1.11% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu          1941543     70.36%     71.47% # Class of executed instruction
system.switch_cpus1.op_class::IntMult            9657      0.35%     71.82% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     71.82% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd            225      0.01%     71.82% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp             14      0.00%     71.82% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt             31      0.00%     71.83% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult            33      0.00%     71.83% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv             28      0.00%     71.83% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     71.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     71.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     71.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     71.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     71.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     71.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     71.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     71.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     71.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     71.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     71.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     71.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     71.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     71.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     71.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     71.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     71.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     71.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     71.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     71.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     71.83% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          486950     17.65%     89.47% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite         248362      9.00%     98.47% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess         42138      1.53%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total           2759616                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits               26167                       # DTB read hits
system.switch_cpus2.dtb.read_misses               326                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus2.dtb.write_hits              15858                       # DTB write hits
system.switch_cpus2.dtb.write_misses               38                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus2.dtb.data_hits               42025                       # DTB hits
system.switch_cpus2.dtb.data_misses               364                       # DTB misses
system.switch_cpus2.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus2.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus2.itb.fetch_hits              23427                       # ITB hits
system.switch_cpus2.itb.fetch_misses              125                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses          23552                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                 3277775                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts             144711                       # Number of instructions committed
system.switch_cpus2.committedOps               144711                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses       139307                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses           297                       # Number of float alu accesses
system.switch_cpus2.num_func_calls               2907                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts        16587                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts              139307                       # number of integer instructions
system.switch_cpus2.num_fp_insts                  297                       # number of float instructions
system.switch_cpus2.num_int_register_reads       185613                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes       105583                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs                43134                       # number of memory refs
system.switch_cpus2.num_load_insts              27051                       # Number of load instructions
system.switch_cpus2.num_store_insts             16083                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      3134287.677542                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      143487.322458                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.043776                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.956224                       # Percentage of idle cycles
system.switch_cpus2.Branches                    20576                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass         2806      1.93%      1.93% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu            91404     63.00%     64.93% # Class of executed instruction
system.switch_cpus2.op_class::IntMult             144      0.10%     65.03% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     65.03% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd             25      0.02%     65.05% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     65.05% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     65.05% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     65.05% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              3      0.00%     65.05% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     65.05% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     65.05% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     65.05% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     65.05% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     65.05% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     65.05% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     65.05% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     65.05% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     65.05% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     65.05% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     65.05% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     65.05% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     65.05% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     65.05% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     65.05% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     65.05% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     65.05% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     65.05% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     65.05% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     65.05% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     65.05% # Class of executed instruction
system.switch_cpus2.op_class::MemRead           28129     19.39%     84.43% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite          16094     11.09%     95.53% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess          6491      4.47%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total            145096                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               85429                       # DTB read hits
system.switch_cpus3.dtb.read_misses               371                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses           34049                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              90018                       # DTB write hits
system.switch_cpus3.dtb.write_misses              106                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              175447                       # DTB hits
system.switch_cpus3.dtb.data_misses               477                       # DTB misses
system.switch_cpus3.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus3.dtb.data_accesses           49565                       # DTB accesses
system.switch_cpus3.itb.fetch_hits             161940                       # ITB hits
system.switch_cpus3.itb.fetch_misses              152                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses         162092                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                 3694886                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             463996                       # Number of instructions committed
system.switch_cpus3.committedOps               463996                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       446829                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               8869                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        47798                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              446829                       # number of integer instructions
system.switch_cpus3.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus3.num_int_register_reads       642548                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       304690                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs               176561                       # number of memory refs
system.switch_cpus3.num_load_insts              86268                       # Number of load instructions
system.switch_cpus3.num_store_insts             90293                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      3177374.070526                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      517511.929474                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.140062                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.859938                       # Percentage of idle cycles
system.switch_cpus3.Branches                    59603                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         9778      2.11%      2.11% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           264647     56.98%     59.08% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             651      0.14%     59.22% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     59.22% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd           1172      0.25%     59.47% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     59.47% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     59.47% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     59.47% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv            227      0.05%     59.52% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     59.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     59.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     59.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     59.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     59.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     59.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     59.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     59.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     59.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           88597     19.07%     78.60% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          90360     19.45%     98.05% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          9046      1.95%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            464478                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp           8240                       # Transaction distribution
system.system_bus.trans_dist::WriteReq              9                       # Transaction distribution
system.system_bus.trans_dist::WriteResp             9                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty         3640                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict         5833                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq          207                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq           64                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp          232                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq          3635                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp         3634                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq         8240                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side        19902                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total        19902                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side        13841                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total        13841                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total              33743                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side       649600                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total       649600                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side       343368                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total       343368                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total              992968                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                        48575                       # Total snoops (count)
system.system_bus.snoop_fanout::samples         69465                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.688649                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.463049                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1               21628     31.14%     31.14% # Request fanout histogram
system.system_bus.snoop_fanout::2               47837     68.86%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total           69465                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
