
---------- Begin Simulation Statistics ----------
final_tick                               849208725500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  98409                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739336                       # Number of bytes of host memory used
host_op_rate                                    98727                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10349.76                       # Real time elapsed on the host
host_tick_rate                               82051050                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1018514475                       # Number of instructions simulated
sim_ops                                    1021796068                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.849209                       # Number of seconds simulated
sim_ticks                                849208725500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.776654                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              120028264                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           138318612                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         12316550                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        189732784                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          17857378                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       18181236                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          323858                       # Number of indirect misses.
system.cpu0.branchPred.lookups              243972919                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1659992                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        819860                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7716298                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 221016141                       # Number of branches committed
system.cpu0.commit.bw_lim_events             28948191                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2466092                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       81988130                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           892415590                       # Number of instructions committed
system.cpu0.commit.committedOps             893237651                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1452475906                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.614976                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.425382                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1036317160     71.35%     71.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    247624062     17.05%     88.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     55007893      3.79%     92.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     55230037      3.80%     95.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     17205752      1.18%     97.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7070353      0.49%     97.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1359815      0.09%     97.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3712643      0.26%     98.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     28948191      1.99%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1452475906                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            18340940                       # Number of function calls committed.
system.cpu0.commit.int_insts                863525627                       # Number of committed integer instructions.
system.cpu0.commit.loads                    280412418                       # Number of loads committed
system.cpu0.commit.membars                    1641809                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1641815      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       491126417     54.98%     55.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        7836262      0.88%     56.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1638713      0.18%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      281232270     31.48%     87.71% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     109762124     12.29%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        893237651                       # Class of committed instruction
system.cpu0.commit.refs                     390994422                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  892415590                       # Number of Instructions Simulated
system.cpu0.committedOps                    893237651                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.872976                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.872976                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            194661317                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4604810                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           117618747                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             991672754                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               572358745                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                690120333                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               7723090                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             11606870                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3507127                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  243972919                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                169815011                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    895904296                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4162505                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          136                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1022290568                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  25                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          100                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               24646714                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.145963                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         560142698                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         137885642                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.611611                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1468370612                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.698178                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.930467                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               748864022     51.00%     51.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               534141755     36.38%     87.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                96768444      6.59%     93.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                68885870      4.69%     98.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                13906609      0.95%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2940524      0.20%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1193813      0.08%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     500      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1669075      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1468370612                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      203102332                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             7802732                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               231685035                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.572574                       # Inst execution rate
system.cpu0.iew.exec_refs                   429516652                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 119432500                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              162709550                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            314219772                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1910534                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3245756                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           122518333                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          975217195                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            310084152                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3202783                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            957042150                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                828221                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2145040                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               7723090                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3780422                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        62663                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        16822547                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        15700                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         7620                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      5282313                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     33807354                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     11936329                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          7620                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       932013                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       6870719                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                425971823                       # num instructions consuming a value
system.cpu0.iew.wb_count                    949665948                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.839336                       # average fanout of values written-back
system.cpu0.iew.wb_producers                357533397                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.568161                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     949769362                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1165536996                       # number of integer regfile reads
system.cpu0.int_regfile_writes              607225980                       # number of integer regfile writes
system.cpu0.ipc                              0.533910                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.533910                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1643314      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            517997778     53.94%     54.12% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             7903532      0.82%     54.94% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1639174      0.17%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           312076210     32.50%     87.61% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          118984875     12.39%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             960244933                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     54                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                104                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                50                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1100114                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001146                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 255408     23.22%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                726539     66.04%     89.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               118163     10.74%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             959701679                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3390023819                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    949665898                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1057203112                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 969452318                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                960244933                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5764877                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       81979541                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            63331                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       3298785                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     26060778                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1468370612                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.653953                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.860454                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          798030675     54.35%     54.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          452562454     30.82%     85.17% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          157305167     10.71%     95.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           51160355      3.48%     99.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            8018754      0.55%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             513910      0.03%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             588224      0.04%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             111414      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              79659      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1468370612                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.574490                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         15738096                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2430260                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           314219772                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          122518333                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1515                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1671472944                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    26944541                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              169735096                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            569168641                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3592124                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               580989737                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               8578307                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 7169                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1200824741                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             986061797                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          633621701                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                684184622                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              12939252                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               7723090                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             25605646                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                64453056                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1200824697                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        132421                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4557                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  9807653                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4539                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2398734360                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1966350058                       # The number of ROB writes
system.cpu0.timesIdled                       18582297                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1482                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            84.582476                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               11150891                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            13183453                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2880579                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         17898430                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            235357                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         344388                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          109031                       # Number of indirect misses.
system.cpu1.branchPred.lookups               20378333                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        21226                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        819665                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1985482                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10299402                       # Number of branches committed
system.cpu1.commit.bw_lim_events               715978                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2459670                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       29450962                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            41843202                       # Number of instructions committed
system.cpu1.commit.committedOps              42663067                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    231531168                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.184265                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.781153                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    212162259     91.63%     91.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9373362      4.05%     95.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3770519      1.63%     97.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3587877      1.55%     98.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1092871      0.47%     99.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       180410      0.08%     99.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       551566      0.24%     99.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        96326      0.04%     99.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       715978      0.31%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    231531168                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              317297                       # Number of function calls committed.
system.cpu1.commit.int_insts                 40177722                       # Number of committed integer instructions.
system.cpu1.commit.loads                     11551732                       # Number of loads committed
system.cpu1.commit.membars                    1639395                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1639395      3.84%      3.84% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        24987219     58.57%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       12371397     29.00%     91.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3664915      8.59%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         42663067                       # Class of committed instruction
system.cpu1.commit.refs                      16036324                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   41843202                       # Number of Instructions Simulated
system.cpu1.committedOps                     42663067                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.711933                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.711933                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            176620432                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               898628                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             9990563                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              81245699                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                15044929                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 40400850                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1986602                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               963001                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2361940                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   20378333                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 11936498                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    218799939                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               276000                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      91252787                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5763398                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.085263                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          14733097                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          11386248                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.381802                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         236414753                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.397721                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.873422                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               179275971     75.83%     75.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                34816805     14.73%     90.56% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                14150243      5.99%     96.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 4598828      1.95%     98.49% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1853550      0.78%     99.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  675320      0.29%     99.56% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1014835      0.43%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      44      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   29157      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           236414753                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        2590816                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2064590                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                13579255                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.219554                       # Inst execution rate
system.cpu1.iew.exec_refs                    18212856                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5164796                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              155705859                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19953541                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1962006                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1864286                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             8002248                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           72105077                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             13048060                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1523829                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             52474578                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                848629                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               821680                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1986602                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2372177                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        34502                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          224276                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        14102                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2218                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2065                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      8401809                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      3517656                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2218                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       644808                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1419782                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 26071158                       # num instructions consuming a value
system.cpu1.iew.wb_count                     51483671                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.786806                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 20512942                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.215408                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      51509630                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                67516179                       # number of integer regfile reads
system.cpu1.int_regfile_writes               32136854                       # number of integer regfile writes
system.cpu1.ipc                              0.175072                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.175072                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1639600      3.04%      3.04% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             33652378     62.32%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  58      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            14190745     26.28%     91.64% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4515526      8.36%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              53998407                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     922594                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.017086                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 137272     14.88%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                683718     74.11%     88.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               101600     11.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              53281385                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         345398221                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     51483659                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        101548228                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  66172906                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 53998407                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            5932171                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       29442009                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            64088                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       3472501                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     21026795                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    236414753                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.228405                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.651910                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          201153271     85.08%     85.08% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           23272244      9.84%     94.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7824513      3.31%     98.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2431288      1.03%     99.27% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1242911      0.53%     99.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             230189      0.10%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             190998      0.08%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              40016      0.02%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              29323      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      236414753                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.225929                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         12735200                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2309475                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19953541                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            8002248                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    205                       # number of misc regfile reads
system.cpu1.numCycles                       239005569                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1459394803                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              162584458                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             27213997                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3718642                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                17472206                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                825883                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 8552                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             98244712                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              77440545                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           49362517                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 39179910                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               9808740                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1986602                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             15166437                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                22148520                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        98244700                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         25140                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               866                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  9046957                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           866                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   302928322                       # The number of ROB reads
system.cpu1.rob.rob_writes                  149115995                       # The number of ROB writes
system.cpu1.timesIdled                          58859                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            88.701704                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                9686415                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            10920213                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          2002100                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         14600189                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            242522                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         344614                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses          102092                       # Number of indirect misses.
system.cpu2.branchPred.lookups               17070939                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        21996                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        819643                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1578231                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  10231790                       # Number of branches committed
system.cpu2.commit.bw_lim_events               569797                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        2459617                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       17506360                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            41656007                       # Number of instructions committed
system.cpu2.commit.committedOps              42475851                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    232058213                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.183040                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.775573                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    212907629     91.75%     91.75% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      9141088      3.94%     95.69% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      3697492      1.59%     97.28% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3613328      1.56%     98.84% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      1075043      0.46%     99.30% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       183490      0.08%     99.38% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       768625      0.33%     99.71% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       101721      0.04%     99.75% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       569797      0.25%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    232058213                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              318163                       # Number of function calls committed.
system.cpu2.commit.int_insts                 39997806                       # Number of committed integer instructions.
system.cpu2.commit.loads                     11490173                       # Number of loads committed
system.cpu2.commit.membars                    1639370                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1639370      3.86%      3.86% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        24874426     58.56%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             43      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              86      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       12309816     28.98%     91.40% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       3652098      8.60%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         42475851                       # Class of committed instruction
system.cpu2.commit.refs                      15961926                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   41656007                       # Number of Instructions Simulated
system.cpu2.committedOps                     42475851                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.709165                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.709165                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            187631864                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               426370                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             8853116                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              66870499                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                11697126                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 32028286                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1579333                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               611790                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2248546                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   17070939                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  9285578                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    221837143                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               286878                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles            5                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      73075850                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                4006404                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.071781                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          11344803                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           9928937                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.307272                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         235185155                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.317785                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.774386                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               188369538     80.09%     80.09% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                29372384     12.49%     92.58% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                11183720      4.76%     97.34% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 3787522      1.61%     98.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1293170      0.55%     99.50% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  666051      0.28%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  484596      0.21%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      47      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   28127      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           235185155                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                        2635864                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1654270                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                12302338                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.210854                       # Inst execution rate
system.cpu2.iew.exec_refs                    18139929                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   5138753                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              163493044                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             16101175                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1268614                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1676559                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6609432                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           59972619                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             13001176                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1480899                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             50145584                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                964511                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               861232                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1579333                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2765804                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        33800                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          225086                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        13660                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         2307                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         1803                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      4611002                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2137679                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          2307                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       544854                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1109416                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 24940935                       # num instructions consuming a value
system.cpu2.iew.wb_count                     49161774                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.793991                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 19802874                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.206718                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      49186456                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                64044699                       # number of integer regfile reads
system.cpu2.int_regfile_writes               31117431                       # number of integer regfile writes
system.cpu2.ipc                              0.175157                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.175157                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1639569      3.18%      3.18% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             31358129     60.74%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  51      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   88      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            14141564     27.39%     91.31% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            4487070      8.69%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              51626483                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     906428                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.017557                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 131976     14.56%     14.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     14.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     14.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     14.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     14.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     14.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     14.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     14.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     14.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     14.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     14.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     14.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     14.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     14.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     14.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     14.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     14.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     14.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     14.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     14.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     14.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     14.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     14.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     14.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     14.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     14.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     14.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     14.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     14.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     14.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     14.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     14.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     14.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     14.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     14.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     14.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     14.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     14.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     14.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     14.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     14.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     14.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     14.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                678151     74.82%     89.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                96297     10.62%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              50893326                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         339406518                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     49161762                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         77470484                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  56168342                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 51626483                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            3804277                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       17496767                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            61997                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       1344660                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     11465053                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    235185155                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.219514                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.644061                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          201887295     85.84%     85.84% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           21499647      9.14%     94.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            7758009      3.30%     98.28% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2359925      1.00%     99.29% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1218227      0.52%     99.80% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             211036      0.09%     99.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             182433      0.08%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              40307      0.02%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              28276      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      235185155                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.217081                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          8915661                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1648656                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            16101175                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6609432                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    199                       # number of misc regfile reads
system.cpu2.numCycles                       237821019                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1460580189                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              171429717                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             27107778                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               5026566                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                13670770                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                684789                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 6957                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             82308368                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              64358908                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           40948732                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 31560106                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              10757091                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1579333                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             16922530                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                13840954                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        82308356                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         22699                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               840                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 10722653                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           841                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   291469678                       # The number of ROB reads
system.cpu2.rob.rob_writes                  123095955                       # The number of ROB writes
system.cpu2.timesIdled                          56940                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            95.926555                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               10759013                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            11215886                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          2770638                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         17219064                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            220639                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         342853                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses          122214                       # Number of indirect misses.
system.cpu3.branchPred.lookups               19725462                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        19713                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        819637                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          2057036                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  10574725                       # Number of branches committed
system.cpu3.commit.bw_lim_events               607585                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        2459611                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       24855505                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            42599676                       # Number of instructions committed
system.cpu3.commit.committedOps              43419499                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    234665740                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.185027                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.771183                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    214721933     91.50%     91.50% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      9643901      4.11%     95.61% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      3888177      1.66%     97.27% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3764083      1.60%     98.87% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      1159479      0.49%     99.37% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       179827      0.08%     99.44% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       596021      0.25%     99.70% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       104734      0.04%     99.74% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       607585      0.26%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    234665740                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              292149                       # Number of function calls committed.
system.cpu3.commit.int_insts                 40880922                       # Number of committed integer instructions.
system.cpu3.commit.loads                     11835495                       # Number of loads committed
system.cpu3.commit.membars                    1639332                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1639332      3.78%      3.78% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        25388503     58.47%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             43      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              86      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       12655132     29.15%     91.39% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3736391      8.61%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         43419499                       # Class of committed instruction
system.cpu3.commit.refs                      16391535                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   42599676                       # Number of Instructions Simulated
system.cpu3.committedOps                     43419499                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.657594                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.657594                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            181169290                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               715774                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             9768006                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              77604232                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                14166540                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 39589388                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               2058184                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               760151                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2055110                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   19725462                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 10767377                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    223050575                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               315167                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      86483589                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                5543572                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.081844                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          13216150                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          10979652                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.358836                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         239038512                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.371870                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.840748                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               184292434     77.10%     77.10% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                33667763     14.08%     91.18% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                13824199      5.78%     96.97% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 4024236      1.68%     98.65% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1522069      0.64%     99.29% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  887610      0.37%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  792723      0.33%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      40      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   27438      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           239038512                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                        1973152                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             2143136                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                13400126                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.219057                       # Inst execution rate
system.cpu3.iew.exec_refs                    18769530                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5263382                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              159154157                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             18663173                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1662570                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1870249                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             7508124                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           68265204                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             13506148                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1673305                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             52795259                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                765655                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               930975                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               2058184                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2441527                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        38813                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          238320                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        16200                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         2368                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         1752                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      6827678                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      2952084                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          2368                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       806961                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1336175                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 25563849                       # num instructions consuming a value
system.cpu3.iew.wb_count                     51706952                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.791025                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 20221633                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.214541                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      51736721                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                67703662                       # number of integer regfile reads
system.cpu3.int_regfile_writes               32428820                       # number of integer regfile writes
system.cpu3.ipc                              0.176754                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.176754                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1639553      3.01%      3.01% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             33526925     61.55%     64.56% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  47      0.00%     64.56% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   86      0.00%     64.56% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.56% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.56% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.56% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.56% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.56% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.56% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.56% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.56% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            14673522     26.94%     91.50% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4628419      8.50%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              54468564                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     913181                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.016765                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 129480     14.18%     14.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     14.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     14.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     14.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     14.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     14.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     14.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     14.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     14.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     14.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     14.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     14.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     14.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     14.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     14.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     14.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     14.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     14.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     14.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     14.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     14.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     14.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     14.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     14.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     14.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     14.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     14.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     14.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     14.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     14.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     14.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     14.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     14.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     14.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     14.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     14.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     14.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     14.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     14.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     14.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     14.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     14.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     14.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                685903     75.11%     89.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                97794     10.71%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              53742176                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         348954683                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     51706940                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         93112053                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  63251835                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 54468564                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            5013369                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       24845704                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            65890                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       2553758                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     16989447                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    239038512                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.227865                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.648348                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          203409707     85.09%     85.09% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           23403742      9.79%     94.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            8102766      3.39%     98.28% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2428917      1.02%     99.29% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1236010      0.52%     99.81% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             212381      0.09%     99.90% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             176144      0.07%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              41030      0.02%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              27815      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      239038512                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.226000                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads         11049636                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         2076049                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            18663173                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            7508124                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    221                       # number of misc regfile reads
system.cpu3.numCycles                       241011664                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1457389558                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              166141829                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             27611784                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               4086536                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                16697657                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                882865                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 4546                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             94238400                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              74190234                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           47280930                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 38440642                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              10396027                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               2058184                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             15669590                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                19669146                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        94238388                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         30610                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               934                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  8565040                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           930                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   302331885                       # The number of ROB reads
system.cpu3.rob.rob_writes                  140926696                       # The number of ROB writes
system.cpu3.timesIdled                          45508                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5396624                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10676268                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       699865                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       174391                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     42123558                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     11873251                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     84669629                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       12047642                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 849208725500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2210567                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3298879                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1980634                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              972                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            620                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3184478                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3184447                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2210567                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           118                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     16071282                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               16071282                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    556409152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               556409152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1464                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5396755                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5396755    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5396755                       # Request fanout histogram
system.membus.respLayer1.occupancy        28938044750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         25269331514                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                251                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          126                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    5793149531.746032                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   32564762196.549877                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          122     96.83%     96.83% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.79%     97.62% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.79%     98.41% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.79%     99.21% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2.5e+11-3e+11            1      0.79%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        14500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 259066575500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            126                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   119271884500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 729936841000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 849208725500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      9209252                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         9209252                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      9209252                       # number of overall hits
system.cpu2.icache.overall_hits::total        9209252                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        76326                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         76326                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        76326                       # number of overall misses
system.cpu2.icache.overall_misses::total        76326                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   2767052000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   2767052000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   2767052000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   2767052000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      9285578                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      9285578                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      9285578                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      9285578                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.008220                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.008220                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.008220                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.008220                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 36253.072348                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 36253.072348                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 36253.072348                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 36253.072348                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          314                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    52.333333                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        65820                       # number of writebacks
system.cpu2.icache.writebacks::total            65820                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst        10474                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total        10474                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst        10474                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total        10474                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        65852                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        65852                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        65852                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        65852                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   2363313000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   2363313000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   2363313000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   2363313000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.007092                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.007092                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.007092                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.007092                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 35888.249408                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 35888.249408                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 35888.249408                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 35888.249408                       # average overall mshr miss latency
system.cpu2.icache.replacements                 65820                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      9209252                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        9209252                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        76326                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        76326                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   2767052000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   2767052000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      9285578                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      9285578                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.008220                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.008220                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 36253.072348                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 36253.072348                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst        10474                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total        10474                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        65852                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        65852                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   2363313000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   2363313000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.007092                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.007092                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 35888.249408                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 35888.249408                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 849208725500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.986297                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            9218249                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            65820                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           140.052400                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        361452000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.986297                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999572                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999572                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         18637008                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        18637008                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 849208725500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     13756226                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        13756226                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     13756226                       # number of overall hits
system.cpu2.dcache.overall_hits::total       13756226                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2504818                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2504818                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2504818                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2504818                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 333043792584                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 333043792584                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 333043792584                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 333043792584                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     16261044                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16261044                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     16261044                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16261044                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.154038                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.154038                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.154038                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.154038                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 132961.274066                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 132961.274066                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 132961.274066                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 132961.274066                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      2280749                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       245688                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            33594                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           3331                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    67.891558                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    73.758031                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       986836                       # number of writebacks
system.cpu2.dcache.writebacks::total           986836                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1925452                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1925452                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1925452                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1925452                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       579366                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       579366                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       579366                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       579366                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  70342880241                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  70342880241                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  70342880241                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  70342880241                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.035629                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.035629                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.035629                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.035629                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 121413.545567                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 121413.545567                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 121413.545567                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 121413.545567                       # average overall mshr miss latency
system.cpu2.dcache.replacements                986836                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     11140971                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11140971                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1468368                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1468368                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 153064964500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 153064964500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     12609339                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     12609339                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.116451                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.116451                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 104241.555591                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 104241.555591                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1188154                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1188154                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       280214                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       280214                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  31436687000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  31436687000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.022223                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.022223                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 112188.138351                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 112188.138351                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2615255                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2615255                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1036450                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1036450                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 179978828084                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 179978828084                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      3651705                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3651705                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.283826                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.283826                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 173649.310709                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 173649.310709                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       737298                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       737298                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       299152                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       299152                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  38906193241                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  38906193241                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.081921                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.081921                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 130054.932747                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 130054.932747                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          322                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          322                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          206                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          206                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5397000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5397000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          528                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          528                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.390152                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.390152                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 26199.029126                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 26199.029126                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          131                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          131                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           75                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           75                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       577000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       577000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.142045                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.142045                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  7693.333333                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7693.333333                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          204                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          204                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          165                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          165                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1017500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1017500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          369                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          369                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.447154                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.447154                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6166.666667                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6166.666667                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          162                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          162                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       875500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       875500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.439024                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.439024                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5404.320988                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5404.320988                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       360500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       360500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       340500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       340500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       400279                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         400279                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       419364                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       419364                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  44843834500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  44843834500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       819643                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       819643                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.511642                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.511642                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 106932.961580                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 106932.961580                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       419364                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       419364                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  44424470500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  44424470500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.511642                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.511642                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 105932.961580                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 105932.961580                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 849208725500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.820388                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           15154856                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           998544                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            15.176954                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        361463500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.820388                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.900637                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.900637                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         35161741                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        35161741                       # Number of data accesses
system.cpu3.numPwrStateTransitions                245                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          123                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    5921421081.300813                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   32957128081.389355                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          119     96.75%     96.75% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.81%     97.56% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.81%     98.37% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.81%     99.19% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2.5e+11-3e+11            1      0.81%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        12500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 259066354500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            123                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   120873932500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 728334793000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 849208725500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     10704277                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        10704277                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     10704277                       # number of overall hits
system.cpu3.icache.overall_hits::total       10704277                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        63100                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         63100                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        63100                       # number of overall misses
system.cpu3.icache.overall_misses::total        63100                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   2142251000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   2142251000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   2142251000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   2142251000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     10767377                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     10767377                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     10767377                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     10767377                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.005860                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.005860                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.005860                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.005860                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 33950.095087                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 33950.095087                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 33950.095087                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 33950.095087                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          269                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    38.428571                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        54114                       # number of writebacks
system.cpu3.icache.writebacks::total            54114                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         8954                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         8954                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         8954                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         8954                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        54146                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        54146                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        54146                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        54146                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1827246500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1827246500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1827246500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1827246500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.005029                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.005029                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.005029                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.005029                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 33746.657186                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 33746.657186                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 33746.657186                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 33746.657186                       # average overall mshr miss latency
system.cpu3.icache.replacements                 54114                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     10704277                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       10704277                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        63100                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        63100                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   2142251000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   2142251000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     10767377                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     10767377                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.005860                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.005860                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 33950.095087                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 33950.095087                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         8954                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         8954                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        54146                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        54146                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1827246500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1827246500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.005029                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.005029                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 33746.657186                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 33746.657186                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 849208725500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.986064                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           10704049                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            54114                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           197.805540                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        368176000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.986064                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999565                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999565                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         21588900                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        21588900                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 849208725500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     14235073                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        14235073                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     14235073                       # number of overall hits
system.cpu3.dcache.overall_hits::total       14235073                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2572194                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2572194                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2572194                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2572194                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 329803271684                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 329803271684                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 329803271684                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 329803271684                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     16807267                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16807267                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     16807267                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16807267                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.153041                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.153041                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.153041                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.153041                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 128218.661456                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 128218.661456                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 128218.661456                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 128218.661456                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      2472293                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       304358                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            37563                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           4409                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    65.817240                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    69.031073                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       997324                       # number of writebacks
system.cpu3.dcache.writebacks::total           997324                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1985701                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1985701                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1985701                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1985701                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       586493                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       586493                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       586493                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       586493                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  70155212094                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  70155212094                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  70155212094                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  70155212094                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.034895                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.034895                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.034895                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.034895                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 119618.157581                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 119618.157581                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 119618.157581                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 119618.157581                       # average overall mshr miss latency
system.cpu3.dcache.replacements                997324                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     11550734                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       11550734                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1520551                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1520551                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 154553747000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 154553747000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     13071285                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     13071285                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.116328                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.116328                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 101643.251032                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 101643.251032                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1237398                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1237398                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       283153                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       283153                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  31256925500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  31256925500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.021662                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.021662                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 110388.819825                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 110388.819825                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2684339                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2684339                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1051643                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1051643                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 175249524684                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 175249524684                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3735982                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3735982                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.281490                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.281490                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 166643.551741                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 166643.551741                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       748303                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       748303                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       303340                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       303340                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  38898286594                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  38898286594                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.081194                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.081194                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 128233.291336                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 128233.291336                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          336                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          336                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          221                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          221                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      5383500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      5383500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          557                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          557                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.396768                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.396768                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 24359.728507                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 24359.728507                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          147                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          147                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           74                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           74                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       546500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       546500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.132855                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.132855                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  7385.135135                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7385.135135                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          206                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          206                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          176                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          176                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1113500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1113500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          382                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          382                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.460733                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.460733                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6326.704545                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6326.704545                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          173                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          173                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       960500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       960500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.452880                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.452880                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5552.023121                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5552.023121                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       321000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       321000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       301000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       301000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       396926                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         396926                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       422711                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       422711                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  45089275500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  45089275500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       819637                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       819637                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.515730                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.515730                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 106666.908361                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 106666.908361                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       422711                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       422711                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  44666564500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  44666564500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.515730                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.515730                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 105666.908361                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 105666.908361                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 849208725500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           28.441538                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           15641321                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1008989                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            15.501974                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        368187500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    28.441538                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.888798                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.888798                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         36264704                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        36264704                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 24                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           12                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    1122689708.333333                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   3075080848.542932                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           12    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        42500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value  10808213500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             12                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   835736449000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  13472276500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 849208725500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    146649059                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       146649059                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    146649059                       # number of overall hits
system.cpu0.icache.overall_hits::total      146649059                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     23165952                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      23165952                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     23165952                       # number of overall misses
system.cpu0.icache.overall_misses::total     23165952                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 370348828496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 370348828496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 370348828496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 370348828496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    169815011                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    169815011                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    169815011                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    169815011                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.136419                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.136419                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.136419                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.136419                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 15986.773541                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 15986.773541                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 15986.773541                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 15986.773541                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2290                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               71                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    32.253521                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     20695568                       # number of writebacks
system.cpu0.icache.writebacks::total         20695568                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2470351                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2470351                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2470351                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2470351                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     20695601                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     20695601                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     20695601                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     20695601                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 308224046496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 308224046496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 308224046496                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 308224046496                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.121871                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.121871                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.121871                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.121871                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 14893.215544                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 14893.215544                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 14893.215544                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 14893.215544                       # average overall mshr miss latency
system.cpu0.icache.replacements              20695568                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    146649059                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      146649059                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     23165952                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     23165952                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 370348828496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 370348828496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    169815011                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    169815011                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.136419                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.136419                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 15986.773541                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 15986.773541                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2470351                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2470351                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     20695601                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     20695601                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 308224046496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 308224046496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.121871                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.121871                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 14893.215544                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 14893.215544                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 849208725500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999936                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          167343155                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         20695568                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.085942                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999936                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        360325622                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       360325622                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 849208725500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    373796008                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       373796008                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    373796008                       # number of overall hits
system.cpu0.dcache.overall_hits::total      373796008                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     23675014                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      23675014                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     23675014                       # number of overall misses
system.cpu0.dcache.overall_misses::total     23675014                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 752727597242                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 752727597242                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 752727597242                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 752727597242                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    397471022                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    397471022                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    397471022                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    397471022                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.059564                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.059564                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.059564                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.059564                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 31794.177492                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31794.177492                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 31794.177492                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31794.177492                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3946973                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       132164                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            65297                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1684                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    60.446468                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    78.482185                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     18453786                       # number of writebacks
system.cpu0.dcache.writebacks::total         18453786                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      5628694                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      5628694                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      5628694                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      5628694                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     18046320                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     18046320                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     18046320                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     18046320                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 357322228785                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 357322228785                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 357322228785                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 357322228785                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.045403                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.045403                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.045403                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.045403                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 19800.282206                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19800.282206                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 19800.282206                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19800.282206                       # average overall mshr miss latency
system.cpu0.dcache.replacements              18453786                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    269384734                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      269384734                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     18327080                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     18327080                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 461529416500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 461529416500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    287711814                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    287711814                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.063699                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.063699                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 25182.921475                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25182.921475                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3278672                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3278672                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     15048408                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     15048408                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 265234585500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 265234585500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.052304                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.052304                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17625.424929                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17625.424929                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    104411274                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     104411274                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      5347934                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      5347934                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 291198180742                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 291198180742                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    109759208                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    109759208                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.048724                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.048724                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 54450.593583                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 54450.593583                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2350022                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2350022                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2997912                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2997912                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  92087643285                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  92087643285                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.027314                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.027314                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 30717.260308                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 30717.260308                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1721                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1721                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1295                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1295                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     10338500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     10338500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3016                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3016                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.429377                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.429377                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  7983.397683                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  7983.397683                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1266                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1266                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           29                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           29                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1005500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1005500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.009615                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.009615                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 34672.413793                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 34672.413793                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2639                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2639                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          295                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          295                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2487500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2487500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2934                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2934                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.100545                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.100545                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8432.203390                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8432.203390                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          289                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          289                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2198500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2198500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.098500                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.098500                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7607.266436                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7607.266436                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       402634                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         402634                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       417226                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       417226                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  45242113000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  45242113000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       819860                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       819860                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.508899                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.508899                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 108435.507375                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 108435.507375                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       417226                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       417226                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  44824887000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  44824887000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.508899                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.508899                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 107435.507375                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 107435.507375                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 849208725500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.949143                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          392666972                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         18463245                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            21.267495                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.949143                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998411                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998411                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        815056941                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       815056941                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 849208725500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            19845388                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            16746684                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               49291                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               58919                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               47837                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               55882                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               40725                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               55583                       # number of demand (read+write) hits
system.l2.demand_hits::total                 36900309                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           19845388                       # number of overall hits
system.l2.overall_hits::.cpu0.data           16746684                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              49291                       # number of overall hits
system.l2.overall_hits::.cpu1.data              58919                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              47837                       # number of overall hits
system.l2.overall_hits::.cpu2.data              55882                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              40725                       # number of overall hits
system.l2.overall_hits::.cpu3.data              55583                       # number of overall hits
system.l2.overall_hits::total                36900309                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            850213                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1706975                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             17286                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            933069                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             18015                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            931191                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             13421                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            941653                       # number of demand (read+write) misses
system.l2.demand_misses::total                5411823                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           850213                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1706975                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            17286                       # number of overall misses
system.l2.overall_misses::.cpu1.data           933069                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            18015                       # number of overall misses
system.l2.overall_misses::.cpu2.data           931191                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            13421                       # number of overall misses
system.l2.overall_misses::.cpu3.data           941653                       # number of overall misses
system.l2.overall_misses::total               5411823                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  67095685000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 164517636499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1644914500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 111419621500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1710347000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 112229703499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1277270000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 112304013495                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     572199191493                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  67095685000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 164517636499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1644914500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 111419621500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1710347000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 112229703499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1277270000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 112304013495                       # number of overall miss cycles
system.l2.overall_miss_latency::total    572199191493                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        20695601                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        18453659                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           66577                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          991988                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           65852                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          987073                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           54146                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          997236                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             42312132                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       20695601                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       18453659                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          66577                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         991988                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          65852                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         987073                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          54146                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         997236                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            42312132                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.041082                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.092501                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.259639                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.940605                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.273568                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.943386                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.247867                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.944263                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.127902                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.041082                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.092501                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.259639                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.940605                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.273568                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.943386                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.247867                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.944263                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.127902                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 78916.324498                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 96379.640299                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 95158.770103                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 119411.985073                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 94940.160977                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 120522.753655                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 95169.510469                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 119262.630178                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 105731.320387                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 78916.324498                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 96379.640299                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 95158.770103                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 119411.985073                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 94940.160977                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 120522.753655                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 95169.510469                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 119262.630178                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 105731.320387                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3298880                       # number of writebacks
system.l2.writebacks::total                   3298880                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           2315                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data           1108                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           3319                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           1531                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           3218                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           1505                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           2446                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           1366                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               16808                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          2315                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data          1108                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          3319                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          1531                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          3218                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          1505                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          2446                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          1366                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              16808                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       847898                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1705867                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        13967                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       931538                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst        14797                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       929686                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst        10975                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       940287                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5395015                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       847898                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1705867                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        13967                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       931538                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst        14797                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       929686                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst        10975                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       940287                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5395015                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  58440437500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 147376269500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1255730000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 101991741500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst   1314326501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 102822512999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    981886501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 102797807995                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 516980712496                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  58440437500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 147376269500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1255730000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 101991741500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst   1314326501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 102822512999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    981886501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 102797807995                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 516980712496                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.040970                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.092441                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.209787                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.939062                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.224701                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.941861                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.202693                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.942893                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.127505                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.040970                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.092441                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.209787                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.939062                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.224701                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.941861                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.202693                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.942893                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.127505                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 68923.900634                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 86393.763113                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 89906.923462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 109487.472867                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 88823.849497                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 110599.184024                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 89465.740410                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 109325.990889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 95825.630234                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 68923.900634                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 86393.763113                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 89906.923462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 109487.472867                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 88823.849497                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 110599.184024                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 89465.740410                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 109325.990889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 95825.630234                       # average overall mshr miss latency
system.l2.replacements                       17214606                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5843580                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5843580                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5843580                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5843580                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     36161679                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         36161679                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     36161679                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     36161679                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              46                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              41                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              35                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  126                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            86                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                103                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1658500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1658500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           90                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           52                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           44                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           43                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              229                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.955556                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.115385                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.068182                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.186047                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.449782                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 19284.883721                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 16101.941748                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           86                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            6                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           103                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1728500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       122500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data        61000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       161000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2073000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.955556                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.115385                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.068182                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.186047                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.449782                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20098.837209                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20416.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20333.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        20125                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20126.213592                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            43                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            17                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            24                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            17                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                101                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           30                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               56                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           73                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           31                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            157                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.410959                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.320000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.225806                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.392857                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.356688                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           30                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           56                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       617000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       157000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       137500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       221500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1133000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.410959                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.320000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.225806                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.392857                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.356688                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20566.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19625                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 19642.857143                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20136.363636                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20232.142857                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2296064                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            25626                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            24550                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            24496                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2370736                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1128596                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         682830                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         682829                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         690192                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3184447                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 106991945999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  81075491000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  81709481500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  81960025995                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  351736944494                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3424660                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       708456                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       707379                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       714688                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5555183                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.329550                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.963828                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.965294                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.965725                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.573239                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 94800.926106                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 118734.518108                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 119663.168231                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 118749.603002                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 110454.639218                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data      1128596                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       682830                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       682829                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       690192                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3184447                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  95705985999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  74247191000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  74881191500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  75058105995                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 319892474494                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.329550                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.963828                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.965294                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.965725                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.573239                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 84800.926106                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 108734.518108                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 109663.168231                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 108749.603002                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 100454.639218                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      19845388                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         49291                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         47837                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         40725                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           19983241                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       850213                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        17286                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        18015                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        13421                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           898935                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  67095685000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1644914500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1710347000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1277270000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  71728216500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     20695601                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        66577                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        65852                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        54146                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       20882176                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.041082                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.259639                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.273568                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.247867                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.043048                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 78916.324498                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 95158.770103                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 94940.160977                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 95169.510469                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79792.439387                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         2315                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         3319                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         3218                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         2446                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         11298                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       847898                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        13967                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst        14797                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst        10975                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       887637                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  58440437500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1255730000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst   1314326501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    981886501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  61992380502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.040970                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.209787                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.224701                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.202693                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.042507                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 68923.900634                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 89906.923462                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 88823.849497                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 89465.740410                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69839.788677                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     14450620                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        33293                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        31332                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        31087                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          14546332                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       578379                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       250239                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       248362                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       251461                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1328441                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  57525690500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  30344130500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  30520221999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  30343987500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 148734030499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     15028999                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       283532                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       279694                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       282548                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      15874773                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.038484                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.882578                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.887978                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.889976                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.083683                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 99460.199108                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 121260.596869                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 122886.037312                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 120670.750136                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 111961.337010                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         1108                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         1531                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         1505                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         1366                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         5510                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       577271                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       248708                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       246857                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       250095                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1322931                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  51670283501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  27744550500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  27941321499                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  27739702000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 135095857500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.038410                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.877178                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.882597                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.885142                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.083335                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 89507.845537                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 111554.716776                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 113188.289167                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 110916.659669                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 102118.596888                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 2                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           50                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           22                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           25                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           21                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             118                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           52                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           22                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           25                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           21                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           120                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.961538                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.983333                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           50                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           22                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           25                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           21                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          118                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1006499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       424500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       492000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       410500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2333499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.961538                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.983333                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20129.980000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19295.454545                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19680                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19547.619048                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19775.415254                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 849208725500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999883                       # Cycle average of tags in use
system.l2.tags.total_refs                    84300802                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  17214608                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.897050                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.708224                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.384691                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       27.079055                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.036554                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.173690                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.040662                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.168581                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.031960                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.376466                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.448566                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.068511                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.423110                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000571                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.018339                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000635                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.018259                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000499                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.021507                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 354486276                       # Number of tag accesses
system.l2.tags.data_accesses                354486276                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 849208725500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      54265408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     109175488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        893888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      59618432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        947008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      59499904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        702400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      60178368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          345280896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     54265408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       893888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       947008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       702400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      56808704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    211128256                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       211128256                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         847897                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1705867                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          13967                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         931538                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst          14797                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         929686                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst          10975                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         940287                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5395014                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3298879                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3298879                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         63901143                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        128561430                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          1052613                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         70204686                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          1115165                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         70065111                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           827123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         70864048                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             406591319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     63901143                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      1052613                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      1115165                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       827123                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         66896044                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      248617624                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            248617624                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      248617624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        63901143                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       128561430                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         1052613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        70204686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         1115165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        70065111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          827123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        70864048                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            655208944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2989307.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    847897.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1384500.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     13967.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    926947.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     14797.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    924860.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples     10975.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    933988.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003777211750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       185163                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       185164                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            10686596                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2815566                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5395014                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3298879                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5395014                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3298879                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 337083                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                309572                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            218121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            222943                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            291986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            660345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            274104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            564895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            412343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            282684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            263745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            236232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           308521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           232851                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           295905                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           295669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           211178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           286409                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            166433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            168105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            172743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            181432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            192037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            188764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            201564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            225566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            208955                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            183003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           185965                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           189405                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           220080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           183776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           158796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           162654                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.33                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.15                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 200441466000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                25289655000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            295277672250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     39629.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58379.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2122141                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1602174                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 41.96                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.60                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5395014                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3298879                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2086851                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1145244                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  861888                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  463996                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  131678                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   74517                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   70717                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   72715                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   62166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   50628                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  20520                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   8739                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2537                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1944                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1648                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  24898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  57366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 115602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 173355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 198057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 203874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 206508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 210974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 214258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 216401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 207616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 201446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 200967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 193635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 191639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 201963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  13912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   7788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   8495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   7829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   7592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   7497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   7541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   9782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4322889                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    119.138104                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    87.511800                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   157.481977                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3174989     73.45%     73.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       774493     17.92%     91.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       143927      3.33%     94.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        66329      1.53%     96.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        36467      0.84%     97.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        27310      0.63%     97.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        20071      0.46%     98.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        11688      0.27%     98.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        67615      1.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4322889                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       185164                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.315952                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.927499                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    240.869214                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       185163    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::102400-106495            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        185164                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       185163                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.144008                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.134947                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.565977                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           172868     93.36%     93.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              847      0.46%     93.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9242      4.99%     98.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1664      0.90%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              416      0.22%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               89      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               29      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        185163                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              323707584                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                21573312                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               191313792                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               345280896                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            211128256                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       381.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       225.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    406.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    248.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.74                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.98                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.76                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  849208674500                       # Total gap between requests
system.mem_ctrls.avgGap                      97678.76                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     54265408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     88608000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       893888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     59324608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       947008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     59191040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       702400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     59775232                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    191313792                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 63901142.758571431041                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 104341838.866327092052                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 1052612.830224622972                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 69858688.704677000642                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 1115165.178551854100                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 69701403.462557807565                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 827122.919146218686                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 70389328.565607160330                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 225284769.521600961685                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       847897                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1705867                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        13967                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       931538                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        14797                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       929686                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst        10975                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       940287                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3298879                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  23622572500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  79604174750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    664469000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  62934177750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    688153500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  63845802750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    517654250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  63400667750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 20722742642250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     27860.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     46664.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     47574.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     67559.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     46506.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     68674.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     47166.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     67426.93                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6281752.87                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    46.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          15115001580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           8033802480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         15211841400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7791528600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     67035711600.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     203439840000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     154778390880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       471406116540                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        555.112191                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 400028978500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  28356900000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 420822847000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          15750461580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           8371561275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         20901785940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7812481680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     67035711600.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     337186934250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      42149258880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       499208195205                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        587.850996                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 106212599250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  28356900000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 714639226250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                271                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          136                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5362880801.470589                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   31372116775.956631                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          132     97.06%     97.06% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.74%     97.79% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.74%     98.53% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.74%     99.26% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      0.74%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        51000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 259066316500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            136                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   119856936500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 729351789000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 849208725500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     11860651                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11860651                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     11860651                       # number of overall hits
system.cpu1.icache.overall_hits::total       11860651                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        75847                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         75847                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        75847                       # number of overall misses
system.cpu1.icache.overall_misses::total        75847                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2660075000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2660075000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2660075000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2660075000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     11936498                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11936498                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     11936498                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11936498                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.006354                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006354                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.006354                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006354                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 35071.591493                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 35071.591493                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 35071.591493                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 35071.591493                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1361                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   151.222222                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        66545                       # number of writebacks
system.cpu1.icache.writebacks::total            66545                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         9270                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         9270                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         9270                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         9270                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        66577                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        66577                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        66577                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        66577                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2315947000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2315947000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2315947000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2315947000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005578                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005578                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005578                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005578                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 34785.992159                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 34785.992159                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 34785.992159                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 34785.992159                       # average overall mshr miss latency
system.cpu1.icache.replacements                 66545                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     11860651                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11860651                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        75847                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        75847                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2660075000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2660075000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     11936498                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11936498                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.006354                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006354                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 35071.591493                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 35071.591493                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         9270                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         9270                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        66577                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        66577                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2315947000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2315947000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005578                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005578                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 34785.992159                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 34785.992159                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 849208725500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.986499                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           11861242                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            66545                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           178.243925                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        354234000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.986499                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999578                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999578                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         23939573                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        23939573                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 849208725500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     13777116                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13777116                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     13777116                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13777116                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2539226                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2539226                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2539226                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2539226                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 321591880339                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 321591880339                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 321591880339                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 321591880339                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     16316342                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16316342                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     16316342                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16316342                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.155625                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.155625                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.155625                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.155625                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 126649.569727                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 126649.569727                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 126649.569727                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 126649.569727                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2327691                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       182968                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            35323                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2441                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    65.897319                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    74.956166                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       991869                       # number of writebacks
system.cpu1.dcache.writebacks::total           991869                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1954347                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1954347                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1954347                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1954347                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       584879                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       584879                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       584879                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       584879                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  69436560900                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  69436560900                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  69436560900                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  69436560900                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.035846                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.035846                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.035846                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.035846                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 118719.531561                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 118719.531561                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 118719.531561                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 118719.531561                       # average overall mshr miss latency
system.cpu1.dcache.replacements                991869                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     11157217                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11157217                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1494603                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1494603                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 153392527500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 153392527500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     12651820                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     12651820                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.118133                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.118133                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 102630.951162                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 102630.951162                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1210533                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1210533                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       284070                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       284070                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  31293221500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  31293221500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.022453                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.022453                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 110160.247474                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 110160.247474                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2619899                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2619899                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1044623                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1044623                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 168199352839                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 168199352839                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3664522                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3664522                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.285064                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.285064                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 161014.406957                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 161014.406957                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       743814                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       743814                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       300809                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       300809                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  38143339400                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  38143339400                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.082087                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.082087                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 126802.520536                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 126802.520536                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          321                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          321                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          207                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          207                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5584500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5584500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          528                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          528                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.392045                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.392045                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 26978.260870                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 26978.260870                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          127                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          127                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           80                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           80                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       646500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       646500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.151515                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.151515                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  8081.250000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8081.250000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          199                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          199                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          166                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          166                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       959500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       959500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          365                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          365                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.454795                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.454795                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5780.120482                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5780.120482                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          164                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          164                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       822500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       822500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.449315                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.449315                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5015.243902                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5015.243902                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       472000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       472000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       445000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       445000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       401509                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         401509                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       418156                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       418156                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  44986818500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  44986818500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       819665                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       819665                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.510155                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.510155                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 107583.816805                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 107583.816805                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       418156                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       418156                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  44568662500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  44568662500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.510155                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.510155                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 106583.816805                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 106583.816805                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 849208725500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.657893                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           15181829                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1002874                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.138321                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        354245500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.657893                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.926809                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.926809                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         35276702                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        35276702                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 849208725500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          36759395                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9142460                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     36468266                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        13915726                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1098                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           721                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1819                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           67                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           67                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5596363                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5596362                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      20882176                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     15877221                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          120                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          120                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     62086769                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     55371518                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       199699                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2987244                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       197524                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      2972982                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       162406                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3004106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             126982248                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2649034752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2362076096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      8519808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    126966528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      8427008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    126329984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      6928640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    127651648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             5415934464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        17259734                       # Total snoops (count)
system.tol2bus.snoopTraffic                 213924800                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         59572383                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.223002                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.459036                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               47013304     78.92%     78.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1               12152255     20.40%     99.32% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 158720      0.27%     99.58% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 177359      0.30%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  70745      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           59572383                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        84646686448                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1499534806                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         100521384                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1515071637                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          82555303                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       27733051932                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       31076802601                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1506086671                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         101649318                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               891431601000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 911987                       # Simulator instruction rate (inst/s)
host_mem_usage                                 747192                       # Number of bytes of host memory used
host_op_rate                                   914946                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1204.38                       # Real time elapsed on the host
host_tick_rate                               35057838                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1098376704                       # Number of instructions simulated
sim_ops                                    1101940034                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.042223                       # Number of seconds simulated
sim_ticks                                 42222875500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            96.159574                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                4151905                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             4317724                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           510193                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted          8057341                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             33164                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          49730                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           16566                       # Number of indirect misses.
system.cpu0.branchPred.lookups                8451633                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        10188                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          3608                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           434837                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   4507290                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1507928                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         139020                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts        9806944                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            20838613                       # Number of instructions committed
system.cpu0.commit.committedOps              20903445                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     63294138                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.330259                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.360669                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     56913532     89.92%     89.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      3254824      5.14%     95.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       751513      1.19%     96.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       247493      0.39%     96.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       249357      0.39%     97.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5        85720      0.14%     97.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        72733      0.11%     97.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       211038      0.33%     97.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1507928      2.38%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     63294138                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3171                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               67541                       # Number of function calls committed.
system.cpu0.commit.int_insts                 20658803                       # Number of committed integer instructions.
system.cpu0.commit.loads                      4809508                       # Number of loads committed
system.cpu0.commit.membars                      97438                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        98101      0.47%      0.47% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        15217268     72.80%     73.27% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6837      0.03%     73.30% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1860      0.01%     73.31% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     73.31% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           442      0.00%     73.31% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1327      0.01%     73.32% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     73.32% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     73.32% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           221      0.00%     73.32% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          303      0.00%     73.32% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     73.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     73.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     73.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     73.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     73.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     73.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     73.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     73.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     73.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     73.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     73.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     73.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     73.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     73.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     73.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     73.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     73.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     73.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     73.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     73.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     73.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     73.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     73.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     73.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     73.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     73.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     73.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     73.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     73.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     73.32% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        4812556     23.02%     96.34% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        763652      3.65%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          560      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          302      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         20903445                       # Class of committed instruction
system.cpu0.commit.refs                       5577070                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   20838613                       # Number of Instructions Simulated
system.cpu0.committedOps                     20903445                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.646861                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.646861                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             43770168                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                76729                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             3476203                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              33057320                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 4845744                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 14966063                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                437545                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               211200                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               851012                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                    8451633                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  2100076                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     59320309                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                45500                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          759                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      38225413                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 162                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                1025804                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.111212                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           5036390                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           4185069                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.502996                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          64870532                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.594313                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.889490                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                39564369     60.99%     60.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                14741377     22.72%     83.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 8808907     13.58%     97.29% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 1382293      2.13%     99.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  100191      0.15%     99.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  103313      0.16%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  104637      0.16%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   21403      0.03%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   44042      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            64870532                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2730                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1986                       # number of floating regfile writes
system.cpu0.idleCycles                       11125000                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              458136                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 5666735                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.376862                       # Inst execution rate
system.cpu0.iew.exec_refs                     9754523                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                    985556                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               20572373                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts              7278968                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             68731                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           247911                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1081959                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           30651693                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts              8768967                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           334828                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             28639840                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                208186                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              7666591                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                437545                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              8031157                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       478929                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            9922                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          300                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          157                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      2469460                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       314397                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           157                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       271917                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        186219                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 20153346                       # num instructions consuming a value
system.cpu0.iew.wb_count                     25567255                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.796983                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 16061873                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.336431                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      25649528                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                36880320                       # number of integer regfile reads
system.cpu0.int_regfile_writes               18981364                       # number of integer regfile writes
system.cpu0.ipc                              0.274208                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.274208                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           100652      0.35%      0.35% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             18930005     65.33%     65.68% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7341      0.03%     65.71% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1912      0.01%     65.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     65.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                442      0.00%     65.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1341      0.00%     65.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     65.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     65.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                221      0.00%     65.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               303      0.00%     65.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     65.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     65.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     65.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     65.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     65.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     65.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     65.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     65.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     65.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     65.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     65.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     65.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     65.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     65.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     65.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     65.72% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             8926386     30.81%     96.53% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1005155      3.47%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            584      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           310      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              28974668                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3259                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6492                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3194                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3289                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     673538                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.023246                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 272791     40.50%     40.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    13      0.00%     40.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     40      0.01%     40.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     40.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     40.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     40.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     40.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     40.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     40.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     40.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     40.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     40.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     40.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     40.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     40.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     40.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     40.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     40.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     40.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     40.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     40.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     40.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     40.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     40.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     40.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     40.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     40.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     40.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     40.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     40.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     40.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     40.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     40.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     40.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     40.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     40.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     40.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     40.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     40.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     40.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     40.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     40.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     40.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     40.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     40.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                390985     58.05%     98.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 9667      1.44%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               26      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              29544295                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         123636034                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     25564061                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         40396797                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  30444457                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 28974668                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             207236                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined        9748250                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           149120                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         68216                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      6345943                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     64870532                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.446654                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.079062                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           50293251     77.53%     77.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            7915905     12.20%     89.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            3082758      4.75%     94.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1469153      2.26%     96.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1064522      1.64%     98.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             407244      0.63%     99.02% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             315725      0.49%     99.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             278662      0.43%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              43312      0.07%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       64870532                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.381268                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           111692                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores            4946                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads             7278968                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1081959                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   5993                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2309                       # number of misc regfile writes
system.cpu0.numCycles                        75995532                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     8450222                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               32393861                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             15604164                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               1037888                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 5597207                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               5218444                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               178000                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             41954040                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              31860614                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           23824280                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 14777959                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                179562                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                437545                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              6701117                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 8220120                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2760                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        41951280                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       4962843                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             65664                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  4084613                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         65665                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                    92466829                       # The number of ROB reads
system.cpu0.rob.rob_writes                   62998745                       # The number of ROB writes
system.cpu0.timesIdled                         113861                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2550                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            97.932326                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4197402                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             4286023                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           511117                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          8037573                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             11189                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          15893                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4704                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8365355                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1928                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          3201                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           441066                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4263396                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1445541                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         143683                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       10101501                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            19533133                       # Number of instructions committed
system.cpu1.commit.committedOps              19602152                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     60027165                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.326555                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.360987                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     54112425     90.15%     90.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      3023839      5.04%     95.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       679559      1.13%     96.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       209785      0.35%     96.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       221755      0.37%     97.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        67150      0.11%     97.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        67035      0.11%     97.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       200076      0.33%     97.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1445541      2.41%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     60027165                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               18618                       # Number of function calls committed.
system.cpu1.commit.int_insts                 19357805                       # Number of committed integer instructions.
system.cpu1.commit.loads                      4563257                       # Number of loads committed
system.cpu1.commit.membars                     103577                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       103577      0.53%      0.53% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        14422873     73.58%     74.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            210      0.00%     74.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             404      0.00%     74.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     74.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     74.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     74.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     74.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     74.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     74.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     74.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     74.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     74.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     74.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     74.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     74.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     74.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     74.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     74.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     74.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     74.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     74.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     74.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     74.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     74.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     74.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     74.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     74.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     74.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     74.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     74.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     74.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     74.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     74.11% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        4566458     23.30%     97.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        508630      2.59%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         19602152                       # Class of committed instruction
system.cpu1.commit.refs                       5075088                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   19533133                       # Number of Instructions Simulated
system.cpu1.committedOps                     19602152                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.273771                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.273771                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             42809812                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                70720                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             3502704                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              32205628                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 2891645                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 14660211                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                442626                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               201531                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               832251                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8365355                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  1949610                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     58296315                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                25919                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           47                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      37421378                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1025354                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.130817                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           2827499                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4208591                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.585194                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          61636545                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.612702                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.889020                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                36726795     59.59%     59.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14531681     23.58%     83.16% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 8713191     14.14%     97.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1353067      2.20%     99.49% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   66913      0.11%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   92080      0.15%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   91796      0.15%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   19418      0.03%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   41604      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            61636545                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2310453                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              466215                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 5476751                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.428399                       # Inst execution rate
system.cpu1.iew.exec_refs                     9167660                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    705501                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               19945208                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              7113275                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             66379                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           266225                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              821674                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           29643856                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              8462159                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           335880                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             27394840                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                200809                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              7259502                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                442626                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              7611960                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       452637                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             900                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           70                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           73                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      2550018                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       309843                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            73                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       272574                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        193641                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 19602275                       # num instructions consuming a value
system.cpu1.iew.wb_count                     24417110                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.797898                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 15640613                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.381834                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      24512448                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                35230245                       # number of integer regfile reads
system.cpu1.int_regfile_writes               18284006                       # number of integer regfile writes
system.cpu1.ipc                              0.305458                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.305458                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           105057      0.38%      0.38% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             18276829     65.91%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 277      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  404      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             8618993     31.08%     97.37% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             729160      2.63%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              27730720                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     626325                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.022586                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 264332     42.20%     42.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     42.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     42.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     42.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     42.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     42.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     42.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     42.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     42.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     42.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     42.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     42.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     42.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     42.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     42.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     42.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     42.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     42.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     42.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     42.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     42.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     42.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     42.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     42.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     42.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     42.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     42.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     42.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     42.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     42.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     42.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     42.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     42.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     42.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     42.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     42.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     42.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     42.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     42.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     42.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     42.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     42.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     42.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     42.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     42.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     42.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                359622     57.42%     99.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 2371      0.38%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              28251988                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         117875305                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     24417110                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         39685621                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  29434288                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 27730720                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             209568                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       10041704                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           150995                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         65885                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6571528                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     61636545                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.449907                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.080979                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           47705438     77.40%     77.40% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            7487892     12.15%     89.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            3017388      4.90%     94.44% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1439629      2.34%     96.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1002009      1.63%     98.40% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             375633      0.61%     99.01% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             298587      0.48%     99.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             268310      0.44%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              41659      0.07%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       61636545                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.433652                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           104077                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            5799                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             7113275                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             821674                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                   1480                       # number of misc regfile reads
system.cpu1.numCycles                        63946998                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    20409435                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               31277003                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             14771982                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               1000528                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 3646973                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               5295967                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               185949                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             40772521                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              30956648                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           23281182                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 14452153                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 85182                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                442626                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              6650736                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 8509200                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        40772521                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       5167054                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             64715                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  3918895                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         64721                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                    88274474                       # The number of ROB reads
system.cpu1.rob.rob_writes                   61018297                       # The number of ROB writes
system.cpu1.timesIdled                          24970                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            97.539374                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                4468783                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             4581517                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           542603                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          8326024                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             12293                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          16105                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            3812                       # Number of indirect misses.
system.cpu2.branchPred.lookups                8646255                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1815                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          3409                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           469290                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   4344216                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1431007                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         156564                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       10507547                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            19835376                       # Number of instructions committed
system.cpu2.commit.committedOps              19910727                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     62686773                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.317622                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.330700                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     56476253     90.09%     90.09% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3235164      5.16%     95.25% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       754680      1.20%     96.46% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       243226      0.39%     96.85% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       211479      0.34%     97.18% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        65886      0.11%     97.29% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6        70423      0.11%     97.40% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       198655      0.32%     97.72% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1431007      2.28%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     62686773                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               18872                       # Number of function calls committed.
system.cpu2.commit.int_insts                 19657865                       # Number of committed integer instructions.
system.cpu2.commit.loads                      4722674                       # Number of loads committed
system.cpu2.commit.membars                     112993                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       112993      0.57%      0.57% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        14599072     73.32%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            210      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             404      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        4726083     23.74%     97.63% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        471965      2.37%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         19910727                       # Class of committed instruction
system.cpu2.commit.refs                       5198048                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   19835376                       # Number of Instructions Simulated
system.cpu2.committedOps                     19910727                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              3.355768                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        3.355768                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             44829140                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                74519                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             3714365                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              32967574                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 3011538                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 15181963                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                471031                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               217184                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               864469                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    8646255                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  2142042                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     60801747                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                28687                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      38490369                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                1088688                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.129896                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           3012032                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           4481076                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.578255                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          64358141                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.603913                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.885594                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                38661223     60.07%     60.07% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                15111874     23.48%     83.55% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 8848913     13.75%     97.30% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1414892      2.20%     99.50% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                   61784      0.10%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   93539      0.15%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  103610      0.16%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   22628      0.04%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   39678      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            64358141                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        2204772                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              497262                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 5613899                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.422574                       # Inst execution rate
system.cpu2.iew.exec_refs                     9535337                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    628595                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               19591757                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              7392966                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             73915                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           270026                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              782114                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           30353469                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              8906742                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           348031                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             28127739                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                195646                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              8750410                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                471031                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              9091872                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked       478259                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads             920                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           82                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           87                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      2670292                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       306740                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            87                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       285368                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        211894                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 19896417                       # num instructions consuming a value
system.cpu2.iew.wb_count                     24930533                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.801632                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 15949610                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.374541                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      25039421                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                36084170                       # number of integer regfile reads
system.cpu2.int_regfile_writes               18744331                       # number of integer regfile writes
system.cpu2.ipc                              0.297994                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.297994                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           114609      0.40%      0.40% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             18640191     65.46%     65.86% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 268      0.00%     65.86% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  404      0.00%     65.86% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     65.86% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     65.86% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     65.86% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     65.86% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     65.86% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     65.86% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     65.86% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     65.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     65.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     65.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     65.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     65.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     65.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     65.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     65.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     65.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     65.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     65.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     65.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     65.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     65.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     65.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     65.86% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             9066452     31.84%     97.70% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             653846      2.30%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              28475770                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     646479                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.022703                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 258466     39.98%     39.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     39.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     39.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     39.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     39.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     39.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     39.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     39.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     39.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     39.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     39.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     39.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     39.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     39.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     39.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     39.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     39.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     39.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     39.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     39.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     39.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     39.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     39.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     39.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     39.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     39.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     39.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     39.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     39.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     39.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     39.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     39.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     39.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     39.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     39.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     39.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     39.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     39.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     39.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     39.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     39.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     39.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     39.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     39.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     39.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                386244     59.75%     99.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 1769      0.27%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              29007640                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         122115515                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     24930533                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         40796286                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  30121367                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 28475770                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             232102                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       10442742                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           159355                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         75538                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      6860710                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     64358141                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.442458                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.065584                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           49963682     77.63%     77.63% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            7724776     12.00%     89.64% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            3160948      4.91%     94.55% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1502119      2.33%     96.88% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1037467      1.61%     98.49% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             381863      0.59%     99.09% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             288516      0.45%     99.54% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             257698      0.40%     99.94% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              41072      0.06%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       64358141                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.427802                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           111537                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores            7540                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             7392966                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             782114                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   1616                       # number of misc regfile reads
system.cpu2.numCycles                        66562913                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    17792709                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               32352501                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             15030268                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                987384                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 3800046                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               5953325                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               185189                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             41718765                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              31663044                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           23834913                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 14975510                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                106961                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                471031                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              7307972                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 8804645                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        41718765                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       5451081                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             72438                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  4149186                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         72460                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                    91662795                       # The number of ROB reads
system.cpu2.rob.rob_writes                   62509452                       # The number of ROB writes
system.cpu2.timesIdled                          25221                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            98.212886                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                4738153                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             4824370                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           579171                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          8377388                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             11696                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          16021                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            4325                       # Number of indirect misses.
system.cpu3.branchPred.lookups                8693310                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1879                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          3245                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           503496                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   4310825                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1364645                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         150892                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       10682196                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            19655107                       # Number of instructions committed
system.cpu3.commit.committedOps              19727642                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     62265330                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.316832                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.313215                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     55848573     89.69%     89.69% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3435393      5.52%     95.21% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       819082      1.32%     96.53% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       275722      0.44%     96.97% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       172415      0.28%     97.25% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        78771      0.13%     97.37% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6        68859      0.11%     97.48% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       201870      0.32%     97.81% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1364645      2.19%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     62265330                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               18796                       # Number of function calls committed.
system.cpu3.commit.int_insts                 19481237                       # Number of committed integer instructions.
system.cpu3.commit.loads                      4658246                       # Number of loads committed
system.cpu3.commit.membars                     108830                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       108830      0.55%      0.55% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        14537255     73.69%     74.24% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            222      0.00%     74.24% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             404      0.00%     74.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     74.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     74.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     74.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     74.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     74.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     74.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     74.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     74.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     74.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     74.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     74.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     74.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     74.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     74.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     74.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     74.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     74.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     74.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     74.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     74.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     74.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     74.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     74.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     74.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     74.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     74.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     74.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     74.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     74.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     74.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     74.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     74.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     74.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     74.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     74.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     74.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     74.24% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        4661491     23.63%     97.87% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        419440      2.13%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         19727642                       # Class of committed instruction
system.cpu3.commit.refs                       5080931                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   19655107                       # Number of Instructions Simulated
system.cpu3.committedOps                     19727642                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              3.371032                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        3.371032                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             43903126                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                76629                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             3931416                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              33058199                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 3195148                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 15525554                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                505166                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               226902                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               852087                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    8693310                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  2238004                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     60296634                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                28396                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           38                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      38692341                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                1161682                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.131204                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           3103563                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           4749849                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.583965                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          63981081                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.611358                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.889920                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                38070674     59.50%     59.50% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                15355491     24.00%     83.50% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 8807805     13.77%     97.27% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1405866      2.20%     99.47% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                   60360      0.09%     99.56% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   96666      0.15%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  124885      0.20%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   22092      0.03%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   37242      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            63981081                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        2276920                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              535548                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 5582551                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.421537                       # Inst execution rate
system.cpu3.iew.exec_refs                     9320160                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    541240                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               19606969                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              7341088                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             70692                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           293554                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              711036                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           30346034                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              8778920                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           375578                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             27930214                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                195931                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              8134220                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                505166                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              8475056                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked       467725                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads             904                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           72                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           84                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      2682842                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       288351                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            84                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       292882                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        242666                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 19639311                       # num instructions consuming a value
system.cpu3.iew.wb_count                     24798665                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.801326                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 15737483                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.374274                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      24933632                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                35772958                       # number of integer regfile reads
system.cpu3.int_regfile_writes               18759763                       # number of integer regfile writes
system.cpu3.ipc                              0.296645                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.296645                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           110378      0.39%      0.39% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             18699988     66.06%     66.45% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 230      0.00%     66.45% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  404      0.00%     66.46% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     66.46% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     66.46% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     66.46% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     66.46% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     66.46% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     66.46% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     66.46% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     66.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     66.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     66.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     66.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     66.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     66.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     66.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     66.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     66.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     66.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     66.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     66.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     66.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     66.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     66.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     66.46% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             8939480     31.58%     98.04% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             555312      1.96%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              28305792                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     617144                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.021803                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 248547     40.27%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                367147     59.49%     99.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 1450      0.23%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              28812558                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         121369659                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     24798665                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         40964501                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  30120840                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 28305792                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             225194                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       10618392                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           159850                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         74302                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      7009227                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     63981081                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.442409                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.056991                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           49570610     77.48%     77.48% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            7699690     12.03%     89.51% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            3252963      5.08%     94.60% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            1519420      2.37%     96.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1034657      1.62%     98.59% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             346667      0.54%     99.13% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             271800      0.42%     99.55% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             243039      0.38%     99.93% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              42235      0.07%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       63981081                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.427206                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           113668                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores            4623                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             7341088                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             711036                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                   1548                       # number of misc regfile reads
system.cpu3.numCycles                        66258001                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    18098316                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               31694014                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             14935949                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               1004700                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 4010673                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               5876323                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               186364                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             41726707                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              31693894                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           23944299                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 15285542                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 87988                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                505166                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              7211695                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 9008350                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        41726707                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       5273991                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             71131                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  4086341                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         71140                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                    91298927                       # The number of ROB reads
system.cpu3.rob.rob_writes                   62537000                       # The number of ROB writes
system.cpu3.timesIdled                          24686                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2885683                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5014265                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2569778                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       741061                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3411100                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2208054                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      8586939                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2949115                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  42222875500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2758321                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       312935                       # Transaction distribution
system.membus.trans_dist::WritebackClean            3                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1817321                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             7509                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          21474                       # Transaction distribution
system.membus.trans_dist::ReadExReq             96649                       # Transaction distribution
system.membus.trans_dist::ReadExResp            96184                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2758322                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            52                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7868770                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7868770                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    202716352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               202716352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            25382                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2884006                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2884006    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2884006                       # Request fanout histogram
system.membus.respLayer1.occupancy        14934059750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             35.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          6943996036                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              16.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1632                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          817                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    10944708.690330                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   19897434.563941                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          817    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    231550500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            817                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    33281048500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   8941827000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  42222875500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      2116059                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2116059                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      2116059                       # number of overall hits
system.cpu2.icache.overall_hits::total        2116059                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        25983                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         25983                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        25983                       # number of overall misses
system.cpu2.icache.overall_misses::total        25983                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1690953000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1690953000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1690953000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1690953000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      2142042                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2142042                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      2142042                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2142042                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.012130                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.012130                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.012130                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.012130                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 65079.205634                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 65079.205634                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 65079.205634                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 65079.205634                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         2990                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               52                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    57.500000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        24741                       # number of writebacks
system.cpu2.icache.writebacks::total            24741                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1242                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1242                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1242                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1242                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        24741                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        24741                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        24741                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        24741                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1591931500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1591931500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1591931500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1591931500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.011550                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.011550                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.011550                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.011550                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 64343.862415                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 64343.862415                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 64343.862415                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 64343.862415                       # average overall mshr miss latency
system.cpu2.icache.replacements                 24741                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      2116059                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2116059                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        25983                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        25983                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1690953000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1690953000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      2142042                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2142042                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.012130                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.012130                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 65079.205634                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 65079.205634                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1242                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1242                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        24741                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        24741                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1591931500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1591931500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.011550                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.011550                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 64343.862415                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 64343.862415                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  42222875500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2197655                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            24773                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            88.711702                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          4308825                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         4308825                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  42222875500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4224115                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4224115                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4224115                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4224115                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2603080                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2603080                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2603080                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2603080                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 192284631266                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 192284631266                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 192284631266                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 192284631266                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      6827195                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      6827195                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      6827195                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      6827195                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.381281                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.381281                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.381281                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.381281                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 73868.122096                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 73868.122096                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 73868.122096                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 73868.122096                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     20372775                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        91487                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           502887                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1191                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    40.511636                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    76.815281                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1024365                       # number of writebacks
system.cpu2.dcache.writebacks::total          1024365                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1568264                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1568264                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1568264                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1568264                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      1034816                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1034816                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      1034816                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1034816                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  78805736143                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  78805736143                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  78805736143                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  78805736143                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.151573                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.151573                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.151573                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.151573                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 76154.346418                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 76154.346418                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 76154.346418                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 76154.346418                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1024365                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      3911957                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        3911957                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2481819                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2481819                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 183109489500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 183109489500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      6393776                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      6393776                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.388162                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.388162                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 73780.356061                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 73780.356061                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1471322                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1471322                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      1010497                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1010497                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  76695929000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  76695929000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.158044                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.158044                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 75899.214941                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 75899.214941                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       312158                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        312158                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       121261                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       121261                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data   9175141766                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   9175141766                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       433419                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       433419                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.279778                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.279778                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 75664.407897                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 75664.407897                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data        96942                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        96942                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        24319                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        24319                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   2109807143                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2109807143                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.056110                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.056110                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 86755.505695                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 86755.505695                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        38127                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        38127                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1467                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1467                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     36406500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     36406500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        39594                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        39594                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.037051                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.037051                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 24816.973415                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 24816.973415                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          515                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          515                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          952                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          952                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     12185500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     12185500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.024044                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.024044                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 12799.894958                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12799.894958                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        32343                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        32343                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         5862                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         5862                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     46153000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     46153000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        38205                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        38205                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.153435                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.153435                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7873.251450                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7873.251450                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         5824                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         5824                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     40482000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     40482000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.152441                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.152441                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6950.892857                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6950.892857                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      2073000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      2073000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1920000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1920000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1066                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1066                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         2343                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         2343                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     30137500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     30137500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         3409                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         3409                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.687298                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.687298                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 12862.782757                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 12862.782757                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         2343                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         2343                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     27794500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     27794500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.687298                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.687298                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 11862.782757                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 11862.782757                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42222875500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           30.885880                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5341947                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1036374                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             5.154459                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    30.885880                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.965184                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.965184                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         14853151                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        14853151                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1440                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          721                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    12613364.077670                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   22337118.141895                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          721    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         9000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    210861000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            721                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    33128640000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   9094235500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  42222875500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      2211717                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2211717                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      2211717                       # number of overall hits
system.cpu3.icache.overall_hits::total        2211717                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        26287                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         26287                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        26287                       # number of overall misses
system.cpu3.icache.overall_misses::total        26287                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1781011499                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1781011499                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1781011499                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1781011499                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      2238004                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2238004                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      2238004                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2238004                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.011746                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.011746                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.011746                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.011746                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 67752.558261                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 67752.558261                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 67752.558261                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 67752.558261                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         4112                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            6                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               63                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    65.269841                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets            6                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        24576                       # number of writebacks
system.cpu3.icache.writebacks::total            24576                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1711                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1711                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1711                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1711                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        24576                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        24576                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        24576                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        24576                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1646178999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1646178999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1646178999                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1646178999                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.010981                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.010981                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.010981                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.010981                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 66983.194946                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 66983.194946                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 66983.194946                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 66983.194946                       # average overall mshr miss latency
system.cpu3.icache.replacements                 24576                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      2211717                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2211717                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        26287                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        26287                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1781011499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1781011499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      2238004                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2238004                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.011746                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.011746                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 67752.558261                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 67752.558261                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1711                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1711                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        24576                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        24576                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1646178999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1646178999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.010981                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.010981                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 66983.194946                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 66983.194946                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  42222875500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2290667                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            24608                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            93.086273                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          4500584                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         4500584                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  42222875500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4204377                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4204377                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4204377                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4204377                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2530998                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2530998                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2530998                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2530998                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 189356980509                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 189356980509                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 189356980509                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 189356980509                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      6735375                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      6735375                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      6735375                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      6735375                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.375777                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.375777                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.375777                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.375777                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 74815.144267                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 74815.144267                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 74815.144267                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 74815.144267                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs     19735316                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       147718                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs           491345                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           1739                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    40.165904                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    84.944221                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1010575                       # number of writebacks
system.cpu3.dcache.writebacks::total          1010575                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1509637                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1509637                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1509637                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1509637                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      1021361                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1021361                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      1021361                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1021361                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  77387084719                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  77387084719                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  77387084719                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  77387084719                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.151641                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.151641                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.151641                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.151641                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 75768.591829                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 75768.591829                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 75768.591829                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 75768.591829                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1010575                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      3928144                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        3928144                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2425060                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2425060                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 181366105500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 181366105500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      6353204                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      6353204                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.381707                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.381707                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 74788.296166                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 74788.296166                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1427755                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1427755                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       997305                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       997305                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  75326530500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  75326530500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.156977                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.156977                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 75530.084077                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 75530.084077                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       276233                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        276233                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       105938                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       105938                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data   7990875009                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   7990875009                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       382171                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       382171                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.277201                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.277201                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 75429.732570                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 75429.732570                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data        81882                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        81882                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        24056                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        24056                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   2060554219                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2060554219                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.062946                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.062946                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 85656.560484                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 85656.560484                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        36900                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        36900                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1323                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1323                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     35190500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     35190500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        38223                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        38223                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.034613                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.034613                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 26599.017385                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 26599.017385                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          513                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          513                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          810                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          810                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     11915500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     11915500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.021191                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.021191                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 14710.493827                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14710.493827                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        31142                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        31142                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         5868                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         5868                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     46879500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     46879500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        37010                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        37010                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.158552                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.158552                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7989.008180                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7989.008180                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         5825                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         5825                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     41198500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     41198500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.157390                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.157390                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7072.703863                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7072.703863                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      2029500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      2029500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      1885500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1885500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1086                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1086                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         2159                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         2159                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     29418498                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     29418498                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         3245                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         3245                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.665331                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.665331                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 13625.983326                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 13625.983326                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         2158                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         2158                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     27259498                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     27259498                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.665023                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.665023                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 12631.834106                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 12631.834106                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42222875500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.878090                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5305589                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1022281                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             5.189952                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.878090                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.964940                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.964940                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         14649958                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        14649958                       # Number of data accesses
system.cpu0.numPwrStateTransitions                594                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          297                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    14226462.962963                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   39037319.823627                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          297    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        32000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    295579000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            297                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    37997616000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4225259500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  42222875500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      1984638                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1984638                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1984638                       # number of overall hits
system.cpu0.icache.overall_hits::total        1984638                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       115437                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        115437                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       115437                       # number of overall misses
system.cpu0.icache.overall_misses::total       115437                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   8365310992                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   8365310992                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   8365310992                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   8365310992                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2100075                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2100075                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2100075                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2100075                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.054968                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.054968                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.054968                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.054968                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 72466.462157                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 72466.462157                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 72466.462157                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 72466.462157                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        27154                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              375                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    72.410667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       108922                       # number of writebacks
system.cpu0.icache.writebacks::total           108922                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         6514                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         6514                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         6514                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         6514                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       108923                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       108923                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       108923                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       108923                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   7861087993                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   7861087993                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   7861087993                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   7861087993                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.051866                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.051866                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.051866                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.051866                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 72171.056554                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 72171.056554                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 72171.056554                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 72171.056554                       # average overall mshr miss latency
system.cpu0.icache.replacements                108922                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1984638                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1984638                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       115437                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       115437                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   8365310992                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   8365310992                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2100075                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2100075                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.054968                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.054968                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 72466.462157                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 72466.462157                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         6514                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         6514                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       108923                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       108923                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   7861087993                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   7861087993                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.051866                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.051866                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 72171.056554                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 72171.056554                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  42222875500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2095064                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           108954                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            19.228886                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          4309072                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         4309072                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  42222875500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      4305070                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         4305070                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      4305070                       # number of overall hits
system.cpu0.dcache.overall_hits::total        4305070                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2715613                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2715613                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2715613                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2715613                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 198809859648                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 198809859648                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 198809859648                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 198809859648                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      7020683                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      7020683                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      7020683                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      7020683                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.386802                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.386802                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.386802                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.386802                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 73209.938105                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 73209.938105                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 73209.938105                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 73209.938105                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     19903343                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       148963                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           503365                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2029                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    39.540578                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    73.416954                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1050240                       # number of writebacks
system.cpu0.dcache.writebacks::total          1050240                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      1656777                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1656777                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      1656777                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1656777                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1058836                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1058836                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1058836                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1058836                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  79644009199                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  79644009199                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  79644009199                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  79644009199                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.150817                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.150817                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.150817                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.150817                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 75218.456115                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 75218.456115                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 75218.456115                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 75218.456115                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1050240                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      3782040                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        3782040                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2509449                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2509449                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 183996535500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 183996535500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      6291489                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      6291489                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.398864                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.398864                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 73321.488303                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 73321.488303                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      1494941                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1494941                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1014508                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1014508                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  75978357500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  75978357500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.161251                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.161251                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 74891.826876                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 74891.826876                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       523030                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        523030                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       206164                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       206164                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  14813324148                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  14813324148                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       729194                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       729194                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.282729                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.282729                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 71852.137851                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 71852.137851                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       161836                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       161836                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        44328                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        44328                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   3665651699                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   3665651699                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.060790                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.060790                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 82693.821039                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 82693.821039                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        33318                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        33318                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2458                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2458                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     63255000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     63255000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        35776                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        35776                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.068705                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.068705                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 25734.336859                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 25734.336859                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1986                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1986                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          472                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          472                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      5328000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      5328000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.013193                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.013193                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 11288.135593                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11288.135593                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        28237                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        28237                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         6370                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         6370                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     60183500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     60183500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        34607                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        34607                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.184067                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.184067                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9447.959184                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9447.959184                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         6341                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         6341                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     53885500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     53885500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.183229                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.183229                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  8497.949850                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8497.949850                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       658500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       658500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       615500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       615500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2058                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2058                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         1550                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         1550                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     28289499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     28289499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         3608                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         3608                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.429601                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.429601                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 18251.289677                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 18251.289677                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         1550                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         1550                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     26739499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     26739499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.429601                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.429601                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 17251.289677                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 17251.289677                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42222875500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.377071                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            5436747                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1058860                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.134529                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.377071                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.980533                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.980533                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         15248176                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        15248176                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  42222875500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               19850                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              308779                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                7832                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              297313                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                8692                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              295895                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                8025                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              297326                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1243712                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              19850                       # number of overall hits
system.l2.overall_hits::.cpu0.data             308779                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               7832                       # number of overall hits
system.l2.overall_hits::.cpu1.data             297313                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               8692                       # number of overall hits
system.l2.overall_hits::.cpu2.data             295895                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               8025                       # number of overall hits
system.l2.overall_hits::.cpu3.data             297326                       # number of overall hits
system.l2.overall_hits::total                 1243712                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             89072                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            739951                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             16804                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            690771                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             16049                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            728728                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             16551                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            713264                       # number of demand (read+write) misses
system.l2.demand_misses::total                3011190                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            89072                       # number of overall misses
system.l2.overall_misses::.cpu0.data           739951                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            16804                       # number of overall misses
system.l2.overall_misses::.cpu1.data           690771                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            16049                       # number of overall misses
system.l2.overall_misses::.cpu2.data           728728                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            16551                       # number of overall misses
system.l2.overall_misses::.cpu3.data           713264                       # number of overall misses
system.l2.overall_misses::total               3011190                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7462280500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  73879769000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1522915500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  69687465000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1440670000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  73239197000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1502929500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  71820175499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     300555401999                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7462280500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  73879769000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1522915500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  69687465000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1440670000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  73239197000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1502929500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  71820175499                       # number of overall miss cycles
system.l2.overall_miss_latency::total    300555401999                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          108922                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1048730                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           24636                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          988084                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           24741                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1024623                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           24576                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1010590                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4254902                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         108922                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1048730                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          24636                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         988084                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          24741                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1024623                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          24576                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1010590                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4254902                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.817759                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.705569                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.682091                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.699101                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.648680                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.711216                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.673462                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.705790                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.707699                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.817759                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.705569                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.682091                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.699101                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.648680                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.711216                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.673462                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.705790                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.707699                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83778.072795                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 99844.136977                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90628.154011                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 100883.599630                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 89766.963674                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 100502.789793                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 90805.963386                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 100692.275930                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99812.832136                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83778.072795                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 99844.136977                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90628.154011                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 100883.599630                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 89766.963674                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 100502.789793                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 90805.963386                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 100692.275930                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99812.832136                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              312934                       # number of writebacks
system.l2.writebacks::total                    312934                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           1497                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          33286                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           6374                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          34340                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           6637                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          33929                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           6299                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          34191                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              156553                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          1497                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         33286                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          6374                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         34340                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          6637                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         33929                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          6299                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         34191                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             156553                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        87575                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       706665                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        10430                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       656431                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         9412                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       694799                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst        10252                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       679073                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2854637                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        87575                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       706665                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        10430                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       656431                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         9412                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       694799                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst        10252                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       679073                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2854637                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6477929003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  64919589036                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    895359501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  61132741026                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    795445003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  64326874535                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    868993004                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  63057235019                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 262474166127                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6477929003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  64919589036                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    895359501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  61132741026                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    795445003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  64326874535                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    868993004                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  63057235019                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 262474166127                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.804016                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.673829                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.423364                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.664347                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.380421                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.678102                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.417155                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.671957                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.670905                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.804016                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.673829                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.423364                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.664347                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.380421                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.678102                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.417155                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.671957                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.670905                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73970.071402                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 91867.559644                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 85844.630968                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 93128.967136                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 84513.918721                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 92583.429934                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 84763.266094                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 92857.815020                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91946.599910                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73970.071402                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 91867.559644                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 85844.630968                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 93128.967136                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 84513.918721                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 92583.429934                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 84763.266094                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 92857.815020                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91946.599910                       # average overall mshr miss latency
system.l2.replacements                        5067652                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       377608                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           377608                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       377608                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       377608                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2242662                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2242662                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            3                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              3                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      2242665                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2242665                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            3                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            3                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.UpgradeReq_hits::.cpu0.data              43                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             242                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             260                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             268                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  813                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           416                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           143                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           169                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           185                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                913                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      8930500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       379000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       683500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       813000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     10806000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          459                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          385                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          429                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          453                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1726                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.906318                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.371429                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.393939                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.408389                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.528969                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 21467.548077                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2650.349650                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  4044.378698                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  4394.594595                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 11835.706462                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          416                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          140                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          169                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          184                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           909                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      8338000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      2904500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      3398000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      3712500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     18353000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.906318                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.363636                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.393939                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.406181                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.526651                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20043.269231                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20746.428571                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20106.508876                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20176.630435                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20190.319032                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           612                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           500                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           422                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           457                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               1991                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          997                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          682                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          667                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          677                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             3023                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     18438500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     14211500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data     13106500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data     13524000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     59280500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1609                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         1182                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data         1089                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data         1134                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           5014                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.619640                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.576988                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.612489                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.597002                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.602912                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 18493.981946                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 20837.976540                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data 19649.925037                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data 19976.366322                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 19609.824677                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          996                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          682                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          666                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          676                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         3020                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     20071000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     13591500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data     13352498                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data     13589500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     60604498                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.619018                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.576988                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.611570                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.596120                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.602314                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20151.606426                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19928.885630                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20048.795796                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20102.810651                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20067.714570                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             4428                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             3148                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             3545                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             3440                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 14561                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          38262                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          19012                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          19765                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          19276                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               96315                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   3533001000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2016487500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   2030650500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   1981391000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9561530000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        42690                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        22160                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        23310                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        22716                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            110876                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.896275                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.857942                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.847919                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.848565                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.868673                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 92337.070723                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 106063.933305                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 102739.716671                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 102790.568583                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99273.529564                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu1.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        38262                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        19011                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        19765                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        19276                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          96314                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   3150380501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1826282501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   1833000001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   1788631000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8598294003                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.896275                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.857897                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.847919                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.848565                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.868664                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 82337.057681                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 96064.515333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 92739.691424                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 92790.568583                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89273.563584                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         19850                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          7832                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          8692                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          8025                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              44399                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        89072                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        16804                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        16049                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        16551                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           138476                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7462280500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1522915500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1440670000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1502929500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  11928795500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       108922                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        24636                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        24741                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        24576                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         182875                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.817759                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.682091                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.648680                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.673462                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.757217                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83778.072795                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90628.154011                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 89766.963674                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 90805.963386                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86143.414743                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         1497                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         6374                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         6637                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         6299                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         20807                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        87575                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        10430                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         9412                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst        10252                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       117669                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6477929003                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    895359501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    795445003                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    868993004                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   9037726511                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.804016                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.423364                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.380421                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.417155                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.643440                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73970.071402                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 85844.630968                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 84513.918721                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 84763.266094                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76806.350959                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       304351                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       294165                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       292350                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       293886                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1184752                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       701689                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       671759                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       708963                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       693988                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2776399                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  70346768000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  67670977500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  71208546500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  69838784499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 279065076499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1006040                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       965924                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      1001313                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       987874                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3961151                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.697476                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.695457                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.708033                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.702507                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.700907                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 100253.485519                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 100736.986777                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 100440.427074                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 100633.994390                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100513.318330                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        33286                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        34339                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        33929                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        34191                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       135745                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       668403                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       637420                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       675034                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       659797                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2640654                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  61769208535                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  59306458525                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  62493874534                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  61268604019                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 244838145613                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.664390                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.659907                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.674149                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.667896                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.666638                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 92413.122824                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 93041.414648                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 92578.854597                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 92859.779628                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92718.752859                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            5                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                14                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data            4                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           16                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           10                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           22                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              52                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data            8                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           21                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           13                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           24                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            66                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.500000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.761905                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.769231                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.916667                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.787879                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data            4                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           16                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           10                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           22                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           52                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data        75000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       315000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       197500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       433500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1021000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.500000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.761905                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.769231                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.916667                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.787879                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        18750                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19687.500000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19750                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19704.545455                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19634.615385                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  42222875500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999988                       # Cycle average of tags in use
system.l2.tags.total_refs                     6723818                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5067730                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.326791                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.661553                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.614717                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.598350                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.264150                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        7.203831                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.236491                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        7.654857                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.270054                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        7.495986                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.447837                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.056480                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.134349                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.004127                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.112560                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.003695                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.119607                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.004220                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.117125                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  32595730                       # Number of tag accesses
system.l2.tags.data_accesses                 32595730                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  42222875500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5604800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      45218496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        667520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      42011584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        602368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      44466880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        656128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      43460544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          182688320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5604800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       667520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       602368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       656128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7530816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     20027840                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        20027840                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          87575                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         706539                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          10430                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         656431                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           9412                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         694795                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst          10252                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         679071                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2854505                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       312935                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             312935                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        132743209                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1070947809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         15809440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        994995805                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst         14266390                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data       1053146653                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst         15539633                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data       1029312748                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4326761686                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    132743209                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     15809440                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst     14266390                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst     15539633                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        178358672                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      474336240                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            474336240                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      474336240                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       132743209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1070947809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        15809440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       994995805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst        14266390                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data      1053146653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst        15539633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data      1029312748                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4801097926                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    285949.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     87576.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    692721.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     10430.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    646052.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      9412.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    684247.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples     10252.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    668820.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001424670250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        17706                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        17705                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4734048                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             269607                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2854506                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     312938                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2854506                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   312938                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  44996                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 26989                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             84448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            105187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            102801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            109361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            150797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            408612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            861666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            154687                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            124612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             77495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           158794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            78070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           143268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            76541                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            86055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            87116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             12180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             13357                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             17390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             23671                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             23705                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             32188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             28079                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             21325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             12430                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            14283                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            14333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            19882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            11496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            14433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            14014                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.65                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.82                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  90937552500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                14047550000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            143615865000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32367.76                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51117.76                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2110419                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  253339                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.12                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.60                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2854506                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               312938                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  265405                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  347816                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  413415                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  427635                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  385386                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  321533                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  245648                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  170229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  108190                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   63485                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  33480                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  16036                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   6910                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2887                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1076                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    363                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  17513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  18910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  19630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  19834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  19836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  20058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  20089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  18990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  18535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  18418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  18306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  18202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  18240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       731699                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    270.750284                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   153.007136                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   321.506399                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       338071     46.20%     46.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       169642     23.18%     69.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        52839      7.22%     76.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        31096      4.25%     80.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        21745      2.97%     83.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        15695      2.15%     85.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11676      1.60%     87.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9099      1.24%     88.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        81836     11.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       731699                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        17705                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     158.681502                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     70.451889                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    310.885791                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         14530     82.07%     82.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         1788     10.10%     92.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          836      4.72%     96.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          302      1.71%     98.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279          108      0.61%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           40      0.23%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           19      0.11%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           16      0.09%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303           13      0.07%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559           12      0.07%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            8      0.05%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            2      0.01%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            6      0.03%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            4      0.02%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            3      0.02%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.01%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            5      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            7      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5887            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-6911            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7679            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-7935            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         17705                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        17706                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.150514                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.137594                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.700098                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            16627     93.91%     93.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              219      1.24%     95.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              518      2.93%     98.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              171      0.97%     99.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               85      0.48%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               32      0.18%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               26      0.15%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                9      0.05%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                7      0.04%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                6      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         17706                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              179808640                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2879744                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                18301184                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               182688384                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             20028032                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4258.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       433.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4326.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    474.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        36.66                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    33.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   42222880000                       # Total gap between requests
system.mem_ctrls.avgGap                      13330.27                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5604864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     44334144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       667520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     41347328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       602368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     43791808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       656128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     42804480                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     18301184                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 132744725.072076156735                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1050002953.967453002930                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 15809439.601052278653                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 979263669.524355411530                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 14266389.791476897895                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 1037158352.703855991364                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 15539633.249279765412                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 1013774630.294897794724                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 433442388.356520175934                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        87576                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       706539                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        10430                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       656431                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         9412                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       694795                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst        10252                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       679071                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       312938                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2854497000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  35519845000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    459575000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  33785365250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    401765750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  35387755250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    440512750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  34766549000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1057827710250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32594.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     50273.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     44062.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51468.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     42686.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     50932.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     42968.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     51197.22                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3380310.83                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2230257540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1185398610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5940130140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          637884000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3332578080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      19019040090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        197550240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        32542838700                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        770.739518                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    352318000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1409720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  40460837500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2994137580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1591399095                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         14119771260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          854827200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3332578080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      19121515830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        111254880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        42125483925                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        997.693393                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    121712500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1409720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  40691443000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1366                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          684                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    14984967.836257                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   30301464.063931                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          684    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        10500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    385069500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            684                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    31973157500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  10249718000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  42222875500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1923490                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1923490                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1923490                       # number of overall hits
system.cpu1.icache.overall_hits::total        1923490                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        26120                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         26120                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        26120                       # number of overall misses
system.cpu1.icache.overall_misses::total        26120                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1782228500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1782228500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1782228500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1782228500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      1949610                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1949610                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      1949610                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1949610                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.013398                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.013398                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.013398                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.013398                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 68232.331547                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 68232.331547                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 68232.331547                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 68232.331547                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         2741                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               58                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    47.258621                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        24636                       # number of writebacks
system.cpu1.icache.writebacks::total            24636                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1484                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1484                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1484                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1484                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        24636                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        24636                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        24636                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        24636                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1663575500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1663575500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1663575500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1663575500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.012636                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.012636                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.012636                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.012636                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 67526.201494                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 67526.201494                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 67526.201494                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 67526.201494                       # average overall mshr miss latency
system.cpu1.icache.replacements                 24636                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1923490                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1923490                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        26120                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        26120                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1782228500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1782228500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      1949610                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1949610                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.013398                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.013398                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 68232.331547                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 68232.331547                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1484                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1484                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        24636                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        24636                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1663575500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1663575500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.012636                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.012636                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 67526.201494                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 67526.201494                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  42222875500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2014112                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            24668                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            81.648776                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          3923856                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         3923856                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  42222875500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      4020699                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         4020699                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      4020699                       # number of overall hits
system.cpu1.dcache.overall_hits::total        4020699                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2583777                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2583777                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2583777                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2583777                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 189224339979                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 189224339979                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 189224339979                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 189224339979                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6604476                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6604476                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6604476                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6604476                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.391216                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.391216                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.391216                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.391216                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 73235.553989                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 73235.553989                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 73235.553989                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 73235.553989                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     18960431                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        94809                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           476703                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1230                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    39.774096                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    77.080488                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       987478                       # number of writebacks
system.cpu1.dcache.writebacks::total           987478                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1585635                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1585635                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1585635                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1585635                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       998142                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       998142                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       998142                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       998142                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  75207255731                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  75207255731                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  75207255731                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  75207255731                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.151131                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.151131                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.151131                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.151131                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 75347.250923                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 75347.250923                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 75347.250923                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 75347.250923                       # average overall mshr miss latency
system.cpu1.dcache.replacements                987478                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      3681384                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3681384                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2449887                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2449887                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 179555562500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 179555562500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      6131271                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      6131271                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.399572                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.399572                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 73291.365071                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 73291.365071                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1474862                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1474862                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       975025                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       975025                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  73118727500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  73118727500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.159025                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.159025                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 74991.643804                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 74991.643804                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       339315                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        339315                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       133890                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       133890                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   9668777479                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   9668777479                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       473205                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       473205                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.282943                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.282943                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 72214.336239                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 72214.336239                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       110773                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       110773                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        23117                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        23117                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2088528231                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2088528231                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.048852                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.048852                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 90345.989142                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 90345.989142                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        34951                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        34951                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1473                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1473                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     38651500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     38651500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        36424                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        36424                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.040440                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.040440                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 26239.986422                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 26239.986422                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          553                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          553                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          920                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          920                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     13083000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     13083000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.025258                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.025258                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 14220.652174                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14220.652174                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        29147                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        29147                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         5990                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         5990                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     47940500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     47940500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        35137                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        35137                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.170476                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.170476                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8003.422371                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8003.422371                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         5953                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         5953                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     42125500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     42125500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.169423                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.169423                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7076.348060                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7076.348060                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1913000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1913000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1775000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1775000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1063                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1063                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         2138                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         2138                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     28772500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     28772500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         3201                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         3201                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.667916                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.667916                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 13457.670720                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 13457.670720                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            3                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            3                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         2135                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         2135                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     26634500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     26634500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.666979                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.666979                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 12475.175644                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 12475.175644                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42222875500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.655195                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            5094811                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           999485                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.097436                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.655195                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.957975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.957975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         14357933                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        14357933                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  42222875500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           4183190                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           15                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       690542                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3877916                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4754719                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            8192                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         23465                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          31657                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          478                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          478                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           116007                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          116008                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        182875                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      4000330                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           66                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           66                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       326766                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      3168254                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        73908                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2984336                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        74223                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      3094474                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        73728                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3052957                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              12848646                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     13942016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    134334080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3153408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    126435776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3166848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    131135040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      3145728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    129354432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              544667328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5137358                       # Total snoops (count)
system.tol2bus.snoopTraffic                  22894208                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          9399067                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.756024                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.949231                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4728194     50.30%     50.30% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3039225     32.34%     82.64% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 957440     10.19%     92.83% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 545020      5.80%     98.63% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 129188      1.37%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            9399067                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         8549136713                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             20.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1582571274                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          40457639                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1561821826                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          40056375                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1616442126                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         164185794                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1527604674                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          40175807                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
