0.6
2017.3
Oct  4 2017
20:11:37
C:/Users/czlow/OneDrive/Pulpit/vivado/build/Tetris.sim/sim_1/behav/xsim/glbl.v,1507081072,verilog,,,,glbl,,,,,,,,
C:/Users/czlow/OneDrive/Pulpit/vivado/rtl/clk_wiz_0.v,1628158532,verilog,,C:/Users/czlow/OneDrive/Pulpit/vivado/rtl/clk_wiz_0_clk_wiz.v,,clk_wiz_0,,,,,,,,
C:/Users/czlow/OneDrive/Pulpit/vivado/rtl/clk_wiz_0_clk_wiz.v,1628158532,verilog,,C:/Users/czlow/OneDrive/Pulpit/vivado/rtl/draw_background.v,,clk_wiz_0_clk_wiz,,,,,,,,
C:/Users/czlow/OneDrive/Pulpit/vivado/rtl/draw_background.v,1628773509,verilog,,C:/Users/czlow/OneDrive/Pulpit/vivado/rtl/draw_rect.v,,draw_background,,,,,,,,
C:/Users/czlow/OneDrive/Pulpit/vivado/rtl/draw_rect.v,1628771573,verilog,,C:/Users/czlow/OneDrive/Pulpit/vivado/rtl/draw_rect_ctl.v,,draw_rect,,,,,,,,
C:/Users/czlow/OneDrive/Pulpit/vivado/rtl/draw_rect_ctl.v,1628794634,verilog,,C:/Users/czlow/OneDrive/Pulpit/vivado/sim/tiff_writer.v,,draw_rect_ctl,,,,,,,,
C:/Users/czlow/OneDrive/Pulpit/vivado/rtl/vga_example.v,1628795110,verilog,,C:/Users/czlow/OneDrive/Pulpit/vivado/rtl/vga_timing.v,,vga_example,,,,,,,,
C:/Users/czlow/OneDrive/Pulpit/vivado/rtl/vga_timing.v,1628768305,verilog,,C:/Users/czlow/OneDrive/Pulpit/vivado/sim/testbench.v,,vga_timing,,,,,,,,
C:/Users/czlow/OneDrive/Pulpit/vivado/sim/testbench.v,1628082726,verilog,,,,testbench,,,,,,,,
C:/Users/czlow/OneDrive/Pulpit/vivado/sim/tiff_writer.v,1628082726,verilog,,C:/Users/czlow/OneDrive/Pulpit/vivado/rtl/vga_example.v,,tiff_writer,,,,,,,,
