#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x12b6230d0 .scope module, "tb_to_upper" "tb_to_upper" 2 7;
 .timescale -9 -12;
v0x12b63a510_0 .net "result_char", 7 0, L_0x12b63d060;  1 drivers
v0x12b63a5d0_0 .var "test_char", 7 0;
L_0x12b63c800 .part v0x12b63a5d0_0, 0, 1;
L_0x12b63c400 .part v0x12b63a5d0_0, 1, 1;
L_0x12b63c9a0 .part v0x12b63a5d0_0, 2, 1;
L_0x12b63cac0 .part v0x12b63a5d0_0, 3, 1;
L_0x12b63cc60 .part v0x12b63a5d0_0, 4, 1;
L_0x12b63cd80 .part v0x12b63a5d0_0, 5, 1;
L_0x12b63ce20 .part v0x12b63a5d0_0, 6, 1;
L_0x12b63cec0 .part v0x12b63a5d0_0, 7, 1;
LS_0x12b63d060_0_0 .concat8 [ 1 1 1 1], L_0x12b63bfc0, L_0x12b63c030, L_0x12b63be40, L_0x12b63c1b0;
LS_0x12b63d060_0_4 .concat8 [ 1 1 1 1], L_0x12b63c220, L_0x12b63c540, L_0x12b63c350, L_0x12b63c140;
L_0x12b63d060 .concat8 [ 4 4 0 0], LS_0x12b63d060_0_0, LS_0x12b63d060_0_4;
S_0x12b622530 .scope module, "dut" "to_upper" 2 13, 3 3 0, S_0x12b6230d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a0";
    .port_info 1 /INPUT 1 "a1";
    .port_info 2 /INPUT 1 "a2";
    .port_info 3 /INPUT 1 "a3";
    .port_info 4 /INPUT 1 "a4";
    .port_info 5 /INPUT 1 "a5";
    .port_info 6 /INPUT 1 "a6";
    .port_info 7 /INPUT 1 "a7";
    .port_info 8 /OUTPUT 1 "a0_out";
    .port_info 9 /OUTPUT 1 "a1_out";
    .port_info 10 /OUTPUT 1 "a2_out";
    .port_info 11 /OUTPUT 1 "a3_out";
    .port_info 12 /OUTPUT 1 "a4_out";
    .port_info 13 /OUTPUT 1 "a5_out";
    .port_info 14 /OUTPUT 1 "a6_out";
    .port_info 15 /OUTPUT 1 "a7_out";
L_0x12b613600/d .functor NOT 1, L_0x12b63cc60, C4<0>, C4<0>, C4<0>;
L_0x12b613600 .delay 1 (5000,5000,5000) L_0x12b613600/d;
L_0x12b63a700/d .functor OR 1, L_0x12b63c800, L_0x12b63c400, C4<0>, C4<0>;
L_0x12b63a700 .delay 1 (10000,10000,10000) L_0x12b63a700/d;
L_0x12b63a880/d .functor OR 1, L_0x12b63a700, L_0x12b63c9a0, C4<0>, C4<0>;
L_0x12b63a880 .delay 1 (10000,10000,10000) L_0x12b63a880/d;
L_0x12b63aa00/d .functor OR 1, L_0x12b63a880, L_0x12b63cac0, C4<0>, C4<0>;
L_0x12b63aa00 .delay 1 (10000,10000,10000) L_0x12b63aa00/d;
L_0x12b63ab80/d .functor AND 1, L_0x12b613600, L_0x12b63aa00, C4<1>, C4<1>;
L_0x12b63ab80 .delay 1 (10000,10000,10000) L_0x12b63ab80/d;
L_0x12b63ad40/d .functor NOT 1, L_0x12b63c800, C4<0>, C4<0>, C4<0>;
L_0x12b63ad40 .delay 1 (5000,5000,5000) L_0x12b63ad40/d;
L_0x12b63ae80/d .functor NOT 1, L_0x12b63c400, C4<0>, C4<0>, C4<0>;
L_0x12b63ae80 .delay 1 (5000,5000,5000) L_0x12b63ae80/d;
L_0x12b63b000/d .functor NOT 1, L_0x12b63c9a0, C4<0>, C4<0>, C4<0>;
L_0x12b63b000 .delay 1 (5000,5000,5000) L_0x12b63b000/d;
L_0x12b63b140/d .functor NOT 1, L_0x12b63cac0, C4<0>, C4<0>, C4<0>;
L_0x12b63b140 .delay 1 (5000,5000,5000) L_0x12b63b140/d;
L_0x12b63b2d0/d .functor OR 1, L_0x12b63ae80, L_0x12b63ad40, C4<0>, C4<0>;
L_0x12b63b2d0 .delay 1 (10000,10000,10000) L_0x12b63b2d0/d;
L_0x12b63b400/d .functor AND 1, L_0x12b63b2d0, L_0x12b63b000, C4<1>, C4<1>;
L_0x12b63b400 .delay 1 (10000,10000,10000) L_0x12b63b400/d;
L_0x12b63b5e0/d .functor OR 1, L_0x12b63b400, L_0x12b63b140, C4<0>, C4<0>;
L_0x12b63b5e0 .delay 1 (10000,10000,10000) L_0x12b63b5e0/d;
L_0x12b63b740/d .functor AND 1, L_0x12b63b5e0, L_0x12b63cc60, C4<1>, C4<1>;
L_0x12b63b740 .delay 1 (10000,10000,10000) L_0x12b63b740/d;
L_0x12b63b930/d .functor NOT 1, L_0x12b63cec0, C4<0>, C4<0>, C4<0>;
L_0x12b63b930 .delay 1 (5000,5000,5000) L_0x12b63b930/d;
L_0x12b63ba00/d .functor AND 1, L_0x12b63cd80, L_0x12b63ce20, C4<1>, C4<1>;
L_0x12b63ba00 .delay 1 (10000,10000,10000) L_0x12b63ba00/d;
L_0x12b63b8c0/d .functor AND 1, L_0x12b63b930, L_0x12b63ba00, C4<1>, C4<1>;
L_0x12b63b8c0 .delay 1 (10000,10000,10000) L_0x12b63b8c0/d;
L_0x12b63bcc0/d .functor OR 1, L_0x12b63ab80, L_0x12b63b740, C4<0>, C4<0>;
L_0x12b63bcc0 .delay 1 (10000,10000,10000) L_0x12b63bcc0/d;
L_0x12b63bed0/d .functor AND 1, L_0x12b63bcc0, L_0x12b63b8c0, C4<1>, C4<1>;
L_0x12b63bed0 .delay 1 (10000,10000,10000) L_0x12b63bed0/d;
L_0x12b63bfc0 .functor BUFZ 1, L_0x12b63c800, C4<0>, C4<0>, C4<0>;
L_0x12b63c030 .functor BUFZ 1, L_0x12b63c400, C4<0>, C4<0>, C4<0>;
L_0x12b63be40 .functor BUFZ 1, L_0x12b63c9a0, C4<0>, C4<0>, C4<0>;
L_0x12b63c1b0 .functor BUFZ 1, L_0x12b63cac0, C4<0>, C4<0>, C4<0>;
L_0x12b63c220 .functor BUFZ 1, L_0x12b63cc60, C4<0>, C4<0>, C4<0>;
L_0x12b63c350 .functor BUFZ 1, L_0x12b63ce20, C4<0>, C4<0>, C4<0>;
L_0x12b63c140 .functor BUFZ 1, L_0x12b63cec0, C4<0>, C4<0>, C4<0>;
L_0x12b63c4d0/d .functor NOT 1, L_0x12b63bed0, C4<0>, C4<0>, C4<0>;
L_0x12b63c4d0 .delay 1 (5000,5000,5000) L_0x12b63c4d0/d;
L_0x12b63c540/d .functor AND 1, L_0x12b63cd80, L_0x12b63c4d0, C4<1>, C4<1>;
L_0x12b63c540 .delay 1 (10000,10000,10000) L_0x12b63c540/d;
v0x12b610df0_0 .net "a0", 0 0, L_0x12b63c800;  1 drivers
v0x12b638c80_0 .net "a0_out", 0 0, L_0x12b63bfc0;  1 drivers
v0x12b638d20_0 .net "a1", 0 0, L_0x12b63c400;  1 drivers
v0x12b638db0_0 .net "a1_out", 0 0, L_0x12b63c030;  1 drivers
v0x12b638e50_0 .net "a2", 0 0, L_0x12b63c9a0;  1 drivers
v0x12b638f30_0 .net "a2_out", 0 0, L_0x12b63be40;  1 drivers
v0x12b638fd0_0 .net "a3", 0 0, L_0x12b63cac0;  1 drivers
v0x12b639070_0 .net "a3_out", 0 0, L_0x12b63c1b0;  1 drivers
v0x12b639110_0 .net "a4", 0 0, L_0x12b63cc60;  1 drivers
v0x12b639220_0 .net "a4_out", 0 0, L_0x12b63c220;  1 drivers
v0x12b6392b0_0 .net "a5", 0 0, L_0x12b63cd80;  1 drivers
v0x12b639350_0 .net "a5_out", 0 0, L_0x12b63c540;  1 drivers
v0x12b6393f0_0 .net "a6", 0 0, L_0x12b63ce20;  1 drivers
v0x12b639490_0 .net "a6_out", 0 0, L_0x12b63c350;  1 drivers
v0x12b639530_0 .net "a7", 0 0, L_0x12b63cec0;  1 drivers
v0x12b6395d0_0 .net "a7_out", 0 0, L_0x12b63c140;  1 drivers
v0x12b639670_0 .net "f1", 0 0, L_0x12b63ab80;  1 drivers
v0x12b639800_0 .net "f1_or_f2", 0 0, L_0x12b63bcc0;  1 drivers
v0x12b639890_0 .net "f1_w_a4_not", 0 0, L_0x12b613600;  1 drivers
v0x12b639920_0 .net "f1_w_or_gate_1", 0 0, L_0x12b63a700;  1 drivers
v0x12b6399b0_0 .net "f1_w_or_gate_2", 0 0, L_0x12b63a880;  1 drivers
v0x12b639a50_0 .net "f1_w_or_gate_3", 0 0, L_0x12b63aa00;  1 drivers
v0x12b639af0_0 .net "f2", 0 0, L_0x12b63b740;  1 drivers
v0x12b639b90_0 .net "f2_w_a0_not", 0 0, L_0x12b63ad40;  1 drivers
v0x12b639c30_0 .net "f2_w_a1_not", 0 0, L_0x12b63ae80;  1 drivers
v0x12b639cd0_0 .net "f2_w_a2_not", 0 0, L_0x12b63b000;  1 drivers
v0x12b639d70_0 .net "f2_w_a3_not", 0 0, L_0x12b63b140;  1 drivers
v0x12b639e10_0 .net "f2_w_and_gate_1", 0 0, L_0x12b63b400;  1 drivers
v0x12b639eb0_0 .net "f2_w_or_gate_1", 0 0, L_0x12b63b2d0;  1 drivers
v0x12b639f50_0 .net "f2_w_or_gate_2", 0 0, L_0x12b63b5e0;  1 drivers
v0x12b639ff0_0 .net "f3", 0 0, L_0x12b63b8c0;  1 drivers
v0x12b63a090_0 .net "is_lowercase", 0 0, L_0x12b63bed0;  1 drivers
v0x12b63a130_0 .net "is_lowercase_not", 0 0, L_0x12b63c4d0;  1 drivers
v0x12b639710_0 .net "w_a7_not", 0 0, L_0x12b63b930;  1 drivers
v0x12b63a3c0_0 .net "w_f3_and", 0 0, L_0x12b63ba00;  1 drivers
    .scope S_0x12b6230d0;
T_0 ;
    %vpi_call 2 25 "$dumpfile", "to_upper_waveform.vcd" {0 0 0};
    %vpi_call 2 26 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x12b6230d0 {0 0 0};
    %vpi_call 2 29 "$display", "Starting to_upper testbench..." {0 0 0};
    %pushi/vec4 40, 0, 8;
    %store/vec4 v0x12b63a5d0_0, 0, 8;
    %delay 100000, 0;
    %vpi_call 2 35 "$display", "Input: %s (%d), Output: %s (%d)", v0x12b63a5d0_0, v0x12b63a5d0_0, v0x12b63a510_0, v0x12b63a510_0 {0 0 0};
    %pushi/vec4 72, 0, 8;
    %store/vec4 v0x12b63a5d0_0, 0, 8;
    %delay 100000, 0;
    %vpi_call 2 40 "$display", "Input: %s (%d), Output: %s (%d)", v0x12b63a5d0_0, v0x12b63a5d0_0, v0x12b63a510_0, v0x12b63a510_0 {0 0 0};
    %pushi/vec4 183, 0, 8;
    %store/vec4 v0x12b63a5d0_0, 0, 8;
    %delay 100000, 0;
    %vpi_call 2 45 "$display", "Input: %s (%d), Output: %s (%d)", v0x12b63a5d0_0, v0x12b63a5d0_0, v0x12b63a510_0, v0x12b63a510_0 {0 0 0};
    %pushi/vec4 131, 0, 8;
    %store/vec4 v0x12b63a5d0_0, 0, 8;
    %delay 100000, 0;
    %vpi_call 2 50 "$display", "Input: %s (%d), Output: %s (%d)", v0x12b63a5d0_0, v0x12b63a5d0_0, v0x12b63a510_0, v0x12b63a510_0 {0 0 0};
    %pushi/vec4 124, 0, 8;
    %store/vec4 v0x12b63a5d0_0, 0, 8;
    %delay 100000, 0;
    %vpi_call 2 55 "$display", "Input: %s (%d), Output: %s (%d)", v0x12b63a5d0_0, v0x12b63a5d0_0, v0x12b63a510_0, v0x12b63a510_0 {0 0 0};
    %pushi/vec4 20, 0, 8;
    %store/vec4 v0x12b63a5d0_0, 0, 8;
    %delay 100000, 0;
    %vpi_call 2 60 "$display", "Input: %s (%d), Output: %s (%d)", v0x12b63a5d0_0, v0x12b63a5d0_0, v0x12b63a510_0, v0x12b63a510_0 {0 0 0};
    %pushi/vec4 235, 0, 8;
    %store/vec4 v0x12b63a5d0_0, 0, 8;
    %delay 100000, 0;
    %vpi_call 2 65 "$display", "Input: %s (%d), Output: %s (%d)", v0x12b63a5d0_0, v0x12b63a5d0_0, v0x12b63a510_0, v0x12b63a510_0 {0 0 0};
    %pushi/vec4 97, 0, 8;
    %store/vec4 v0x12b63a5d0_0, 0, 8;
    %delay 100000, 0;
    %vpi_call 2 70 "$display", "Input: %s (%d), Output: %s (%d)", v0x12b63a5d0_0, v0x12b63a5d0_0, v0x12b63a510_0, v0x12b63a510_0 {0 0 0};
    %pushi/vec4 65, 0, 8;
    %store/vec4 v0x12b63a5d0_0, 0, 8;
    %delay 100000, 0;
    %vpi_call 2 75 "$display", "Input: %s (%d), Output: %s (%d)", v0x12b63a5d0_0, v0x12b63a5d0_0, v0x12b63a510_0, v0x12b63a510_0 {0 0 0};
    %pushi/vec4 122, 0, 8;
    %store/vec4 v0x12b63a5d0_0, 0, 8;
    %delay 100000, 0;
    %vpi_call 2 80 "$display", "Input: %s (%d), Output: %s (%d)", v0x12b63a5d0_0, v0x12b63a5d0_0, v0x12b63a510_0, v0x12b63a510_0 {0 0 0};
    %pushi/vec4 71, 0, 8;
    %store/vec4 v0x12b63a5d0_0, 0, 8;
    %delay 100000, 0;
    %vpi_call 2 85 "$display", "Input: %s (%d), Output: %s (%d)", v0x12b63a5d0_0, v0x12b63a5d0_0, v0x12b63a510_0, v0x12b63a510_0 {0 0 0};
    %pushi/vec4 109, 0, 8;
    %store/vec4 v0x12b63a5d0_0, 0, 8;
    %delay 100000, 0;
    %vpi_call 2 90 "$display", "Input: %s (%d), Output: %s (%d)", v0x12b63a5d0_0, v0x12b63a5d0_0, v0x12b63a510_0, v0x12b63a510_0 {0 0 0};
    %pushi/vec4 146, 0, 8;
    %store/vec4 v0x12b63a5d0_0, 0, 8;
    %delay 100000, 0;
    %vpi_call 2 95 "$display", "Input: %s (%d), Output: %s (%d)", v0x12b63a5d0_0, v0x12b63a5d0_0, v0x12b63a510_0, v0x12b63a510_0 {0 0 0};
    %pushi/vec4 48, 0, 8;
    %store/vec4 v0x12b63a5d0_0, 0, 8;
    %delay 100000, 0;
    %vpi_call 2 100 "$display", "Input: %s (%d), Output: %s (%d)", v0x12b63a5d0_0, v0x12b63a5d0_0, v0x12b63a510_0, v0x12b63a510_0 {0 0 0};
    %pushi/vec4 207, 0, 8;
    %store/vec4 v0x12b63a5d0_0, 0, 8;
    %delay 100000, 0;
    %vpi_call 2 105 "$display", "Input: %s (%d), Output: %s (%d)", v0x12b63a5d0_0, v0x12b63a5d0_0, v0x12b63a510_0, v0x12b63a510_0 {0 0 0};
    %pushi/vec4 58, 0, 8;
    %store/vec4 v0x12b63a5d0_0, 0, 8;
    %delay 100000, 0;
    %vpi_call 2 110 "$display", "Input: %s (%d), Output: %s (%d)", v0x12b63a5d0_0, v0x12b63a5d0_0, v0x12b63a510_0, v0x12b63a510_0 {0 0 0};
    %pushi/vec4 123, 0, 8;
    %store/vec4 v0x12b63a5d0_0, 0, 8;
    %delay 100000, 0;
    %vpi_call 2 115 "$display", "Input: %s (%d), Output: %s (%d)", v0x12b63a5d0_0, v0x12b63a5d0_0, v0x12b63a510_0, v0x12b63a510_0 {0 0 0};
    %pushi/vec4 148, 0, 8;
    %store/vec4 v0x12b63a5d0_0, 0, 8;
    %delay 100000, 0;
    %vpi_call 2 120 "$display", "Input: %s (%d), Output: %s (%d)", v0x12b63a5d0_0, v0x12b63a5d0_0, v0x12b63a510_0, v0x12b63a510_0 {0 0 0};
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x12b63a5d0_0, 0, 8;
    %delay 100000, 0;
    %vpi_call 2 125 "$display", "Input: %s (%d), Output: %s (%d)", v0x12b63a5d0_0, v0x12b63a5d0_0, v0x12b63a510_0, v0x12b63a510_0 {0 0 0};
    %vpi_call 2 127 "$display", "Test finished." {0 0 0};
    %vpi_call 2 128 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_to_upper.v";
    "to_upper.v";
