# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:56 on Nov 29,2021
# vlog -reportprogress 300 ./instruction_handler.sv 
# -- Compiling module instruction_handler
# -- Compiling module instruction_handler_testbench
# 
# Top level modules:
# 	instruction_handler_testbench
# End time: 22:39:56 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:56 on Nov 29,2021
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# End time: 22:39:56 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:56 on Nov 29,2021
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 22:39:56 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:56 on Nov 29,2021
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 22:39:56 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:57 on Nov 29,2021
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 22:39:57 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:57 on Nov 29,2021
# vlog -reportprogress 300 ./processor.sv 
# -- Compiling module processor
# ** Error (suppressible): ./processor.sv(115): (vlog-2388) 'aluout_datamem' already declared in this scope (processor).
# ** Error (suppressible): ./processor.sv(115): (vlog-2388) 'mulout_datamem' already declared in this scope (processor).
# ** Error (suppressible): ./processor.sv(120): (vlog-2388) 'mem_out' already declared in this scope (processor).
# -- Compiling module processor_testbench
# End time: 22:39:57 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 13
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./processor.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:01 on Nov 29,2021
# vlog -reportprogress 300 ./instruction_handler.sv 
# -- Compiling module instruction_handler
# -- Compiling module instruction_handler_testbench
# 
# Top level modules:
# 	instruction_handler_testbench
# End time: 22:42:01 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:01 on Nov 29,2021
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# End time: 22:42:01 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:01 on Nov 29,2021
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 22:42:01 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:01 on Nov 29,2021
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 22:42:01 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:01 on Nov 29,2021
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 22:42:01 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:01 on Nov 29,2021
# vlog -reportprogress 300 ./processor.sv 
# -- Compiling module processor
# -- Compiling module processor_testbench
# 
# Top level modules:
# 	processor_testbench
# End time: 22:42:01 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work processor_testbench 
# Start time: 22:42:01 on Nov 29,2021
# Loading sv_std.std
# Loading work.processor_testbench
# Loading work.processor
# Loading work.instruction_handler
# Loading work.D_FF_64
# Loading work.sign_extender
# Loading work.mux2_1_64x
# Loading work.shift_left_2
# Loading work.adder64
# Loading work.full_adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.regfileread_queue
# Loading work.D_FF
# ** Error: (vsim-3033) ./processor.sv(42): Instantiation of 'alu_queue' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut File: ./processor.sv
#         Searched libraries:
#             C:/Users/hunte/Documents/EE469/Lab4/work
# Loading work.datamem_queue
# Loading work.datamem_queue_sub
# ** Error: (vsim-3033) ./processor.sv(52): Instantiation of 'regfilewrite_queue' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut File: ./processor.sv
#         Searched libraries:
#             C:/Users/hunte/Documents/EE469/Lab4/work
# ** Error: (vsim-3033) ./processor.sv(58): Instantiation of 'register5_3x' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut File: ./processor.sv
#         Searched libraries:
#             C:/Users/hunte/Documents/EE469/Lab4/work
# Loading work.register64_3x
# Loading work.register64
# Loading work.swap
# Loading work.mux2_1_5x
# Loading work.mux4_1_64x
# Loading work.regfile
# Loading work.edecoder5_32
# Loading work.edecoder2_4
# Loading work.edecoder3_8
# Loading work.register64_32x
# Loading work.mux32_1_64x
# Loading work.zero_extender
# Loading work.shifter
# Loading work.mult
# Loading work.alu
# Loading work.add_sub_64
# Loading work.add_sub
# Loading work.mux2_1
# Loading work.bitwise_and_64
# Loading work.bitwise_or_64
# Loading work.bitwise_xor_64
# Loading work.mux8_1_64x
# Loading work.nor_64
# Loading work.flag_handler
# Loading work.datamem
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 18
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:43:36 on Nov 29,2021
# vlog -reportprogress 300 ./instruction_handler.sv 
# -- Compiling module instruction_handler
# -- Compiling module instruction_handler_testbench
# 
# Top level modules:
# 	instruction_handler_testbench
# End time: 22:43:36 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:43:36 on Nov 29,2021
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# End time: 22:43:36 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:43:36 on Nov 29,2021
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 22:43:36 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:43:36 on Nov 29,2021
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 22:43:36 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:43:36 on Nov 29,2021
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 22:43:36 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:43:36 on Nov 29,2021
# vlog -reportprogress 300 ./alu_queue.sv 
# -- Compiling module alu_queue
# -- Compiling module alu_queue_testbench
# 
# Top level modules:
# 	alu_queue_testbench
# End time: 22:43:36 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:43:36 on Nov 29,2021
# vlog -reportprogress 300 ./regfilewrite_queue.sv 
# -- Compiling module regfilewrite_queue
# -- Compiling module regfilewrite_queue_testbench
# 
# Top level modules:
# 	regfilewrite_queue_testbench
# End time: 22:43:36 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:43:36 on Nov 29,2021
# vlog -reportprogress 300 ./register5_3x.sv 
# -- Compiling module register5_3x
# -- Compiling module register5_3x_testbench
# 
# Top level modules:
# 	register5_3x_testbench
# End time: 22:43:36 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:43:36 on Nov 29,2021
# vlog -reportprogress 300 ./processor.sv 
# -- Compiling module processor
# -- Compiling module processor_testbench
# 
# Top level modules:
# 	processor_testbench
# End time: 22:43:37 on Nov 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work processor_testbench 
# Start time: 22:42:01 on Nov 29,2021
# Loading sv_std.std
# Loading work.processor_testbench
# Loading work.processor
# Loading work.instruction_handler
# Loading work.D_FF_64
# Loading work.sign_extender
# Loading work.mux2_1_64x
# Loading work.shift_left_2
# Loading work.adder64
# Loading work.full_adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.regfileread_queue
# Loading work.D_FF
# Loading work.alu_queue
# ** Error: (vsim-3033) ./alu_queue.sv(17): Instantiation of 'alu_queue_sub' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/aq File: ./alu_queue.sv
#         Searched libraries:
#             C:/Users/hunte/Documents/EE469/Lab4/work
# ** Error: (vsim-3033) ./alu_queue.sv(18): Instantiation of 'alu_queue_sub' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/aq File: ./alu_queue.sv
#         Searched libraries:
#             C:/Users/hunte/Documents/EE469/Lab4/work
# Loading work.datamem_queue
# Loading work.datamem_queue_sub
# Loading work.regfilewrite_queue
# ** Error: (vsim-3033) ./regfilewrite_queue.sv(20): Instantiation of 'regfilewrite_queue_sub' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rfwq File: ./regfilewrite_queue.sv
#         Searched libraries:
#             C:/Users/hunte/Documents/EE469/Lab4/work
# ** Error: (vsim-3033) ./regfilewrite_queue.sv(21): Instantiation of 'regfilewrite_queue_sub' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rfwq File: ./regfilewrite_queue.sv
#         Searched libraries:
#             C:/Users/hunte/Documents/EE469/Lab4/work
# ** Error: (vsim-3033) ./regfilewrite_queue.sv(22): Instantiation of 'regfilewrite_queue_sub' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rfwq File: ./regfilewrite_queue.sv
#         Searched libraries:
#             C:/Users/hunte/Documents/EE469/Lab4/work
# ** Error: (vsim-3033) ./regfilewrite_queue.sv(23): Instantiation of 'regfilewrite_queue_sub' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rfwq File: ./regfilewrite_queue.sv
#         Searched libraries:
#             C:/Users/hunte/Documents/EE469/Lab4/work
# Loading work.register5_3x
# ** Error: (vsim-3033) ./register5_3x.sv(11): Instantiation of 'register5' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rfreadgate File: ./register5_3x.sv
#         Searched libraries:
#             C:/Users/hunte/Documents/EE469/Lab4/work
# ** Error: (vsim-3033) ./register5_3x.sv(12): Instantiation of 'register5' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rfreadgate File: ./register5_3x.sv
#         Searched libraries:
#             C:/Users/hunte/Documents/EE469/Lab4/work
# ** Error: (vsim-3033) ./register5_3x.sv(13): Instantiation of 'register5' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rfreadgate File: ./register5_3x.sv
#         Searched libraries:
#             C:/Users/hunte/Documents/EE469/Lab4/work
# Loading work.register64_3x
# Loading work.register64
# Loading work.swap
# Loading work.mux2_1_5x
# Loading work.mux4_1_64x
# Loading work.regfile
# Loading work.edecoder5_32
# Loading work.edecoder2_4
# Loading work.edecoder3_8
# Loading work.register64_32x
# Loading work.mux32_1_64x
# Loading work.zero_extender
# Loading work.shifter
# Loading work.mult
# Loading work.alu
# Loading work.add_sub_64
# Loading work.add_sub
# Loading work.mux2_1
# Loading work.bitwise_and_64
# Loading work.bitwise_or_64
# Loading work.bitwise_xor_64
# Loading work.mux8_1_64x
# Loading work.nor_64
# Loading work.flag_handler
# Loading work.datamem
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 21
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:06 on Nov 29,2021
# vlog -reportprogress 300 ./instruction_handler.sv 
# -- Compiling module instruction_handler
# -- Compiling module instruction_handler_testbench
# 
# Top level modules:
# 	instruction_handler_testbench
# End time: 22:46:06 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:06 on Nov 29,2021
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# End time: 22:46:06 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:06 on Nov 29,2021
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 22:46:06 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:06 on Nov 29,2021
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 22:46:07 on Nov 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:07 on Nov 29,2021
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 22:46:07 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:07 on Nov 29,2021
# vlog -reportprogress 300 ./alu_queue.sv 
# -- Compiling module alu_queue
# -- Compiling module alu_queue_testbench
# 
# Top level modules:
# 	alu_queue_testbench
# End time: 22:46:07 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:07 on Nov 29,2021
# vlog -reportprogress 300 ./regfilewrite_queue.sv 
# -- Compiling module regfilewrite_queue
# -- Compiling module regfilewrite_queue_testbench
# 
# Top level modules:
# 	regfilewrite_queue_testbench
# End time: 22:46:07 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:07 on Nov 29,2021
# vlog -reportprogress 300 ./alu_queue_sub.sv 
# -- Compiling module alu_queue_sub
# -- Compiling module alu_queue_sub_testbench
# 
# Top level modules:
# 	alu_queue_sub_testbench
# End time: 22:46:07 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:07 on Nov 29,2021
# vlog -reportprogress 300 ./regfilewrite_queue_sub.sv 
# -- Compiling module regfilewrite_queue_sub
# -- Compiling module regfilewrite_queue_sub_testbench
# 
# Top level modules:
# 	regfilewrite_queue_sub_testbench
# End time: 22:46:07 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:07 on Nov 29,2021
# vlog -reportprogress 300 ./register5_3x.sv 
# -- Compiling module register5_3x
# -- Compiling module register5_3x_testbench
# 
# Top level modules:
# 	register5_3x_testbench
# End time: 22:46:07 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:07 on Nov 29,2021
# vlog -reportprogress 300 ./processor.sv 
# -- Compiling module processor
# -- Compiling module processor_testbench
# 
# Top level modules:
# 	processor_testbench
# End time: 22:46:07 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work processor_testbench 
# Start time: 22:42:01 on Nov 29,2021
# Loading sv_std.std
# Loading work.processor_testbench
# Loading work.processor
# Loading work.instruction_handler
# Loading work.D_FF_64
# Loading work.sign_extender
# Loading work.mux2_1_64x
# Loading work.shift_left_2
# Loading work.adder64
# Loading work.full_adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.regfileread_queue
# Loading work.D_FF
# Loading work.alu_queue
# Loading work.alu_queue_sub
# Loading work.datamem_queue
# Loading work.datamem_queue_sub
# Loading work.regfilewrite_queue
# Loading work.regfilewrite_queue_sub
# ** Error: (vsim-3033) ./regfilewrite_queue_sub.sv(24): Instantiation of 'register5' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rfwq/r1 File: ./regfilewrite_queue_sub.sv
#         Searched libraries:
#             C:/Users/hunte/Documents/EE469/Lab4/work
# ** Error: (vsim-3033) ./regfilewrite_queue_sub.sv(24): Instantiation of 'register5' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rfwq/r2 File: ./regfilewrite_queue_sub.sv
#         Searched libraries:
#             C:/Users/hunte/Documents/EE469/Lab4/work
# ** Error: (vsim-3033) ./regfilewrite_queue_sub.sv(24): Instantiation of 'register5' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rfwq/r3 File: ./regfilewrite_queue_sub.sv
#         Searched libraries:
#             C:/Users/hunte/Documents/EE469/Lab4/work
# ** Error: (vsim-3033) ./regfilewrite_queue_sub.sv(24): Instantiation of 'register5' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rfwq/r4 File: ./regfilewrite_queue_sub.sv
#         Searched libraries:
#             C:/Users/hunte/Documents/EE469/Lab4/work
# Loading work.register5_3x
# ** Error: (vsim-3033) ./register5_3x.sv(11): Instantiation of 'register5' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rfreadgate File: ./register5_3x.sv
#         Searched libraries:
#             C:/Users/hunte/Documents/EE469/Lab4/work
# ** Error: (vsim-3033) ./register5_3x.sv(12): Instantiation of 'register5' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rfreadgate File: ./register5_3x.sv
#         Searched libraries:
#             C:/Users/hunte/Documents/EE469/Lab4/work
# ** Error: (vsim-3033) ./register5_3x.sv(13): Instantiation of 'register5' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rfreadgate File: ./register5_3x.sv
#         Searched libraries:
#             C:/Users/hunte/Documents/EE469/Lab4/work
# Loading work.register64_3x
# Loading work.register64
# Loading work.swap
# Loading work.mux2_1_5x
# Loading work.mux4_1_64x
# Loading work.regfile
# Loading work.edecoder5_32
# Loading work.edecoder2_4
# Loading work.edecoder3_8
# Loading work.register64_32x
# Loading work.mux32_1_64x
# Loading work.zero_extender
# Loading work.shifter
# Loading work.mult
# Loading work.alu
# Loading work.add_sub_64
# Loading work.add_sub
# Loading work.mux2_1
# Loading work.bitwise_and_64
# Loading work.bitwise_or_64
# Loading work.bitwise_xor_64
# Loading work.mux8_1_64x
# Loading work.nor_64
# Loading work.flag_handler
# Loading work.datamem
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 23
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:15 on Nov 29,2021
# vlog -reportprogress 300 ./instruction_handler.sv 
# -- Compiling module instruction_handler
# -- Compiling module instruction_handler_testbench
# 
# Top level modules:
# 	instruction_handler_testbench
# End time: 22:47:15 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:15 on Nov 29,2021
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# End time: 22:47:15 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:15 on Nov 29,2021
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 22:47:16 on Nov 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:16 on Nov 29,2021
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 22:47:16 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:16 on Nov 29,2021
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 22:47:16 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:16 on Nov 29,2021
# vlog -reportprogress 300 ./alu_queue.sv 
# -- Compiling module alu_queue
# -- Compiling module alu_queue_testbench
# 
# Top level modules:
# 	alu_queue_testbench
# End time: 22:47:16 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:16 on Nov 29,2021
# vlog -reportprogress 300 ./regfilewrite_queue.sv 
# -- Compiling module regfilewrite_queue
# -- Compiling module regfilewrite_queue_testbench
# 
# Top level modules:
# 	regfilewrite_queue_testbench
# End time: 22:47:16 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:16 on Nov 29,2021
# vlog -reportprogress 300 ./alu_queue_sub.sv 
# -- Compiling module alu_queue_sub
# -- Compiling module alu_queue_sub_testbench
# 
# Top level modules:
# 	alu_queue_sub_testbench
# End time: 22:47:16 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:16 on Nov 29,2021
# vlog -reportprogress 300 ./regfilewrite_queue_sub.sv 
# -- Compiling module regfilewrite_queue_sub
# -- Compiling module regfilewrite_queue_sub_testbench
# 
# Top level modules:
# 	regfilewrite_queue_sub_testbench
# End time: 22:47:16 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:16 on Nov 29,2021
# vlog -reportprogress 300 ./register5_3x.sv 
# -- Compiling module register5_3x
# -- Compiling module register5_3x_testbench
# 
# Top level modules:
# 	register5_3x_testbench
# End time: 22:47:16 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:16 on Nov 29,2021
# vlog -reportprogress 300 ./register5.sv 
# -- Compiling module register5
# -- Compiling module register5_testbench
# 
# Top level modules:
# 	register5_testbench
# End time: 22:47:16 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:16 on Nov 29,2021
# vlog -reportprogress 300 ./processor.sv 
# -- Compiling module processor
# -- Compiling module processor_testbench
# 
# Top level modules:
# 	processor_testbench
# End time: 22:47:17 on Nov 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work processor_testbench 
# Start time: 22:42:01 on Nov 29,2021
# Loading sv_std.std
# Loading work.processor_testbench
# Loading work.processor
# Loading work.instruction_handler
# Loading work.D_FF_64
# Loading work.sign_extender
# Loading work.mux2_1_64x
# Loading work.shift_left_2
# Loading work.adder64
# Loading work.full_adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.regfileread_queue
# Loading work.D_FF
# Loading work.alu_queue
# Loading work.alu_queue_sub
# Loading work.datamem_queue
# Loading work.datamem_queue_sub
# Loading work.regfilewrite_queue
# Loading work.regfilewrite_queue_sub
# Loading work.register5
# Loading work.register5_3x
# Loading work.register64_3x
# Loading work.register64
# Loading work.swap
# Loading work.mux2_1_5x
# Loading work.mux4_1_64x
# Loading work.regfile
# Loading work.edecoder5_32
# Loading work.edecoder2_4
# Loading work.edecoder3_8
# Loading work.register64_32x
# Loading work.mux32_1_64x
# Loading work.zero_extender
# Loading work.shifter
# Loading work.mult
# Loading work.alu
# Loading work.add_sub_64
# Loading work.add_sub
# Loading work.mux2_1
# Loading work.bitwise_and_64
# Loading work.bitwise_or_64
# Loading work.bitwise_xor_64
# Loading work.mux8_1_64x
# Loading work.nor_64
# Loading work.flag_handler
# Loading work.datamem
# Loading work.eD_FF
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.mux8_1
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/branchAdder/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/add64/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3017) ./processor.sv(35): [TFMPC] - Too few port connections. Expected 24, found 22.
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rfrq File: ./regfileread_queue.sv
# ** Warning: (vsim-3015) ./processor.sv(117): [PCDPC] - Port size (64) does not match connection size (1) for port 'a'. The port definition is at: ./register64_3x.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/datamemgate File: ./register64_3x.sv
# ** Warning: Design size of 15586 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlftk8n3xq".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftk8n3xq
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./test_manual.arm
# ** Note: $stop    : ./processor.sv(142)
#    Time: 120075 ns  Iteration: 1  Instance: /processor_testbench
# Break in Module processor_testbench at ./processor.sv line 142
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:52:06 on Nov 29,2021
# vlog -reportprogress 300 ./instruction_handler.sv 
# -- Compiling module instruction_handler
# -- Compiling module instruction_handler_testbench
# 
# Top level modules:
# 	instruction_handler_testbench
# End time: 22:52:06 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:52:06 on Nov 29,2021
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# End time: 22:52:06 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:52:06 on Nov 29,2021
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 22:52:06 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:52:06 on Nov 29,2021
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 22:52:06 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:52:06 on Nov 29,2021
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 22:52:06 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:52:06 on Nov 29,2021
# vlog -reportprogress 300 ./alu_queue.sv 
# -- Compiling module alu_queue
# -- Compiling module alu_queue_testbench
# 
# Top level modules:
# 	alu_queue_testbench
# End time: 22:52:06 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:52:06 on Nov 29,2021
# vlog -reportprogress 300 ./regfilewrite_queue.sv 
# -- Compiling module regfilewrite_queue
# -- Compiling module regfilewrite_queue_testbench
# 
# Top level modules:
# 	regfilewrite_queue_testbench
# End time: 22:52:06 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:52:06 on Nov 29,2021
# vlog -reportprogress 300 ./alu_queue_sub.sv 
# -- Compiling module alu_queue_sub
# -- Compiling module alu_queue_sub_testbench
# 
# Top level modules:
# 	alu_queue_sub_testbench
# End time: 22:52:07 on Nov 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:52:07 on Nov 29,2021
# vlog -reportprogress 300 ./regfilewrite_queue_sub.sv 
# -- Compiling module regfilewrite_queue_sub
# -- Compiling module regfilewrite_queue_sub_testbench
# 
# Top level modules:
# 	regfilewrite_queue_sub_testbench
# End time: 22:52:07 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:52:07 on Nov 29,2021
# vlog -reportprogress 300 ./register5_3x.sv 
# -- Compiling module register5_3x
# -- Compiling module register5_3x_testbench
# 
# Top level modules:
# 	register5_3x_testbench
# End time: 22:52:07 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:52:07 on Nov 29,2021
# vlog -reportprogress 300 ./register5.sv 
# -- Compiling module register5
# -- Compiling module register5_testbench
# 
# Top level modules:
# 	register5_testbench
# End time: 22:52:07 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:52:07 on Nov 29,2021
# vlog -reportprogress 300 ./processor.sv 
# -- Compiling module processor
# -- Compiling module processor_testbench
# 
# Top level modules:
# 	processor_testbench
# End time: 22:52:07 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:52:08 on Nov 29,2021, Elapsed time: 0:10:07
# Errors: 19, Warnings: 7
# vsim -voptargs=""+acc"" -t 1ps -lib work processor_testbench 
# Start time: 22:52:08 on Nov 29,2021
# Loading sv_std.std
# Loading work.processor_testbench
# Loading work.processor
# Loading work.instruction_handler
# Loading work.D_FF_64
# Loading work.sign_extender
# Loading work.mux2_1_64x
# Loading work.shift_left_2
# Loading work.adder64
# Loading work.full_adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.regfileread_queue
# Loading work.D_FF
# Loading work.alu_queue
# Loading work.alu_queue_sub
# Loading work.datamem_queue
# Loading work.datamem_queue_sub
# Loading work.regfilewrite_queue
# Loading work.regfilewrite_queue_sub
# Loading work.register5
# Loading work.register5_3x
# Loading work.register64_3x
# Loading work.register64
# Loading work.swap
# Loading work.mux2_1_5x
# Loading work.mux4_1_64x
# Loading work.regfile
# Loading work.edecoder5_32
# Loading work.edecoder2_4
# Loading work.edecoder3_8
# Loading work.register64_32x
# Loading work.mux32_1_64x
# Loading work.zero_extender
# Loading work.shifter
# Loading work.mult
# Loading work.alu
# Loading work.add_sub_64
# Loading work.add_sub
# Loading work.mux2_1
# Loading work.bitwise_and_64
# Loading work.bitwise_or_64
# Loading work.bitwise_xor_64
# Loading work.mux8_1_64x
# Loading work.nor_64
# Loading work.flag_handler
# Loading work.datamem
# Loading work.eD_FF
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.mux8_1
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/branchAdder/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/add64/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3017) ./processor.sv(35): [TFMPC] - Too few port connections. Expected 24, found 22.
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rfrq File: ./regfileread_queue.sv
# ** Warning: (vsim-3015) ./processor.sv(117): [PCDPC] - Port size (64) does not match connection size (1) for port 'a'. The port definition is at: ./register64_3x.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/datamemgate File: ./register64_3x.sv
# ** Warning: Design size of 15586 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlfta8abdd".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfta8abdd
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./test_manual.arm
# ** Note: $stop    : ./processor.sv(142)
#    Time: 5025 ns  Iteration: 1  Instance: /processor_testbench
# Break in Module processor_testbench at ./processor.sv line 142
add wave -position end  sim:/processor_testbench/dut/al_unit/A
add wave -position end  sim:/processor_testbench/dut/al_unit/B
restart -f
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/branchAdder/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/add64/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3017) ./processor.sv(35): [TFMPC] - Too few port connections. Expected 24, found 22.
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rfrq File: ./regfileread_queue.sv
# ** Warning: (vsim-3015) ./processor.sv(117): [PCDPC] - Port size (64) does not match connection size (1) for port 'a'. The port definition is at: ./register64_3x.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/datamemgate File: ./register64_3x.sv
# ** Warning: Design size of 15586 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
run -all
# Running benchmark: ./test_manual.arm
# ** Note: $stop    : ./processor.sv(142)
#    Time: 5025 ns  Iteration: 1  Instance: /processor_testbench
# Break in Module processor_testbench at ./processor.sv line 142
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:01 on Nov 29,2021
# vlog -reportprogress 300 ./instruction_handler.sv 
# -- Compiling module instruction_handler
# -- Compiling module instruction_handler_testbench
# 
# Top level modules:
# 	instruction_handler_testbench
# End time: 22:56:01 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:02 on Nov 29,2021
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# End time: 22:56:02 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:02 on Nov 29,2021
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 22:56:02 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:02 on Nov 29,2021
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 22:56:02 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:02 on Nov 29,2021
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 22:56:02 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:02 on Nov 29,2021
# vlog -reportprogress 300 ./alu_queue.sv 
# -- Compiling module alu_queue
# -- Compiling module alu_queue_testbench
# 
# Top level modules:
# 	alu_queue_testbench
# End time: 22:56:02 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:02 on Nov 29,2021
# vlog -reportprogress 300 ./regfilewrite_queue.sv 
# -- Compiling module regfilewrite_queue
# -- Compiling module regfilewrite_queue_testbench
# 
# Top level modules:
# 	regfilewrite_queue_testbench
# End time: 22:56:02 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:02 on Nov 29,2021
# vlog -reportprogress 300 ./alu_queue_sub.sv 
# -- Compiling module alu_queue_sub
# -- Compiling module alu_queue_sub_testbench
# 
# Top level modules:
# 	alu_queue_sub_testbench
# End time: 22:56:02 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:02 on Nov 29,2021
# vlog -reportprogress 300 ./regfilewrite_queue_sub.sv 
# -- Compiling module regfilewrite_queue_sub
# -- Compiling module regfilewrite_queue_sub_testbench
# 
# Top level modules:
# 	regfilewrite_queue_sub_testbench
# End time: 22:56:02 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:02 on Nov 29,2021
# vlog -reportprogress 300 ./register5_3x.sv 
# -- Compiling module register5_3x
# -- Compiling module register5_3x_testbench
# 
# Top level modules:
# 	register5_3x_testbench
# End time: 22:56:02 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:02 on Nov 29,2021
# vlog -reportprogress 300 ./register5.sv 
# -- Compiling module register5
# -- Compiling module register5_testbench
# 
# Top level modules:
# 	register5_testbench
# End time: 22:56:03 on Nov 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:03 on Nov 29,2021
# vlog -reportprogress 300 ./processor.sv 
# -- Compiling module processor
# -- Compiling module processor_testbench
# 
# Top level modules:
# 	processor_testbench
# End time: 22:56:03 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:56:06 on Nov 29,2021, Elapsed time: 0:03:58
# Errors: 0, Warnings: 12
# vsim -voptargs=""+acc"" -t 1ps -lib work processor_testbench 
# Start time: 22:56:06 on Nov 29,2021
# Loading sv_std.std
# Loading work.processor_testbench
# Loading work.processor
# Loading work.instruction_handler
# Loading work.D_FF_64
# Loading work.sign_extender
# Loading work.mux2_1_64x
# Loading work.shift_left_2
# Loading work.adder64
# Loading work.full_adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.regfileread_queue
# Loading work.D_FF
# Loading work.alu_queue
# Loading work.alu_queue_sub
# Loading work.datamem_queue
# Loading work.datamem_queue_sub
# Loading work.regfilewrite_queue
# Loading work.regfilewrite_queue_sub
# Loading work.register5
# Loading work.register5_3x
# Loading work.register64_3x
# Loading work.register64
# Loading work.swap
# Loading work.mux2_1_5x
# Loading work.mux4_1_64x
# Loading work.regfile
# Loading work.edecoder5_32
# Loading work.edecoder2_4
# Loading work.edecoder3_8
# Loading work.register64_32x
# Loading work.mux32_1_64x
# Loading work.zero_extender
# Loading work.shifter
# Loading work.mult
# Loading work.alu
# Loading work.add_sub_64
# Loading work.add_sub
# Loading work.mux2_1
# Loading work.bitwise_and_64
# Loading work.bitwise_or_64
# Loading work.bitwise_xor_64
# Loading work.mux8_1_64x
# Loading work.nor_64
# Loading work.flag_handler
# Loading work.datamem
# Loading work.eD_FF
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.mux8_1
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/branchAdder/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/add64/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3017) ./processor.sv(35): [TFMPC] - Too few port connections. Expected 24, found 22.
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rfrq File: ./regfileread_queue.sv
# ** Warning: (vsim-3015) ./processor.sv(117): [PCDPC] - Port size (64) does not match connection size (1) for port 'a'. The port definition is at: ./register64_3x.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/datamemgate File: ./register64_3x.sv
# ** Warning: Design size of 15586 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlftvbhiyh".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftvbhiyh
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./test_manual.arm
# ** Note: $stop    : ./processor.sv(142)
#    Time: 775 ns  Iteration: 1  Instance: /processor_testbench
# Break in Module processor_testbench at ./processor.sv line 142
add wave -position 35  sim:/processor_testbench/dut/al_unit/A
add wave -position 36  sim:/processor_testbench/dut/al_unit/B
restart -f
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/branchAdder/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/add64/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3017) ./processor.sv(35): [TFMPC] - Too few port connections. Expected 24, found 22.
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rfrq File: ./regfileread_queue.sv
# ** Warning: (vsim-3015) ./processor.sv(117): [PCDPC] - Port size (64) does not match connection size (1) for port 'a'. The port definition is at: ./register64_3x.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/datamemgate File: ./register64_3x.sv
# ** Warning: Design size of 15586 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
run -all
# Running benchmark: ./test_manual.arm
# ** Note: $stop    : ./processor.sv(142)
#    Time: 775 ns  Iteration: 1  Instance: /processor_testbench
# Break in Module processor_testbench at ./processor.sv line 142
add wave -position 38  sim:/processor_testbench/dut/wdata_mux/i00
add wave -position 39  sim:/processor_testbench/dut/wdata_mux/i01
add wave -position 40  sim:/processor_testbench/dut/wdata_mux/i10
add wave -position 41  sim:/processor_testbench/dut/wdata_mux/i11
add wave -position 42  sim:/processor_testbench/dut/wdata_mux/out
add wave -position 43  sim:/processor_testbench/dut/wdata_mux/sel0
add wave -position 44  sim:/processor_testbench/dut/wdata_mux/sel1
restart -f
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/branchAdder/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/add64/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3017) ./processor.sv(35): [TFMPC] - Too few port connections. Expected 24, found 22.
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rfrq File: ./regfileread_queue.sv
# ** Warning: (vsim-3015) ./processor.sv(117): [PCDPC] - Port size (64) does not match connection size (1) for port 'a'. The port definition is at: ./register64_3x.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/datamemgate File: ./register64_3x.sv
# ** Warning: Design size of 15586 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
run -all
# Running benchmark: ./test_manual.arm
# ** Note: $stop    : ./processor.sv(142)
#    Time: 775 ns  Iteration: 1  Instance: /processor_testbench
# Break in Module processor_testbench at ./processor.sv line 142
add wave -position 45  sim:/processor_testbench/dut/datamemgate/a
restart -f
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/branchAdder/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/add64/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3017) ./processor.sv(35): [TFMPC] - Too few port connections. Expected 24, found 22.
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rfrq File: ./regfileread_queue.sv
# ** Warning: (vsim-3015) ./processor.sv(117): [PCDPC] - Port size (64) does not match connection size (1) for port 'a'. The port definition is at: ./register64_3x.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/datamemgate File: ./register64_3x.sv
# ** Warning: Design size of 15586 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
run -all
# Running benchmark: ./test_manual.arm
# ** Note: $stop    : ./processor.sv(142)
#    Time: 775 ns  Iteration: 1  Instance: /processor_testbench
# Break in Module processor_testbench at ./processor.sv line 142
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:24 on Nov 29,2021
# vlog -reportprogress 300 ./instruction_handler.sv 
# -- Compiling module instruction_handler
# -- Compiling module instruction_handler_testbench
# 
# Top level modules:
# 	instruction_handler_testbench
# End time: 23:03:24 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:24 on Nov 29,2021
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# End time: 23:03:25 on Nov 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:25 on Nov 29,2021
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 23:03:25 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:25 on Nov 29,2021
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 23:03:25 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:25 on Nov 29,2021
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 23:03:25 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:25 on Nov 29,2021
# vlog -reportprogress 300 ./alu_queue.sv 
# -- Compiling module alu_queue
# -- Compiling module alu_queue_testbench
# 
# Top level modules:
# 	alu_queue_testbench
# End time: 23:03:25 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:25 on Nov 29,2021
# vlog -reportprogress 300 ./regfilewrite_queue.sv 
# -- Compiling module regfilewrite_queue
# -- Compiling module regfilewrite_queue_testbench
# 
# Top level modules:
# 	regfilewrite_queue_testbench
# End time: 23:03:25 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:25 on Nov 29,2021
# vlog -reportprogress 300 ./alu_queue_sub.sv 
# -- Compiling module alu_queue_sub
# -- Compiling module alu_queue_sub_testbench
# 
# Top level modules:
# 	alu_queue_sub_testbench
# End time: 23:03:25 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:25 on Nov 29,2021
# vlog -reportprogress 300 ./regfilewrite_queue_sub.sv 
# -- Compiling module regfilewrite_queue_sub
# -- Compiling module regfilewrite_queue_sub_testbench
# 
# Top level modules:
# 	regfilewrite_queue_sub_testbench
# End time: 23:03:25 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:25 on Nov 29,2021
# vlog -reportprogress 300 ./register5_3x.sv 
# -- Compiling module register5_3x
# -- Compiling module register5_3x_testbench
# 
# Top level modules:
# 	register5_3x_testbench
# End time: 23:03:26 on Nov 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:26 on Nov 29,2021
# vlog -reportprogress 300 ./register5.sv 
# -- Compiling module register5
# -- Compiling module register5_testbench
# 
# Top level modules:
# 	register5_testbench
# End time: 23:03:26 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:26 on Nov 29,2021
# vlog -reportprogress 300 ./processor.sv 
# -- Compiling module processor
# -- Compiling module processor_testbench
# 
# Top level modules:
# 	processor_testbench
# End time: 23:03:26 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:03:28 on Nov 29,2021, Elapsed time: 0:07:22
# Errors: 0, Warnings: 22
# vsim -voptargs=""+acc"" -t 1ps -lib work processor_testbench 
# Start time: 23:03:28 on Nov 29,2021
# Loading sv_std.std
# Loading work.processor_testbench
# Loading work.processor
# Loading work.instruction_handler
# Loading work.D_FF_64
# Loading work.sign_extender
# Loading work.mux2_1_64x
# Loading work.shift_left_2
# Loading work.adder64
# Loading work.full_adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.regfileread_queue
# Loading work.D_FF
# Loading work.alu_queue
# Loading work.alu_queue_sub
# Loading work.datamem_queue
# Loading work.datamem_queue_sub
# Loading work.regfilewrite_queue
# Loading work.regfilewrite_queue_sub
# Loading work.register5
# Loading work.register5_3x
# Loading work.register64_3x
# Loading work.register64
# Loading work.swap
# Loading work.mux2_1_5x
# Loading work.mux4_1_64x
# Loading work.regfile
# Loading work.edecoder5_32
# Loading work.edecoder2_4
# Loading work.edecoder3_8
# Loading work.register64_32x
# Loading work.mux32_1_64x
# Loading work.zero_extender
# Loading work.shifter
# Loading work.mult
# Loading work.alu
# Loading work.add_sub_64
# Loading work.add_sub
# Loading work.mux2_1
# Loading work.bitwise_and_64
# Loading work.bitwise_or_64
# Loading work.bitwise_xor_64
# Loading work.mux8_1_64x
# Loading work.nor_64
# Loading work.flag_handler
# Loading work.datamem
# Loading work.eD_FF
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.mux8_1
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/branchAdder/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/add64/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3017) ./processor.sv(35): [TFMPC] - Too few port connections. Expected 24, found 22.
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rfrq File: ./regfileread_queue.sv
# ** Warning: Design size of 15586 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlft8zhtzi".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft8zhtzi
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./test_manual.arm
# ** Note: $stop    : ./processor.sv(142)
#    Time: 775 ns  Iteration: 1  Instance: /processor_testbench
# Break in Module processor_testbench at ./processor.sv line 142
add wave -position 35  sim:/processor_testbench/dut/al_unit/result
restart -f
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/branchAdder/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/add64/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3017) ./processor.sv(35): [TFMPC] - Too few port connections. Expected 24, found 22.
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rfrq File: ./regfileread_queue.sv
# ** Warning: Design size of 15586 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
run -all
# Running benchmark: ./test_manual.arm
# ** Note: $stop    : ./processor.sv(142)
#    Time: 775 ns  Iteration: 1  Instance: /processor_testbench
# Break in Module processor_testbench at ./processor.sv line 142
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:42 on Nov 29,2021
# vlog -reportprogress 300 ./instruction_handler.sv 
# -- Compiling module instruction_handler
# -- Compiling module instruction_handler_testbench
# 
# Top level modules:
# 	instruction_handler_testbench
# End time: 23:05:42 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:42 on Nov 29,2021
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# End time: 23:05:42 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:42 on Nov 29,2021
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 23:05:42 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:43 on Nov 29,2021
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 23:05:43 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:43 on Nov 29,2021
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 23:05:43 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:43 on Nov 29,2021
# vlog -reportprogress 300 ./alu_queue.sv 
# -- Compiling module alu_queue
# -- Compiling module alu_queue_testbench
# 
# Top level modules:
# 	alu_queue_testbench
# End time: 23:05:43 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:43 on Nov 29,2021
# vlog -reportprogress 300 ./regfilewrite_queue.sv 
# -- Compiling module regfilewrite_queue
# -- Compiling module regfilewrite_queue_testbench
# 
# Top level modules:
# 	regfilewrite_queue_testbench
# End time: 23:05:43 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:43 on Nov 29,2021
# vlog -reportprogress 300 ./alu_queue_sub.sv 
# -- Compiling module alu_queue_sub
# -- Compiling module alu_queue_sub_testbench
# 
# Top level modules:
# 	alu_queue_sub_testbench
# End time: 23:05:43 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:43 on Nov 29,2021
# vlog -reportprogress 300 ./regfilewrite_queue_sub.sv 
# -- Compiling module regfilewrite_queue_sub
# -- Compiling module regfilewrite_queue_sub_testbench
# 
# Top level modules:
# 	regfilewrite_queue_sub_testbench
# End time: 23:05:43 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:43 on Nov 29,2021
# vlog -reportprogress 300 ./register5_3x.sv 
# -- Compiling module register5_3x
# -- Compiling module register5_3x_testbench
# 
# Top level modules:
# 	register5_3x_testbench
# End time: 23:05:43 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:43 on Nov 29,2021
# vlog -reportprogress 300 ./register5.sv 
# -- Compiling module register5
# -- Compiling module register5_testbench
# 
# Top level modules:
# 	register5_testbench
# End time: 23:05:43 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:43 on Nov 29,2021
# vlog -reportprogress 300 ./processor.sv 
# -- Compiling module processor
# -- Compiling module processor_testbench
# 
# Top level modules:
# 	processor_testbench
# End time: 23:05:44 on Nov 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 23:05:46 on Nov 29,2021, Elapsed time: 0:02:18
# Errors: 0, Warnings: 10
# vsim -voptargs=""+acc"" -t 1ps -lib work processor_testbench 
# Start time: 23:05:46 on Nov 29,2021
# Loading sv_std.std
# Loading work.processor_testbench
# Loading work.processor
# Loading work.instruction_handler
# Loading work.D_FF_64
# Loading work.sign_extender
# Loading work.mux2_1_64x
# Loading work.shift_left_2
# Loading work.adder64
# Loading work.full_adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.regfileread_queue
# Loading work.D_FF
# Loading work.alu_queue
# Loading work.alu_queue_sub
# Loading work.datamem_queue
# Loading work.datamem_queue_sub
# Loading work.regfilewrite_queue
# Loading work.regfilewrite_queue_sub
# Loading work.register5
# Loading work.register5_3x
# Loading work.register64_3x
# Loading work.register64
# Loading work.swap
# Loading work.mux2_1_5x
# Loading work.mux4_1_64x
# Loading work.regfile
# Loading work.edecoder5_32
# Loading work.edecoder2_4
# Loading work.edecoder3_8
# Loading work.register64_32x
# Loading work.mux32_1_64x
# Loading work.zero_extender
# Loading work.shifter
# Loading work.mult
# Loading work.alu
# Loading work.add_sub_64
# Loading work.add_sub
# Loading work.mux2_1
# Loading work.bitwise_and_64
# Loading work.bitwise_or_64
# Loading work.bitwise_xor_64
# Loading work.mux8_1_64x
# Loading work.nor_64
# Loading work.flag_handler
# Loading work.datamem
# Loading work.eD_FF
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.mux8_1
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/branchAdder/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/add64/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3017) ./processor.sv(35): [TFMPC] - Too few port connections. Expected 24, found 22.
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rfrq File: ./regfileread_queue.sv
# ** Warning: Design size of 15586 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlftbnjm58".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftbnjm58
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./test_manual.arm
# ** Note: $stop    : ./processor.sv(142)
#    Time: 1525 ns  Iteration: 1  Instance: /processor_testbench
# Break in Module processor_testbench at ./processor.sv line 142
add wave -position 36  sim:/processor_testbench/dut/wdata_mux/i00
add wave -position 36  sim:/processor_testbench/dut/datamemgate/a
restart -f
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/branchAdder/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/add64/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3017) ./processor.sv(35): [TFMPC] - Too few port connections. Expected 24, found 22.
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rfrq File: ./regfileread_queue.sv
# ** Warning: Design size of 15586 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
run -all
# Running benchmark: ./test_manual.arm
# ** Note: $stop    : ./processor.sv(142)
#    Time: 1525 ns  Iteration: 1  Instance: /processor_testbench
# Break in Module processor_testbench at ./processor.sv line 142
add wave -position 38  sim:/processor_testbench/dut/rfwq/RegWDataO
add wave -position 39  sim:/processor_testbench/dut/rfwq/RegWrtO
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/hunte/Documents/EE469/Lab4/runlab_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:11:44 on Nov 29,2021
# vlog -reportprogress 300 ./instruction_handler.sv 
# -- Compiling module instruction_handler
# -- Compiling module instruction_handler_testbench
# 
# Top level modules:
# 	instruction_handler_testbench
# End time: 23:11:44 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:11:44 on Nov 29,2021
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# End time: 23:11:44 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:11:44 on Nov 29,2021
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 23:11:44 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:11:44 on Nov 29,2021
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 23:11:44 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:11:44 on Nov 29,2021
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 23:11:44 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:11:44 on Nov 29,2021
# vlog -reportprogress 300 ./alu_queue.sv 
# -- Compiling module alu_queue
# -- Compiling module alu_queue_testbench
# 
# Top level modules:
# 	alu_queue_testbench
# End time: 23:11:44 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:11:44 on Nov 29,2021
# vlog -reportprogress 300 ./regfilewrite_queue.sv 
# -- Compiling module regfilewrite_queue
# -- Compiling module regfilewrite_queue_testbench
# 
# Top level modules:
# 	regfilewrite_queue_testbench
# End time: 23:11:44 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:11:44 on Nov 29,2021
# vlog -reportprogress 300 ./alu_queue_sub.sv 
# -- Compiling module alu_queue_sub
# -- Compiling module alu_queue_sub_testbench
# 
# Top level modules:
# 	alu_queue_sub_testbench
# End time: 23:11:45 on Nov 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:11:45 on Nov 29,2021
# vlog -reportprogress 300 ./regfilewrite_queue_sub.sv 
# -- Compiling module regfilewrite_queue_sub
# -- Compiling module regfilewrite_queue_sub_testbench
# 
# Top level modules:
# 	regfilewrite_queue_sub_testbench
# End time: 23:11:45 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:11:45 on Nov 29,2021
# vlog -reportprogress 300 ./register5_3x.sv 
# -- Compiling module register5_3x
# -- Compiling module register5_3x_testbench
# 
# Top level modules:
# 	register5_3x_testbench
# End time: 23:11:45 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:11:45 on Nov 29,2021
# vlog -reportprogress 300 ./register5.sv 
# -- Compiling module register5
# -- Compiling module register5_testbench
# 
# Top level modules:
# 	register5_testbench
# End time: 23:11:45 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:11:45 on Nov 29,2021
# vlog -reportprogress 300 ./processor.sv 
# -- Compiling module processor
# -- Compiling module processor_testbench
# 
# Top level modules:
# 	processor_testbench
# End time: 23:11:45 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:11:56 on Nov 29,2021, Elapsed time: 0:06:10
# Errors: 0, Warnings: 10
# vsim -voptargs=""+acc"" -t 1ps -lib work processor_testbench 
# Start time: 23:11:56 on Nov 29,2021
# Loading sv_std.std
# Loading work.processor_testbench
# Loading work.processor
# Loading work.instruction_handler
# Loading work.D_FF_64
# Loading work.sign_extender
# Loading work.mux2_1_64x
# Loading work.shift_left_2
# Loading work.adder64
# Loading work.full_adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.regfileread_queue
# Loading work.D_FF
# Loading work.alu_queue
# Loading work.alu_queue_sub
# Loading work.datamem_queue
# Loading work.datamem_queue_sub
# Loading work.regfilewrite_queue
# Loading work.regfilewrite_queue_sub
# Loading work.register5
# Loading work.register5_3x
# Loading work.register64_3x
# Loading work.register64
# Loading work.swap
# Loading work.mux2_1_5x
# Loading work.mux4_1_64x
# Loading work.regfile
# Loading work.edecoder5_32
# Loading work.edecoder2_4
# Loading work.edecoder3_8
# Loading work.register64_32x
# Loading work.mux32_1_64x
# Loading work.zero_extender
# Loading work.shifter
# Loading work.mult
# Loading work.alu
# Loading work.add_sub_64
# Loading work.add_sub
# Loading work.mux2_1
# Loading work.bitwise_and_64
# Loading work.bitwise_or_64
# Loading work.bitwise_xor_64
# Loading work.mux8_1_64x
# Loading work.nor_64
# Loading work.flag_handler
# Loading work.datamem
# Loading work.eD_FF
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.mux8_1
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/branchAdder/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/add64/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3017) ./processor.sv(35): [TFMPC] - Too few port connections. Expected 24, found 22.
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rfrq File: ./regfileread_queue.sv
# ** Warning: Design size of 15586 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlftf40y9v".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftf40y9v
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./test_manual.arm
# ** Note: $stop    : ./processor.sv(142)
#    Time: 1525 ns  Iteration: 1  Instance: /processor_testbench
# Break in Module processor_testbench at ./processor.sv line 142
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:47 on Nov 29,2021
# vlog -reportprogress 300 ./instruction_handler.sv 
# -- Compiling module instruction_handler
# -- Compiling module instruction_handler_testbench
# 
# Top level modules:
# 	instruction_handler_testbench
# End time: 23:17:48 on Nov 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:48 on Nov 29,2021
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# End time: 23:17:48 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:48 on Nov 29,2021
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 23:17:48 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:48 on Nov 29,2021
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 23:17:48 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:48 on Nov 29,2021
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 23:17:48 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:48 on Nov 29,2021
# vlog -reportprogress 300 ./alu_queue.sv 
# -- Compiling module alu_queue
# -- Compiling module alu_queue_testbench
# 
# Top level modules:
# 	alu_queue_testbench
# End time: 23:17:48 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:48 on Nov 29,2021
# vlog -reportprogress 300 ./regfilewrite_queue.sv 
# -- Compiling module regfilewrite_queue
# -- Compiling module regfilewrite_queue_testbench
# 
# Top level modules:
# 	regfilewrite_queue_testbench
# End time: 23:17:48 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:48 on Nov 29,2021
# vlog -reportprogress 300 ./alu_queue_sub.sv 
# -- Compiling module alu_queue_sub
# -- Compiling module alu_queue_sub_testbench
# 
# Top level modules:
# 	alu_queue_sub_testbench
# End time: 23:17:48 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:48 on Nov 29,2021
# vlog -reportprogress 300 ./regfilewrite_queue_sub.sv 
# -- Compiling module regfilewrite_queue_sub
# -- Compiling module regfilewrite_queue_sub_testbench
# 
# Top level modules:
# 	regfilewrite_queue_sub_testbench
# End time: 23:17:48 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:48 on Nov 29,2021
# vlog -reportprogress 300 ./register5_3x.sv 
# -- Compiling module register5_3x
# -- Compiling module register5_3x_testbench
# 
# Top level modules:
# 	register5_3x_testbench
# End time: 23:17:48 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:48 on Nov 29,2021
# vlog -reportprogress 300 ./register5.sv 
# -- Compiling module register5
# -- Compiling module register5_testbench
# 
# Top level modules:
# 	register5_testbench
# End time: 23:17:48 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:48 on Nov 29,2021
# vlog -reportprogress 300 ./processor.sv 
# -- Compiling module processor
# -- Compiling module processor_testbench
# 
# Top level modules:
# 	processor_testbench
# End time: 23:17:48 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:17:50 on Nov 29,2021, Elapsed time: 0:05:54
# Errors: 0, Warnings: 6
# vsim -voptargs=""+acc"" -t 1ps -lib work processor_testbench 
# Start time: 23:17:50 on Nov 29,2021
# Loading sv_std.std
# Loading work.processor_testbench
# Loading work.processor
# Loading work.instruction_handler
# Loading work.D_FF_64
# Loading work.sign_extender
# Loading work.mux2_1_64x
# Loading work.shift_left_2
# Loading work.adder64
# Loading work.full_adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.regfileread_queue
# Loading work.D_FF
# Loading work.alu_queue
# Loading work.alu_queue_sub
# Loading work.datamem_queue
# Loading work.datamem_queue_sub
# Loading work.regfilewrite_queue
# Loading work.regfilewrite_queue_sub
# Loading work.register5
# Loading work.register5_3x
# Loading work.register64_3x
# Loading work.register64
# Loading work.swap
# Loading work.mux2_1_5x
# Loading work.mux4_1_64x
# Loading work.regfile
# Loading work.edecoder5_32
# Loading work.edecoder2_4
# Loading work.edecoder3_8
# Loading work.register64_32x
# Loading work.mux32_1_64x
# Loading work.zero_extender
# Loading work.shifter
# Loading work.mult
# Loading work.alu
# Loading work.add_sub_64
# Loading work.add_sub
# Loading work.mux2_1
# Loading work.bitwise_and_64
# Loading work.bitwise_or_64
# Loading work.bitwise_xor_64
# Loading work.mux8_1_64x
# Loading work.nor_64
# Loading work.flag_handler
# Loading work.datamem
# Loading work.eD_FF
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.mux8_1
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/branchAdder/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/add64/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3017) ./processor.sv(35): [TFMPC] - Too few port connections. Expected 24, found 22.
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rfrq File: ./regfileread_queue.sv
# ** Warning: Design size of 15586 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlftjhdxay".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftjhdxay
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Warning: (vsim-7) Failed to open readmem file "./test_manual.arm" in read mode.
# No such file or directory. (errno = ENOENT)    : ./instructmem.sv(47)
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/imem
# Running benchmark: ./test_manual.arm
# ** Note: $stop    : ./processor.sv(142)
#    Time: 1525 ns  Iteration: 1  Instance: /processor_testbench
# Break in Module processor_testbench at ./processor.sv line 142
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:55 on Nov 29,2021
# vlog -reportprogress 300 ./instruction_handler.sv 
# -- Compiling module instruction_handler
# -- Compiling module instruction_handler_testbench
# 
# Top level modules:
# 	instruction_handler_testbench
# End time: 23:18:55 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:55 on Nov 29,2021
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# End time: 23:18:55 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:55 on Nov 29,2021
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 23:18:55 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:55 on Nov 29,2021
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 23:18:55 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:55 on Nov 29,2021
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 23:18:55 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:55 on Nov 29,2021
# vlog -reportprogress 300 ./alu_queue.sv 
# -- Compiling module alu_queue
# -- Compiling module alu_queue_testbench
# 
# Top level modules:
# 	alu_queue_testbench
# End time: 23:18:55 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:55 on Nov 29,2021
# vlog -reportprogress 300 ./regfilewrite_queue.sv 
# -- Compiling module regfilewrite_queue
# -- Compiling module regfilewrite_queue_testbench
# 
# Top level modules:
# 	regfilewrite_queue_testbench
# End time: 23:18:56 on Nov 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:56 on Nov 29,2021
# vlog -reportprogress 300 ./alu_queue_sub.sv 
# -- Compiling module alu_queue_sub
# -- Compiling module alu_queue_sub_testbench
# 
# Top level modules:
# 	alu_queue_sub_testbench
# End time: 23:18:56 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:56 on Nov 29,2021
# vlog -reportprogress 300 ./regfilewrite_queue_sub.sv 
# -- Compiling module regfilewrite_queue_sub
# -- Compiling module regfilewrite_queue_sub_testbench
# 
# Top level modules:
# 	regfilewrite_queue_sub_testbench
# End time: 23:18:56 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:56 on Nov 29,2021
# vlog -reportprogress 300 ./register5_3x.sv 
# -- Compiling module register5_3x
# -- Compiling module register5_3x_testbench
# 
# Top level modules:
# 	register5_3x_testbench
# End time: 23:18:56 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:56 on Nov 29,2021
# vlog -reportprogress 300 ./register5.sv 
# -- Compiling module register5
# -- Compiling module register5_testbench
# 
# Top level modules:
# 	register5_testbench
# End time: 23:18:56 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:56 on Nov 29,2021
# vlog -reportprogress 300 ./processor.sv 
# -- Compiling module processor
# -- Compiling module processor_testbench
# 
# Top level modules:
# 	processor_testbench
# End time: 23:18:56 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:18:58 on Nov 29,2021, Elapsed time: 0:01:08
# Errors: 0, Warnings: 7
# vsim -voptargs=""+acc"" -t 1ps -lib work processor_testbench 
# Start time: 23:18:58 on Nov 29,2021
# Loading sv_std.std
# Loading work.processor_testbench
# Loading work.processor
# Loading work.instruction_handler
# Loading work.D_FF_64
# Loading work.sign_extender
# Loading work.mux2_1_64x
# Loading work.shift_left_2
# Loading work.adder64
# Loading work.full_adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.regfileread_queue
# Loading work.D_FF
# Loading work.alu_queue
# Loading work.alu_queue_sub
# Loading work.datamem_queue
# Loading work.datamem_queue_sub
# Loading work.regfilewrite_queue
# Loading work.regfilewrite_queue_sub
# Loading work.register5
# Loading work.register5_3x
# Loading work.register64_3x
# Loading work.register64
# Loading work.swap
# Loading work.mux2_1_5x
# Loading work.mux4_1_64x
# Loading work.regfile
# Loading work.edecoder5_32
# Loading work.edecoder2_4
# Loading work.edecoder3_8
# Loading work.register64_32x
# Loading work.mux32_1_64x
# Loading work.zero_extender
# Loading work.shifter
# Loading work.mult
# Loading work.alu
# Loading work.add_sub_64
# Loading work.add_sub
# Loading work.mux2_1
# Loading work.bitwise_and_64
# Loading work.bitwise_or_64
# Loading work.bitwise_xor_64
# Loading work.mux8_1_64x
# Loading work.nor_64
# Loading work.flag_handler
# Loading work.datamem
# Loading work.eD_FF
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.mux8_1
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/branchAdder/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3015) C:/Users/hunte/Documents/EE469/Lab3/./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/add64/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3017) ./processor.sv(35): [TFMPC] - Too few port connections. Expected 24, found 22.
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/rfrq File: ./regfileread_queue.sv
# ** Warning: Design size of 15586 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlft4z2ti8".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft4z2ti8
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./test_dumb_noforwardsorbranches.arm
# ** Note: $stop    : ./processor.sv(142)
#    Time: 1525 ns  Iteration: 1  Instance: /processor_testbench
# Break in Module processor_testbench at ./processor.sv line 142
# End time: 11:32:05 on Nov 30,2021, Elapsed time: 12:13:07
# Errors: 0, Warnings: 6
