Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 5130dd9203cf4a00b06d3f9a894482e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SeqMultiplier_tb_behav xil_defaultlib.SeqMultiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SeqMultiplier
Compiling module xil_defaultlib.SeqMultiplier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SeqMultiplier_tb_behav
