{"Source Block": ["hdl/library/axi_dacfifo/axi_dacfifo_dac.v@204:230@HdlStmProcess", "\n  // incomming data flow control\n\n  assign axi_mem_addr_diff_s = {1'b1, axi_mem_waddr} - axi_mem_raddr_s;\n\n  always @(posedge axi_clk) begin\n    if (axi_xfer_req == 1'b0) begin\n      axi_mem_addr_diff <= 'd0;\n      axi_mem_raddr <= 'd0;\n      axi_mem_raddr_m <= 'd0;\n      axi_dready <= 'd0;\n    end else begin\n      axi_mem_raddr_m <= g2b(dac_mem_raddr_g);\n      axi_mem_raddr <= axi_mem_raddr_m;\n      axi_mem_addr_diff <= axi_mem_addr_diff_s[AXI_ADDRESS_WIDTH-1:0];\n      if (axi_mem_addr_diff >= AXI_BUF_THRESHOLD_HI) begin\n        axi_dready <= 1'b0;\n      end else if (axi_mem_addr_diff <= AXI_BUF_THRESHOLD_LO) begin\n        axi_dready <= 1'b1;\n      end\n    end\n  end\n\n  // CDC for xfer_req signal\n\n  always @(posedge dac_clk) begin\n    if (dac_rst == 1'b1) begin\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[213, "      axi_mem_raddr_m <= 'd0;\n"], [216, "      axi_mem_raddr_m <= g2b(dac_mem_raddr_g);\n"], [217, "      axi_mem_raddr <= axi_mem_raddr_m;\n"]], "Add": [[213, "      axi_mem_raddr_m1 <= 'd0;\n"], [213, "      axi_mem_raddr_m2 <= 'd0;\n"], [217, "      axi_mem_raddr_m1 <= dac_mem_raddr_g;\n"], [217, "      axi_mem_raddr_m2 <= axi_mem_raddr_m1;\n"], [217, "      axi_mem_raddr <= g2b(axi_mem_raddr_m2);\n"]]}}