
*** Running vivado
    with args -log design_1_m00_data_fifo_3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_m00_data_fifo_3.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_m00_data_fifo_3.tcl -notrace
INFO: Dispatch client connection id - 44115
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1728.168 ; gain = 87.992 ; free physical = 7350 ; free virtual = 19449
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/int/xo/ip_repo/xilinx_com_RTLKernel_sfm_xrt_top_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/int/xo/ip_repo/xilinx_com_RTLKernel_DPUCZDX8G_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/logictronix/ML_WORKSPACE/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_m00_data_fifo_3
Command: synth_design -top design_1_m00_data_fifo_3 -part xczu9eg-ffvb1156-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12669
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/media/logictronix/ML_WORKSPACE/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2939.137 ; gain = 242.797 ; free physical = 567 ; free virtual = 12751
Synthesis current peak Physical Memory [PSS] (MB): peak = 2162.130; parent = 2023.375; children = 138.755
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3934.492; parent = 2943.109; children = 991.383
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_m00_data_fifo_3' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_m00_data_fifo_3/synth/design_1_m00_data_fifo_3.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_26_axi_data_fifo' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:1282]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [/media/logictronix/ML_WORKSPACE/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1174]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (0#1) [/media/logictronix/ML_WORKSPACE/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1174]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [/media/logictronix/ML_WORKSPACE/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1058]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (0#1) [/media/logictronix/ML_WORKSPACE/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1058]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_26_axi_data_fifo' (0#1) [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:1282]
INFO: [Synth 8-6155] done synthesizing module 'design_1_m00_data_fifo_3' (0#1) [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_m00_data_fifo_3/synth/design_1_m00_data_fifo_3.v:53]
WARNING: [Synth 8-7129] Port ALMOST_FULL_I in module output_blk__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALMOST_EMPTY_I in module output_blk__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_ACK_I in module output_blk__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port VALID_I in module output_blk__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port OVERFLOW_I in module output_blk__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port UNDERFLOW_I in module output_blk__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[9] in module output_blk__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[8] in module output_blk__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[7] in module output_blk__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[6] in module output_blk__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[5] in module output_blk__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[4] in module output_blk__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[3] in module output_blk__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[2] in module output_blk__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[1] in module output_blk__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[0] in module output_blk__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[9] in module output_blk__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[8] in module output_blk__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[7] in module output_blk__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[6] in module output_blk__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[5] in module output_blk__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[4] in module output_blk__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[3] in module output_blk__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[2] in module output_blk__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[1] in module output_blk__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[0] in module output_blk__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[9] in module output_blk__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[8] in module output_blk__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[7] in module output_blk__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[6] in module output_blk__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[5] in module output_blk__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[4] in module output_blk__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[3] in module output_blk__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[2] in module output_blk__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[1] in module output_blk__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[0] in module output_blk__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR_I in module output_blk__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR_I in module output_blk__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL in module wr_pf_ss__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[8] in module wr_pf_ss__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[7] in module wr_pf_ss__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[6] in module wr_pf_ss__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[5] in module wr_pf_ss__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[4] in module wr_pf_ss__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[3] in module wr_pf_ss__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[2] in module wr_pf_ss__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[1] in module wr_pf_ss__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[0] in module wr_pf_ss__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_ASSERT[8] in module wr_pf_ss__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_ASSERT[7] in module wr_pf_ss__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_ASSERT[6] in module wr_pf_ss__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_ASSERT[5] in module wr_pf_ss__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_ASSERT[4] in module wr_pf_ss__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_ASSERT[3] in module wr_pf_ss__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_ASSERT[2] in module wr_pf_ss__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_ASSERT[1] in module wr_pf_ss__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_ASSERT[0] in module wr_pf_ss__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_NEGATE[8] in module wr_pf_ss__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_NEGATE[7] in module wr_pf_ss__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_NEGATE[6] in module wr_pf_ss__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_NEGATE[5] in module wr_pf_ss__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_NEGATE[4] in module wr_pf_ss__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_NEGATE[3] in module wr_pf_ss__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_NEGATE[2] in module wr_pf_ss__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_NEGATE[1] in module wr_pf_ss__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_NEGATE[0] in module wr_pf_ss__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_CLK in module wr_pf_ss__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SRST in module wr_pf_ss__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_RST in module wr_pf_ss__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RST_FULL_GEN in module wr_pf_ss__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RST_FULL_FF in module wr_pf_ss__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SRST_FULL_FF in module wr_pf_ss__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RAM_WR_EN in module wr_pf_ss__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FULL in module wr_pf_ss__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EMPTY in module wr_pf_ss__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RAM_RD_EN in module wr_pf_ss__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RAM_ALMOST_FULL in module wr_pf_ss__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RAM_ALMOST_EMPTY in module wr_pf_ss__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR[8] in module wr_pf_ss__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR[7] in module wr_pf_ss__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR[6] in module wr_pf_ss__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR[5] in module wr_pf_ss__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR[4] in module wr_pf_ss__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR[3] in module wr_pf_ss__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR[2] in module wr_pf_ss__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR[1] in module wr_pf_ss__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR[0] in module wr_pf_ss__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS1[8] in module wr_pf_ss__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS1[7] in module wr_pf_ss__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS1[6] in module wr_pf_ss__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS1[5] in module wr_pf_ss__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS1[4] in module wr_pf_ss__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS1[3] in module wr_pf_ss__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS1[2] in module wr_pf_ss__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS1[1] in module wr_pf_ss__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS1[0] in module wr_pf_ss__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_PNTR_WR[8] in module wr_pf_ss__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_PNTR_WR[7] in module wr_pf_ss__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_PNTR_WR[6] in module wr_pf_ss__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_PNTR_WR[5] in module wr_pf_ss__parameterized0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3291.090 ; gain = 594.750 ; free physical = 409 ; free virtual = 12612
Synthesis current peak Physical Memory [PSS] (MB): peak = 2449.112; parent = 2310.360; children = 138.755
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4282.477; parent = 3291.094; children = 991.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3291.090 ; gain = 594.750 ; free physical = 378 ; free virtual = 12582
Synthesis current peak Physical Memory [PSS] (MB): peak = 2449.112; parent = 2310.360; children = 138.755
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4282.477; parent = 3291.094; children = 991.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3291.090 ; gain = 594.750 ; free physical = 368 ; free virtual = 12572
Synthesis current peak Physical Memory [PSS] (MB): peak = 2449.112; parent = 2310.360; children = 138.755
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4282.477; parent = 3291.094; children = 991.383
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3299.090 ; gain = 0.000 ; free physical = 144 ; free virtual = 12348
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_m00_data_fifo_3/design_1_m00_data_fifo_3_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_m00_data_fifo_3/design_1_m00_data_fifo_3_ooc.xdc] for cell 'inst'
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/design_1_m00_data_fifo_3_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/design_1_m00_data_fifo_3_synth_1/dont_touch.xdc]
INFO: [Project 1-1714] 7 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3321.969 ; gain = 0.000 ; free physical = 157 ; free virtual = 11030
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3321.969 ; gain = 0.000 ; free physical = 156 ; free virtual = 11010
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/media/logictronix/ML_WORKSPACE/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 3321.969 ; gain = 625.629 ; free physical = 187 ; free virtual = 10243
Synthesis current peak Physical Memory [PSS] (MB): peak = 2449.112; parent = 2310.360; children = 138.755
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4313.355; parent = 3321.973; children = 991.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 3321.969 ; gain = 625.629 ; free physical = 165 ; free virtual = 10222
Synthesis current peak Physical Memory [PSS] (MB): peak = 2449.112; parent = 2310.360; children = 138.755
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4313.355; parent = 3321.973; children = 991.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/design_1_m00_data_fifo_3_synth_1/dont_touch.xdc, line 9).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\gen_fifo.fifo_gen_inst /inst_fifo_gen/\reset_gen_cc.rstblk_cc /\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\gen_fifo.fifo_gen_inst /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\gen_fifo.fifo_gen_inst /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\gen_fifo.fifo_gen_inst /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\gen_fifo.fifo_gen_inst /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\gen_fifo.fifo_gen_inst /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\gen_fifo.fifo_gen_inst /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 3321.969 ; gain = 625.629 ; free physical = 158 ; free virtual = 10215
Synthesis current peak Physical Memory [PSS] (MB): peak = 2449.112; parent = 2310.360; children = 138.755
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4313.355; parent = 3321.973; children = 991.383
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft'
INFO: [Synth 8-802] inferred FSM for state register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft__parameterized0'
INFO: [Synth 8-6159] Found Keep on FSM register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               10 |                               10
       both_stages_valid |                               11 |                               11
            stage2_valid |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6159] Found Keep on FSM register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft__parameterized0', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               10 |                               10
       both_stages_valid |                               11 |                               11
            stage2_valid |                               01 |                               01
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 3321.969 ; gain = 625.629 ; free physical = 204 ; free virtual = 10259
Synthesis current peak Physical Memory [PSS] (MB): peak = 2449.112; parent = 2310.360; children = 138.755
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4313.355; parent = 3321.973; children = 991.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   10 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 5     
	   2 Input    5 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 122   
+---Registers : 
	              146 Bit    Registers := 1     
	              133 Bit    Registers := 1     
	               80 Bit    Registers := 6     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 8     
	                5 Bit    Registers := 20    
	                4 Bit    Registers := 7     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 114   
+---Muxes : 
	   2 Input   10 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 41    
	   5 Input    2 Bit        Muxes := 4     
	   3 Input    1 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 31    
	   4 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 3329.977 ; gain = 633.637 ; free physical = 173 ; free virtual = 10014
Synthesis current peak Physical Memory [PSS] (MB): peak = 2449.112; parent = 2310.360; children = 138.755
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4321.363; parent = 3329.980; children = 991.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+---------------+
|Module Name                   | RTL Object                                                                                                | Inference      | Size (Depth x Width) | Primitives    | 
+------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+---------------+
|inst/\gen_fifo.fifo_gen_inst  | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 80              | RAM32M16 x 6  | 
|inst/\gen_fifo.fifo_gen_inst  | inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 32 x 80              | RAM32M16 x 6  | 
+------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:00:59 . Memory (MB): peak = 3559.953 ; gain = 863.613 ; free physical = 7631 ; free virtual = 17723
Synthesis current peak Physical Memory [PSS] (MB): peak = 2725.421; parent = 2585.078; children = 140.343
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4551.340; parent = 3559.957; children = 991.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:01:02 . Memory (MB): peak = 3609.008 ; gain = 912.668 ; free physical = 7582 ; free virtual = 17703
Synthesis current peak Physical Memory [PSS] (MB): peak = 2745.621; parent = 2605.349; children = 140.387
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4600.395; parent = 3609.012; children = 991.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:56 ; elapsed = 00:01:03 . Memory (MB): peak = 3610.016 ; gain = 913.676 ; free physical = 7563 ; free virtual = 17696
Synthesis current peak Physical Memory [PSS] (MB): peak = 2745.621; parent = 2605.349; children = 140.387
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4601.402; parent = 3610.020; children = 991.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:00 ; elapsed = 00:01:06 . Memory (MB): peak = 3610.016 ; gain = 913.676 ; free physical = 9597 ; free virtual = 20112
Synthesis current peak Physical Memory [PSS] (MB): peak = 2781.118; parent = 2633.418; children = 147.700
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4601.402; parent = 3610.020; children = 991.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:00 ; elapsed = 00:01:06 . Memory (MB): peak = 3610.016 ; gain = 913.676 ; free physical = 9595 ; free virtual = 20122
Synthesis current peak Physical Memory [PSS] (MB): peak = 2781.118; parent = 2633.418; children = 147.700
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4601.402; parent = 3610.020; children = 991.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:00 ; elapsed = 00:01:07 . Memory (MB): peak = 3610.016 ; gain = 913.676 ; free physical = 9612 ; free virtual = 20181
Synthesis current peak Physical Memory [PSS] (MB): peak = 2781.347; parent = 2633.646; children = 147.700
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4601.402; parent = 3610.020; children = 991.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:00 ; elapsed = 00:01:07 . Memory (MB): peak = 3610.016 ; gain = 913.676 ; free physical = 9614 ; free virtual = 20199
Synthesis current peak Physical Memory [PSS] (MB): peak = 2781.376; parent = 2633.676; children = 147.700
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4601.402; parent = 3610.020; children = 991.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:00 ; elapsed = 00:01:07 . Memory (MB): peak = 3610.016 ; gain = 913.676 ; free physical = 9612 ; free virtual = 20216
Synthesis current peak Physical Memory [PSS] (MB): peak = 2781.376; parent = 2633.676; children = 147.700
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4601.402; parent = 3610.020; children = 991.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:00 ; elapsed = 00:01:07 . Memory (MB): peak = 3610.016 ; gain = 913.676 ; free physical = 9612 ; free virtual = 20232
Synthesis current peak Physical Memory [PSS] (MB): peak = 2781.376; parent = 2633.676; children = 147.700
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4601.402; parent = 3610.020; children = 991.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name            | RTL Name                                                                                                                                                                                                                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|fifo_generator_v13_2_7 | inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |     7|
|2     |LUT1     |   111|
|3     |LUT2     |    46|
|4     |LUT3     |    35|
|5     |LUT4     |    76|
|6     |LUT5     |    42|
|7     |LUT6     |    41|
|8     |MUXCY    |    40|
|9     |RAM32M16 |    12|
|10    |RAMB18E2 |     1|
|11    |RAMB36E2 |     4|
|12    |SRL16E   |     1|
|13    |FDCE     |    51|
|14    |FDPE     |    53|
|15    |FDRE     |   914|
|16    |FDSE     |     6|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:00 ; elapsed = 00:01:07 . Memory (MB): peak = 3610.016 ; gain = 913.676 ; free physical = 9608 ; free virtual = 20243
Synthesis current peak Physical Memory [PSS] (MB): peak = 2781.376; parent = 2633.676; children = 147.700
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4601.402; parent = 3610.020; children = 991.383
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 290 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:51 ; elapsed = 00:00:58 . Memory (MB): peak = 3610.016 ; gain = 882.797 ; free physical = 9652 ; free virtual = 20323
Synthesis Optimization Complete : Time (s): cpu = 00:01:00 ; elapsed = 00:01:07 . Memory (MB): peak = 3610.023 ; gain = 913.676 ; free physical = 9656 ; free virtual = 20341
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3610.023 ; gain = 0.000 ; free physical = 9787 ; free virtual = 20555
INFO: [Netlist 29-17] Analyzing 59 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3647.672 ; gain = 0.000 ; free physical = 9688 ; free virtual = 20666
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 20 instances were transformed.
  (CARRY4) => CARRY8: 8 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 12 instances

Synth Design complete, checksum: bcf5bd7d
INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:12 ; elapsed = 00:01:16 . Memory (MB): peak = 3647.672 ; gain = 1848.270 ; free physical = 9863 ; free virtual = 20881
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/design_1_m00_data_fifo_3_synth_1/design_1_m00_data_fifo_3.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_m00_data_fifo_3, cache-ID = 356e722a917f0d0d
INFO: [Coretcl 2-1174] Renamed 87 cell refs.
INFO: [Common 17-1381] The checkpoint '/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/design_1_m00_data_fifo_3_synth_1/design_1_m00_data_fifo_3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_m00_data_fifo_3_utilization_synth.rpt -pb design_1_m00_data_fifo_3_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May 19 13:29:53 2023...
