Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Mon Jul 27 19:29:36 2020
| Host             : DESKTOP-I313GSH running 64-bit major release  (build 9200)
| Command          : report_power -file Lab_0_wrapper_power_routed.rpt -pb Lab_0_wrapper_power_summary_routed.pb -rpx Lab_0_wrapper_power_routed.rpx
| Design           : Lab_0_wrapper
| Device           : xc7s15ftgb196-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.135        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.118        |
| Device Static (W)        | 0.017        |
| Effective TJA (C/W)      | 3.4          |
| Max Ambient (C)          | 84.5         |
| Junction Temperature (C) | 25.5         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.009 |       10 |       --- |             --- |
| Slice Logic              |     0.003 |     4514 |       --- |             --- |
|   LUT as Logic           |     0.002 |     1656 |      8000 |           20.70 |
|   LUT as Distributed RAM |    <0.001 |       64 |      2400 |            2.67 |
|   CARRY4                 |    <0.001 |       49 |      2000 |            2.45 |
|   Register               |    <0.001 |     1667 |     16000 |           10.42 |
|   F7/F8 Muxes            |    <0.001 |      124 |      8000 |            1.55 |
|   LUT as Shift Register  |    <0.001 |       84 |      2400 |            3.50 |
|   Others                 |     0.000 |      464 |       --- |             --- |
| Signals                  |     0.003 |     3119 |       --- |             --- |
| Block RAM                |     0.000 |        8 |        10 |           80.00 |
| PLL                      |     0.103 |        1 |         2 |           50.00 |
| I/O                      |    <0.001 |        6 |       100 |            6.00 |
| Static Power             |     0.017 |          |           |                 |
| Total                    |     0.135 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.029 |       0.025 |      0.004 |
| Vccaux    |       1.800 |     0.059 |       0.052 |      0.007 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.000 |       0.000 |      0.000 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 3.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 15.4                     |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------------------------------+---------------------------------------------------+-----------------+
| Clock                                                   | Domain                                            | Constraint (ns) |
+---------------------------------------------------------+---------------------------------------------------+-----------------+
| Lab_0_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK   | Lab_0_i/mdm_1/U0/Use_E2.BSCAN_I/DRCK              |            33.3 |
| Lab_0_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE | Lab_0_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0      |            33.3 |
| clk_100MHz                                              | clk_100MHz                                        |            10.0 |
| clk_out1_Lab_0_clk_wiz_0_0                              | Lab_0_i/clk_wiz_0/inst/clk_out1_Lab_0_clk_wiz_0_0 |            10.0 |
| clk_out1_Lab_0_clk_wiz_0_0_1                            | Lab_0_i/clk_wiz_0/inst/clk_out1_Lab_0_clk_wiz_0_0 |            10.0 |
| clkfbout_Lab_0_clk_wiz_0_0                              | Lab_0_i/clk_wiz_0/inst/clkfbout_Lab_0_clk_wiz_0_0 |            10.0 |
| clkfbout_Lab_0_clk_wiz_0_0_1                            | Lab_0_i/clk_wiz_0/inst/clkfbout_Lab_0_clk_wiz_0_0 |            10.0 |
| sys_clk_pin                                             | clk_100MHz                                        |            10.0 |
+---------------------------------------------------------+---------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------+-----------+
| Name             | Power (W) |
+------------------+-----------+
| Lab_0_wrapper    |     0.118 |
|   Lab_0_i        |     0.118 |
|     axi_iic_0    |     0.003 |
|       U0         |     0.003 |
|     clk_wiz_0    |     0.104 |
|       inst       |     0.104 |
|     microblaze_0 |     0.010 |
|       U0         |     0.010 |
+------------------+-----------+


