<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.5"/>
<title>xilfpga: xilfpga.c File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="HTML_custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="xlogo_bg.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">xilfpga
   </div>
   <div id="projectbrief">Vitis Drivers API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.5 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Overview</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="globals.html"><span>APIs</span></a></li>
      <li><a href="files.html"><span>File&#160;List</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('xilfpga_8c.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">xilfpga.c File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga44b0cd1361ba0ff98ceed775997bc23b"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xilfpga__zynq__versal.html#ga44b0cd1361ba0ff98ceed775997bc23b">XFpga_BitStream_Load</a> (<a class="el" href="group__xilfpga__zynq__versal.html#ga2e73b67f19f7d94e00988c853ff4599b">XFpga</a> *InstancePtr, UINTPTR BitstreamImageAddr, UINTPTR KeyAddr, u32 Size, u32 Flags)</td></tr>
<tr class="memdesc:ga44b0cd1361ba0ff98ceed775997bc23b"><td class="mdescLeft">&#160;</td><td class="mdescRight">The API is used to load the bitstream file into the PL region.  <a href="group__xilfpga__zynq__versal.html#ga44b0cd1361ba0ff98ceed775997bc23b">More...</a><br/></td></tr>
<tr class="separator:ga44b0cd1361ba0ff98ceed775997bc23b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9954493b57ad172167f25a3aa1b0eb0"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xilfpga__zynq__versal.html#gab9954493b57ad172167f25a3aa1b0eb0">XFpga_ValidateImage</a> (<a class="el" href="group__xilfpga__zynq__versal.html#ga2e73b67f19f7d94e00988c853ff4599b">XFpga</a> *InstancePtr, UINTPTR BitstreamImageAddr, UINTPTR KeyAddr, u32 Size, u32 Flags)</td></tr>
<tr class="memdesc:gab9954493b57ad172167f25a3aa1b0eb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function is used to validate the bitstream image.  <a href="group__xilfpga__zynq__versal.html#gab9954493b57ad172167f25a3aa1b0eb0">More...</a><br/></td></tr>
<tr class="separator:gab9954493b57ad172167f25a3aa1b0eb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade4f3d3efdce2034be71f597e84a667c"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xilfpga__zynq__versal.html#gade4f3d3efdce2034be71f597e84a667c">XFpga_PL_Preconfig</a> (<a class="el" href="group__xilfpga__zynq__versal.html#ga2e73b67f19f7d94e00988c853ff4599b">XFpga</a> *InstancePtr)</td></tr>
<tr class="memdesc:gade4f3d3efdce2034be71f597e84a667c"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function prepares the FPGA to receive configuration data.  <a href="group__xilfpga__zynq__versal.html#gade4f3d3efdce2034be71f597e84a667c">More...</a><br/></td></tr>
<tr class="separator:gade4f3d3efdce2034be71f597e84a667c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3801d1f23178289fb912ecc61cdc018d"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xilfpga__zynq__versal.html#ga3801d1f23178289fb912ecc61cdc018d">XFpga_Write_Pl</a> (<a class="el" href="group__xilfpga__zynq__versal.html#ga2e73b67f19f7d94e00988c853ff4599b">XFpga</a> *InstancePtr, UINTPTR BitstreamImageAddr, UINTPTR KeyAddr, u32 Size, u32 Flags)</td></tr>
<tr class="memdesc:ga3801d1f23178289fb912ecc61cdc018d"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function writes the count bytes of configuration data into the PL.  <a href="group__xilfpga__zynq__versal.html#ga3801d1f23178289fb912ecc61cdc018d">More...</a><br/></td></tr>
<tr class="separator:ga3801d1f23178289fb912ecc61cdc018d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae97b4dd15b87b8a9931a242bb855e031"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xilfpga__zynq__versal.html#gae97b4dd15b87b8a9931a242bb855e031">XFpga_PL_PostConfig</a> (<a class="el" href="group__xilfpga__zynq__versal.html#ga2e73b67f19f7d94e00988c853ff4599b">XFpga</a> *InstancePtr)</td></tr>
<tr class="memdesc:gae97b4dd15b87b8a9931a242bb855e031"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function sets the FPGA to the operating state after writing.  <a href="group__xilfpga__zynq__versal.html#gae97b4dd15b87b8a9931a242bb855e031">More...</a><br/></td></tr>
<tr class="separator:gae97b4dd15b87b8a9931a242bb855e031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e98e018395a91d666b1bf5322ead85a"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xilfpga__zynq_m_p.html#ga5e98e018395a91d666b1bf5322ead85a">XFpga_GetPlConfigData</a> (<a class="el" href="group__xilfpga__zynq__versal.html#ga2e73b67f19f7d94e00988c853ff4599b">XFpga</a> *InstancePtr, UINTPTR ReadbackAddr, u32 NumFrames)</td></tr>
<tr class="memdesc:ga5e98e018395a91d666b1bf5322ead85a"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function provides functionality to read back the PL configuration data.  <a href="group__xilfpga__zynq_m_p.html#ga5e98e018395a91d666b1bf5322ead85a">More...</a><br/></td></tr>
<tr class="separator:ga5e98e018395a91d666b1bf5322ead85a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16b3f58643bb4ca44b5f76cb15ca3c27"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xilfpga__zynq_m_p.html#ga16b3f58643bb4ca44b5f76cb15ca3c27">XFpga_GetPlConfigReg</a> (<a class="el" href="group__xilfpga__zynq__versal.html#ga2e73b67f19f7d94e00988c853ff4599b">XFpga</a> *InstancePtr, UINTPTR ReadbackAddr, u32 ConfigRegAddr)</td></tr>
<tr class="memdesc:ga16b3f58643bb4ca44b5f76cb15ca3c27"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function provides PL specific configuration register values.  <a href="group__xilfpga__zynq_m_p.html#ga16b3f58643bb4ca44b5f76cb15ca3c27">More...</a><br/></td></tr>
<tr class="separator:ga16b3f58643bb4ca44b5f76cb15ca3c27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f8e3aaa97c67aaaae6521f75f989e59"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xilfpga__zynq_m_p.html#ga2f8e3aaa97c67aaaae6521f75f989e59">XFpga_InterfaceStatus</a> (<a class="el" href="group__xilfpga__zynq__versal.html#ga2e73b67f19f7d94e00988c853ff4599b">XFpga</a> *InstancePtr)</td></tr>
<tr class="memdesc:ga2f8e3aaa97c67aaaae6521f75f989e59"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function provides the status of the PL programming interface.  <a href="group__xilfpga__zynq_m_p.html#ga2f8e3aaa97c67aaaae6521f75f989e59">More...</a><br/></td></tr>
<tr class="separator:ga2f8e3aaa97c67aaaae6521f75f989e59"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
</div><!-- doc-content -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
	<p class="footer">&copy; Copyright 2015-2022 Xilinx, Inc. All Rights Reserved.</p>
	<p class="footer">&copy; Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.</p>
</div>
</body>
</html>
