<!DOCTYPE html>
<html>
<head>
  <meta charset="utf-8"/>
  <style>
    table.head, table.foot { width: 100%; }
    td.head-rtitle, td.foot-os { text-align: right; }
    td.head-vol { text-align: center; }
    div.Pp { margin: 1ex 0ex; }
  </style>
  <title>LONGRUN(1)</title>
</head>
<body>
<table class="head">
  <tr>
    <td class="head-ltitle">LONGRUN(1)</td>
    <td class="head-vol">General Commands Manual</td>
    <td class="head-rtitle">LONGRUN(1)</td>
  </tr>
</table>
<div class="manual-text">
<h1 class="Sh" title="Sh" id="NAME"><a class="selflink" href="#NAME">NAME</a></h1>
longrun - Transmeta(TM) Crusoe(TM) LongRun(TM) utility
<h1 class="Sh" title="Sh" id="SYNOPSIS"><a class="selflink" href="#SYNOPSIS">SYNOPSIS</a></h1>
<b>longrun [-c device] [-m device] [-hlpv] [-f flag] [-s low high] [-t num]</b>
<h1 class="Sh" title="Sh" id="DESCRIPTION"><a class="selflink" href="#DESCRIPTION">DESCRIPTION</a></h1>
The <i>longrun</i> utility is used to control and query LongRun settings on
  Transmeta Crusoe processors.
<dl class="Bl-tag">
  <dt class="It-tag">-c device</dt>
  <dd class="It-tag">Set the CPUID device. The default CPUID device is
      <b>/dev/cpu/0/cpuid</b>.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">-m device</dt>
  <dd class="It-tag">Set the MSR device. The default MSR device is
      <b>/dev/cpu/0/msr</b>.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">-h</dt>
  <dd class="It-tag">Print help.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">-l</dt>
  <dd class="It-tag">List LongRun information about available performance levels
      for the CPU.</dd>
</dl>
<div style="margin-left: 7.00ex;">
<dl class="Bl-tag">
  <dt class="It-tag">The following values are reported on all Transmeta CPUs
    that implement LongRun.</dt>
  <dd class="It-tag"></dd>
</dl>
<div style="margin-left: 3.00ex;">
<dl class="Bl-tag">
  <dt class="It-tag">%</dt>
  <dd class="It-tag">An available performance level, expressed as a percentage
      of range of available core CPU frequencies. 0 corresponds to the lowest
      available frequency and 100 corresponds to the highest.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">MHz</dt>
  <dd class="It-tag">The core CPU frequency at that level.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">Volts</dt>
  <dd class="It-tag">The core CPU voltage at that level.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">usage</dt>
  <dd class="It-tag">The power usage relative to the maximum performance
    level.</dd>
</dl>
</div>
</div>
<dl class="Bl-tag">
  <dt class="It-tag">-p</dt>
  <dd class="It-tag">Print current LongRun settings and status: whether LongRun
      is enabled, whether LongRun Thermal Extensions are active, the current
      LongRun performance window (expressed as a percentile range), the current
      LongRun performance level (expressed as a percentile), and the current
      LongRun flags.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">-v</dt>
  <dd class="It-tag">Be more verbose.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">-f flag</dt>
  <dd class="It-tag">Set a LongRun mode flag. Currently, the two supported flags
      are <b>performance</b> and <b>economy</b>. This controls whether the
      processor is in &quot;performance mode&quot; or &quot;economy
    mode&quot;.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">-s low high</dt>
  <dd class="It-tag">Set the current LongRun performance window as a percentile
      range. The low number cannot be greater than the high number. The minimum
      and maximum performance values accepted by the CPU are 0 and 100,
      respectively.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">-t num</dt>
  <dd class="It-tag">Set current LongRun Thermal Extensions setting (0 to 8, 8 =
      off). Take care with -t 0 and -t 1.</dd>
</dl>
<div style="margin-left: 5.00ex;">
<div class="Pp"></div>
Longrun Thermal Extensions (LTX) is an alternative way to manipulate the power
  saving functionality of the processor, by controlling heat dissipation
  directly. Settings 2 through 8 represent power utilization levels from 25% to
  100%, respectively, in 12.5% increments. NOTE: Settings 0 and 1 are listed as
  'reserved' in the TM5600 literature. Though they appear to represent 0% and
  12.5% respectively on the TM5800 chip, use these settings at your own risk.
<div class="Pp"></div>
Interaction with the -s flag: Originally intended as a mechanism to use
  Transmeta chips on fanless machines (referred to apocryphally as
  &quot;coolrun&quot;), the -t flag limits the power range of the processor. The
  performance range of the processor is limited first by the -t flag, and then
  subsequently the -s flag. In other words, setting both '-s 57 100' and '-t 6'
  will result in the processor running in the 57 to 75% power range.
<div class="Pp"></div>
Notes: This functionality may or may not provide you with different performance
  per watt characteristings than the -s flag. It is provided for completeness,
  and left as an exercise to the reader to decide if it is appropriate on their
  system. As mentioned above, use the -t 0 and -t 1 settings with caution.</div>
<h1 class="Sh" title="Sh" id="ENVIRONMENT"><a class="selflink" href="#ENVIRONMENT">ENVIRONMENT</a></h1>
No environment variables are used.
<h1 class="Sh" title="Sh" id="FILES"><a class="selflink" href="#FILES">FILES</a></h1>
This program requires that the Linux CPUID and MSR devices be compiled into the
  kernel (or loaded as kernel modules), that the CPUID character device be
  readable, and that the MSR character device be both readable and writable.
<h1 class="Sh" title="Sh" id="SEE_ALSO"><a class="selflink" href="#SEE_ALSO">SEE
  ALSO</a></h1>
<b>acpid</b>(8), <b>apmd</b>(8), <b>hdparm</b>(8)
<h1 class="Sh" title="Sh" id="AUTHOR"><a class="selflink" href="#AUTHOR">AUTHOR</a></h1>
Daniel Quinlan &lt;quinlan@transmeta.com&gt;</div>
<table class="foot">
  <tr>
    <td class="foot-date">February 14, 2001</td>
    <td class="foot-os"></td>
  </tr>
</table>
</body>
</html>
