<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p51" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_51{left:110px;bottom:1129px;letter-spacing:-0.19px;word-spacing:1.45px;}
#t2_51{left:808px;bottom:1129px;letter-spacing:-0.17px;}
#t3_51{left:110px;bottom:1082px;letter-spacing:-0.14px;word-spacing:3.95px;}
#t4_51{left:160px;bottom:1082px;letter-spacing:-0.17px;}
#t5_51{left:282px;bottom:1082px;letter-spacing:-0.19px;word-spacing:4.08px;}
#t6_51{left:110px;bottom:1062px;letter-spacing:-0.16px;word-spacing:1.44px;}
#t7_51{left:152px;bottom:1017px;letter-spacing:0.12px;word-spacing:2.68px;}
#t8_51{left:223px;bottom:1017px;letter-spacing:0.12px;}
#t9_51{left:269px;bottom:1017px;letter-spacing:0.12px;}
#ta_51{left:300px;bottom:1017px;letter-spacing:0.12px;}
#tb_51{left:362px;bottom:1017px;letter-spacing:-0.01px;word-spacing:2.91px;}
#tc_51{left:152px;bottom:999px;letter-spacing:0.04px;word-spacing:2.23px;}
#td_51{left:152px;bottom:980px;letter-spacing:0.01px;word-spacing:1.81px;}
#te_51{left:177px;bottom:962px;letter-spacing:-0.09px;word-spacing:2.61px;}
#tf_51{left:261px;bottom:962px;letter-spacing:0.12px;}
#tg_51{left:299px;bottom:962px;letter-spacing:-0.09px;word-spacing:2.61px;}
#th_51{left:152px;bottom:944px;letter-spacing:0.1px;}
#ti_51{left:177px;bottom:944px;letter-spacing:0.12px;}
#tj_51{left:286px;bottom:944px;letter-spacing:0.03px;}
#tk_51{left:110px;bottom:883px;letter-spacing:0.13px;}
#tl_51{left:183px;bottom:883px;letter-spacing:0.08px;word-spacing:2.4px;}
#tm_51{left:429px;bottom:883px;letter-spacing:0.14px;}
#tn_51{left:504px;bottom:883px;}
#to_51{left:110px;bottom:837px;letter-spacing:-0.19px;}
#tp_51{left:145px;bottom:837px;letter-spacing:-0.17px;}
#tq_51{left:221px;bottom:837px;letter-spacing:-0.16px;word-spacing:2.07px;}
#tr_51{left:110px;bottom:816px;letter-spacing:-0.18px;word-spacing:2.75px;}
#ts_51{left:110px;bottom:795px;letter-spacing:-0.14px;word-spacing:1.36px;}
#tt_51{left:220px;bottom:764px;letter-spacing:0.12px;}
#tu_51{left:704px;bottom:764px;}
#tv_51{left:439px;bottom:746px;letter-spacing:-0.16px;}
#tw_51{left:437px;bottom:729px;letter-spacing:-0.23px;}
#tx_51{left:307px;bottom:687px;letter-spacing:-0.16px;word-spacing:1.88px;}
#ty_51{left:152px;bottom:639px;letter-spacing:-0.01px;word-spacing:2.36px;}
#tz_51{left:451px;bottom:639px;letter-spacing:0.12px;}
#t10_51{left:467px;bottom:639px;}
#t11_51{left:475px;bottom:639px;letter-spacing:0.12px;}
#t12_51{left:491px;bottom:639px;letter-spacing:0.03px;word-spacing:2.64px;}
#t13_51{left:152px;bottom:621px;letter-spacing:0.05px;word-spacing:3.98px;}
#t14_51{left:152px;bottom:603px;letter-spacing:-0.05px;word-spacing:2.27px;}
#t15_51{left:152px;bottom:584px;letter-spacing:-0.05px;word-spacing:0.77px;}
#t16_51{left:152px;bottom:566px;letter-spacing:0.07px;word-spacing:1.69px;}
#t17_51{left:177px;bottom:548px;letter-spacing:0.03px;word-spacing:0.78px;}
#t18_51{left:152px;bottom:530px;letter-spacing:0.05px;word-spacing:1.36px;}
#t19_51{left:152px;bottom:511px;letter-spacing:0.05px;word-spacing:2.25px;}
#t1a_51{left:584px;bottom:511px;letter-spacing:0.12px;}
#t1b_51{left:654px;bottom:511px;letter-spacing:-0.01px;word-spacing:3.62px;}
#t1c_51{left:152px;bottom:493px;letter-spacing:0.05px;word-spacing:1.14px;}
#t1d_51{left:519px;bottom:493px;letter-spacing:0.12px;}
#t1e_51{left:588px;bottom:493px;letter-spacing:-0.01px;word-spacing:1.24px;}
#t1f_51{left:152px;bottom:475px;letter-spacing:0.1px;word-spacing:1.64px;}
#t1g_51{left:110px;bottom:414px;letter-spacing:0.13px;}
#t1h_51{left:183px;bottom:414px;letter-spacing:0.1px;word-spacing:2.37px;}
#t1i_51{left:536px;bottom:414px;letter-spacing:0.14px;}
#t1j_51{left:573px;bottom:414px;}
#t1k_51{left:110px;bottom:368px;letter-spacing:-0.17px;}
#t1l_51{left:150px;bottom:368px;letter-spacing:-0.16px;word-spacing:0.94px;}
#t1m_51{left:641px;bottom:368px;letter-spacing:-0.15px;}
#t1n_51{left:671px;bottom:368px;letter-spacing:-0.21px;word-spacing:1.59px;}
#t1o_51{left:790px;bottom:368px;letter-spacing:-0.17px;}
#t1p_51{left:110px;bottom:347px;}
#t1q_51{left:116px;bottom:347px;letter-spacing:-0.17px;}
#t1r_51{left:178px;bottom:347px;letter-spacing:-0.23px;word-spacing:2.76px;}
#t1s_51{left:309px;bottom:347px;letter-spacing:-0.19px;word-spacing:2.67px;}
#t1t_51{left:110px;bottom:326px;}
#t1u_51{left:116px;bottom:326px;letter-spacing:-0.17px;}
#t1v_51{left:195px;bottom:326px;letter-spacing:-0.23px;word-spacing:1.56px;}
#t1w_51{left:110px;bottom:290px;letter-spacing:-0.19px;word-spacing:1.76px;}
#t1x_51{left:683px;bottom:290px;letter-spacing:-0.18px;}
#t1y_51{left:718px;bottom:290px;letter-spacing:-0.14px;word-spacing:1.74px;}
#t1z_51{left:110px;bottom:270px;letter-spacing:-0.19px;word-spacing:3.46px;}
#t20_51{left:360px;bottom:270px;letter-spacing:-0.18px;}
#t21_51{left:428px;bottom:270px;letter-spacing:-0.13px;word-spacing:3.1px;}
#t22_51{left:793px;bottom:270px;letter-spacing:-0.16px;}
#t23_51{left:110px;bottom:249px;letter-spacing:-0.15px;word-spacing:3.08px;}
#t24_51{left:634px;bottom:249px;letter-spacing:-0.22px;word-spacing:3.17px;}
#t25_51{left:764px;bottom:249px;letter-spacing:-0.17px;}
#t26_51{left:110px;bottom:228px;letter-spacing:-0.17px;word-spacing:1.39px;}
#t27_51{left:110px;bottom:192px;letter-spacing:-0.17px;}
#t28_51{left:152px;bottom:192px;letter-spacing:-0.13px;word-spacing:2.73px;}
#t29_51{left:185px;bottom:192px;letter-spacing:-1px;}
#t2a_51{left:250px;bottom:192px;letter-spacing:-0.17px;word-spacing:2.77px;}
#t2b_51{left:717px;bottom:192px;letter-spacing:-0.09px;word-spacing:2.59px;}
#t2c_51{left:110px;bottom:171px;letter-spacing:-0.17px;word-spacing:3.89px;}
#t2d_51{left:490px;bottom:171px;letter-spacing:-0.15px;word-spacing:3.85px;}
#t2e_51{left:618px;bottom:171px;letter-spacing:-0.18px;}
#t2f_51{left:653px;bottom:171px;letter-spacing:-0.22px;word-spacing:4.27px;}
#t2g_51{left:110px;bottom:151px;letter-spacing:-0.24px;word-spacing:1.58px;}
#t2h_51{left:574px;bottom:151px;letter-spacing:-0.18px;}
#t2i_51{left:614px;bottom:151px;letter-spacing:-0.14px;word-spacing:1.39px;}

.s1_51{font-size:17px;font-family:CMSL10_1g7;color:#000;}
.s2_51{font-size:17px;font-family:CMR10_1fw;color:#000;}
.s3_51{font-size:17px;font-family:CMTT10_1gl;color:#000;}
.s4_51{font-size:15px;font-family:CMTI10_1gf;color:#000;}
.s5_51{font-size:15px;font-family:CMTT10_1gl;color:#000;}
.s6_51{font-size:18px;font-family:CMBX12_1fi;color:#000;}
.s7_51{font-size:18px;font-family:CMTT12_1gn;color:#000;}
.s8_51{font-size:12px;font-family:CMR8_1g3;color:#000;}
.s9_51{font-size:14px;font-family:CMTT9_1gr;color:#000;}
.sa_51{font-size:14px;font-family:CMR9_1g5;color:#000;}
.sb_51{font-size:17px;font-family:CMR10_1fw;color:#000080;}
.sc_51{font-size:17px;font-family:CMBX10_1fg;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts51" type="text/css" >

@font-face {
	font-family: CMBX10_1fg;
	src: url("fonts/CMBX10_1fg.woff") format("woff");
}

@font-face {
	font-family: CMBX12_1fi;
	src: url("fonts/CMBX12_1fi.woff") format("woff");
}

@font-face {
	font-family: CMR10_1fw;
	src: url("fonts/CMR10_1fw.woff") format("woff");
}

@font-face {
	font-family: CMR8_1g3;
	src: url("fonts/CMR8_1g3.woff") format("woff");
}

@font-face {
	font-family: CMR9_1g5;
	src: url("fonts/CMR9_1g5.woff") format("woff");
}

@font-face {
	font-family: CMSL10_1g7;
	src: url("fonts/CMSL10_1g7.woff") format("woff");
}

@font-face {
	font-family: CMTI10_1gf;
	src: url("fonts/CMTI10_1gf.woff") format("woff");
}

@font-face {
	font-family: CMTT10_1gl;
	src: url("fonts/CMTT10_1gl.woff") format("woff");
}

@font-face {
	font-family: CMTT12_1gn;
	src: url("fonts/CMTT12_1gn.woff") format("woff");
}

@font-face {
	font-family: CMTT9_1gr;
	src: url("fonts/CMTT9_1gr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg51Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg51" style="-webkit-user-select: none;"><object width="935" height="1210" data="51/51.svg" type="image/svg+xml" id="pdf51" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_51" class="t s1_51">Volume II: RISC-V Privileged Architectures V20211203 </span><span id="t2_51" class="t s2_51">37 </span>
<span id="t3_51" class="t s2_51">If the </span><span id="t4_51" class="t s3_51">mcountinhibit </span><span id="t5_51" class="t s2_51">register is not implemented, the implementation behaves as though the </span>
<span id="t6_51" class="t s2_51">register were set to zero. </span>
<span id="t7_51" class="t s4_51">When the </span><span id="t8_51" class="t s5_51">cycle </span><span id="t9_51" class="t s4_51">and </span><span id="ta_51" class="t s5_51">instret </span><span id="tb_51" class="t s4_51">counters are not needed, it is desirable to conditionally inhibit </span>
<span id="tc_51" class="t s4_51">them to reduce energy consumption. Providing a single CSR to inhibit all counters also allows </span>
<span id="td_51" class="t s4_51">the counters to be atomically sampled. </span>
<span id="te_51" class="t s4_51">Because the </span><span id="tf_51" class="t s5_51">time </span><span id="tg_51" class="t s4_51">counter can be shared between multiple cores, it cannot be inhibited with </span>
<span id="th_51" class="t s4_51">the </span><span id="ti_51" class="t s5_51">mcountinhibit </span><span id="tj_51" class="t s4_51">mechanism. </span>
<span id="tk_51" class="t s6_51">3.1.13 </span><span id="tl_51" class="t s6_51">Machine Scratch Register (</span><span id="tm_51" class="t s7_51">mscratch</span><span id="tn_51" class="t s6_51">) </span>
<span id="to_51" class="t s2_51">The </span><span id="tp_51" class="t s3_51">mscratch </span><span id="tq_51" class="t s2_51">register is an MXLEN-bit read/write register dedicated for use by machine mode. </span>
<span id="tr_51" class="t s2_51">Typically, it is used to hold a pointer to a machine-mode hart-local context space and swapped </span>
<span id="ts_51" class="t s2_51">with a user register upon entry to an M-mode trap handler. </span>
<span id="tt_51" class="t s8_51">MXLEN-1 </span><span id="tu_51" class="t s8_51">0 </span>
<span id="tv_51" class="t s9_51">mscratch </span>
<span id="tw_51" class="t sa_51">MXLEN </span>
<span id="tx_51" class="t s2_51">Figure 3.20: Machine-mode scratch register. </span>
<span id="ty_51" class="t s4_51">The MIPS ISA allocated two user registers (</span><span id="tz_51" class="t s5_51">k0</span><span id="t10_51" class="t s4_51">/</span><span id="t11_51" class="t s5_51">k1</span><span id="t12_51" class="t s4_51">) for use by the operating system. Although </span>
<span id="t13_51" class="t s4_51">the MIPS scheme provides a fast and simple implementation, it also reduces available user </span>
<span id="t14_51" class="t s4_51">registers, and does not scale to further privilege levels, or nested traps. It can also require both </span>
<span id="t15_51" class="t s4_51">registers are cleared before returning to user level to avoid a potential security hole and to provide </span>
<span id="t16_51" class="t s4_51">deterministic debugging behavior. </span>
<span id="t17_51" class="t s4_51">The RISC-V user ISA was designed to support many possible privileged system environments </span>
<span id="t18_51" class="t s4_51">and so we did not want to infect the user-level ISA with any OS-dependent features. The RISC- </span>
<span id="t19_51" class="t s4_51">V CSR swap instructions can quickly save/restore values to the </span><span id="t1a_51" class="t s5_51">mscratch </span><span id="t1b_51" class="t s4_51">register. Unlike the </span>
<span id="t1c_51" class="t s4_51">MIPS design, the OS can rely on holding a value in the </span><span id="t1d_51" class="t s5_51">mscratch </span><span id="t1e_51" class="t s4_51">register while the user context </span>
<span id="t1f_51" class="t s4_51">is running. </span>
<span id="t1g_51" class="t s6_51">3.1.14 </span><span id="t1h_51" class="t s6_51">Machine Exception Program Counter (</span><span id="t1i_51" class="t s7_51">mepc</span><span id="t1j_51" class="t s6_51">) </span>
<span id="t1k_51" class="t s3_51">mepc </span><span id="t1l_51" class="t s2_51">is an MXLEN-bit read/write register formatted as shown in Figure </span><span id="t1m_51" class="t sb_51">3.21</span><span id="t1n_51" class="t s2_51">. The low bit of </span><span id="t1o_51" class="t s3_51">mepc </span>
<span id="t1p_51" class="t s2_51">(</span><span id="t1q_51" class="t s3_51">mepc[0]</span><span id="t1r_51" class="t s2_51">) is always zero. </span><span id="t1s_51" class="t s2_51">On implementations that support only IALIGN=32, the two low bits </span>
<span id="t1t_51" class="t s2_51">(</span><span id="t1u_51" class="t s3_51">mepc[1:0]</span><span id="t1v_51" class="t s2_51">) are always zero. </span>
<span id="t1w_51" class="t s2_51">If an implementation allows IALIGN to be either 16 or 32 (by changing CSR </span><span id="t1x_51" class="t s3_51">misa</span><span id="t1y_51" class="t s2_51">, for example), </span>
<span id="t1z_51" class="t s2_51">then, whenever IALIGN=32, bit </span><span id="t20_51" class="t s3_51">mepc[1] </span><span id="t21_51" class="t s2_51">is masked on reads so that it appears to be 0. </span><span id="t22_51" class="t s2_51">This </span>
<span id="t23_51" class="t s2_51">masking occurs also for the implicit read by the MRET instruction. </span><span id="t24_51" class="t s2_51">Though masked, </span><span id="t25_51" class="t s3_51">mepc[1] </span>
<span id="t26_51" class="t s2_51">remains writable when IALIGN=32. </span>
<span id="t27_51" class="t s3_51">mepc </span><span id="t28_51" class="t s2_51">is a </span><span id="t29_51" class="t sc_51">WARL </span><span id="t2a_51" class="t s2_51">register that must be able to hold all valid virtual addresses. </span><span id="t2b_51" class="t s2_51">It need not be </span>
<span id="t2c_51" class="t s2_51">capable of holding all possible invalid addresses. </span><span id="t2d_51" class="t s2_51">Prior to writing </span><span id="t2e_51" class="t s3_51">mepc</span><span id="t2f_51" class="t s2_51">, implementations may </span>
<span id="t2g_51" class="t s2_51">convert an invalid address into some other invalid address that </span><span id="t2h_51" class="t s3_51">mepc </span><span id="t2i_51" class="t s2_51">is capable of holding. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
