{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449222500910 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.2 Build 153 07/15/2015 SJ Full Version " "Version 15.0.2 Build 153 07/15/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449222500918 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 04 01:48:20 2015 " "Processing started: Fri Dec 04 01:48:20 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449222500918 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449222500918 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Swag9000 -c Swag9000 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Swag9000 -c Swag9000" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449222500919 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1449222501668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-Behaviour " "Found design unit 1: CPU-Behaviour" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449222514194 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449222514194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449222514194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Types " "Found design unit 1: Types" {  } { { "Types.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Types.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449222514197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449222514197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prescale_hz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prescale_hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PreScale_Hz-Behaviour " "Found design unit 1: PreScale_Hz-Behaviour" {  } { { "PreScale_Hz.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/PreScale_Hz.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449222514206 ""} { "Info" "ISGN_ENTITY_NAME" "1 PreScale_Hz " "Found entity 1: PreScale_Hz" {  } { { "PreScale_Hz.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/PreScale_Hz.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449222514206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449222514206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SegDecoder-BINtoHEXdisp " "Found design unit 1: SegDecoder-BINtoHEXdisp" {  } { { "SegDecoder.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/SegDecoder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449222514215 ""} { "Info" "ISGN_ENTITY_NAME" "1 SegDecoder " "Found entity 1: SegDecoder" {  } { { "SegDecoder.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/SegDecoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449222514215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449222514215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seccount.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seccount.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SecCount-First " "Found design unit 1: SecCount-First" {  } { { "SecCount.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/SecCount.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449222514240 ""} { "Info" "ISGN_ENTITY_NAME" "1 SecCount " "Found entity 1: SecCount" {  } { { "SecCount.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/SecCount.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449222514240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449222514240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "swag9000.vhd 2 1 " "Found 2 design units, including 1 entities, in source file swag9000.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Swag9000-Behaviour " "Found design unit 1: Swag9000-Behaviour" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449222514244 ""} { "Info" "ISGN_ENTITY_NAME" "1 Swag9000 " "Found entity 1: Swag9000" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449222514244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449222514244 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Swag9000 " "Elaborating entity \"Swag9000\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1449222514428 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR Swag9000.vhd(13) " "VHDL Signal Declaration warning at Swag9000.vhd(13): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1449222514430 "|Swag9000"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "mem_stack Swag9000.vhd(28) " "VHDL Signal Declaration warning at Swag9000.vhd(28): used explicit default value for signal \"mem_stack\" because signal was never assigned a value" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1449222514431 "|Swag9000"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "instr_stack Swag9000.vhd(34) " "VHDL Signal Declaration warning at Swag9000.vhd(34): used explicit default value for signal \"instr_stack\" because signal was never assigned a value" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 34 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1449222514431 "|Swag9000"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:CPU " "Elaborating entity \"CPU\" for hierarchy \"CPU:CPU\"" {  } { { "Swag9000.vhd" "CPU" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449222514551 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[0\] CPU.vhd(59) " "Inferred latch for \"reg\[0\]\[0\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514560 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[1\] CPU.vhd(59) " "Inferred latch for \"reg\[0\]\[1\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514560 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[2\] CPU.vhd(59) " "Inferred latch for \"reg\[0\]\[2\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514560 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[3\] CPU.vhd(59) " "Inferred latch for \"reg\[0\]\[3\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514560 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[4\] CPU.vhd(59) " "Inferred latch for \"reg\[0\]\[4\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514560 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[5\] CPU.vhd(59) " "Inferred latch for \"reg\[0\]\[5\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514560 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[6\] CPU.vhd(59) " "Inferred latch for \"reg\[0\]\[6\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514560 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[7\] CPU.vhd(59) " "Inferred latch for \"reg\[0\]\[7\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514560 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[0\] CPU.vhd(59) " "Inferred latch for \"reg\[1\]\[0\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514561 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[1\] CPU.vhd(59) " "Inferred latch for \"reg\[1\]\[1\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514561 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[2\] CPU.vhd(59) " "Inferred latch for \"reg\[1\]\[2\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514561 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[3\] CPU.vhd(59) " "Inferred latch for \"reg\[1\]\[3\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514566 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[4\] CPU.vhd(59) " "Inferred latch for \"reg\[1\]\[4\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514566 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[5\] CPU.vhd(59) " "Inferred latch for \"reg\[1\]\[5\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514566 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[6\] CPU.vhd(59) " "Inferred latch for \"reg\[1\]\[6\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514566 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[7\] CPU.vhd(59) " "Inferred latch for \"reg\[1\]\[7\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514566 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[0\] CPU.vhd(59) " "Inferred latch for \"reg\[2\]\[0\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514566 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[1\] CPU.vhd(59) " "Inferred latch for \"reg\[2\]\[1\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514566 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[2\] CPU.vhd(59) " "Inferred latch for \"reg\[2\]\[2\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514566 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[3\] CPU.vhd(59) " "Inferred latch for \"reg\[2\]\[3\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514567 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[4\] CPU.vhd(59) " "Inferred latch for \"reg\[2\]\[4\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514567 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[5\] CPU.vhd(59) " "Inferred latch for \"reg\[2\]\[5\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514567 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[6\] CPU.vhd(59) " "Inferred latch for \"reg\[2\]\[6\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514567 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[7\] CPU.vhd(59) " "Inferred latch for \"reg\[2\]\[7\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514567 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[0\] CPU.vhd(59) " "Inferred latch for \"reg\[3\]\[0\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514574 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[1\] CPU.vhd(59) " "Inferred latch for \"reg\[3\]\[1\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514574 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[2\] CPU.vhd(59) " "Inferred latch for \"reg\[3\]\[2\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514575 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[3\] CPU.vhd(59) " "Inferred latch for \"reg\[3\]\[3\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514575 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[4\] CPU.vhd(59) " "Inferred latch for \"reg\[3\]\[4\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514575 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[5\] CPU.vhd(59) " "Inferred latch for \"reg\[3\]\[5\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514575 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[6\] CPU.vhd(59) " "Inferred latch for \"reg\[3\]\[6\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514575 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[7\] CPU.vhd(59) " "Inferred latch for \"reg\[3\]\[7\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514575 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[0\] CPU.vhd(59) " "Inferred latch for \"reg\[4\]\[0\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514575 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[1\] CPU.vhd(59) " "Inferred latch for \"reg\[4\]\[1\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514575 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[2\] CPU.vhd(59) " "Inferred latch for \"reg\[4\]\[2\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514576 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[3\] CPU.vhd(59) " "Inferred latch for \"reg\[4\]\[3\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514576 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[4\] CPU.vhd(59) " "Inferred latch for \"reg\[4\]\[4\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514583 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[5\] CPU.vhd(59) " "Inferred latch for \"reg\[4\]\[5\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514583 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[6\] CPU.vhd(59) " "Inferred latch for \"reg\[4\]\[6\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514583 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[7\] CPU.vhd(59) " "Inferred latch for \"reg\[4\]\[7\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514583 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[0\] CPU.vhd(59) " "Inferred latch for \"reg\[5\]\[0\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514584 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[1\] CPU.vhd(59) " "Inferred latch for \"reg\[5\]\[1\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514584 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[2\] CPU.vhd(59) " "Inferred latch for \"reg\[5\]\[2\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514584 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[3\] CPU.vhd(59) " "Inferred latch for \"reg\[5\]\[3\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514584 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[4\] CPU.vhd(59) " "Inferred latch for \"reg\[5\]\[4\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514584 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[5\] CPU.vhd(59) " "Inferred latch for \"reg\[5\]\[5\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514584 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[6\] CPU.vhd(59) " "Inferred latch for \"reg\[5\]\[6\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514584 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[7\] CPU.vhd(59) " "Inferred latch for \"reg\[5\]\[7\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514585 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[0\] CPU.vhd(59) " "Inferred latch for \"reg\[6\]\[0\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514585 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[1\] CPU.vhd(59) " "Inferred latch for \"reg\[6\]\[1\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514593 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[2\] CPU.vhd(59) " "Inferred latch for \"reg\[6\]\[2\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514593 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[3\] CPU.vhd(59) " "Inferred latch for \"reg\[6\]\[3\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514593 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[4\] CPU.vhd(59) " "Inferred latch for \"reg\[6\]\[4\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514593 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[5\] CPU.vhd(59) " "Inferred latch for \"reg\[6\]\[5\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514594 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[6\] CPU.vhd(59) " "Inferred latch for \"reg\[6\]\[6\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514594 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[7\] CPU.vhd(59) " "Inferred latch for \"reg\[6\]\[7\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514594 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[0\] CPU.vhd(59) " "Inferred latch for \"reg\[7\]\[0\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514594 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[1\] CPU.vhd(59) " "Inferred latch for \"reg\[7\]\[1\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514594 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[2\] CPU.vhd(59) " "Inferred latch for \"reg\[7\]\[2\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514594 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[3\] CPU.vhd(59) " "Inferred latch for \"reg\[7\]\[3\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514595 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[4\] CPU.vhd(59) " "Inferred latch for \"reg\[7\]\[4\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514595 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[5\] CPU.vhd(59) " "Inferred latch for \"reg\[7\]\[5\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514601 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[6\] CPU.vhd(59) " "Inferred latch for \"reg\[7\]\[6\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514602 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[7\] CPU.vhd(59) " "Inferred latch for \"reg\[7\]\[7\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514602 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[8\]\[0\] CPU.vhd(59) " "Inferred latch for \"reg\[8\]\[0\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514602 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[8\]\[1\] CPU.vhd(59) " "Inferred latch for \"reg\[8\]\[1\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514602 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[8\]\[2\] CPU.vhd(59) " "Inferred latch for \"reg\[8\]\[2\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514602 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[8\]\[3\] CPU.vhd(59) " "Inferred latch for \"reg\[8\]\[3\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514602 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[8\]\[4\] CPU.vhd(59) " "Inferred latch for \"reg\[8\]\[4\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514602 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[8\]\[5\] CPU.vhd(59) " "Inferred latch for \"reg\[8\]\[5\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514603 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[8\]\[6\] CPU.vhd(59) " "Inferred latch for \"reg\[8\]\[6\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514603 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[8\]\[7\] CPU.vhd(59) " "Inferred latch for \"reg\[8\]\[7\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514603 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[9\]\[0\] CPU.vhd(59) " "Inferred latch for \"reg\[9\]\[0\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514603 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[9\]\[1\] CPU.vhd(59) " "Inferred latch for \"reg\[9\]\[1\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514603 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[9\]\[2\] CPU.vhd(59) " "Inferred latch for \"reg\[9\]\[2\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514610 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[9\]\[3\] CPU.vhd(59) " "Inferred latch for \"reg\[9\]\[3\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514610 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[9\]\[4\] CPU.vhd(59) " "Inferred latch for \"reg\[9\]\[4\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514611 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[9\]\[5\] CPU.vhd(59) " "Inferred latch for \"reg\[9\]\[5\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514611 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[9\]\[6\] CPU.vhd(59) " "Inferred latch for \"reg\[9\]\[6\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514611 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[9\]\[7\] CPU.vhd(59) " "Inferred latch for \"reg\[9\]\[7\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514611 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[10\]\[0\] CPU.vhd(59) " "Inferred latch for \"reg\[10\]\[0\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514611 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[10\]\[1\] CPU.vhd(59) " "Inferred latch for \"reg\[10\]\[1\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514611 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[10\]\[2\] CPU.vhd(59) " "Inferred latch for \"reg\[10\]\[2\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514611 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[10\]\[3\] CPU.vhd(59) " "Inferred latch for \"reg\[10\]\[3\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514612 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[10\]\[4\] CPU.vhd(59) " "Inferred latch for \"reg\[10\]\[4\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514612 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[10\]\[5\] CPU.vhd(59) " "Inferred latch for \"reg\[10\]\[5\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514612 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[10\]\[6\] CPU.vhd(59) " "Inferred latch for \"reg\[10\]\[6\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514619 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[10\]\[7\] CPU.vhd(59) " "Inferred latch for \"reg\[10\]\[7\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514619 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[11\]\[0\] CPU.vhd(59) " "Inferred latch for \"reg\[11\]\[0\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514619 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[11\]\[1\] CPU.vhd(59) " "Inferred latch for \"reg\[11\]\[1\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514619 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[11\]\[2\] CPU.vhd(59) " "Inferred latch for \"reg\[11\]\[2\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514620 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[11\]\[3\] CPU.vhd(59) " "Inferred latch for \"reg\[11\]\[3\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514620 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[11\]\[4\] CPU.vhd(59) " "Inferred latch for \"reg\[11\]\[4\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514620 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[11\]\[5\] CPU.vhd(59) " "Inferred latch for \"reg\[11\]\[5\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514620 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[11\]\[6\] CPU.vhd(59) " "Inferred latch for \"reg\[11\]\[6\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514620 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[11\]\[7\] CPU.vhd(59) " "Inferred latch for \"reg\[11\]\[7\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514620 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[12\]\[0\] CPU.vhd(59) " "Inferred latch for \"reg\[12\]\[0\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514621 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[12\]\[1\] CPU.vhd(59) " "Inferred latch for \"reg\[12\]\[1\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514621 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[12\]\[2\] CPU.vhd(59) " "Inferred latch for \"reg\[12\]\[2\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514621 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[12\]\[3\] CPU.vhd(59) " "Inferred latch for \"reg\[12\]\[3\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514629 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[12\]\[4\] CPU.vhd(59) " "Inferred latch for \"reg\[12\]\[4\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514629 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[12\]\[5\] CPU.vhd(59) " "Inferred latch for \"reg\[12\]\[5\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514629 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[12\]\[6\] CPU.vhd(59) " "Inferred latch for \"reg\[12\]\[6\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514629 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[12\]\[7\] CPU.vhd(59) " "Inferred latch for \"reg\[12\]\[7\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514630 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[13\]\[0\] CPU.vhd(59) " "Inferred latch for \"reg\[13\]\[0\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514630 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[13\]\[1\] CPU.vhd(59) " "Inferred latch for \"reg\[13\]\[1\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514630 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[13\]\[2\] CPU.vhd(59) " "Inferred latch for \"reg\[13\]\[2\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514630 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[13\]\[3\] CPU.vhd(59) " "Inferred latch for \"reg\[13\]\[3\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514630 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[13\]\[4\] CPU.vhd(59) " "Inferred latch for \"reg\[13\]\[4\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514630 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[13\]\[5\] CPU.vhd(59) " "Inferred latch for \"reg\[13\]\[5\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514630 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[13\]\[6\] CPU.vhd(59) " "Inferred latch for \"reg\[13\]\[6\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514631 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[13\]\[7\] CPU.vhd(59) " "Inferred latch for \"reg\[13\]\[7\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514637 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[14\]\[0\] CPU.vhd(59) " "Inferred latch for \"reg\[14\]\[0\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514637 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[14\]\[1\] CPU.vhd(59) " "Inferred latch for \"reg\[14\]\[1\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514637 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[14\]\[2\] CPU.vhd(59) " "Inferred latch for \"reg\[14\]\[2\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514638 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[14\]\[3\] CPU.vhd(59) " "Inferred latch for \"reg\[14\]\[3\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514638 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[14\]\[4\] CPU.vhd(59) " "Inferred latch for \"reg\[14\]\[4\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514638 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[14\]\[5\] CPU.vhd(59) " "Inferred latch for \"reg\[14\]\[5\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514638 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[14\]\[6\] CPU.vhd(59) " "Inferred latch for \"reg\[14\]\[6\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514638 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[14\]\[7\] CPU.vhd(59) " "Inferred latch for \"reg\[14\]\[7\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514638 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[15\]\[0\] CPU.vhd(59) " "Inferred latch for \"reg\[15\]\[0\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514638 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[15\]\[1\] CPU.vhd(59) " "Inferred latch for \"reg\[15\]\[1\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514638 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[15\]\[2\] CPU.vhd(59) " "Inferred latch for \"reg\[15\]\[2\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514638 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[15\]\[3\] CPU.vhd(59) " "Inferred latch for \"reg\[15\]\[3\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514639 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[15\]\[4\] CPU.vhd(59) " "Inferred latch for \"reg\[15\]\[4\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514646 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[15\]\[5\] CPU.vhd(59) " "Inferred latch for \"reg\[15\]\[5\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514646 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[15\]\[6\] CPU.vhd(59) " "Inferred latch for \"reg\[15\]\[6\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514646 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[15\]\[7\] CPU.vhd(59) " "Inferred latch for \"reg\[15\]\[7\]\" at CPU.vhd(59)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222514646 "|Swag9000|CPU:CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SegDecoder SegDecoder:\\Gen_Display:0:Display " "Elaborating entity \"SegDecoder\" for hierarchy \"SegDecoder:\\Gen_Display:0:Display\"" {  } { { "Swag9000.vhd" "\\Gen_Display:0:Display" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449222514846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PreScale_Hz PreScale_Hz:OneHURTS " "Elaborating entity \"PreScale_Hz\" for hierarchy \"PreScale_Hz:OneHURTS\"" {  } { { "Swag9000.vhd" "OneHURTS" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449222514852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PreScale_Hz PreScale_Hz:TwoHURTS " "Elaborating entity \"PreScale_Hz\" for hierarchy \"PreScale_Hz:TwoHURTS\"" {  } { { "Swag9000.vhd" "TwoHURTS" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449222514856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PreScale_Hz PreScale_Hz:TenHURTS " "Elaborating entity \"PreScale_Hz\" for hierarchy \"PreScale_Hz:TenHURTS\"" {  } { { "Swag9000.vhd" "TenHURTS" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449222514859 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[3\]\[0\] " "LATCH primitive \"CPU:CPU\|reg\[3\]\[0\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[3\]\[1\] " "LATCH primitive \"CPU:CPU\|reg\[3\]\[1\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[3\]\[2\] " "LATCH primitive \"CPU:CPU\|reg\[3\]\[2\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[3\]\[3\] " "LATCH primitive \"CPU:CPU\|reg\[3\]\[3\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515851 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[3\]\[4\] " "LATCH primitive \"CPU:CPU\|reg\[3\]\[4\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515852 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[3\]\[5\] " "LATCH primitive \"CPU:CPU\|reg\[3\]\[5\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515852 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[3\]\[6\] " "LATCH primitive \"CPU:CPU\|reg\[3\]\[6\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515852 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[3\]\[7\] " "LATCH primitive \"CPU:CPU\|reg\[3\]\[7\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515852 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[4\]\[0\] " "LATCH primitive \"CPU:CPU\|reg\[4\]\[0\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515852 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[4\]\[1\] " "LATCH primitive \"CPU:CPU\|reg\[4\]\[1\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515852 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[4\]\[2\] " "LATCH primitive \"CPU:CPU\|reg\[4\]\[2\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515852 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[4\]\[3\] " "LATCH primitive \"CPU:CPU\|reg\[4\]\[3\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515852 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[4\]\[4\] " "LATCH primitive \"CPU:CPU\|reg\[4\]\[4\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515852 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[4\]\[5\] " "LATCH primitive \"CPU:CPU\|reg\[4\]\[5\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515852 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[4\]\[6\] " "LATCH primitive \"CPU:CPU\|reg\[4\]\[6\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515852 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[4\]\[7\] " "LATCH primitive \"CPU:CPU\|reg\[4\]\[7\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[5\]\[0\] " "LATCH primitive \"CPU:CPU\|reg\[5\]\[0\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[5\]\[1\] " "LATCH primitive \"CPU:CPU\|reg\[5\]\[1\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[5\]\[2\] " "LATCH primitive \"CPU:CPU\|reg\[5\]\[2\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[5\]\[3\] " "LATCH primitive \"CPU:CPU\|reg\[5\]\[3\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515862 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[5\]\[4\] " "LATCH primitive \"CPU:CPU\|reg\[5\]\[4\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515862 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[5\]\[5\] " "LATCH primitive \"CPU:CPU\|reg\[5\]\[5\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515862 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[5\]\[6\] " "LATCH primitive \"CPU:CPU\|reg\[5\]\[6\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515862 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[5\]\[7\] " "LATCH primitive \"CPU:CPU\|reg\[5\]\[7\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515862 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[7\]\[0\] " "LATCH primitive \"CPU:CPU\|reg\[7\]\[0\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515862 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[7\]\[1\] " "LATCH primitive \"CPU:CPU\|reg\[7\]\[1\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515862 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[7\]\[2\] " "LATCH primitive \"CPU:CPU\|reg\[7\]\[2\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515862 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[7\]\[3\] " "LATCH primitive \"CPU:CPU\|reg\[7\]\[3\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[7\]\[4\] " "LATCH primitive \"CPU:CPU\|reg\[7\]\[4\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[7\]\[5\] " "LATCH primitive \"CPU:CPU\|reg\[7\]\[5\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[7\]\[6\] " "LATCH primitive \"CPU:CPU\|reg\[7\]\[6\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[7\]\[7\] " "LATCH primitive \"CPU:CPU\|reg\[7\]\[7\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[8\]\[0\] " "LATCH primitive \"CPU:CPU\|reg\[8\]\[0\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[8\]\[1\] " "LATCH primitive \"CPU:CPU\|reg\[8\]\[1\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[8\]\[2\] " "LATCH primitive \"CPU:CPU\|reg\[8\]\[2\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[8\]\[3\] " "LATCH primitive \"CPU:CPU\|reg\[8\]\[3\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[8\]\[4\] " "LATCH primitive \"CPU:CPU\|reg\[8\]\[4\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[8\]\[5\] " "LATCH primitive \"CPU:CPU\|reg\[8\]\[5\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[8\]\[6\] " "LATCH primitive \"CPU:CPU\|reg\[8\]\[6\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[8\]\[7\] " "LATCH primitive \"CPU:CPU\|reg\[8\]\[7\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[9\]\[0\] " "LATCH primitive \"CPU:CPU\|reg\[9\]\[0\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[9\]\[1\] " "LATCH primitive \"CPU:CPU\|reg\[9\]\[1\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[9\]\[2\] " "LATCH primitive \"CPU:CPU\|reg\[9\]\[2\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[9\]\[3\] " "LATCH primitive \"CPU:CPU\|reg\[9\]\[3\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[9\]\[4\] " "LATCH primitive \"CPU:CPU\|reg\[9\]\[4\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[9\]\[5\] " "LATCH primitive \"CPU:CPU\|reg\[9\]\[5\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[9\]\[6\] " "LATCH primitive \"CPU:CPU\|reg\[9\]\[6\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[9\]\[7\] " "LATCH primitive \"CPU:CPU\|reg\[9\]\[7\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[10\]\[0\] " "LATCH primitive \"CPU:CPU\|reg\[10\]\[0\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[10\]\[1\] " "LATCH primitive \"CPU:CPU\|reg\[10\]\[1\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[10\]\[2\] " "LATCH primitive \"CPU:CPU\|reg\[10\]\[2\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[10\]\[3\] " "LATCH primitive \"CPU:CPU\|reg\[10\]\[3\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515887 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[10\]\[4\] " "LATCH primitive \"CPU:CPU\|reg\[10\]\[4\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515887 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[10\]\[5\] " "LATCH primitive \"CPU:CPU\|reg\[10\]\[5\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515887 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[10\]\[6\] " "LATCH primitive \"CPU:CPU\|reg\[10\]\[6\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515887 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[10\]\[7\] " "LATCH primitive \"CPU:CPU\|reg\[10\]\[7\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515887 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[11\]\[0\] " "LATCH primitive \"CPU:CPU\|reg\[11\]\[0\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515887 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[11\]\[1\] " "LATCH primitive \"CPU:CPU\|reg\[11\]\[1\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[11\]\[2\] " "LATCH primitive \"CPU:CPU\|reg\[11\]\[2\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[11\]\[3\] " "LATCH primitive \"CPU:CPU\|reg\[11\]\[3\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[11\]\[4\] " "LATCH primitive \"CPU:CPU\|reg\[11\]\[4\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[11\]\[5\] " "LATCH primitive \"CPU:CPU\|reg\[11\]\[5\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[11\]\[6\] " "LATCH primitive \"CPU:CPU\|reg\[11\]\[6\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[11\]\[7\] " "LATCH primitive \"CPU:CPU\|reg\[11\]\[7\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[12\]\[0\] " "LATCH primitive \"CPU:CPU\|reg\[12\]\[0\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[12\]\[1\] " "LATCH primitive \"CPU:CPU\|reg\[12\]\[1\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[12\]\[2\] " "LATCH primitive \"CPU:CPU\|reg\[12\]\[2\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[12\]\[3\] " "LATCH primitive \"CPU:CPU\|reg\[12\]\[3\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[12\]\[4\] " "LATCH primitive \"CPU:CPU\|reg\[12\]\[4\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[12\]\[5\] " "LATCH primitive \"CPU:CPU\|reg\[12\]\[5\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[12\]\[6\] " "LATCH primitive \"CPU:CPU\|reg\[12\]\[6\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[12\]\[7\] " "LATCH primitive \"CPU:CPU\|reg\[12\]\[7\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[13\]\[0\] " "LATCH primitive \"CPU:CPU\|reg\[13\]\[0\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[13\]\[1\] " "LATCH primitive \"CPU:CPU\|reg\[13\]\[1\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[13\]\[2\] " "LATCH primitive \"CPU:CPU\|reg\[13\]\[2\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515906 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[13\]\[3\] " "LATCH primitive \"CPU:CPU\|reg\[13\]\[3\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515906 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[13\]\[4\] " "LATCH primitive \"CPU:CPU\|reg\[13\]\[4\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515906 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[13\]\[5\] " "LATCH primitive \"CPU:CPU\|reg\[13\]\[5\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515906 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[13\]\[6\] " "LATCH primitive \"CPU:CPU\|reg\[13\]\[6\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515906 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[13\]\[7\] " "LATCH primitive \"CPU:CPU\|reg\[13\]\[7\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515906 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[14\]\[0\] " "LATCH primitive \"CPU:CPU\|reg\[14\]\[0\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515906 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[14\]\[1\] " "LATCH primitive \"CPU:CPU\|reg\[14\]\[1\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515906 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[14\]\[2\] " "LATCH primitive \"CPU:CPU\|reg\[14\]\[2\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515906 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[14\]\[3\] " "LATCH primitive \"CPU:CPU\|reg\[14\]\[3\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515906 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[14\]\[4\] " "LATCH primitive \"CPU:CPU\|reg\[14\]\[4\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515906 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[14\]\[5\] " "LATCH primitive \"CPU:CPU\|reg\[14\]\[5\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515906 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[14\]\[6\] " "LATCH primitive \"CPU:CPU\|reg\[14\]\[6\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[14\]\[7\] " "LATCH primitive \"CPU:CPU\|reg\[14\]\[7\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[15\]\[0\] " "LATCH primitive \"CPU:CPU\|reg\[15\]\[0\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[15\]\[1\] " "LATCH primitive \"CPU:CPU\|reg\[15\]\[1\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[15\]\[2\] " "LATCH primitive \"CPU:CPU\|reg\[15\]\[2\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[15\]\[3\] " "LATCH primitive \"CPU:CPU\|reg\[15\]\[3\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[15\]\[4\] " "LATCH primitive \"CPU:CPU\|reg\[15\]\[4\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[15\]\[5\] " "LATCH primitive \"CPU:CPU\|reg\[15\]\[5\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[15\]\[6\] " "LATCH primitive \"CPU:CPU\|reg\[15\]\[6\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[15\]\[7\] " "LATCH primitive \"CPU:CPU\|reg\[15\]\[7\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[7\]\[3\] " "LATCH primitive \"CPU:CPU\|reg\[7\]\[3\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515960 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[5\]\[3\] " "LATCH primitive \"CPU:CPU\|reg\[5\]\[3\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515960 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[4\]\[3\] " "LATCH primitive \"CPU:CPU\|reg\[4\]\[3\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[3\]\[3\] " "LATCH primitive \"CPU:CPU\|reg\[3\]\[3\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[3\]\[7\] " "LATCH primitive \"CPU:CPU\|reg\[3\]\[7\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[3\]\[6\] " "LATCH primitive \"CPU:CPU\|reg\[3\]\[6\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[3\]\[5\] " "LATCH primitive \"CPU:CPU\|reg\[3\]\[5\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[3\]\[4\] " "LATCH primitive \"CPU:CPU\|reg\[3\]\[4\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[3\]\[2\] " "LATCH primitive \"CPU:CPU\|reg\[3\]\[2\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[3\]\[1\] " "LATCH primitive \"CPU:CPU\|reg\[3\]\[1\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[3\]\[0\] " "LATCH primitive \"CPU:CPU\|reg\[3\]\[0\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[7\]\[2\] " "LATCH primitive \"CPU:CPU\|reg\[7\]\[2\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[5\]\[2\] " "LATCH primitive \"CPU:CPU\|reg\[5\]\[2\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[4\]\[2\] " "LATCH primitive \"CPU:CPU\|reg\[4\]\[2\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[7\]\[1\] " "LATCH primitive \"CPU:CPU\|reg\[7\]\[1\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515975 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[5\]\[1\] " "LATCH primitive \"CPU:CPU\|reg\[5\]\[1\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515975 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[4\]\[1\] " "LATCH primitive \"CPU:CPU\|reg\[4\]\[1\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515975 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[7\]\[0\] " "LATCH primitive \"CPU:CPU\|reg\[7\]\[0\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515975 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[5\]\[0\] " "LATCH primitive \"CPU:CPU\|reg\[5\]\[0\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515975 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[4\]\[0\] " "LATCH primitive \"CPU:CPU\|reg\[4\]\[0\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515976 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[7\]\[7\] " "LATCH primitive \"CPU:CPU\|reg\[7\]\[7\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515976 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[5\]\[7\] " "LATCH primitive \"CPU:CPU\|reg\[5\]\[7\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515976 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[4\]\[7\] " "LATCH primitive \"CPU:CPU\|reg\[4\]\[7\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515976 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[7\]\[6\] " "LATCH primitive \"CPU:CPU\|reg\[7\]\[6\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515976 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[5\]\[6\] " "LATCH primitive \"CPU:CPU\|reg\[5\]\[6\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515976 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[4\]\[6\] " "LATCH primitive \"CPU:CPU\|reg\[4\]\[6\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515976 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[7\]\[5\] " "LATCH primitive \"CPU:CPU\|reg\[7\]\[5\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[5\]\[5\] " "LATCH primitive \"CPU:CPU\|reg\[5\]\[5\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[4\]\[5\] " "LATCH primitive \"CPU:CPU\|reg\[4\]\[5\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[7\]\[4\] " "LATCH primitive \"CPU:CPU\|reg\[7\]\[4\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[5\]\[4\] " "LATCH primitive \"CPU:CPU\|reg\[5\]\[4\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[4\]\[4\] " "LATCH primitive \"CPU:CPU\|reg\[4\]\[4\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222515984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|reg\[0\]\[0\] " "Latch CPU:CPU\|reg\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|instr_ptr\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|instr_ptr\[0\]" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449222516516 ""}  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449222516516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|reg\[0\]\[1\] " "Latch CPU:CPU\|reg\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|instr_ptr\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|instr_ptr\[0\]" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449222516516 ""}  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449222516516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|reg\[0\]\[2\] " "Latch CPU:CPU\|reg\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|instr_ptr\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|instr_ptr\[0\]" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449222516516 ""}  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449222516516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|reg\[0\]\[3\] " "Latch CPU:CPU\|reg\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|instr_ptr\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|instr_ptr\[0\]" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449222516522 ""}  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449222516522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|reg\[0\]\[4\] " "Latch CPU:CPU\|reg\[0\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|instr_ptr\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|instr_ptr\[0\]" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449222516522 ""}  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449222516522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|reg\[0\]\[5\] " "Latch CPU:CPU\|reg\[0\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|instr_ptr\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|instr_ptr\[0\]" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449222516522 ""}  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449222516522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|reg\[0\]\[6\] " "Latch CPU:CPU\|reg\[0\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|instr_ptr\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|instr_ptr\[0\]" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449222516522 ""}  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449222516522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|reg\[0\]\[7\] " "Latch CPU:CPU\|reg\[0\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|instr_ptr\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|instr_ptr\[0\]" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449222516522 ""}  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449222516522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|reg\[1\]\[0\] " "Latch CPU:CPU\|reg\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|instr_ptr\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|instr_ptr\[0\]" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449222516523 ""}  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449222516523 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|reg\[1\]\[1\] " "Latch CPU:CPU\|reg\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|instr_ptr\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|instr_ptr\[0\]" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449222516530 ""}  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449222516530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|reg\[1\]\[2\] " "Latch CPU:CPU\|reg\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|instr_ptr\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|instr_ptr\[0\]" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449222516530 ""}  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449222516530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|reg\[1\]\[3\] " "Latch CPU:CPU\|reg\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|instr_ptr\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|instr_ptr\[0\]" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449222516531 ""}  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449222516531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|reg\[1\]\[4\] " "Latch CPU:CPU\|reg\[1\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|instr_ptr\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|instr_ptr\[0\]" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449222516531 ""}  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449222516531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|reg\[1\]\[5\] " "Latch CPU:CPU\|reg\[1\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|instr_ptr\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|instr_ptr\[0\]" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449222516531 ""}  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449222516531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|reg\[1\]\[6\] " "Latch CPU:CPU\|reg\[1\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|instr_ptr\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|instr_ptr\[0\]" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449222516531 ""}  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449222516531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|reg\[1\]\[7\] " "Latch CPU:CPU\|reg\[1\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|instr_ptr\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|instr_ptr\[0\]" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449222516540 ""}  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449222516540 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|reg\[2\]\[0\] " "Latch CPU:CPU\|reg\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|instr_ptr\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|instr_ptr\[0\]" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449222516540 ""}  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449222516540 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|reg\[2\]\[1\] " "Latch CPU:CPU\|reg\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|instr_ptr\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|instr_ptr\[0\]" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449222516540 ""}  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449222516540 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|reg\[2\]\[2\] " "Latch CPU:CPU\|reg\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|instr_ptr\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|instr_ptr\[0\]" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449222516541 ""}  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449222516541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|reg\[2\]\[3\] " "Latch CPU:CPU\|reg\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|instr_ptr\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|instr_ptr\[0\]" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449222516541 ""}  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449222516541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|reg\[2\]\[4\] " "Latch CPU:CPU\|reg\[2\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|instr_ptr\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|instr_ptr\[0\]" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449222516541 ""}  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449222516541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|reg\[2\]\[5\] " "Latch CPU:CPU\|reg\[2\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|instr_ptr\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|instr_ptr\[0\]" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449222516549 ""}  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449222516549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|reg\[2\]\[6\] " "Latch CPU:CPU\|reg\[2\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|instr_ptr\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|instr_ptr\[0\]" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449222516549 ""}  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449222516549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|reg\[2\]\[7\] " "Latch CPU:CPU\|reg\[2\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|instr_ptr\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|instr_ptr\[0\]" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449222516549 ""}  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449222516549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|reg\[6\]\[0\] " "Latch CPU:CPU\|reg\[6\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|instr_ptr\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|instr_ptr\[0\]" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449222516549 ""}  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449222516549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|reg\[6\]\[1\] " "Latch CPU:CPU\|reg\[6\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|instr_ptr\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|instr_ptr\[0\]" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449222516550 ""}  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449222516550 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|reg\[6\]\[2\] " "Latch CPU:CPU\|reg\[6\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|instr_ptr\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|instr_ptr\[0\]" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449222516550 ""}  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449222516550 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|reg\[6\]\[3\] " "Latch CPU:CPU\|reg\[6\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|instr_ptr\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|instr_ptr\[0\]" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449222516557 ""}  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449222516557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|reg\[6\]\[4\] " "Latch CPU:CPU\|reg\[6\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|instr_ptr\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|instr_ptr\[0\]" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449222516557 ""}  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449222516557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|reg\[6\]\[5\] " "Latch CPU:CPU\|reg\[6\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|instr_ptr\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|instr_ptr\[0\]" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449222516558 ""}  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449222516558 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|reg\[6\]\[6\] " "Latch CPU:CPU\|reg\[6\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|instr_ptr\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|instr_ptr\[0\]" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449222516558 ""}  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449222516558 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|reg\[6\]\[7\] " "Latch CPU:CPU\|reg\[6\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|instr_ptr\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|instr_ptr\[0\]" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449222516558 ""}  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449222516558 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449222516695 "|Swag9000|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449222516695 "|Swag9000|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449222516695 "|Swag9000|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449222516695 "|Swag9000|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449222516695 "|Swag9000|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449222516695 "|Swag9000|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449222516695 "|Swag9000|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449222516695 "|Swag9000|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449222516695 "|Swag9000|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449222516695 "|Swag9000|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449222516695 "|Swag9000|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449222516695 "|Swag9000|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449222516695 "|Swag9000|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449222516695 "|Swag9000|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449222516695 "|Swag9000|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449222516695 "|Swag9000|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449222516695 "|Swag9000|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449222516695 "|Swag9000|LEDR[17]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1449222516695 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1449222516802 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[6\]\[0\] " "LATCH primitive \"CPU:CPU\|reg\[6\]\[0\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222517307 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[6\]\[1\] " "LATCH primitive \"CPU:CPU\|reg\[6\]\[1\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222517307 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[6\]\[2\] " "LATCH primitive \"CPU:CPU\|reg\[6\]\[2\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222517307 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[6\]\[3\] " "LATCH primitive \"CPU:CPU\|reg\[6\]\[3\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222517307 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[6\]\[4\] " "LATCH primitive \"CPU:CPU\|reg\[6\]\[4\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222517307 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[6\]\[5\] " "LATCH primitive \"CPU:CPU\|reg\[6\]\[5\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222517307 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[6\]\[6\] " "LATCH primitive \"CPU:CPU\|reg\[6\]\[6\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222517307 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[6\]\[7\] " "LATCH primitive \"CPU:CPU\|reg\[6\]\[7\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222517307 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1449222518464 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449222518464 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "21 " "Design contains 21 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449222519023 "|Swag9000|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449222519023 "|Swag9000|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449222519023 "|Swag9000|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449222519023 "|Swag9000|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449222519023 "|Swag9000|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449222519023 "|Swag9000|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449222519023 "|Swag9000|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449222519023 "|Swag9000|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449222519023 "|Swag9000|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449222519023 "|Swag9000|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449222519023 "|Swag9000|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449222519023 "|Swag9000|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449222519023 "|Swag9000|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449222519023 "|Swag9000|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449222519023 "|Swag9000|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449222519023 "|Swag9000|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449222519023 "|Swag9000|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449222519023 "|Swag9000|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449222519023 "|Swag9000|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449222519023 "|Swag9000|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449222519023 "|Swag9000|SW[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1449222519023 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "489 " "Implemented 489 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1449222519033 ""} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Implemented 82 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1449222519033 ""} { "Info" "ICUT_CUT_TM_LCELLS" "384 " "Implemented 384 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1449222519033 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1449222519033 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 244 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 244 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "730 " "Peak virtual memory: 730 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449222519448 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 04 01:48:39 2015 " "Processing ended: Fri Dec 04 01:48:39 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449222519448 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449222519448 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449222519448 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449222519448 ""}
