.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001110000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001110000010000000000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000001000
000000000000000000000111100000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000010100000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000111100011000001000000001000000000
000000000000000101000000000000001001000000000000000000
000000000000001000000000000111100001000000001000000000
000000000000000101000000000000101011000000000000000000
000000000000000000000011110101100001000000001000000000
000000000000000000000011010000101101000000000000000000
000000000000000000000110100001100000000000001000000000
000000000000000000000000000000101111000000000000000000
000000000000000000000110110111100000000000001000000000
000000000000000000000010100000100000000000000000000000

.logic_tile 2 3
000000000000100001100010100000011110000010000000000000
000000000000000000000111110000000000000000000000000000
111000000000000000000000001101001000001001000100000000
000000000000000000000000000011110000000100000000000100
010000000000000000000111110001001010010001010100000000
100000000000000000000010001001011011010100010000000100
000000000000000000000000000000000000000010000000000000
000000000000000000000000000000001101000000000000000000
000000000000000111000011100001000000000001010100000100
000000000000000000000011111101101001000000010000000000
000000000000000001100000000000001100001100110000000000
000000000000000000000000000000011000110011000000000000
000000000000000000000000001000000000000010000000000000
000000000000010000000000001111000000000000000000000000
000000000000001000000011100000000000000010000000000000
000000000000000001000000000011000000000000000000000000

.ramb_tile 3 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 3
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 3
000000000000000000000000010011101010110100010100000000
000000000000000000000011111011001011010100100000000000
111000000000011001100000000001100000000010000000000000
000000000000100001000000000000000000000000000000000000
010000000000001000000010100000000001000010000000000000
010000000000000001000100000000001101000000000000000000
000000000000001101000010100000000000000000000000000000
000000000000000001100110110000000000000000000000000000
000000000000000000000000000011111011110100010100000000
000000000000000000000011101011001011010100100000000000
000000000000000001000000001011011011111000100100000000
000000000000000000100010110011101000101000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110001011011111110100010100000000
000000000000000000000000000011111011101000010000000000

.logic_tile 6 3
000000000000001000000000000000001010000010000000000000
000000000000001111000000000000000000000000000000000000
111000000000001000000011100101100000000010000000000000
000000000000000001000100000000100000000000000000000000
110000000000001000000000001111111001001111110000000000
010000000000000101000000000111011100000110100000000000
000000000000000101100110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100001000000000000111001110011110100100000000
000000000000000101000011110011101000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000001000000000011000000000000010000000000000
000000000000000111000010000101000000000000000000000000
000000000000001011100000000001100000000010000000000000
000000000000000001100000000000000000000000000000000000

.logic_tile 7 3
000000000000000000000000000000011000000000000000000000
000000000000000000000000001111001101000100000000000000
000000000000000101000000001111001101000000000000000000
000000000000000000100000000001111101000010000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000010001111100101001000000000000
000000000000000000000010101111011101100011010001000000
000000000000000000000110001111001101000110100010000000
000000000000000000000000000001111101010111000000000000
000000000000000000000110111111011000000010000000000000
000000000000000000000010101111100000000100000000000000
000000000000000000000110000101000001001100110000000000
000000000000000000000000000000101010110011000000000000

.logic_tile 8 3
000001000000000000000010100111100000000000001000000000
000000000000001111000100000000000000000000000000001000
000000000000000000000000000001000001000000001000000000
000000000000001101000000000000001111000000000000000000
000000100000000000000111000101001000001100111000000000
000001000000000000000010110000101000110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000101001110011000000000000
000000000000000000000000000000001001001100110000000000
000000000000000000000000001101001000110011000001000100
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000001101000011000000000000000000000000000000

.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010000000000000101000010100001000000000000001000000000
001000000000000000100110110000000000000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000001101000011110000001101000000000000000000
000000000000000000000000000000000001000000001000000000
001000000000000000000000000000001010000000000000000000
000000000000000101000000000000000000000000001000000000
001000000000000000100000000000001001000000000000000000
000000000000000000000011100000000000000000001000000000
001010000000000000000000000000001001000000000000000000
000000000000000000000000000001100000000000001000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000001000000000
001000000000000000000000000000001110000000000000000000
000000000000000111000000000001100000000000001000000000
001000000000000000000000000000100000000000000000000000

.logic_tile 2 4
010000000000000000000000000000000000000000001000000000
001000000000000000000000000000001010000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000000101000000000000001011000000000000000000
000000000000000101000000000011101000001100111000000000
001000000000000000000010100000000000110011000000000100
000000000000000000000000000001101000001100111000000000
001000000000000000000000000000000000110011000000000000
000000000000000000000000010111001000001100111000000000
001000000000000000000011000000100000110011000000000100
000000000000000111000000010011001000001100111000000000
001000000000000000000011000000100000110011000000000001
000000000000000000000000010000001001001100111000000100
001000000000000000000011010000001101110011000000000000
000000000000001000000000000000001001001100111000000100
001000000000000011000000000000001110110011000000000000

.ramt_tile 3 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 4
010000000000000000000000010111111001000111010000000000
001000000000000000000011010111111001101011010000000000
111000000000000011100010011101000000001100110000000000
000000000000000000100110001101100000110011000000000000
010000000000001000000111100000000000000000000000000000
011000000000000001000000000000000000000000000000000000
000000000000000000000000010111111101000000000000000000
001000000000000000000010000000011000000001000000000000
000000000000000000000000000011111110001101000100000000
001000000000000000000000001111100000001100000010000100
000000000000000000000010000000000000000000000000000000
001000000000000000000110000000000000000000000000000000
000000000000000001100110000111001010010010100100000000
001000001010000111000000000000001111000001010000000100
000000000000001111000000000000000000000000000000000000
001000000000001011000010100000000000000000000000000000

.logic_tile 5 4
010000000000000000000000000101100000000000001000000000
001000000000000000000010000000100000000000000000001000
000000000000000111100000010001100001000000001000000000
000000000000000101100011110000101000000000000000000000
000000000000000000000000010101001000001100111000000000
001000000000000101000011100000101001110011000000000001
000000000000001101000010110001101000001100111000000000
001000000000001001000010100000101010110011000000000000
000000000000000000000000000101101001001100111000000000
001000000000000000000000000000001001110011000000000000
000000000000000000000000000101101000001100111000000000
001000000000000000000000000000001011110011000000000000
000000000000000000000000000101001001001100111000000000
001000000000000000000000000000101011110011000000000000
000000000000000000000000000001101000001100111000000000
001000000000000000000000000000001011110011000000000000

.logic_tile 6 4
010000000000000101000000000000000000000000001000000000
001000000000000101000000000000001101000000000000001000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000011000000000000001000000000
001000000000000000000000000000100000000000000000000000
000000000001010000000010100001000000000000001000000000
001000000000100000000010100000000000000000000000000000
000000000000000000000010110000000001000000001000000000
001000000000000000000010010000001011000000000000000000
000000000000000000000000000000000001000000001000000000
001000000000000000000000000000001011000000000000000000
000000000000000001100000000001000000000000001000000000
001000000000000000100000000000000000000000000000000000
000000000000000000000010100111000000000000001000000000
001000000000000000000100000000000000000000000000000000

.logic_tile 7 4
010000000000000101000000010000000001000000001000000000
001000000000000000000011010000001001000000000000001000
111000000000001000000000010111100001000000001000000000
000000000000001001000010000000101100000000000000000000
010000000000000101000000000000001000111100001000000000
011000000000000000100000000000000000111100000000000000
000000000000000000000000001001101010000000100010000000
001000000000000000000010101101001000000001010000000000
000000000100000000000010100111111100001100110100000100
001000000000000000000000000000000000110011000000000001
000000000000001001000000001000000000000010000000000100
001000000000000101100000000111001101000000100000000000
000000000000000000000110100000000000000010000000000000
001000001010000000000000001111000000000000000000000000
000000000000001000000110000011100000000010000000000000
001000000000000001000000000000000000000000000000000000

.logic_tile 8 4
010000000000000000000010110101100000000000001000000000
001000000000000000000111110000000000000000000000001000
111000000000001000000000000000000000000000001000000000
000000000000000001000000000000001001000000000000000000
010000000000000000000000000000001000001100111100000000
011000000000000000000000000000001101110011000000000101
000000000000001000000000000000001000001100111100000000
001000000000000101000000000000001101110011000000000101
000000000000000000000110011000001000001100110100000101
001000000000000000000010000001000000110011000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000001010000000000000000000000000000000000000000

.logic_tile 9 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 10 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 5
010000000000000000000000000000001000111100001000000000
001000000000000000000010110000000000111100000000010000
000000000000000000000010101000000000000010000000000000
000000000000000000000100000111000000000000000000000000
000000000000000101000000000000011000000010000000000000
001000000000000000100000000000010000000000000000000000
000000000000000000000000000111100000000010000000000000
001000000000000000000000000000100000000000000000000000
000000000000000101000000000000000000000010000000000000
001000000000000101000010000101000000000000000000000000
000000000000000101000000000000001100000010000000000000
001000000000000001000000000000000000000000000000000000
000000000000000000000000001011011100000000000000000000
001000000000000000000000000011001101001000000000000000
000000000000000000000010100001000000000010000000000000
001000000000000101000000000000100000000000000000100000

.logic_tile 2 5
010000000000000000000000000101101000001100111000000000
001000000000001101000000000000000000110011000000010000
000000000000000000000010100011101000001100111000000000
000000000000000000000100000000100000110011000000000100
000000000000000000000000000000001000001100111000000000
001000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111000000000
001000000000001101000000000000001001110011000000000000
000000000000000000000000000011101000001100111000000000
001000000000000000000000000000100000110011000000000000
000000000000000000000010110111001000001100111000000000
001000000000000000000111010000000000110011000000000000
000000000000000101000000000000001001001100111000000100
001000000000000000100000000000001110110011000000000000
000000000000001011100000001000001000001100110000000100
001000000000000011000000000111000000110011000000000000

.ramb_tile 3 5
010000000010000000000000000000000000000000
001010010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000010000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000100000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 5
010000000000000000000000000000000001000000001000000000
001001000000000000000011110000001100000000000000001000
000000000000000111100000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000011100111100000000000001000000000
001000000000000000000011110000001001000000000000000000
000000000000000000000000000101000000000000001000000000
001000000000000111000000000000101011000000000000000000
000000000000000000000000000001100000000000001000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000001000000000
001000000000000001000010000000101110000000000000000000
000000000000000000000000000000000001000000001000000000
001000000000000001000000000000001101000000000000000000
000000000000000000000000000001000001000000001000000000
001000001110000001000010000000101010000000000000000000

.logic_tile 5 5
010000000000000101000000000001101000001100111000000000
001000000000001101100010110000101001110011000000010000
000000000000000000000111100011101001001100111000000000
000000000000000000000000000000101001110011000000000100
000000100000000000000010100001001001001100111000000000
001000000000000000000100000000001011110011000000000000
000010000000000000000111100001001001001100111000000000
001001000000000000000000000000001001110011000000000000
000000000000000111000000000001101000001100111000000000
001000000000000111100011100000101101110011000000000100
000000000000000000000000011101001000001100110000000001
001000000000000000000011001001100000110011000000000000
000000000000000000000000001111101100010111100000000100
001000000000000000000000000111101100000111010000000010
000000000000001111000000011000000000000010000000000000
001000001100001001100010100111000000000000000000000000

.logic_tile 6 5
010000000000000000000000000000000000000000001000000000
001000000000000000000010110000001001000000000000010000
000000000000000000000111100001100000000000001000000000
000000001110000000000010110000100000000000000000000000
000000000000000000000010100000000001000000001000000000
001000000000000000000100000000001101000000000000000000
000000000000000000000000000111100000000000001000000000
001000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
001000000000000000000011110000001011000000000000000000
000000000000001101000111110000000001000000001000000000
001000000000000111100110100000001100000000000000000000
000000000000000000000000000000001000111100001010000100
001000000000000000000000000000001101111100000000000000
000000000000000000000010101011101001000111010000000100
001000000000000000000100001001001101010111100000000000

.logic_tile 7 5
010000000000001000000110010101101001000000010000000000
001000000000000001000110011001011000000000000000000000
000000000000000000000000000001111110000000000010000000
000000000000000101000000001011010000000100000001000000
000000000000000000000110000000000000000000000000000000
001000000000000000000110100000000000000000000000000000
000000000000001000000000000000000000000010000000000000
001000000000001001000000000000001100000000000000000000
000000000000000101000110100000000000000000000000000000
001000000000000000100000000000000000000000000000000000
000000000000000000000000000001000000000000100010000000
001000000000000000000000001011001011000000110000000000
000000000000000000000000000000001110000010000000000000
001000000000000000000010000000010000000000000000000000
000000000000010000000110001001001010000001000000000000
001000000000100000000000000101110000000000000000000000

.logic_tile 8 5
010000000000000000000000010000000000000000000000000000
001000000000000000000011100000000000000000000000000000
111001000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
010000000000000000000110000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000010000110100000
001000000000000000000000000000010000000000000001000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001000000000000011111100000000000000000000
001000000000001001000010000000010000001000000010000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 10 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000001001100000000001011111000000000000000000
000000000000000001000010111111001111000010000000000000
111000000000001001100000000111000001000000010100000000
000000000000001001100000001011001000000000110010000000
010000000000000000000110000000001101010000000100000001
100000000000000101000000000111011100010000100000000000
000000000000001000000000001001001100000010000000000000
000000000000000001000010101011101111000000000000000000
000000000000001101100010100101111110100000000000000000
000000000000000101000000000001111011000000000000000000
000000000000000000000110100000000000000010000000000000
000000000000000001000000000000001100000000000000100000
000000000000000101000110110101011010000000000000000000
000000000000000000000010000000000000000001000000000000
000000000000001000000010110001101110001001000100000000
000000000000000101000010101011000000001000000010000000

.logic_tile 2 6
000000000000000000000010100001000000000000010110000000
000000000000000101000110100101101001000000110000000000
111000000000000000000110100111001010001001000110100000
000000000000000111000011101001100000001000000000000000
010000000000001101000010100000001001010000000110100000
100000000000000011100010110101011001010000100000000000
000000000000000011100000000001101010001001000110100000
000000000000000000000000001001000000001000000000000000
000000000000000000000000010001000000000000010110000000
000000000000000000000010000101101000000000110000000000
000000000000000000000000000000001010000000000100000000
000000000000000000000000000101001001010100100000100000
000000000000000000000010001101011000000000000000000000
000000000000000000000000000101111101000010000000000000
000000000000000000000000000101001010001001000100000000
000000000000000000000000001001100000001000000010000000

.ramt_tile 3 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 6
000000000000001000000000000011100000000000001000000000
000000000000000011000000000000100000000000000000010000
000000000000000000000000010111000000000000001000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000001000111100001000000000
000000000000000011000010110000000000111100000000100000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000001000000001101111010110001100000000000
000001000000000000000000001001101000100000010000100000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 5 6
000000000000000001100010101111001001110000000100000000
000000001110000000000000001001011010111001010000000000
111000000000000001000000000001111010111000100110000000
000000000000000000100010101101101000010100100000000000
110010000000010000000000001101001111101101010100000000
110001000000100101000010100101011001001100000000000000
000000000000000101000000011001100000000010100100000000
000000000000000000100010001101101101000001110000000000
000000000000001000000110001001111101010111100000000000
000000000100000001000000000101001100001011100000000000
000000000000000001000011100000000000000010000000000000
000000000000001101000010000000001101000000000000000000
000010000000011000000010011111111101010111100000000000
000001000000100001000010001011011010000111010000000000
000000000000000000000000000011000000000010000000000000
000000000000001101000000000000000000000000000000000000

.logic_tile 6 6
000000000000000111000111101001000000000000000000000000
000000000000000000000111110101101100000000100000000100
111000000000001000000000001101011000000011000100100000
000000000000000101000000001111000000001011000000000000
010000000000000001100011110101000000000010000000000000
110000000000000000000010100000100000000000000000000000
000000000000000001100010100000001110000010000000000000
000000000000000000100000000000000000000000000000000000
000000000000001000000010100001001111010110110000000001
000000000000000011000100001001001011100010110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000001100000010000000000000
000000000000000101100000000000010000000000000000000000
000000000000000000000000010101101100000000000000000001
000000000000000000000010010000000000001000000011000000

.logic_tile 7 6
000000000000001000000110001111101111100000000000000000
000000000000000101000111101101101010010000100000000000
000000000000000111000000000101101111000000010000000000
000000000000000000000000001111001000000000000000000000
000000000000000000000000011111011011000000000000000000
000000000000000111000010001101011010000000100000000000
000000000000000101000111010011111100001101100000000000
000000000000000000000110001001011010101101100000000000
000000000000000001100110000011001100000110000000000000
000000000000000000000000000001010000000100000000000000
000000000000000001100000001000011010000000000000000000
000000000000000001000010000001001111010000000000000000
000000000000000101100000011001001011111011100000000000
000000000000000001000010101011101100001110100000000000
000000000000000000000000011001011100000111000000000000
000000000000000000000010100011101011001001000000000000

.logic_tile 8 6
000000000000000111000010100000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000001000000000010000011000000100100000000000
000000000000001011000011010000001000000000000000000000
000000000000000000000010100000011110000000000000000000
000000000000000111000000000001000000000010000000000000
000000000000001000000110010000000000000000000000000000
000000000000001011000011010000000000000000000000000000
000000000000000000000000000101101000000000000000000000
000000001100000000000000000000010000001000000000000000
000000000000000000000000001101111000101101010010000000
000000000000000000000000000111111010111101110000000000
000000000000000000000000001001011010111001010000000000
000000000000000000000000000001011011100010100000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000001001001000000000100000000000

.logic_tile 9 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000010111101100000000000100000000
100000000000000000000010000000001111101000010010000010
000000000000000000000000000000000001000010000000100000
000000000000000000000000000000001101000000000000000000
000000000000000101100000010101000000000010000000000000
000000000000000000000010100000100000000000000000100000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000010000000000000
000000000000000000000000000000001101000000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 2 7
000000000000000000000110010000000000000000000000000000
000000000000001111000011010000000000000000000000000000
111000000000000000000010101011100000000001000000100000
000000001110000000000111100011100000000000000000000000
010000000000000000000000000011001001010000000110100000
100000000000000000000000000000011001100000010000000000
000000000000000000000011101111000001000000000000100000
000000000000000000000100001001101110000000100000000000
000000000000000001100000001011111110001100000000000000
000000000000000000000000001011011000000100000000000000
000000000000000001100000011000000001000000100000000000
000000000000000000000010011001001110000000000000000000
000000000000000000000111101000001000000010000000000000
000000000000000000000000001101010000000000000000000000
000000000000000000000000000001000000000001010100000001
000000000000001101000010111001101100000000010000100000

.ramb_tile 3 7
000000000000100000000000000000000000000000
000010010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 7
000000000000001000000010100000001011010100100000000000
000000000000001111000010010000011010000000000000000001
111010000000000000000111000001000000000000100000100000
000001000000000000000100000000001011000001010001100010
010000000000000000000110001111101001010110100000000000
010000000000000000000010110111111101000110100000000000
000000000000001111100011100011011010000000000000000001
000000000000001111000000000000010000001000000000000000
000000000000001000000000000101000001000000000010000000
000000000000000001000000000000101011000001000000100000
000000000000000000000110000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000001001111010000000000000000000
000000000000000000000000001011100000000100000000000000
000000000000101001000000001101000001000011000100000000
000000000000000001000010001011101110000010000010000000

.logic_tile 5 7
000000000000000000000111100000011111000000100000000000
000000000000000000000111110000011011000000000000000000
111000000000001000000000010111011101000010100100000000
000000000000000101000011010000011010001001010000100000
010000000000001111100111010011001000100000000000000000
110000001100000011100011010101111001110000000000000000
000000000000000001100110000101111100001011000100100001
000000000000000111000100001101000000000011000000000000
000000000000000111100111001101101111000111010000000000
000000000000000000000000000001011111101011010000000000
000000000000001000000000010001101111000001000000000100
000000000000000001000010000011111110000000000001000000
000010000000000001100010011101001111010111100000000000
000001000000000000000011010001011010001011100000000000
000000000000000000000010010101001000101010100000000000
000000000000000001000010101001011101010001010000000000

.logic_tile 6 7
000000000110000101000000010001101111111111110100000000
000000000000001001100011110101111010010110110000000100
111000000000000001100110001011000000000000000000000000
000000000000001111000100001101000000000001000000000000
010000000000001001100111001001000001000011000100100000
110000000000001111000100000101001100000011100000000100
000000000000001101100010100101100001000000000000000000
000000000000001001000011100000101000000001000000000000
000000100000001000000000000011111010000000000000000000
000000001100000001000000000000110000000001000000000000
000000000000000111000110001001001000000110100000000000
000000000000000001100000000011011010101001010000000000
000000000001000000000000010011101010010100000000000000
000010000000100000000010101001001000000010000000000000
000000000000001000000000001001111011110110110100000100
000000000000000001000000000101001110111101110000000000

.logic_tile 7 7
000000000000010000000010100101011101100001010000000000
000000000000100000000100001011001111100000010000000000
000000000000000000000110000101001011001000000000000000
000000000000001101000100000111101001000010100000000000
000000000000001001000010001111101101000000100000000000
000000000000000111000010110111011100010110100000000000
000000000000000001100010101101111011010100000000000000
000000000000000000000100001111101101000100000000000000
000000000001011011100110010101001100011111010000000000
000000000000110001100011011111101100011111000000000000
000000000000001011100111000111011110000100000000000000
000000000000000001000100000101011001001001000000000000
000000000000001011100011110011101111000000100000000000
000000000001011001100011010000011000000001000000000000
000000000000000011100111010000000000000000000000000000
000000000000000101100010000000000000000000000000000000

.logic_tile 8 7
000000000000000101000110000000000000000010000000100001
000000000000001001100010010000000000000000000010100100
000000000000000001000000001011101000001000000000000000
000000100000000000100000000111111101000000010000000000
000000000000000001100000011001011100000000000000000000
000000000000000000000010000101111010000010000000000000
000000000100100101000000001001000000000010000000000000
000000000000000000100000000001101000000000000000000000
000000000000000111100111010000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000010000000001101000111010000000000000000000000000000
000000000000000000000000000011001011110000010010000000
000000000000000000000000001011011111110000110000000000
000000000000000000000110000001011100011111010000000000
000000000000001101000000001011001100011111110000000000

.logic_tile 9 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000011000000010000000000000
000000000000000000000011110000010000000000000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 8
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000111110
000000000000111100
001100000000000000
000000000000000000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000001
000001111000000000
000011010000000000

.logic_tile 1 8
000000000000000111100110100001011000000000100000000000
000000000000000000000110010011111010000000000000000001
111000000000100000000011010000011000000100000100000000
000000000001000000000010000000010000000000000000000100
010000000000001101000000000000000000000000000000000000
010000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000001001000000000000000000000
000000000000000101000000000101011100000000100010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000001000010100000000000
000000000000000000000000000000001111000001000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 8
000000000000001101000000001001011001111111110100000000
000000000000000101000000001001011110111111010011000101
111000000001011001000111100001100000000000100000000000
000000000000101111100110100000001010000000000000000000
110000000000001101000010101101001101000000000000000001
110000000000010111100100001011001000010000000010000001
000000000000000000000000000111101110000000000010000001
000000000000000101000000000011101110000100000010000001
000000000000000101000000001101001100000000000001000000
000000000000000000100000000001000000000100000000000001
000000000000000000000000011001001010000010000000000000
000000000000000000000010000001010000000000000000000000
000000000000001001100110100111000001000000100000000000
000000000000000001000100000000001111000000000000000000
000000000000000001100110001101011000000111000100000100
000000000000000000000000000101010000001111000010000000

.ramt_tile 3 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 8
000000000001011000000000001101011001111111100101000000
000000000000100001000000001001111100011111100001000000
111000000000001001100011101011111011101011110000000000
000000000000000001100010100011111010000111010000000000
110000000000000001100010100101111101000000000000000000
110000000000000000000110100001111000100000000000000010
000000000000001000000111110000000000000000000000000000
000000000000001101000110000000000000000000000000000000
000000000000000000000000000000011110000000000000000000
000000000000001111000000000011010000000010000000000000
000000000000000111000010010000000000000000000000000000
000000000000000001100011100000000000000000000000000000
000000000000000000000010010111011000111111010100100000
000000000110000000000010001101101010111111110001000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000

.logic_tile 5 8
000000000000000000000010010111011000000100000000000000
000000000000001101000110000101100000000000000000000000
111010000000001101000010110011111001100011110100000000
000001000000000001000011110111101111010111110000000000
010010000000000101000010000001001111111111010000000000
110001000000000101100010101011111010111111000000000000
000000000000000101000110000001011001111101110110000000
000000000000000000000000001011011100111001110000000000
000000000000010111100010010011001010111111000000000000
000000000000100001100011010111111100101001000000000000
000010100000000001100000001000001100000100000000000000
000001000000000000000011111001000000000000000000000000
000000000000011001100111100000001100000100000010000000
000000000000100001000110001111000000000110000001000001
000000000100000000000000000001011010111111110100000000
000000000000000000000010100101111101011110100000000000

.logic_tile 6 8
000010100000001000000111001000000001000000000000000001
000001000000001111000100000111001000000010000000100000
111000000000001001100000011111011000001101000000000000
000000000000001011000011101101011101001111000000000000
110010100000000001100010110001101000000000000000000000
010001000000000000100010000000010000000001000000000000
000000000000000101000110000011111111000000000000000000
000000000000000000100010110000011011100000000000000000
000010100100000000000110001111111010100000010000000000
000001000000000000000010000111111000010010100000000000
000000000000000101100000000101011110101101010100000000
000000000000001101000000001101101111111111110000000000
000000000000001101100010000011101111100010010000000000
000000000000000101000110101111001010100001010000000000
000000000000001001100010010101101011111100110100000000
000000000000000001100010001001101110111101110000000000

.logic_tile 7 8
000000000000001000000010000000001001000000000000000000
000000000000000101000000001011011100000100000000000000
111000000000000101000000001001111011000001010000000000
000000000000000000000010100001111011000010000000000000
010000000000000000000010000111111010010001110000000000
110000000000000000000000001011001111010001100000000000
000000000000001101000010101011111010000110000000000000
000000000000000001100110110111001111101001000000000000
000000000000000101100000000101100000000010000110000100
000000000000000000000010100000000000000000000000000001
000001000000001000000000001001101110010111000000000000
000000100000000001000000000111111100111111000000000000
000000000000000000000010101000000000000000000000000000
000000001110000000000110110101001000000000100001000000
000000000000000000000010101000011110000000000000000000
000000000000001101000100001101011111010110000000000000

.logic_tile 8 8
000000000000000111000000001000000001000000000000000000
000000000000000000000000000001001110000010000000000000
000000000000001001100010100001111110000000000000000000
000000000000000101000110110000000000001000000000000000
000010100000000000000000001111111111000000100000000000
000001000000000000000010110001101110000110110000000000
000000000000000000000000001000000000000000000000000000
000000000000000000000000000001001111000010000001000000
000000000000001000000010101001000000000001000000000000
000000000000000001000100001001001100000000000001000000
000000000000000000000000000011011111111100000000000000
000000000000000000000000001011011001111000000000000000
000000000000000000000000010101011111000000100000000000
000000000000000000000010000000111000000001010000000000
000000000000000101000011100000000000000000000000000000
000000000000000001100110000000000000000000000000000000

.logic_tile 9 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 9
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
111000000000000000000000001111011110000010000000000000
000000000000000000000000001111101111000000000010000000
010000000000000000000000000000011100000100000100000000
010000000000000000000000000000010000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000000000000110010000011100000100000100000000
000000000010000000000010000000010000000000000000000000
000000000000000001100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 2 9
000000000000000101100011111001000001000001010010000100
000000000000000000000010001011001111000011100000000000
000000000000001101000000001001011101000100000010000000
000000000000001111100000001101101000000000000000000000
000000000000000101000000001011100000000001000000000000
000000000000000101000000000111100000000000000000000000
000000000000000001100010101101111000100000000000000000
000000000000000101000010110011001001000001000000000000
000000000000000000000000001101011011010110110000000000
000000000000000000000000001011001011011111110000000000
000000000000001001000110010101101010001000000010000000
000000000000000001000010000001101010000000000010000000
000000000000000000000000000001000000000000000000000000
000000000000000000000000000000001010000000010000000000
000000000000000011100111000101011010100000000000000001
000000000000000000100100000001011010000000000000000001

.ramb_tile 3 9
000010100000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 9
000000000000001101000010110000000001000000001000000000
000000000000000111100110000000001010000000000000001000
111000000000000000000000000001000001000000001000000000
000000000000100000000000000000001010000000000000000000
110000000000000101000000000001001000001100110000000000
010000000000000000100000000001100000110011000000000000
000000000000001001100000011101001100111000000000000000
000000000000000001000010001101011111111100000000000000
000000000000000000000000010000001110000010000000000000
000000000000000000000011100000010000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000010000000000000000000001000000000000000000000
000000000000000000000000000111011010000111000100000000
000000000000000000000010100101111001001111000001000010
000000000000000101100110110111111111010100000100000001
000000000000000000000010101111101111101110000000000000

.logic_tile 5 9
000000001010010101000010110101011011101001010000000000
000000001110100000000011111101101101100000000000000000
000000000000000000000110011011101000000000010000000000
000000000000000000000110100011111101000001010000000000
000000000000000000000010101011011011000101010000000000
000000000000000000000111100011011010101101010000000000
000000000000001001100010111001011100011100000000000000
000000000000000001100010100011111101101000000000000010
000000100000000101000110110011000000000000000000000000
000000000000000001100010000000101111000000010000000000
000000000000000011100000010011011000101011100000000000
000000000000000001100010100001111001101001000000000000
000000000000000000000011101111101100101000010000000000
000000000000000000000000001001101100000000100000000000
000000000000000000000000001101111000000001010000000000
000000000000000000000010001001111100000001100000000000

.logic_tile 6 9
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000001000
111000000000001001100000010000000001000000001000000000
000000000000000001000010000000001010000000000000000000
010000000000000000000111100000001000001100111110000000
110000000000000000000000000000001101110011000010000010
000000000000001000000000000111001000001100111110000000
000000000000001001000000000000100000110011000010000010
000000000000000000000000010000001001001100111100000000
000000000000000000000010000000001000110011000010000010
000000000000000101100000000000001001001100111100000101
000000000000000000000000000000001000110011000010000000
000000000000100000000110000000001001001100110110000000
000000000001010000000000000000001001110011000000000110
000000000000000000000000001000000001000000100000000000
000000000000000000000000000101001100000000000000000000

.logic_tile 7 9
000000000000000111000110111101001001101010000000000000
000000000000000000000011100111111000101100110000000000
111000000000000000000000001101011010100001010000000000
000000000000000101000000000111111011010110100000000000
010000000000000000000110111001011010010101110000000000
010000000000000000000010101011011111101001110000000000
000000000000001000000110110000000001000000000000000000
000000000000000101000010101001001010000010000000000000
000000000000000000000000001101101011101001010000000000
000000000000000001000000000111011000000001000000000000
000000000000000000000000010111101100001100110100000000
000000000000000000000010100000000000110011000001100010
000000001110000000000110100001011010000100000000000000
000000000000000000000000000000100000000000000000000000
000000000000001001100000001000000000000000000000000000
000000000000000001000000000111001001000000100000000000

.logic_tile 8 9
000000000000000000000000011001111110100000010000000000
000000000000000000000010000011001011110000000000000000
000000000000001101100110100001101010000010000000100000
000000000000000001000010100101001111001011000000000000
000000000000001101100110101000000001000000000000000000
000000001100000101000000000011001010000010000000000000
000000000000000101100000010011011001101001010000000000
000000000000000000000010000111111001101000010000000000
000000000000001000000000010000011010000010000000000000
000000000000000111000011101001011100000110000000000000
000000000000100000000000000000000000000000000000000000
000000000000001111000011110000000000000000000000000000
000000000000001000000000011000011111010000100000000000
000000000000000001000011100101001101010000000000000000
000000000000001000000000000011111010000010000000000000
000000000000001001000000000000000000000000000000000000

.logic_tile 9 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 9
000000000000000010
000000000000000000
000010000000000000
000010110000000001
000000000000000010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000100000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 10
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000100000000000000010000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000000010000000000000
000000000000000000000000000000100000000000000000000100
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 10
000000000000001111000000010000000000000000000000000000
000000000000001011100011100000000000000000000000000000
111000000000000000000000001001100000000011000000000001
000000000000000101000000000011000000000010000000000000
110000000000001000000110000000000000000000000000000000
110000000000001111000000000000000000000000000000000000
000000000000001101000110001000011010000010000100000000
000000000000001011000011100101010000000000000000000000
000000100000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000001011010000100000000000000
000000000000000000000000000101101000000000000000000000
000000000000001001000010000101101110000000000000000000
000000000000000011000000000111101000000010000000000000
000000000000000000000000001111001010100001010000000000
000000000000000000000000001101011100000000000000000000

.ramt_tile 3 10
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000011100000001101011000010110100110000000
000000000000000000100010100011011111001001010001000000
110000000000000001100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000101000000000000000001000010000000000000
000000000000000000000010100000001011000000000000000000
000000000000000000000000000000000001000000000001000000
000000000000000000000011100101001111000000100000000000
000000000000000001100000000000011011001100110000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 5 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000110100000001110000010000100000000
110000000000000000000100000000010000000000000001000000
000000000000000001100000011011011011100000010000000000
000000000000010101100010010101101100010000010000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000101100110101011011011001011000000000000
000000000000000000000000001011101011001111000000100000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 10
000000000000001000000000001101111000000001000000000000
000000000000001001000010101101001011010001100000000000
000000000000000001100000000001000001000010000000000001
000000000000000101100010100000001010000000000000000000
000000000000001001100010100111000000000010100000000000
000000000000000001000010101101001001000000010000000000
000000000000000101000010100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000101001011110110110000000000
000000000000000000000000000101011010110001110000100000
000000000000000000000000001001100001000000100000000000
000000000000000000000000000001101010000000000000000000
000000000000000000000000000001111010111000110000000000
000000000000000001000000001001001011111100110000000000
000000000000000000000000000101011001100001010000000000
000000000000000000000000000111101000101001010000000000

.logic_tile 7 10
000000000000000000000010100001101111000000110000000000
000000000000000101000000000111011001110000000000000000
000000000000001101000000000000001111010000000000100000
000000000000000001000010100000011110000000000000000010
000000000000000001100110000111111100000001110000100000
000000000000000000000000001101101010000001010000000000
000000000000000000000000010111000001000000100000100000
000000000000000000000010101111001000000001000000000000
000000000000001000000110101001001110001000000000000000
000000000000000001000000001111110000000000000000000000
000000000000001001100000000111011101111101000000000000
000000000000001001100000001111001000111100100000000000
000000000000000001000110011101111110010100100000000000
000000000000000000000110010111101000111100110000000000
000000000000001001100110010011011001010010100000000000
000000000000001001000110001011001100100010010000000100

.logic_tile 8 10
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100101101010000001000000000000
000000000000000000000000000001100000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 11
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001110000010000000000000
000000000000000000000000000000000000000000000010000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 11
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 11
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000010000000010010
000010110000010000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 12
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 12
010000000000001000000000000000000001000000100100100001
001000000000000001000000000000001011000000000001000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000010000000000000
001000000000000000000000000000000000000000000000100000

.ramt_tile 3 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 12
010000000001010000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 10 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 12
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 13
000000000100000010
000100000100000000
000000000100000000
000000000100000001
000000000100010010
000000000100110000
001100000100000000
000011010100000000
000010000000000000
000101110000000000
000000000000100010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 3 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 10 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 13
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.sym 4 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$4091_$glb_ce
.sym 7 CLK$SB_IO_IN_$glb_clk
.sym 50 $auto$alumacc.cc:474:replace_alu$722.C[1]
.sym 51 $abc$4298$auto$alumacc.cc:474:replace_alu$722.BB[1]
.sym 335 $PACKER_VCC_NET
.sym 405 $abc$4298$auto$alumacc.cc:491:replace_alu$724[15]
.sym 406 $abc$4298$auto$alumacc.cc:474:replace_alu$722.BB[8]
.sym 407 $abc$4298$auto$alumacc.cc:474:replace_alu$722.BB[12]
.sym 408 $abc$4298$auto$alumacc.cc:474:replace_alu$722.BB[11]
.sym 409 $abc$4298$auto$alumacc.cc:474:replace_alu$722.BB[13]
.sym 410 $abc$4298$auto$alumacc.cc:474:replace_alu$722.BB[10]
.sym 411 $abc$4298$new_n240_
.sym 412 $abc$4298$auto$alumacc.cc:474:replace_alu$722.BB[2]
.sym 519 $abc$4298$new_n239_
.sym 520 delay[13]
.sym 521 delay[2]
.sym 522 $abc$4298$new_n238_
.sym 523 $abc$4298$auto$rtlil.cc:1835:ReduceAnd$726_new_
.sym 524 $abc$4298$auto$alumacc.cc:474:replace_alu$722.BB[5]
.sym 525 $abc$4298$auto$wreduce.cc:455:run$698[0]_new_
.sym 526 delay[12]
.sym 601 CLK$SB_IO_IN
.sym 635 delay[14]
.sym 636 $abc$4298$auto$alumacc.cc:474:replace_alu$722.BB[9]
.sym 637 $abc$4298$auto$alumacc.cc:474:replace_alu$722.BB[14]
.sym 639 $abc$4298$auto$alumacc.cc:474:replace_alu$722.BB[15]
.sym 665 delay[8]
.sym 688 delay[12]
.sym 746 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3498
.sym 747 $abc$4298$auto$ice40_ffinit.cc:141:execute$4280
.sym 750 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$4091
.sym 752 $abc$4298$auto$ice40_ffinit.cc:140:execute$4279
.sym 781 $abc$4298$auto$alumacc.cc:491:replace_alu$719[15]
.sym 830 CLK$SB_IO_IN
.sym 833 DC$SB_IO_OUT
.sym 836 CLK$SB_IO_IN
.sym 858 CLK$SB_IO_IN
.sym 859 DC$SB_IO_OUT
.sym 861 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2008[1]_new_inv_
.sym 862 state[5]
.sym 863 state[7]
.sym 865 state[6]
.sym 866 state[4]
.sym 867 $PACKER_GND_NET
.sym 868 state[2]
.sym 872 state[3]
.sym 925 DC$SB_IO_OUT
.sym 938 state[0]
.sym 944 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$4091
.sym 970 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$4091
.sym 974 RST$SB_IO_OUT
.sym 979 DC$SB_IO_OUT
.sym 1018 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3510
.sym 1151 RST$SB_IO_OUT
.sym 1170 RST$SB_IO_OUT
.sym 1394 $0\scl[0:0]
.sym 1403 RST$SB_IO_OUT
.sym 1408 SCL$SB_IO_OUT
.sym 1420 RST$SB_IO_OUT
.sym 1422 SCL$SB_IO_OUT
.sym 1488 SCL$SB_IO_OUT
.sym 2177 delay[0]
.sym 2178 delay[1]
.sym 2206 delay[0]
.sym 2212 delay[1]
.sym 2234 $abc$4298$auto$alumacc.cc:474:replace_alu$722.BB[3]
.sym 2235 delay[0]
.sym 2236 delay[1]
.sym 2237 $abc$4298$auto$alumacc.cc:474:replace_alu$722.BB[6]
.sym 2238 delay[3]
.sym 2239 $abc$4298$add$cmd_param_bram.v:221$126_Y[0]
.sym 2240 $abc$4298$auto$alumacc.cc:474:replace_alu$722.BB[4]
.sym 2241 $abc$4298$auto$alumacc.cc:474:replace_alu$722.BB[7]
.sym 2269 delay[0]
.sym 2272 $abc$4298$auto$alumacc.cc:474:replace_alu$722.BB[2]
.sym 2281 $abc$4298$auto$alumacc.cc:474:replace_alu$722.BB[5]
.sym 2294 $PACKER_VCC_NET
.sym 2298 $auto$alumacc.cc:474:replace_alu$722.C[1]
.sym 2299 $abc$4298$auto$alumacc.cc:474:replace_alu$722.BB[1]
.sym 2302 $PACKER_VCC_NET
.sym 2303 $abc$4298$auto$alumacc.cc:474:replace_alu$722.BB[3]
.sym 2309 $abc$4298$auto$alumacc.cc:474:replace_alu$722.BB[2]
.sym 2310 $abc$4298$auto$alumacc.cc:474:replace_alu$722.BB[5]
.sym 2314 $abc$4298$auto$alumacc.cc:474:replace_alu$722.BB[6]
.sym 2317 $abc$4298$auto$alumacc.cc:474:replace_alu$722.BB[4]
.sym 2318 $abc$4298$auto$alumacc.cc:474:replace_alu$722.BB[7]
.sym 2319 $nextpnr_ICESTORM_LC_2$O
.sym 2322 $auto$alumacc.cc:474:replace_alu$722.C[1]
.sym 2325 $auto$alumacc.cc:474:replace_alu$722.C[2]
.sym 2328 $abc$4298$auto$alumacc.cc:474:replace_alu$722.BB[1]
.sym 2331 $auto$alumacc.cc:474:replace_alu$722.C[3]
.sym 2334 $abc$4298$auto$alumacc.cc:474:replace_alu$722.BB[2]
.sym 2337 $auto$alumacc.cc:474:replace_alu$722.C[4]
.sym 2339 $abc$4298$auto$alumacc.cc:474:replace_alu$722.BB[3]
.sym 2340 $PACKER_VCC_NET
.sym 2343 $auto$alumacc.cc:474:replace_alu$722.C[5]
.sym 2345 $abc$4298$auto$alumacc.cc:474:replace_alu$722.BB[4]
.sym 2346 $PACKER_VCC_NET
.sym 2349 $auto$alumacc.cc:474:replace_alu$722.C[6]
.sym 2351 $PACKER_VCC_NET
.sym 2352 $abc$4298$auto$alumacc.cc:474:replace_alu$722.BB[5]
.sym 2355 $auto$alumacc.cc:474:replace_alu$722.C[7]
.sym 2357 $PACKER_VCC_NET
.sym 2358 $abc$4298$auto$alumacc.cc:474:replace_alu$722.BB[6]
.sym 2361 $auto$alumacc.cc:474:replace_alu$722.C[8]
.sym 2363 $abc$4298$auto$alumacc.cc:474:replace_alu$722.BB[7]
.sym 2371 $abc$4298$add$cmd_param_bram.v:221$126_Y[2]
.sym 2372 $abc$4298$add$cmd_param_bram.v:221$126_Y[3]
.sym 2373 $abc$4298$add$cmd_param_bram.v:221$126_Y[4]
.sym 2374 $abc$4298$add$cmd_param_bram.v:221$126_Y[5]
.sym 2375 $abc$4298$add$cmd_param_bram.v:221$126_Y[6]
.sym 2376 $abc$4298$add$cmd_param_bram.v:221$126_Y[7]
.sym 2393 delay[1]
.sym 2394 $abc$4298$add$cmd_param_bram.v:221$126_Y[4]
.sym 2396 delay[5]
.sym 2397 delay[3]
.sym 2398 delay[7]
.sym 2400 delay[6]
.sym 2404 delay[4]
.sym 2412 $abc$4298$auto$alumacc.cc:474:replace_alu$722.BB[9]
.sym 2414 $abc$4298$auto$alumacc.cc:474:replace_alu$722.BB[14]
.sym 2417 $auto$alumacc.cc:474:replace_alu$722.C[8]
.sym 2423 $abc$4298$auto$alumacc.cc:474:replace_alu$722.BB[8]
.sym 2424 $abc$4298$auto$alumacc.cc:474:replace_alu$722.BB[12]
.sym 2425 $abc$4298$auto$alumacc.cc:474:replace_alu$722.BB[11]
.sym 2426 $abc$4298$auto$alumacc.cc:474:replace_alu$722.BB[13]
.sym 2428 $abc$4298$auto$alumacc.cc:474:replace_alu$722.BB[15]
.sym 2435 $abc$4298$auto$alumacc.cc:474:replace_alu$722.BB[10]
.sym 2441 $abc$4298$auto$alumacc.cc:474:replace_alu$722.BB[9]
.sym 2451 $abc$4298$auto$alumacc.cc:474:replace_alu$722.BB[14]
.sym 2454 $auto$alumacc.cc:474:replace_alu$722.C[9]
.sym 2456 $abc$4298$auto$alumacc.cc:474:replace_alu$722.BB[8]
.sym 2460 $auto$alumacc.cc:474:replace_alu$722.C[10]
.sym 2463 $abc$4298$auto$alumacc.cc:474:replace_alu$722.BB[9]
.sym 2466 $auto$alumacc.cc:474:replace_alu$722.C[11]
.sym 2469 $abc$4298$auto$alumacc.cc:474:replace_alu$722.BB[10]
.sym 2472 $auto$alumacc.cc:474:replace_alu$722.C[12]
.sym 2475 $abc$4298$auto$alumacc.cc:474:replace_alu$722.BB[11]
.sym 2478 $auto$alumacc.cc:474:replace_alu$722.C[13]
.sym 2481 $abc$4298$auto$alumacc.cc:474:replace_alu$722.BB[12]
.sym 2484 $auto$alumacc.cc:474:replace_alu$722.C[14]
.sym 2486 $abc$4298$auto$alumacc.cc:474:replace_alu$722.BB[13]
.sym 2490 $auto$alumacc.cc:474:replace_alu$722.C[15]
.sym 2493 $abc$4298$auto$alumacc.cc:474:replace_alu$722.BB[14]
.sym 2496 $nextpnr_ICESTORM_LC_3$I3
.sym 2498 $abc$4298$auto$alumacc.cc:474:replace_alu$722.BB[15]
.sym 2504 $abc$4298$add$cmd_param_bram.v:221$126_Y[8]
.sym 2505 $abc$4298$add$cmd_param_bram.v:221$126_Y[9]
.sym 2506 $abc$4298$add$cmd_param_bram.v:221$126_Y[10]
.sym 2507 $abc$4298$add$cmd_param_bram.v:221$126_Y[11]
.sym 2508 $abc$4298$add$cmd_param_bram.v:221$126_Y[12]
.sym 2509 $abc$4298$add$cmd_param_bram.v:221$126_Y[13]
.sym 2510 $abc$4298$add$cmd_param_bram.v:221$126_Y[14]
.sym 2511 $abc$4298$add$cmd_param_bram.v:221$126_Y[15]
.sym 2524 $abc$4298$auto$alumacc.cc:474:replace_alu$722.BB[15]
.sym 2528 $abc$4298$add$cmd_param_bram.v:221$126_Y[2]
.sym 2531 $abc$4298$procmux$557.B_AND_S[72]_new_
.sym 2532 delay[14]
.sym 2533 delay[15]
.sym 2535 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2845[3]_new_
.sym 2536 $abc$4298$add$cmd_param_bram.v:221$126_Y[6]
.sym 2537 delay[2]
.sym 2538 $abc$4298$add$cmd_param_bram.v:221$126_Y[7]
.sym 2539 $abc$4298$add$cmd_param_bram.v:221$126_Y[9]
.sym 2540 $abc$4298$auto$alumacc.cc:474:replace_alu$722.BB[15]
.sym 2552 $nextpnr_ICESTORM_LC_3$I3
.sym 2559 delay[2]
.sym 2564 delay[12]
.sym 2566 delay[13]
.sym 2573 delay[10]
.sym 2574 delay[5]
.sym 2575 delay[0]
.sym 2577 delay[1]
.sym 2578 delay[4]
.sym 2585 delay[8]
.sym 2588 delay[11]
.sym 2593 $nextpnr_ICESTORM_LC_3$I3
.sym 2596 delay[8]
.sym 2605 delay[12]
.sym 2609 delay[11]
.sym 2614 delay[13]
.sym 2623 delay[10]
.sym 2626 delay[1]
.sym 2627 delay[5]
.sym 2628 delay[0]
.sym 2629 delay[4]
.sym 2633 delay[2]
.sym 2639 delay[10]
.sym 2640 delay[5]
.sym 2641 delay[7]
.sym 2642 delay[6]
.sym 2643 delay[8]
.sym 2644 delay[4]
.sym 2645 $abc$4298$new_n237_
.sym 2646 delay[11]
.sym 2665 delay[9]
.sym 2671 $abc$4298$add$cmd_param_bram.v:221$126_Y[14]
.sym 2673 $abc$4298$add$cmd_param_bram.v:221$126_Y[15]
.sym 2686 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$4043
.sym 2692 $abc$4298$new_n239_
.sym 2693 delay[13]
.sym 2694 delay[14]
.sym 2696 $abc$4298$add$cmd_param_bram.v:221$126_Y[12]
.sym 2697 $abc$4298$add$cmd_param_bram.v:221$126_Y[13]
.sym 2700 $abc$4298$auto$alumacc.cc:491:replace_alu$724[15]
.sym 2703 $abc$4298$new_n238_
.sym 2704 $abc$4298$auto$rtlil.cc:1835:ReduceAnd$726_new_
.sym 2706 $abc$4298$new_n240_
.sym 2708 delay[10]
.sym 2709 delay[5]
.sym 2711 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2845[3]_new_
.sym 2712 $abc$4298$add$cmd_param_bram.v:221$126_Y[2]
.sym 2715 delay[11]
.sym 2717 $abc$4298$procmux$557.B_AND_S[72]_new_
.sym 2718 delay[2]
.sym 2719 delay[6]
.sym 2720 delay[8]
.sym 2722 $abc$4298$new_n237_
.sym 2723 delay[9]
.sym 2725 delay[6]
.sym 2726 delay[13]
.sym 2727 delay[9]
.sym 2728 delay[8]
.sym 2731 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2845[3]_new_
.sym 2732 $abc$4298$procmux$557.B_AND_S[72]_new_
.sym 2733 $abc$4298$add$cmd_param_bram.v:221$126_Y[13]
.sym 2737 $abc$4298$procmux$557.B_AND_S[72]_new_
.sym 2739 $abc$4298$add$cmd_param_bram.v:221$126_Y[2]
.sym 2740 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2845[3]_new_
.sym 2743 delay[11]
.sym 2744 delay[14]
.sym 2745 delay[2]
.sym 2746 delay[10]
.sym 2749 $abc$4298$new_n239_
.sym 2750 $abc$4298$new_n240_
.sym 2751 $abc$4298$new_n238_
.sym 2752 $abc$4298$new_n237_
.sym 2757 delay[5]
.sym 2762 $abc$4298$auto$alumacc.cc:491:replace_alu$724[15]
.sym 2764 $abc$4298$auto$rtlil.cc:1835:ReduceAnd$726_new_
.sym 2767 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2845[3]_new_
.sym 2768 $abc$4298$add$cmd_param_bram.v:221$126_Y[12]
.sym 2770 $abc$4298$procmux$557.B_AND_S[72]_new_
.sym 2771 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$4091_$glb_ce
.sym 2772 CLK$SB_IO_IN_$glb_clk
.sym 2775 $abc$4298$procmux$557.B_AND_S[72]_new_
.sym 2776 delay[15]
.sym 2777 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2845[3]_new_
.sym 2778 $abc$4298$new_n276_
.sym 2779 $abc$4298$procmux$552_CMP_new_
.sym 2780 $abc$4298$new_n275_
.sym 2781 delay[9]
.sym 2789 delay[6]
.sym 2790 delay[13]
.sym 2791 delay[11]
.sym 2793 delay[10]
.sym 2795 delay[5]
.sym 2797 delay[7]
.sym 2821 $abc$4298$auto$ice40_ffinit.cc:141:execute$4280
.sym 2837 delay[14]
.sym 2844 $abc$4298$procmux$557.B_AND_S[72]_new_
.sym 2845 delay[15]
.sym 2850 delay[9]
.sym 2854 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2845[3]_new_
.sym 2855 $abc$4298$add$cmd_param_bram.v:221$126_Y[14]
.sym 2873 $abc$4298$add$cmd_param_bram.v:221$126_Y[14]
.sym 2874 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2845[3]_new_
.sym 2875 $abc$4298$procmux$557.B_AND_S[72]_new_
.sym 2880 delay[9]
.sym 2885 delay[14]
.sym 2898 delay[15]
.sym 2906 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$4091_$glb_ce
.sym 2907 CLK$SB_IO_IN_$glb_clk
.sym 2909 state[0]
.sym 2910 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2003[1]_new_inv_
.sym 2911 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3652_new_
.sym 2912 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3531_new_
.sym 2913 $abc$4298$new_n212_
.sym 2914 $abc$4298$new_n278_
.sym 2915 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2136[0]_new_inv_
.sym 2916 state[1]
.sym 2927 delay[14]
.sym 2932 delay[15]
.sym 2940 $abc$4298$auto$ice40_ffinit.cc:141:execute$4284
.sym 2941 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3498
.sym 2942 state[0]
.sym 2963 state[3]
.sym 2964 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3498
.sym 2965 state[2]
.sym 2968 $abc$4298$auto$ice40_ffinit.cc:140:execute$4279
.sym 2969 state[3]
.sym 2970 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3498
.sym 2971 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2008[1]_new_inv_
.sym 2978 state[0]
.sym 2993 state[1]
.sym 2995 state[0]
.sym 2996 state[2]
.sym 2997 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2008[1]_new_inv_
.sym 2998 state[3]
.sym 3004 $abc$4298$auto$ice40_ffinit.cc:140:execute$4279
.sym 3019 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2008[1]_new_inv_
.sym 3020 state[3]
.sym 3021 state[0]
.sym 3022 state[2]
.sym 3032 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3498
.sym 3033 state[1]
.sym 3041 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3498
.sym 3042 CLK$SB_IO_IN_$glb_clk
.sym 3044 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$4043
.sym 3045 $abc$4298$new_n265_
.sym 3046 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2859[1]_new_
.sym 3047 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2859[2]_new_
.sym 3048 $abc$4298$auto$opt_reduce.cc:132:opt_mux$690_new_inv_
.sym 3049 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3510
.sym 3050 $abc$4298$new_n268_
.sym 3051 $abc$4298$procmux$570_CMP_new_
.sym 3058 $abc$4298$new_n222_
.sym 3059 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3531_new_
.sym 3061 state[1]
.sym 3066 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$4091
.sym 3067 state[3]
.sym 3068 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$3707[1]_new_
.sym 3078 state[1]
.sym 3083 DC$SB_IO_OUT
.sym 3099 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$4043
.sym 3120 $PACKER_GND_NET
.sym 3123 state[5]
.sym 3124 state[7]
.sym 3126 state[6]
.sym 3127 state[4]
.sym 3136 state[4]
.sym 3137 state[7]
.sym 3138 state[5]
.sym 3139 state[6]
.sym 3145 $PACKER_GND_NET
.sym 3150 $PACKER_GND_NET
.sym 3160 $PACKER_GND_NET
.sym 3169 $PACKER_GND_NET
.sym 3176 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$4043
.sym 3177 CLK$SB_IO_IN_$glb_clk
.sym 3180 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3504
.sym 3182 $abc$4298$auto$ice40_ffinit.cc:141:execute$4268
.sym 3184 $abc$4298$procmux$557.B_AND_S[34]_new_
.sym 3185 $abc$4298$procmux$557.B_AND_S[18]_new_
.sym 3186 $abc$4298$new_n214_
.sym 3195 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2008[1]_new_inv_
.sym 3198 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$4043
.sym 3200 $abc$4298$new_n265_
.sym 3202 $abc$4298$auto$ice40_ffinit.cc:141:execute$4288
.sym 3204 $0\scl[0:0]
.sym 3206 state[2]
.sym 3242 $abc$4298$auto$ice40_ffinit.cc:141:execute$4280
.sym 3259 $abc$4298$auto$ice40_ffinit.cc:141:execute$4268
.sym 3266 $abc$4298$auto$ice40_ffinit.cc:141:execute$4280
.sym 3296 $abc$4298$auto$ice40_ffinit.cc:141:execute$4268
.sym 3326 RST$SB_IO_OUT
.sym 3333 $abc$4298$auto$ice40_ffinit.cc:141:execute$4288
.sym 3340 SCL$SB_IO_OUT
.sym 3449 $0\scl[0:0]
.sym 3456 SCL$SB_IO_OUT
.sym 4253 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$4043
.sym 4566 delay[0]
.sym 4567 $abc$4298$procmux$557.B_AND_S[72]_new_
.sym 4568 $abc$4298$add$cmd_param_bram.v:221$126_Y[3]
.sym 4575 delay[1]
.sym 4576 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2845[3]_new_
.sym 4582 delay[7]
.sym 4583 $PACKER_VCC_NET
.sym 4584 delay[6]
.sym 4586 $abc$4298$add$cmd_param_bram.v:221$126_Y[0]
.sym 4593 delay[3]
.sym 4596 delay[4]
.sym 4601 delay[3]
.sym 4604 $abc$4298$add$cmd_param_bram.v:221$126_Y[0]
.sym 4605 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2845[3]_new_
.sym 4607 $abc$4298$procmux$557.B_AND_S[72]_new_
.sym 4610 $abc$4298$procmux$557.B_AND_S[72]_new_
.sym 4611 delay[0]
.sym 4612 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2845[3]_new_
.sym 4613 delay[1]
.sym 4618 delay[6]
.sym 4622 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2845[3]_new_
.sym 4623 $abc$4298$add$cmd_param_bram.v:221$126_Y[3]
.sym 4624 $abc$4298$procmux$557.B_AND_S[72]_new_
.sym 4630 delay[0]
.sym 4631 $PACKER_VCC_NET
.sym 4634 delay[4]
.sym 4640 delay[7]
.sym 4644 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$4091_$glb_ce
.sym 4645 CLK$SB_IO_IN_$glb_clk
.sym 4662 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2845[3]_new_
.sym 4663 $abc$4298$procmux$557.B_AND_S[72]_new_
.sym 4692 delay[3]
.sym 4697 delay[0]
.sym 4698 delay[1]
.sym 4706 delay[5]
.sym 4709 delay[2]
.sym 4710 delay[6]
.sym 4714 delay[4]
.sym 4716 delay[7]
.sym 4720 $nextpnr_ICESTORM_LC_8$O
.sym 4723 delay[0]
.sym 4726 $auto$alumacc.cc:474:replace_alu$738.C[2]
.sym 4729 delay[1]
.sym 4732 $auto$alumacc.cc:474:replace_alu$738.C[3]
.sym 4734 delay[2]
.sym 4736 $auto$alumacc.cc:474:replace_alu$738.C[2]
.sym 4738 $auto$alumacc.cc:474:replace_alu$738.C[4]
.sym 4740 delay[3]
.sym 4742 $auto$alumacc.cc:474:replace_alu$738.C[3]
.sym 4744 $auto$alumacc.cc:474:replace_alu$738.C[5]
.sym 4746 delay[4]
.sym 4748 $auto$alumacc.cc:474:replace_alu$738.C[4]
.sym 4750 $auto$alumacc.cc:474:replace_alu$738.C[6]
.sym 4752 delay[5]
.sym 4754 $auto$alumacc.cc:474:replace_alu$738.C[5]
.sym 4756 $auto$alumacc.cc:474:replace_alu$738.C[7]
.sym 4759 delay[6]
.sym 4760 $auto$alumacc.cc:474:replace_alu$738.C[6]
.sym 4762 $auto$alumacc.cc:474:replace_alu$738.C[8]
.sym 4765 delay[7]
.sym 4766 $auto$alumacc.cc:474:replace_alu$738.C[7]
.sym 4801 $abc$4298$add$cmd_param_bram.v:221$126_Y[5]
.sym 4806 $auto$alumacc.cc:474:replace_alu$738.C[8]
.sym 4811 delay[10]
.sym 4818 delay[11]
.sym 4823 delay[8]
.sym 4833 delay[9]
.sym 4834 delay[12]
.sym 4836 delay[13]
.sym 4839 delay[15]
.sym 4840 delay[14]
.sym 4843 $auto$alumacc.cc:474:replace_alu$738.C[9]
.sym 4845 delay[8]
.sym 4847 $auto$alumacc.cc:474:replace_alu$738.C[8]
.sym 4849 $auto$alumacc.cc:474:replace_alu$738.C[10]
.sym 4851 delay[9]
.sym 4853 $auto$alumacc.cc:474:replace_alu$738.C[9]
.sym 4855 $auto$alumacc.cc:474:replace_alu$738.C[11]
.sym 4858 delay[10]
.sym 4859 $auto$alumacc.cc:474:replace_alu$738.C[10]
.sym 4861 $auto$alumacc.cc:474:replace_alu$738.C[12]
.sym 4864 delay[11]
.sym 4865 $auto$alumacc.cc:474:replace_alu$738.C[11]
.sym 4867 $auto$alumacc.cc:474:replace_alu$738.C[13]
.sym 4869 delay[12]
.sym 4871 $auto$alumacc.cc:474:replace_alu$738.C[12]
.sym 4873 $auto$alumacc.cc:474:replace_alu$738.C[14]
.sym 4875 delay[13]
.sym 4877 $auto$alumacc.cc:474:replace_alu$738.C[13]
.sym 4879 $auto$alumacc.cc:474:replace_alu$738.C[15]
.sym 4882 delay[14]
.sym 4883 $auto$alumacc.cc:474:replace_alu$738.C[14]
.sym 4886 delay[15]
.sym 4889 $auto$alumacc.cc:474:replace_alu$738.C[15]
.sym 4934 $abc$4298$add$cmd_param_bram.v:221$126_Y[8]
.sym 4936 $abc$4298$add$cmd_param_bram.v:221$126_Y[10]
.sym 4937 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2845[3]_new_
.sym 4938 $abc$4298$add$cmd_param_bram.v:221$126_Y[6]
.sym 4940 $abc$4298$add$cmd_param_bram.v:221$126_Y[7]
.sym 4941 delay[12]
.sym 4942 $abc$4298$add$cmd_param_bram.v:221$126_Y[4]
.sym 4943 $abc$4298$procmux$557.B_AND_S[72]_new_
.sym 4944 delay[15]
.sym 4945 $abc$4298$add$cmd_param_bram.v:221$126_Y[11]
.sym 4947 delay[3]
.sym 4952 delay[7]
.sym 4961 $abc$4298$add$cmd_param_bram.v:221$126_Y[5]
.sym 4967 $abc$4298$procmux$557.B_AND_S[72]_new_
.sym 4968 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2845[3]_new_
.sym 4969 $abc$4298$add$cmd_param_bram.v:221$126_Y[10]
.sym 4973 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2845[3]_new_
.sym 4974 $abc$4298$add$cmd_param_bram.v:221$126_Y[5]
.sym 4976 $abc$4298$procmux$557.B_AND_S[72]_new_
.sym 4979 $abc$4298$procmux$557.B_AND_S[72]_new_
.sym 4981 $abc$4298$add$cmd_param_bram.v:221$126_Y[7]
.sym 4982 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2845[3]_new_
.sym 4985 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2845[3]_new_
.sym 4986 $abc$4298$add$cmd_param_bram.v:221$126_Y[6]
.sym 4988 $abc$4298$procmux$557.B_AND_S[72]_new_
.sym 4991 $abc$4298$procmux$557.B_AND_S[72]_new_
.sym 4992 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2845[3]_new_
.sym 4993 $abc$4298$add$cmd_param_bram.v:221$126_Y[8]
.sym 4997 $abc$4298$add$cmd_param_bram.v:221$126_Y[4]
.sym 4999 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2845[3]_new_
.sym 5000 $abc$4298$procmux$557.B_AND_S[72]_new_
.sym 5003 delay[3]
.sym 5004 delay[15]
.sym 5005 delay[7]
.sym 5006 delay[12]
.sym 5009 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2845[3]_new_
.sym 5010 $abc$4298$add$cmd_param_bram.v:221$126_Y[11]
.sym 5012 $abc$4298$procmux$557.B_AND_S[72]_new_
.sym 5013 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$4091_$glb_ce
.sym 5014 CLK$SB_IO_IN_$glb_clk
.sym 5041 $0\scl[0:0]
.sym 5046 delay[9]
.sym 5049 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3652_new_
.sym 5051 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3531_new_
.sym 5057 $abc$4298$procmux$557.B_AND_S[9]_new_
.sym 5059 $abc$4298$add$cmd_param_bram.v:221$126_Y[9]
.sym 5060 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2845[3]_new_
.sym 5063 $abc$4298$add$cmd_param_bram.v:221$126_Y[15]
.sym 5064 state[1]
.sym 5072 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$3707[1]_new_
.sym 5074 $abc$4298$procmux$557.B_AND_S[72]_new_
.sym 5078 $abc$4298$procmux$552_CMP_new_
.sym 5079 $abc$4298$auto$wreduce.cc:455:run$698[0]_new_
.sym 5084 $abc$4298$auto$alumacc.cc:491:replace_alu$719[15]
.sym 5085 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$4091
.sym 5087 $abc$4298$auto$ice40_ffinit.cc:140:execute$4279
.sym 5096 $abc$4298$procmux$552_CMP_new_
.sym 5097 $abc$4298$auto$wreduce.cc:455:run$698[0]_new_
.sym 5103 $abc$4298$procmux$557.B_AND_S[72]_new_
.sym 5104 $abc$4298$add$cmd_param_bram.v:221$126_Y[15]
.sym 5105 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2845[3]_new_
.sym 5108 state[1]
.sym 5109 $abc$4298$auto$alumacc.cc:491:replace_alu$719[15]
.sym 5110 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$4091
.sym 5114 $abc$4298$auto$wreduce.cc:455:run$698[0]_new_
.sym 5115 $abc$4298$procmux$552_CMP_new_
.sym 5116 $abc$4298$procmux$557.B_AND_S[9]_new_
.sym 5117 $abc$4298$auto$ice40_ffinit.cc:140:execute$4279
.sym 5120 state[1]
.sym 5122 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$4091
.sym 5126 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$3707[1]_new_
.sym 5129 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2845[3]_new_
.sym 5132 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2845[3]_new_
.sym 5133 $abc$4298$add$cmd_param_bram.v:221$126_Y[9]
.sym 5134 $abc$4298$procmux$557.B_AND_S[72]_new_
.sym 5136 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$4091_$glb_ce
.sym 5137 CLK$SB_IO_IN_$glb_clk
.sym 5151 $abc$4298$procmux$557.B_AND_S[9]_new_
.sym 5153 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3877
.sym 5160 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$3707[1]_new_
.sym 5164 $abc$4298$auto$ice40_ffinit.cc:141:execute$4292
.sym 5167 $abc$4298$auto$dff2dffe.cc:175:make_patterns_logic$3537
.sym 5171 state[0]
.sym 5180 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3498
.sym 5181 $abc$4298$procmux$557.B_AND_S[72]_new_
.sym 5184 state[3]
.sym 5185 $abc$4298$auto$dff2dffe.cc:175:make_patterns_logic$3537
.sym 5186 $abc$4298$new_n275_
.sym 5187 $abc$4298$new_n222_
.sym 5188 state[2]
.sym 5189 $abc$4298$new_n265_
.sym 5191 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2859[2]_new_
.sym 5192 $abc$4298$new_n276_
.sym 5197 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2008[1]_new_inv_
.sym 5202 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2136[0]_new_inv_
.sym 5204 state[0]
.sym 5205 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2003[1]_new_inv_
.sym 5207 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$4043
.sym 5209 $abc$4298$new_n278_
.sym 5211 state[1]
.sym 5213 $abc$4298$new_n275_
.sym 5214 $abc$4298$procmux$557.B_AND_S[72]_new_
.sym 5215 $abc$4298$new_n278_
.sym 5216 $abc$4298$new_n222_
.sym 5220 state[3]
.sym 5221 state[2]
.sym 5225 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2136[0]_new_inv_
.sym 5226 state[2]
.sym 5227 state[3]
.sym 5228 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2008[1]_new_inv_
.sym 5231 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2008[1]_new_inv_
.sym 5232 state[1]
.sym 5233 state[0]
.sym 5234 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2003[1]_new_inv_
.sym 5237 state[3]
.sym 5238 state[2]
.sym 5240 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2008[1]_new_inv_
.sym 5243 $abc$4298$auto$dff2dffe.cc:175:make_patterns_logic$3537
.sym 5244 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3498
.sym 5246 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2859[2]_new_
.sym 5250 state[0]
.sym 5251 state[1]
.sym 5255 $abc$4298$new_n276_
.sym 5256 $abc$4298$new_n265_
.sym 5258 $abc$4298$new_n275_
.sym 5259 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$4043
.sym 5260 CLK$SB_IO_IN_$glb_clk
.sym 5270 $abc$4298$new_n212_
.sym 5274 state[0]
.sym 5280 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3652_new_
.sym 5281 $0\scl[0:0]
.sym 5282 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3531_new_
.sym 5284 state[2]
.sym 5285 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3961
.sym 5287 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3652_new_
.sym 5289 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3531_new_
.sym 5291 $abc$4298$new_n212_
.sym 5292 $abc$4298$procmux$570_CMP_new_
.sym 5293 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3504
.sym 5304 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2008[1]_new_inv_
.sym 5305 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2859[1]_new_
.sym 5306 $abc$4298$auto$ice40_ffinit.cc:141:execute$4284
.sym 5307 $abc$4298$auto$ice40_ffinit.cc:141:execute$4288
.sym 5308 $abc$4298$procmux$557.B_AND_S[34]_new_
.sym 5311 state[0]
.sym 5312 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2003[1]_new_inv_
.sym 5315 $abc$4298$new_n212_
.sym 5316 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3510
.sym 5317 $abc$4298$procmux$557.B_AND_S[18]_new_
.sym 5318 state[1]
.sym 5323 $abc$4298$auto$opt_reduce.cc:132:opt_mux$690_new_inv_
.sym 5324 $abc$4298$auto$ice40_ffinit.cc:141:execute$4292
.sym 5325 $abc$4298$new_n268_
.sym 5326 $abc$4298$procmux$570_CMP_new_
.sym 5332 $0\scl[0:0]
.sym 5334 state[2]
.sym 5336 $abc$4298$new_n268_
.sym 5337 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2008[1]_new_inv_
.sym 5338 state[2]
.sym 5342 $abc$4298$procmux$557.B_AND_S[18]_new_
.sym 5343 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2859[1]_new_
.sym 5344 $abc$4298$procmux$557.B_AND_S[34]_new_
.sym 5345 $abc$4298$auto$opt_reduce.cc:132:opt_mux$690_new_inv_
.sym 5348 $0\scl[0:0]
.sym 5349 $abc$4298$procmux$570_CMP_new_
.sym 5354 $abc$4298$auto$ice40_ffinit.cc:141:execute$4292
.sym 5355 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3510
.sym 5356 $abc$4298$auto$ice40_ffinit.cc:141:execute$4284
.sym 5357 $abc$4298$auto$ice40_ffinit.cc:141:execute$4288
.sym 5360 $abc$4298$new_n268_
.sym 5361 state[0]
.sym 5362 state[1]
.sym 5363 $abc$4298$new_n212_
.sym 5366 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2008[1]_new_inv_
.sym 5367 state[1]
.sym 5368 state[0]
.sym 5369 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2003[1]_new_inv_
.sym 5373 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2008[1]_new_inv_
.sym 5374 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2003[1]_new_inv_
.sym 5378 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2008[1]_new_inv_
.sym 5379 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2003[1]_new_inv_
.sym 5380 state[0]
.sym 5381 state[1]
.sym 5399 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3510
.sym 5420 $abc$4298$procmux$570_CMP_new_
.sym 5426 state[0]
.sym 5427 $abc$4298$auto$ice40_ffinit.cc:141:execute$4284
.sym 5428 $abc$4298$auto$ice40_ffinit.cc:141:execute$4292
.sym 5430 $abc$4298$auto$opt_reduce.cc:132:opt_mux$690_new_inv_
.sym 5434 $abc$4298$auto$ice40_ffinit.cc:141:execute$4288
.sym 5437 $abc$4298$auto$ice40_ffinit.cc:141:execute$4268
.sym 5438 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$3707[1]_new_
.sym 5439 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3510
.sym 5440 state[1]
.sym 5441 $abc$4298$new_n214_
.sym 5443 state[0]
.sym 5447 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3652_new_
.sym 5450 $0\scl[0:0]
.sym 5451 $abc$4298$new_n212_
.sym 5453 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3504
.sym 5465 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3652_new_
.sym 5466 $abc$4298$auto$opt_reduce.cc:132:opt_mux$690_new_inv_
.sym 5477 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$3707[1]_new_
.sym 5480 $abc$4298$new_n214_
.sym 5489 $abc$4298$auto$ice40_ffinit.cc:141:execute$4288
.sym 5490 $abc$4298$auto$ice40_ffinit.cc:141:execute$4292
.sym 5491 $abc$4298$auto$ice40_ffinit.cc:141:execute$4284
.sym 5492 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3510
.sym 5495 $abc$4298$new_n212_
.sym 5496 state[1]
.sym 5497 state[0]
.sym 5498 $0\scl[0:0]
.sym 5501 state[1]
.sym 5502 $abc$4298$new_n212_
.sym 5503 state[0]
.sym 5504 $abc$4298$auto$ice40_ffinit.cc:141:execute$4268
.sym 5505 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3504
.sym 5506 CLK$SB_IO_IN_$glb_clk
.sym 5521 $abc$4298$auto$ice40_ffinit.cc:141:execute$4284
.sym 5522 $abc$4298$auto$ice40_ffinit.cc:141:execute$4292
.sym 5537 $0\scl[0:0]
.sym 5672 $0\scl[0:0]
.sym 5687 SCL$SB_IO_OUT
.sym 5707 SCL$SB_IO_OUT
.sym 5748 $0\scl[0:0]
.sym 5752 CLK$SB_IO_IN_$glb_clk
.sym 6518 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3877
.sym 6615 $abc$4298$auto$wreduce.cc:455:run$699[4]
.sym 6662 $abc$4298$new_n431_
.sym 6663 $abc$4298$sub$cmd_param_bram.v:328$145_Y[0]
.sym 6665 $abc$4298$new_n428_
.sym 6666 num_params_left[1]
.sym 6668 num_params_left[0]
.sym 6717 num_params_left[1]
.sym 6721 num_params_left[0]
.sym 6723 delay[8]
.sym 6724 delay[12]
.sym 6818 $abc$4298$new_n425_
.sym 6821 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3877
.sym 6822 $abc$4298$memory\num_cmd_params_bram$rdmux[0][0][0]$a$950[0]_new_inv_
.sym 6827 $abc$4298$procmux$557.B_AND_S[9]_new_
.sym 6828 $abc$4298$auto$alumacc.cc:491:replace_alu$719[15]
.sym 6869 $abc$4298$auto$alumacc.cc:491:replace_alu$719[15]
.sym 6872 $abc$4298$new_n425_
.sym 6908 delay[9]
.sym 6909 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3652_new_
.sym 6910 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3531_new_
.sym 6915 $0\scl[0:0]
.sym 6923 state[0]
.sym 6926 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3877
.sym 6931 $0\scl[0:0]
.sym 6968 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3516
.sym 6969 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3877
.sym 6970 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2831[3]_new_inv_
.sym 6971 $abc$4298$new_n222_
.sym 6972 $abc$4298$procmux$557.B_AND_S[9]_new_
.sym 6974 $abc$4298$new_n271_
.sym 6975 $abc$4298$auto$ice40_ffinit.cc:141:execute$4276
.sym 7013 $abc$4298$auto$dff2dffe.cc:175:make_patterns_logic$3537
.sym 7033 $abc$4298$auto$alumacc.cc:491:replace_alu$735[13]
.sym 7070 state[2]
.sym 7071 $abc$4298$new_n482_
.sym 7072 $abc$4298$procmux$557.B_AND_S[11]_new_
.sym 7074 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2110[0]_new_inv_
.sym 7076 state[3]
.sym 7112 $abc$4298$procmux$570_CMP_new_
.sym 7116 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3531_new_
.sym 7117 $abc$4298$auto$ice40_ffinit.cc:141:execute$4276
.sym 7119 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3652_new_
.sym 7123 $abc$4298$new_n212_
.sym 7174 $abc$4298$procmux$600_Y[2]
.sym 7175 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2817[2]_new_
.sym 7176 bit_counter[1]
.sym 7177 bit_counter[0]
.sym 7178 $abc$4298$auto$ice40_ffinit.cc:141:execute$4288
.sym 7179 $abc$4298$auto$ice40_ffinit.cc:141:execute$4272
.sym 7216 $abc$4298$procmux$570_CMP_new_
.sym 7220 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3961
.sym 7222 $abc$4298$memory\param_bram$rdmux[0][0][0]$a$1195[7]_new_inv_
.sym 7227 $PACKER_VCC_NET
.sym 7275 $abc$4298$auto$ice40_ffinit.cc:141:execute$4292
.sym 7277 bit_counter[2]
.sym 7278 $abc$4298$auto$dff2dffe.cc:175:make_patterns_logic$4033
.sym 7279 $abc$4298$procmux$600_Y[0]
.sym 7331 $0\scl[0:0]
.sym 7427 $abc$4298$auto$ice40_ffinit.cc:141:execute$4292
.sym 7433 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3510
.sym 7436 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3510
.sym 8405 num_params_left[3]
.sym 8406 $abc$4298$auto$alumacc.cc:474:replace_alu$733.BB[7]
.sym 8407 $auto$alumacc.cc:474:replace_alu$733.C[1]
.sym 8409 num_params_left[7]
.sym 8410 num_params_left[5]
.sym 8412 num_params_left[6]
.sym 8431 $abc$4298$eq$cmd_param_bram.v:309$140_Y_new_
.sym 8530 $abc$4298$sub$cmd_param_bram.v:328$145_Y[2]
.sym 8531 $abc$4298$sub$cmd_param_bram.v:328$145_Y[3]
.sym 8532 $abc$4298$sub$cmd_param_bram.v:328$145_Y[4]
.sym 8533 $abc$4298$sub$cmd_param_bram.v:328$145_Y[5]
.sym 8534 $abc$4298$sub$cmd_param_bram.v:328$145_Y[6]
.sym 8535 $abc$4298$sub$cmd_param_bram.v:328$145_Y[7]
.sym 8544 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3877
.sym 8547 $abc$4298$memory\num_cmd_params_bram$rdmux[0][0][0]$a$950[0]_new_inv_
.sym 8548 $PACKER_VCC_NET
.sym 8549 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3877
.sym 8550 $abc$4298$procmux$557.B_AND_S[9]_new_
.sym 8552 delay[5]
.sym 8554 delay[11]
.sym 8556 delay[10]
.sym 8558 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$3707[1]_new_
.sym 8560 delay[7]
.sym 8562 delay[6]
.sym 8571 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3877
.sym 8574 $abc$4298$auto$wreduce.cc:455:run$699[4]
.sym 8575 num_params_left[0]
.sym 8576 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$3707[1]_new_
.sym 8577 $abc$4298$new_n431_
.sym 8580 $PACKER_VCC_NET
.sym 8583 num_params_left[0]
.sym 8591 $abc$4298$eq$cmd_param_bram.v:309$140_Y_new_
.sym 8592 $abc$4298$memory\num_cmd_params_bram$rdmux[0][0][0]$a$950[1]_new_
.sym 8593 $abc$4298$memory\num_cmd_params_bram$rdmux[0][0][0]$a$950[0]_new_inv_
.sym 8594 $abc$4298$sub$cmd_param_bram.v:328$145_Y[0]
.sym 8596 $abc$4298$new_n428_
.sym 8597 $abc$4298$new_n425_
.sym 8598 $abc$4298$procmux$557.B_AND_S[9]_new_
.sym 8599 $abc$4298$new_n404_
.sym 8602 $abc$4298$sub$cmd_param_bram.v:328$145_Y[0]
.sym 8603 $abc$4298$new_n404_
.sym 8604 num_params_left[0]
.sym 8605 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$3707[1]_new_
.sym 8608 num_params_left[0]
.sym 8609 $PACKER_VCC_NET
.sym 8621 $abc$4298$procmux$557.B_AND_S[9]_new_
.sym 8622 $abc$4298$auto$wreduce.cc:455:run$699[4]
.sym 8623 $abc$4298$eq$cmd_param_bram.v:309$140_Y_new_
.sym 8626 $abc$4298$new_n428_
.sym 8627 $abc$4298$memory\num_cmd_params_bram$rdmux[0][0][0]$a$950[1]_new_
.sym 8629 $abc$4298$new_n425_
.sym 8639 $abc$4298$memory\num_cmd_params_bram$rdmux[0][0][0]$a$950[0]_new_inv_
.sym 8640 $abc$4298$new_n428_
.sym 8641 $abc$4298$new_n431_
.sym 8648 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3877
.sym 8649 CLK$SB_IO_IN_$glb_clk
.sym 8651 $abc$4298$sub$cmd_param_bram.v:328$145_Y[8]
.sym 8652 $abc$4298$sub$cmd_param_bram.v:328$145_Y[9]
.sym 8653 $abc$4298$sub$cmd_param_bram.v:328$145_Y[10]
.sym 8654 $abc$4298$sub$cmd_param_bram.v:328$145_Y[11]
.sym 8655 $abc$4298$sub$cmd_param_bram.v:328$145_Y[12]
.sym 8656 $abc$4298$sub$cmd_param_bram.v:328$145_Y[13]
.sym 8657 $abc$4298$new_n404_
.sym 8658 $abc$4298$auto$alumacc.cc:474:replace_alu$733.BB[1]
.sym 8666 $PACKER_VCC_NET
.sym 8673 num_params_left[1]
.sym 8676 $abc$4298$sub$cmd_param_bram.v:328$145_Y[12]
.sym 8677 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3877
.sym 8678 $abc$4298$memory\num_cmd_params_bram$rdmux[0][0][0]$a$950[1]_new_
.sym 8680 delay[14]
.sym 8682 num_params_left[9]
.sym 8683 delay[15]
.sym 8686 $abc$4298$sub$cmd_param_bram.v:328$145_Y[9]
.sym 8694 $PACKER_VCC_NET
.sym 8697 delay[9]
.sym 8702 $PACKER_VCC_NET
.sym 8703 delay[8]
.sym 8704 delay[12]
.sym 8712 delay[5]
.sym 8714 delay[11]
.sym 8716 delay[10]
.sym 8720 delay[7]
.sym 8722 delay[6]
.sym 8724 $nextpnr_ICESTORM_LC_4$O
.sym 8727 delay[5]
.sym 8730 $auto$alumacc.cc:474:replace_alu$717.C[7]
.sym 8733 delay[6]
.sym 8736 $auto$alumacc.cc:474:replace_alu$717.C[8]
.sym 8738 delay[7]
.sym 8739 $PACKER_VCC_NET
.sym 8742 $auto$alumacc.cc:474:replace_alu$717.C[9]
.sym 8744 delay[8]
.sym 8745 $PACKER_VCC_NET
.sym 8748 $auto$alumacc.cc:474:replace_alu$717.C[10]
.sym 8750 delay[9]
.sym 8754 $auto$alumacc.cc:474:replace_alu$717.C[11]
.sym 8756 $PACKER_VCC_NET
.sym 8757 delay[10]
.sym 8760 $auto$alumacc.cc:474:replace_alu$717.C[12]
.sym 8763 delay[11]
.sym 8766 $auto$alumacc.cc:474:replace_alu$717.C[13]
.sym 8768 $PACKER_VCC_NET
.sym 8769 delay[12]
.sym 8774 num_params_left[11]
.sym 8775 num_params_left[10]
.sym 8776 num_params_left[8]
.sym 8777 num_params_left[13]
.sym 8778 $abc$4298$new_n420_
.sym 8779 $abc$4298$auto$alumacc.cc:474:replace_alu$733.BB[13]
.sym 8780 $abc$4298$new_n401_
.sym 8781 $abc$4298$auto$alumacc.cc:474:replace_alu$733.BB[11]
.sym 8786 $abc$4298$auto$wreduce.cc:455:run$699[4]
.sym 8790 $PACKER_VCC_NET
.sym 8792 $abc$4298$auto$alumacc.cc:491:replace_alu$735[13]
.sym 8800 state[1]
.sym 8802 $abc$4298$procmux$557.B_AND_S[11]_new_
.sym 8804 num_params_left[12]
.sym 8806 $abc$4298$new_n404_
.sym 8807 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$4091
.sym 8808 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3531_new_
.sym 8809 $abc$4298$new_n222_
.sym 8810 $auto$alumacc.cc:474:replace_alu$717.C[13]
.sym 8815 num_params_left[1]
.sym 8821 $abc$4298$new_n404_
.sym 8827 num_params_left[0]
.sym 8829 $abc$4298$new_n271_
.sym 8838 delay[13]
.sym 8840 delay[14]
.sym 8843 delay[15]
.sym 8847 $auto$alumacc.cc:474:replace_alu$717.C[14]
.sym 8849 delay[13]
.sym 8853 $auto$alumacc.cc:474:replace_alu$717.C[15]
.sym 8855 delay[14]
.sym 8859 $nextpnr_ICESTORM_LC_5$I3
.sym 8861 delay[15]
.sym 8869 $nextpnr_ICESTORM_LC_5$I3
.sym 8884 $abc$4298$new_n404_
.sym 8885 $abc$4298$new_n271_
.sym 8886 num_params_left[1]
.sym 8887 num_params_left[0]
.sym 8897 $abc$4298$new_n324_
.sym 8898 num_params_left[12]
.sym 8899 $abc$4298$memory\cmd_bram$rdmux[0][0][0]$a$813[7]_new_inv_
.sym 8900 num_params_left[9]
.sym 8901 $abc$4298$new_n410_
.sym 8902 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$3707[1]_new_
.sym 8903 $abc$4298$new_n406_
.sym 8904 $abc$4298$memory\cmd_bram$rdmux[0][0][0]$a$813[6]_new_inv_
.sym 8918 num_params_left[10]
.sym 8921 $abc$4298$new_n265_
.sym 8923 cmd_counter[1]
.sym 8924 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2008[1]_new_inv_
.sym 8928 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$4043
.sym 8929 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3516
.sym 8932 $abc$4298$eq$cmd_param_bram.v:309$140_Y_new_
.sym 8938 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3652_new_
.sym 8940 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3516
.sym 8941 $abc$4298$auto$alumacc.cc:491:replace_alu$719[15]
.sym 8945 state[0]
.sym 8948 $abc$4298$procmux$557.B_AND_S[11]_new_
.sym 8949 $abc$4298$new_n222_
.sym 8950 $abc$4298$new_n212_
.sym 8951 $abc$4298$procmux$570_CMP_new_
.sym 8953 $0\scl[0:0]
.sym 8954 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3516
.sym 8960 state[1]
.sym 8961 $abc$4298$auto$ice40_ffinit.cc:141:execute$4276
.sym 8966 $abc$4298$procmux$557.B_AND_S[9]_new_
.sym 8967 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$4091
.sym 8968 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3531_new_
.sym 8973 $abc$4298$procmux$570_CMP_new_
.sym 8974 $abc$4298$procmux$557.B_AND_S[11]_new_
.sym 8978 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3652_new_
.sym 8979 $abc$4298$procmux$557.B_AND_S[11]_new_
.sym 8983 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$4091
.sym 8984 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3531_new_
.sym 8985 state[1]
.sym 8986 $abc$4298$auto$alumacc.cc:491:replace_alu$719[15]
.sym 8990 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3516
.sym 8992 $0\scl[0:0]
.sym 8996 $abc$4298$procmux$557.B_AND_S[11]_new_
.sym 8997 $0\scl[0:0]
.sym 9007 state[1]
.sym 9008 state[0]
.sym 9010 $abc$4298$new_n212_
.sym 9013 $abc$4298$auto$ice40_ffinit.cc:141:execute$4276
.sym 9014 $abc$4298$new_n222_
.sym 9015 $abc$4298$procmux$557.B_AND_S[9]_new_
.sym 9017 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3516
.sym 9018 CLK$SB_IO_IN_$glb_clk
.sym 9020 $abc$4298$new_n291_
.sym 9021 data[7]
.sym 9022 $abc$4298$new_n487_
.sym 9023 data[6]
.sym 9024 $abc$4298$new_n294_
.sym 9025 $abc$4298$new_n308_
.sym 9026 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3961
.sym 9027 data[5]
.sym 9032 $PACKER_VCC_NET
.sym 9038 cmd_counter[0]
.sym 9039 cmd_counter[4]
.sym 9040 cmd_counter[2]
.sym 9045 $abc$4298$auto$ice40_ffinit.cc:141:execute$4288
.sym 9050 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$3707[1]_new_
.sym 9055 $abc$4298$new_n322_
.sym 9061 state[2]
.sym 9065 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2110[0]_new_inv_
.sym 9066 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$3707[1]_new_
.sym 9067 $abc$4298$new_n271_
.sym 9068 $abc$4298$auto$alumacc.cc:491:replace_alu$735[13]
.sym 9070 $abc$4298$new_n482_
.sym 9071 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2831[3]_new_inv_
.sym 9072 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2817[2]_new_
.sym 9073 $abc$4298$new_n212_
.sym 9075 state[3]
.sym 9076 $abc$4298$procmux$570_CMP_new_
.sym 9077 state[0]
.sym 9081 $abc$4298$new_n265_
.sym 9082 $0\scl[0:0]
.sym 9083 state[1]
.sym 9084 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2008[1]_new_inv_
.sym 9087 $abc$4298$procmux$557.B_AND_S[11]_new_
.sym 9088 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$4043
.sym 9091 state[1]
.sym 9094 $abc$4298$new_n271_
.sym 9095 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2831[3]_new_inv_
.sym 9096 $abc$4298$new_n265_
.sym 9097 $abc$4298$auto$alumacc.cc:491:replace_alu$735[13]
.sym 9100 $0\scl[0:0]
.sym 9101 state[1]
.sym 9102 $abc$4298$new_n212_
.sym 9103 $abc$4298$procmux$570_CMP_new_
.sym 9106 state[2]
.sym 9107 state[3]
.sym 9108 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2110[0]_new_inv_
.sym 9109 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2008[1]_new_inv_
.sym 9118 state[0]
.sym 9121 state[1]
.sym 9130 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2817[2]_new_
.sym 9131 $abc$4298$procmux$557.B_AND_S[11]_new_
.sym 9132 $abc$4298$new_n482_
.sym 9133 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$3707[1]_new_
.sym 9140 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$4043
.sym 9141 CLK$SB_IO_IN_$glb_clk
.sym 9143 $abc$4298$new_n310_
.sym 9144 $abc$4298$new_n292_
.sym 9145 $abc$4298$new_n480_
.sym 9146 $abc$4298$new_n293_
.sym 9147 $abc$4298$memory\param_bram$rdmux[0][0][0]$b$1196[6]_new_
.sym 9148 $abc$4298$new_n481_
.sym 9149 $abc$4298$new_n219_
.sym 9150 $abc$4298$new_n220_
.sym 9158 data[6]
.sym 9166 $abc$4298$auto$dff2dffe.cc:175:make_patterns_logic$3705
.sym 9173 $abc$4298$auto$ice40_ffinit.cc:141:execute$4272
.sym 9184 $PACKER_VCC_NET
.sym 9185 $abc$4298$auto$ice40_ffinit.cc:141:execute$4292
.sym 9186 $abc$4298$procmux$600_Y[2]
.sym 9187 bit_counter[2]
.sym 9193 $abc$4298$auto$ice40_ffinit.cc:141:execute$4292
.sym 9196 bit_counter[1]
.sym 9197 bit_counter[0]
.sym 9198 $abc$4298$auto$ice40_ffinit.cc:141:execute$4288
.sym 9202 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3510
.sym 9210 $abc$4298$auto$ice40_ffinit.cc:141:execute$4284
.sym 9213 $abc$4298$new_n481_
.sym 9214 $abc$4298$new_n219_
.sym 9215 $abc$4298$new_n220_
.sym 9216 $nextpnr_ICESTORM_LC_10$O
.sym 9219 bit_counter[0]
.sym 9222 $auto$alumacc.cc:474:replace_alu$747.C[2]
.sym 9224 $PACKER_VCC_NET
.sym 9225 bit_counter[1]
.sym 9229 $PACKER_VCC_NET
.sym 9230 bit_counter[2]
.sym 9232 $auto$alumacc.cc:474:replace_alu$747.C[2]
.sym 9235 $abc$4298$auto$ice40_ffinit.cc:141:execute$4288
.sym 9236 $abc$4298$auto$ice40_ffinit.cc:141:execute$4292
.sym 9237 $abc$4298$auto$ice40_ffinit.cc:141:execute$4284
.sym 9238 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3510
.sym 9244 $abc$4298$auto$ice40_ffinit.cc:141:execute$4284
.sym 9249 $abc$4298$auto$ice40_ffinit.cc:141:execute$4292
.sym 9253 $abc$4298$auto$ice40_ffinit.cc:141:execute$4292
.sym 9254 $abc$4298$auto$ice40_ffinit.cc:141:execute$4284
.sym 9255 $abc$4298$procmux$600_Y[2]
.sym 9256 $abc$4298$auto$ice40_ffinit.cc:141:execute$4288
.sym 9259 $abc$4298$auto$ice40_ffinit.cc:141:execute$4284
.sym 9260 $abc$4298$new_n220_
.sym 9261 $abc$4298$new_n219_
.sym 9262 $abc$4298$new_n481_
.sym 9263 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3510
.sym 9264 CLK$SB_IO_IN_$glb_clk
.sym 9268 $abc$4298$auto$ice40_ffinit.cc:141:execute$4284
.sym 9269 $abc$4298$new_n311_
.sym 9271 $abc$4298$new_n322_
.sym 9284 param_counter[6]
.sym 9287 param_counter[0]
.sym 9288 $PACKER_VCC_NET
.sym 9291 param_counter[1]
.sym 9297 param_counter[1]
.sym 9312 $PACKER_VCC_NET
.sym 9313 $abc$4298$auto$ice40_ffinit.cc:141:execute$4288
.sym 9316 $abc$4298$auto$ice40_ffinit.cc:141:execute$4292
.sym 9320 bit_counter[0]
.sym 9321 $abc$4298$auto$ice40_ffinit.cc:141:execute$4288
.sym 9325 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3510
.sym 9328 $abc$4298$procmux$600_Y[0]
.sym 9333 $abc$4298$auto$ice40_ffinit.cc:141:execute$4284
.sym 9338 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3510
.sym 9346 $abc$4298$procmux$600_Y[0]
.sym 9347 $abc$4298$auto$ice40_ffinit.cc:141:execute$4292
.sym 9348 $abc$4298$auto$ice40_ffinit.cc:141:execute$4284
.sym 9349 $abc$4298$auto$ice40_ffinit.cc:141:execute$4288
.sym 9360 $abc$4298$auto$ice40_ffinit.cc:141:execute$4288
.sym 9364 $abc$4298$auto$ice40_ffinit.cc:141:execute$4292
.sym 9366 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3510
.sym 9372 $PACKER_VCC_NET
.sym 9373 bit_counter[0]
.sym 9386 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3510
.sym 9387 CLK$SB_IO_IN_$glb_clk
.sym 9397 $abc$4298$auto$dff2dffe.cc:175:make_patterns_logic$4033
.sym 10513 $abc$4298$auto$alumacc.cc:474:replace_alu$733.BB[3]
.sym 10514 $abc$4298$auto$alumacc.cc:474:replace_alu$733.BB[6]
.sym 10515 $abc$4298$new_n416_
.sym 10517 num_params_left[4]
.sym 10519 $abc$4298$auto$alumacc.cc:474:replace_alu$733.BB[5]
.sym 10520 $abc$4298$auto$alumacc.cc:474:replace_alu$733.BB[4]
.sym 10556 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3877
.sym 10558 num_params_left[7]
.sym 10559 num_params_left[5]
.sym 10562 num_params_left[3]
.sym 10565 $abc$4298$sub$cmd_param_bram.v:328$145_Y[3]
.sym 10566 num_params_left[7]
.sym 10567 $abc$4298$sub$cmd_param_bram.v:328$145_Y[5]
.sym 10568 $abc$4298$sub$cmd_param_bram.v:328$145_Y[6]
.sym 10569 $abc$4298$sub$cmd_param_bram.v:328$145_Y[7]
.sym 10572 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$3707[1]_new_
.sym 10575 $abc$4298$new_n404_
.sym 10576 num_params_left[0]
.sym 10585 num_params_left[6]
.sym 10587 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$3707[1]_new_
.sym 10588 $abc$4298$new_n404_
.sym 10589 $abc$4298$sub$cmd_param_bram.v:328$145_Y[3]
.sym 10590 num_params_left[3]
.sym 10594 num_params_left[7]
.sym 10601 num_params_left[0]
.sym 10611 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$3707[1]_new_
.sym 10612 $abc$4298$new_n404_
.sym 10613 $abc$4298$sub$cmd_param_bram.v:328$145_Y[7]
.sym 10614 num_params_left[7]
.sym 10617 $abc$4298$new_n404_
.sym 10618 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$3707[1]_new_
.sym 10619 num_params_left[5]
.sym 10620 $abc$4298$sub$cmd_param_bram.v:328$145_Y[5]
.sym 10629 $abc$4298$new_n404_
.sym 10630 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$3707[1]_new_
.sym 10631 $abc$4298$sub$cmd_param_bram.v:328$145_Y[6]
.sym 10632 num_params_left[6]
.sym 10633 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3877
.sym 10634 CLK$SB_IO_IN_$glb_clk
.sym 10652 $abc$4298$memory\num_cmd_params_bram$rdmux[0][0][0]$a$950[1]_new_
.sym 10655 $abc$4298$auto$wreduce.cc:455:run$699[4]
.sym 10661 $abc$4298$new_n404_
.sym 10663 num_params_left[2]
.sym 10679 num_params_left[2]
.sym 10681 num_params_left[7]
.sym 10682 num_params_left[1]
.sym 10683 $PACKER_VCC_NET
.sym 10685 num_params_left[3]
.sym 10687 $PACKER_VCC_NET
.sym 10689 num_params_left[4]
.sym 10690 num_params_left[5]
.sym 10691 num_params_left[0]
.sym 10692 num_params_left[6]
.sym 10709 $nextpnr_ICESTORM_LC_9$O
.sym 10711 num_params_left[0]
.sym 10715 $auto$alumacc.cc:474:replace_alu$753.C[2]
.sym 10717 $PACKER_VCC_NET
.sym 10718 num_params_left[1]
.sym 10721 $auto$alumacc.cc:474:replace_alu$753.C[3]
.sym 10723 $PACKER_VCC_NET
.sym 10724 num_params_left[2]
.sym 10725 $auto$alumacc.cc:474:replace_alu$753.C[2]
.sym 10727 $auto$alumacc.cc:474:replace_alu$753.C[4]
.sym 10729 $PACKER_VCC_NET
.sym 10730 num_params_left[3]
.sym 10731 $auto$alumacc.cc:474:replace_alu$753.C[3]
.sym 10733 $auto$alumacc.cc:474:replace_alu$753.C[5]
.sym 10735 num_params_left[4]
.sym 10736 $PACKER_VCC_NET
.sym 10737 $auto$alumacc.cc:474:replace_alu$753.C[4]
.sym 10739 $auto$alumacc.cc:474:replace_alu$753.C[6]
.sym 10741 num_params_left[5]
.sym 10742 $PACKER_VCC_NET
.sym 10743 $auto$alumacc.cc:474:replace_alu$753.C[5]
.sym 10745 $auto$alumacc.cc:474:replace_alu$753.C[7]
.sym 10747 $PACKER_VCC_NET
.sym 10748 num_params_left[6]
.sym 10749 $auto$alumacc.cc:474:replace_alu$753.C[6]
.sym 10751 $auto$alumacc.cc:474:replace_alu$753.C[8]
.sym 10753 num_params_left[7]
.sym 10754 $PACKER_VCC_NET
.sym 10755 $auto$alumacc.cc:474:replace_alu$753.C[7]
.sym 10765 $abc$4298$auto$alumacc.cc:491:replace_alu$735[13]
.sym 10766 $abc$4298$new_n295_
.sym 10773 $PACKER_VCC_NET
.sym 10784 $abc$4298$sub$cmd_param_bram.v:328$145_Y[2]
.sym 10785 $abc$4298$sub$cmd_param_bram.v:328$145_Y[13]
.sym 10788 data[2]
.sym 10789 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$3707[1]_new_
.sym 10790 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3877
.sym 10793 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3961
.sym 10795 $auto$alumacc.cc:474:replace_alu$753.C[8]
.sym 10800 num_params_left[11]
.sym 10801 num_params_left[10]
.sym 10802 num_params_left[8]
.sym 10807 $PACKER_VCC_NET
.sym 10811 num_params_left[13]
.sym 10815 $PACKER_VCC_NET
.sym 10816 $abc$4298$procmux$557.B_AND_S[11]_new_
.sym 10817 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3652_new_
.sym 10818 num_params_left[12]
.sym 10822 num_params_left[9]
.sym 10828 num_params_left[1]
.sym 10829 $0\scl[0:0]
.sym 10830 $abc$4298$auto$alumacc.cc:491:replace_alu$735[13]
.sym 10832 $auto$alumacc.cc:474:replace_alu$753.C[9]
.sym 10834 $PACKER_VCC_NET
.sym 10835 num_params_left[8]
.sym 10836 $auto$alumacc.cc:474:replace_alu$753.C[8]
.sym 10838 $auto$alumacc.cc:474:replace_alu$753.C[10]
.sym 10840 num_params_left[9]
.sym 10841 $PACKER_VCC_NET
.sym 10842 $auto$alumacc.cc:474:replace_alu$753.C[9]
.sym 10844 $auto$alumacc.cc:474:replace_alu$753.C[11]
.sym 10846 num_params_left[10]
.sym 10847 $PACKER_VCC_NET
.sym 10848 $auto$alumacc.cc:474:replace_alu$753.C[10]
.sym 10850 $auto$alumacc.cc:474:replace_alu$753.C[12]
.sym 10852 num_params_left[11]
.sym 10853 $PACKER_VCC_NET
.sym 10854 $auto$alumacc.cc:474:replace_alu$753.C[11]
.sym 10856 $auto$alumacc.cc:474:replace_alu$753.C[13]
.sym 10858 $PACKER_VCC_NET
.sym 10859 num_params_left[12]
.sym 10860 $auto$alumacc.cc:474:replace_alu$753.C[12]
.sym 10863 $PACKER_VCC_NET
.sym 10864 num_params_left[13]
.sym 10866 $auto$alumacc.cc:474:replace_alu$753.C[13]
.sym 10869 $0\scl[0:0]
.sym 10870 $abc$4298$auto$alumacc.cc:491:replace_alu$735[13]
.sym 10871 $abc$4298$procmux$557.B_AND_S[11]_new_
.sym 10872 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3652_new_
.sym 10875 num_params_left[1]
.sym 10882 $abc$4298$new_n296_
.sym 10883 num_params_left[2]
.sym 10884 $abc$4298$auto$alumacc.cc:474:replace_alu$733.BB[8]
.sym 10885 $abc$4298$auto$alumacc.cc:474:replace_alu$733.BB[12]
.sym 10886 $abc$4298$new_n491_
.sym 10888 $abc$4298$auto$alumacc.cc:474:replace_alu$733.BB[9]
.sym 10889 $abc$4298$auto$dff2dffe.cc:175:make_patterns_logic$3537
.sym 10896 $abc$4298$eq$cmd_param_bram.v:309$140_Y_new_
.sym 10898 $abc$4298$auto$wreduce.cc:455:run$696[0]_new_
.sym 10899 cmd_counter[1]
.sym 10907 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3531_new_
.sym 10908 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3961
.sym 10910 $abc$4298$procmux$625_Y[2]_new_
.sym 10913 state[0]
.sym 10914 $abc$4298$auto$alumacc.cc:491:replace_alu$735[13]
.sym 10915 $abc$4298$new_n296_
.sym 10916 $abc$4298$new_n295_
.sym 10917 num_params_left[9]
.sym 10924 num_params_left[10]
.sym 10926 $abc$4298$sub$cmd_param_bram.v:328$145_Y[11]
.sym 10928 $abc$4298$procmux$625_Y[2]_new_
.sym 10929 $abc$4298$new_n404_
.sym 10931 $abc$4298$sub$cmd_param_bram.v:328$145_Y[8]
.sym 10933 $abc$4298$sub$cmd_param_bram.v:328$145_Y[10]
.sym 10936 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$3707[1]_new_
.sym 10937 $abc$4298$new_n401_
.sym 10939 num_params_left[11]
.sym 10942 num_params_left[13]
.sym 10943 $abc$4298$procmux$557.B_AND_S[9]_new_
.sym 10944 $abc$4298$sub$cmd_param_bram.v:328$145_Y[2]
.sym 10945 $abc$4298$sub$cmd_param_bram.v:328$145_Y[13]
.sym 10946 $abc$4298$eq$cmd_param_bram.v:309$140_Y_new_
.sym 10947 num_params_left[11]
.sym 10949 num_params_left[8]
.sym 10950 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3877
.sym 10951 $abc$4298$procmux$557.B_AND_S[9]_new_
.sym 10956 $abc$4298$new_n404_
.sym 10957 num_params_left[11]
.sym 10958 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$3707[1]_new_
.sym 10959 $abc$4298$sub$cmd_param_bram.v:328$145_Y[11]
.sym 10962 $abc$4298$sub$cmd_param_bram.v:328$145_Y[10]
.sym 10963 $abc$4298$new_n404_
.sym 10964 num_params_left[10]
.sym 10965 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$3707[1]_new_
.sym 10968 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$3707[1]_new_
.sym 10969 $abc$4298$sub$cmd_param_bram.v:328$145_Y[8]
.sym 10970 $abc$4298$new_n404_
.sym 10971 num_params_left[8]
.sym 10974 $abc$4298$new_n401_
.sym 10975 $abc$4298$new_n404_
.sym 10976 num_params_left[13]
.sym 10980 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$3707[1]_new_
.sym 10981 $abc$4298$procmux$625_Y[2]_new_
.sym 10982 $abc$4298$procmux$557.B_AND_S[9]_new_
.sym 10983 $abc$4298$sub$cmd_param_bram.v:328$145_Y[2]
.sym 10988 num_params_left[13]
.sym 10992 $abc$4298$sub$cmd_param_bram.v:328$145_Y[13]
.sym 10993 $abc$4298$procmux$557.B_AND_S[9]_new_
.sym 10994 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$3707[1]_new_
.sym 10995 $abc$4298$eq$cmd_param_bram.v:309$140_Y_new_
.sym 10999 num_params_left[11]
.sym 11002 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3877
.sym 11003 CLK$SB_IO_IN_$glb_clk
.sym 11005 data[1]
.sym 11006 $abc$4298$new_n377_
.sym 11007 data[2]
.sym 11008 $abc$4298$new_n351_
.sym 11009 $abc$4298$new_n394_
.sym 11010 $abc$4298$memrd$\cmd_bram$cmd_param_bram.v:249$130_DATA[3]_new_inv_
.sym 11011 $abc$4298$memrd$\cmd_bram$cmd_param_bram.v:249$130_DATA[5]_new_inv_
.sym 11012 data[0]
.sym 11022 $abc$4298$auto$dff2dffe.cc:175:make_patterns_logic$3537
.sym 11025 cmd_counter[4]
.sym 11029 $abc$4298$eq$cmd_param_bram.v:309$140_Y_new_
.sym 11033 $abc$4298$auto$dff2dffe.cc:175:make_patterns_logic$3658
.sym 11035 $abc$4298$new_n293_
.sym 11038 data[1]
.sym 11048 cmd_counter[3]
.sym 11049 cmd_counter[2]
.sym 11050 $abc$4298$procmux$557.B_AND_S[9]_new_
.sym 11052 state[1]
.sym 11054 $abc$4298$sub$cmd_param_bram.v:328$145_Y[12]
.sym 11055 cmd_counter[0]
.sym 11056 $abc$4298$sub$cmd_param_bram.v:328$145_Y[9]
.sym 11057 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3877
.sym 11058 $abc$4298$new_n404_
.sym 11059 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$3707[1]_new_
.sym 11061 $abc$4298$auto$dff2dffe.cc:175:make_patterns_logic$3537
.sym 11063 $abc$4298$new_n212_
.sym 11065 cmd_counter[1]
.sym 11066 $abc$4298$new_n410_
.sym 11068 $abc$4298$new_n406_
.sym 11071 num_params_left[12]
.sym 11072 $abc$4298$eq$cmd_param_bram.v:309$140_Y_new_
.sym 11073 state[0]
.sym 11074 $abc$4298$auto$alumacc.cc:491:replace_alu$735[13]
.sym 11076 $abc$4298$memrd$\cmd_bram$cmd_param_bram.v:249$130_DATA[5]_new_inv_
.sym 11077 num_params_left[9]
.sym 11081 $abc$4298$auto$dff2dffe.cc:175:make_patterns_logic$3537
.sym 11082 $abc$4298$memrd$\cmd_bram$cmd_param_bram.v:249$130_DATA[5]_new_inv_
.sym 11086 num_params_left[12]
.sym 11087 $abc$4298$new_n404_
.sym 11088 $abc$4298$new_n406_
.sym 11091 cmd_counter[0]
.sym 11092 cmd_counter[1]
.sym 11093 cmd_counter[3]
.sym 11094 cmd_counter[2]
.sym 11097 $abc$4298$sub$cmd_param_bram.v:328$145_Y[9]
.sym 11098 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$3707[1]_new_
.sym 11100 $abc$4298$new_n410_
.sym 11103 $abc$4298$procmux$557.B_AND_S[9]_new_
.sym 11104 $abc$4298$new_n404_
.sym 11105 num_params_left[9]
.sym 11106 $abc$4298$eq$cmd_param_bram.v:309$140_Y_new_
.sym 11109 $abc$4298$new_n212_
.sym 11110 state[1]
.sym 11111 $abc$4298$auto$alumacc.cc:491:replace_alu$735[13]
.sym 11112 state[0]
.sym 11115 $abc$4298$procmux$557.B_AND_S[9]_new_
.sym 11116 $abc$4298$sub$cmd_param_bram.v:328$145_Y[12]
.sym 11117 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$3707[1]_new_
.sym 11118 $abc$4298$eq$cmd_param_bram.v:309$140_Y_new_
.sym 11121 cmd_counter[2]
.sym 11122 cmd_counter[0]
.sym 11123 cmd_counter[1]
.sym 11124 cmd_counter[3]
.sym 11125 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3877
.sym 11126 CLK$SB_IO_IN_$glb_clk
.sym 11128 $abc$4298$auto$dff2dffe.cc:175:make_patterns_logic$3658
.sym 11129 $abc$4298$memrd$\param_bram$cmd_param_bram.v:327$144_DATA[2]_new_inv_
.sym 11130 $abc$4298$new_n353_
.sym 11131 $abc$4298$new_n368_
.sym 11132 $abc$4298$new_n327_
.sym 11133 data[3]
.sym 11134 $abc$4298$memory\param_bram$rdmux[0][0][0]$a$1195[4]_new_inv_
.sym 11135 data[4]
.sym 11144 cmd_counter[3]
.sym 11147 cmd_counter[2]
.sym 11149 cmd_counter[3]
.sym 11152 data[2]
.sym 11161 $abc$4298$new_n486_
.sym 11162 data[0]
.sym 11169 $abc$4298$new_n310_
.sym 11171 $abc$4298$new_n487_
.sym 11172 $abc$4298$new_n486_
.sym 11173 $abc$4298$new_n294_
.sym 11174 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$3707[1]_new_
.sym 11175 data[6]
.sym 11176 $abc$4298$memory\cmd_bram$rdmux[0][0][0]$a$813[6]_new_inv_
.sym 11177 $abc$4298$new_n324_
.sym 11178 $abc$4298$new_n292_
.sym 11179 $abc$4298$memory\cmd_bram$rdmux[0][0][0]$a$813[7]_new_inv_
.sym 11180 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3961
.sym 11182 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$3707[1]_new_
.sym 11184 data[5]
.sym 11185 $abc$4298$new_n296_
.sym 11186 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3652_new_
.sym 11187 $abc$4298$new_n322_
.sym 11188 $abc$4298$new_n295_
.sym 11190 $abc$4298$new_n308_
.sym 11191 $abc$4298$memory\param_bram$rdmux[0][0][0]$a$1195[7]_new_inv_
.sym 11193 $abc$4298$new_n291_
.sym 11194 data[7]
.sym 11195 $abc$4298$new_n293_
.sym 11196 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3531_new_
.sym 11199 param_counter[6]
.sym 11202 $abc$4298$new_n292_
.sym 11203 $abc$4298$new_n293_
.sym 11205 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$3707[1]_new_
.sym 11208 $abc$4298$new_n291_
.sym 11209 $abc$4298$memory\param_bram$rdmux[0][0][0]$a$1195[7]_new_inv_
.sym 11210 param_counter[6]
.sym 11211 $abc$4298$new_n294_
.sym 11214 $abc$4298$new_n322_
.sym 11215 $abc$4298$new_n486_
.sym 11216 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$3707[1]_new_
.sym 11217 $abc$4298$new_n293_
.sym 11220 $abc$4298$new_n295_
.sym 11221 $abc$4298$new_n310_
.sym 11222 $abc$4298$new_n308_
.sym 11223 data[6]
.sym 11226 data[7]
.sym 11227 $abc$4298$new_n295_
.sym 11228 $abc$4298$new_n296_
.sym 11229 $abc$4298$memory\cmd_bram$rdmux[0][0][0]$a$813[7]_new_inv_
.sym 11232 $abc$4298$memory\cmd_bram$rdmux[0][0][0]$a$813[6]_new_inv_
.sym 11235 $abc$4298$new_n296_
.sym 11238 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3531_new_
.sym 11241 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3652_new_
.sym 11244 $abc$4298$new_n324_
.sym 11245 $abc$4298$new_n487_
.sym 11246 $abc$4298$new_n295_
.sym 11247 data[5]
.sym 11248 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3961
.sym 11249 CLK$SB_IO_IN_$glb_clk
.sym 11253 param_counter[2]
.sym 11254 param_counter[3]
.sym 11255 param_counter[4]
.sym 11256 param_counter[5]
.sym 11257 param_counter[6]
.sym 11258 $abc$4298$memory\param_bram$rdmux[0][4][1]$a$1243[0]_new_
.sym 11263 param_counter[1]
.sym 11268 $abc$4298$new_n365_
.sym 11270 $abc$4298$new_n334_
.sym 11280 param_counter[6]
.sym 11284 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3961
.sym 11293 data[7]
.sym 11294 param_counter[0]
.sym 11295 data[6]
.sym 11298 $abc$4298$auto$ice40_ffinit.cc:141:execute$4288
.sym 11299 data[4]
.sym 11302 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$3707[1]_new_
.sym 11303 $abc$4298$new_n311_
.sym 11304 $abc$4298$memory\param_bram$rdmux[0][0][0]$b$1196[6]_new_
.sym 11305 data[3]
.sym 11306 $abc$4298$auto$ice40_ffinit.cc:141:execute$4288
.sym 11307 data[5]
.sym 11308 data[1]
.sym 11309 $abc$4298$auto$ice40_ffinit.cc:141:execute$4292
.sym 11310 $abc$4298$new_n480_
.sym 11311 param_counter[3]
.sym 11312 data[2]
.sym 11313 param_counter[1]
.sym 11314 param_counter[6]
.sym 11319 param_counter[1]
.sym 11322 data[0]
.sym 11325 $abc$4298$new_n311_
.sym 11326 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$3707[1]_new_
.sym 11327 param_counter[6]
.sym 11328 $abc$4298$memory\param_bram$rdmux[0][0][0]$b$1196[6]_new_
.sym 11331 param_counter[1]
.sym 11332 param_counter[6]
.sym 11333 param_counter[3]
.sym 11334 param_counter[0]
.sym 11337 data[2]
.sym 11338 $abc$4298$auto$ice40_ffinit.cc:141:execute$4292
.sym 11339 data[3]
.sym 11340 $abc$4298$auto$ice40_ffinit.cc:141:execute$4288
.sym 11343 param_counter[1]
.sym 11344 param_counter[0]
.sym 11345 param_counter[3]
.sym 11346 param_counter[6]
.sym 11350 param_counter[3]
.sym 11351 param_counter[1]
.sym 11355 data[7]
.sym 11356 $abc$4298$new_n480_
.sym 11357 data[6]
.sym 11358 $abc$4298$auto$ice40_ffinit.cc:141:execute$4288
.sym 11361 $abc$4298$auto$ice40_ffinit.cc:141:execute$4288
.sym 11362 data[0]
.sym 11363 data[1]
.sym 11364 $abc$4298$auto$ice40_ffinit.cc:141:execute$4292
.sym 11367 data[4]
.sym 11368 data[5]
.sym 11369 $abc$4298$auto$ice40_ffinit.cc:141:execute$4292
.sym 11370 $abc$4298$auto$ice40_ffinit.cc:141:execute$4288
.sym 11374 $abc$4298$new_n485_
.sym 11375 $abc$4298$new_n318_
.sym 11376 $abc$4298$new_n313_
.sym 11378 $abc$4298$new_n486_
.sym 11379 $abc$4298$new_n314_
.sym 11380 $abc$4298$new_n344_
.sym 11381 $abc$4298$new_n323_
.sym 11387 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$4043
.sym 11389 param_counter[3]
.sym 11397 param_counter[2]
.sym 11404 param_counter[5]
.sym 11426 $abc$4298$auto$dff2dffe.cc:175:make_patterns_logic$4033
.sym 11427 $abc$4298$memory\param_bram$rdmux[0][0][0]$b$1196[6]_new_
.sym 11428 param_counter[5]
.sym 11429 param_counter[6]
.sym 11433 $abc$4298$new_n313_
.sym 11436 $abc$4298$new_n314_
.sym 11438 $abc$4298$new_n323_
.sym 11441 $abc$4298$auto$ice40_ffinit.cc:141:execute$4284
.sym 11463 $abc$4298$auto$ice40_ffinit.cc:141:execute$4284
.sym 11466 $abc$4298$memory\param_bram$rdmux[0][0][0]$b$1196[6]_new_
.sym 11467 $abc$4298$new_n313_
.sym 11468 $abc$4298$new_n314_
.sym 11469 param_counter[5]
.sym 11478 $abc$4298$new_n323_
.sym 11479 $abc$4298$new_n313_
.sym 11480 param_counter[6]
.sym 11481 param_counter[5]
.sym 11494 $abc$4298$auto$dff2dffe.cc:175:make_patterns_logic$4033
.sym 11495 CLK$SB_IO_IN_$glb_clk
.sym 11633 $abc$4298$auto$ice40_ffinit.cc:141:execute$4272
.sym 12529 $abc$4298$auto$dff2dffe.cc:175:make_patterns_logic$3537
.sym 12622 $abc$4298$memory\num_cmd_params_bram$rdmux[0][0][0]$a$950[4]_new_
.sym 12623 $abc$4298$memory\num_cmd_params_bram$rdmux[0][0][0]$a$950[2]_new_
.sym 12626 $abc$4298$memory\num_cmd_params_bram$rdmux[0][0][0]$a$950[0]_new_inv_
.sym 12627 $abc$4298$memory\num_cmd_params_bram$rdmux[0][0][0]$a$950[1]_new_
.sym 12628 $abc$4298$memory\num_cmd_params_bram$rdmux[0][0][0]$b$951[2]_new_inv_
.sym 12629 $abc$4298$auto$wreduce.cc:455:run$699[0]
.sym 12663 $abc$4298$auto$wreduce.cc:455:run$699[4]
.sym 12667 num_params_left[4]
.sym 12670 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$3707[1]_new_
.sym 12671 num_params_left[3]
.sym 12676 num_params_left[5]
.sym 12678 num_params_left[6]
.sym 12679 $abc$4298$memory\num_cmd_params_bram$rdmux[0][0][0]$a$950[4]_new_
.sym 12681 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3877
.sym 12683 $abc$4298$sub$cmd_param_bram.v:328$145_Y[4]
.sym 12687 $abc$4298$procmux$557.B_AND_S[9]_new_
.sym 12689 $abc$4298$new_n416_
.sym 12691 num_params_left[4]
.sym 12692 $abc$4298$new_n404_
.sym 12699 num_params_left[3]
.sym 12703 num_params_left[6]
.sym 12708 $abc$4298$new_n404_
.sym 12709 num_params_left[4]
.sym 12710 $abc$4298$sub$cmd_param_bram.v:328$145_Y[4]
.sym 12711 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$3707[1]_new_
.sym 12720 $abc$4298$memory\num_cmd_params_bram$rdmux[0][0][0]$a$950[4]_new_
.sym 12721 $abc$4298$new_n416_
.sym 12722 $abc$4298$auto$wreduce.cc:455:run$699[4]
.sym 12723 $abc$4298$procmux$557.B_AND_S[9]_new_
.sym 12732 num_params_left[5]
.sym 12739 num_params_left[4]
.sym 12742 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3877
.sym 12743 CLK$SB_IO_IN_$glb_clk
.sym 12747 $abc$4298$auto$alumacc.cc:491:replace_alu$708[4]
.sym 12748 $abc$4298$procmux$625_Y[2]_new_
.sym 12749 cmd_counter[0]
.sym 12750 $abc$4298$memory\num_cmd_params_bram$rdmux[0][2][0]$b$960[0]_new_inv_
.sym 12751 $abc$4298$auto$alumacc.cc:474:replace_alu$706.BB[3]
.sym 12752 $abc$4298$auto$alumacc.cc:474:replace_alu$706.BB[4]
.sym 12766 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$3707[1]_new_
.sym 12786 $abc$4298$auto$alumacc.cc:474:replace_alu$733.BB[3]
.sym 12787 $abc$4298$auto$alumacc.cc:474:replace_alu$733.BB[6]
.sym 12800 $abc$4298$auto$alumacc.cc:474:replace_alu$733.BB[5]
.sym 12801 $abc$4298$auto$alumacc.cc:474:replace_alu$733.BB[4]
.sym 12804 $auto$alumacc.cc:474:replace_alu$733.C[1]
.sym 12805 $abc$4298$auto$alumacc.cc:474:replace_alu$733.BB[2]
.sym 12811 $abc$4298$auto$alumacc.cc:474:replace_alu$733.BB[7]
.sym 12817 $abc$4298$auto$alumacc.cc:474:replace_alu$733.BB[1]
.sym 12818 $nextpnr_ICESTORM_LC_0$O
.sym 12821 $auto$alumacc.cc:474:replace_alu$733.C[1]
.sym 12824 $auto$alumacc.cc:474:replace_alu$733.C[2]
.sym 12826 $abc$4298$auto$alumacc.cc:474:replace_alu$733.BB[1]
.sym 12830 $auto$alumacc.cc:474:replace_alu$733.C[3]
.sym 12832 $abc$4298$auto$alumacc.cc:474:replace_alu$733.BB[2]
.sym 12836 $auto$alumacc.cc:474:replace_alu$733.C[4]
.sym 12838 $abc$4298$auto$alumacc.cc:474:replace_alu$733.BB[3]
.sym 12842 $auto$alumacc.cc:474:replace_alu$733.C[5]
.sym 12845 $abc$4298$auto$alumacc.cc:474:replace_alu$733.BB[4]
.sym 12848 $auto$alumacc.cc:474:replace_alu$733.C[6]
.sym 12851 $abc$4298$auto$alumacc.cc:474:replace_alu$733.BB[5]
.sym 12854 $auto$alumacc.cc:474:replace_alu$733.C[7]
.sym 12856 $abc$4298$auto$alumacc.cc:474:replace_alu$733.BB[6]
.sym 12860 $auto$alumacc.cc:474:replace_alu$733.C[8]
.sym 12862 $abc$4298$auto$alumacc.cc:474:replace_alu$733.BB[7]
.sym 12868 $abc$4298$new_n281_
.sym 12869 $abc$4298$eq$cmd_param_bram.v:309$140_Y_new_
.sym 12871 $abc$4298$auto$alumacc.cc:474:replace_alu$733.BB[2]
.sym 12873 $abc$4298$auto$wreduce.cc:455:run$696[0]_new_
.sym 12874 $abc$4298$auto$alumacc.cc:474:replace_alu$733.BB[10]
.sym 12875 $abc$4298$new_n403_
.sym 12883 $abc$4298$procmux$625_Y[2]_new_
.sym 12895 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3531_new_
.sym 12896 cmd_counter[0]
.sym 12898 $abc$4298$memory\num_cmd_params_bram$rdmux[0][2][0]$b$960[0]_new_inv_
.sym 12901 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3531_new_
.sym 12904 $auto$alumacc.cc:474:replace_alu$733.C[8]
.sym 12911 $abc$4298$auto$alumacc.cc:474:replace_alu$733.BB[8]
.sym 12915 $abc$4298$auto$alumacc.cc:474:replace_alu$733.BB[9]
.sym 12916 $abc$4298$auto$wreduce.cc:455:run$696[0]_new_
.sym 12920 $abc$4298$auto$alumacc.cc:474:replace_alu$733.BB[12]
.sym 12927 $PACKER_VCC_NET
.sym 12929 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3652_new_
.sym 12930 $abc$4298$auto$alumacc.cc:474:replace_alu$733.BB[13]
.sym 12931 $abc$4298$auto$alumacc.cc:474:replace_alu$733.BB[10]
.sym 12932 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3531_new_
.sym 12940 $abc$4298$auto$alumacc.cc:474:replace_alu$733.BB[11]
.sym 12941 $auto$alumacc.cc:474:replace_alu$733.C[9]
.sym 12944 $abc$4298$auto$alumacc.cc:474:replace_alu$733.BB[8]
.sym 12947 $auto$alumacc.cc:474:replace_alu$733.C[10]
.sym 12949 $abc$4298$auto$alumacc.cc:474:replace_alu$733.BB[9]
.sym 12953 $auto$alumacc.cc:474:replace_alu$733.C[11]
.sym 12956 $abc$4298$auto$alumacc.cc:474:replace_alu$733.BB[10]
.sym 12959 $auto$alumacc.cc:474:replace_alu$733.C[12]
.sym 12961 $abc$4298$auto$alumacc.cc:474:replace_alu$733.BB[11]
.sym 12965 $auto$alumacc.cc:474:replace_alu$733.C[13]
.sym 12968 $abc$4298$auto$alumacc.cc:474:replace_alu$733.BB[12]
.sym 12971 $nextpnr_ICESTORM_LC_1$I3
.sym 12974 $abc$4298$auto$alumacc.cc:474:replace_alu$733.BB[13]
.sym 12977 $nextpnr_ICESTORM_LC_1$COUT
.sym 12980 $PACKER_VCC_NET
.sym 12981 $nextpnr_ICESTORM_LC_1$I3
.sym 12984 $abc$4298$auto$wreduce.cc:455:run$696[0]_new_
.sym 12985 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3652_new_
.sym 12986 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3531_new_
.sym 12987 $nextpnr_ICESTORM_LC_1$COUT
.sym 12991 $abc$4298$new_n490_
.sym 12992 $abc$4298$new_n396_
.sym 12993 $abc$4298$new_n381_
.sym 12994 $abc$4298$memory\cmd_bram$rdmux[0][0][0]$a$813[0]_new_inv_
.sym 12995 $abc$4298$new_n395_
.sym 12996 $abc$4298$new_n379_
.sym 12997 $abc$4298$memory\cmd_bram$rdmux[0][0][0]$a$813[1]_new_inv_
.sym 12998 $abc$4298$new_n378_
.sym 13012 $abc$4298$eq$cmd_param_bram.v:309$140_Y_new_
.sym 13015 $abc$4298$new_n491_
.sym 13021 $abc$4298$auto$dff2dffe.cc:175:make_patterns_logic$3537
.sym 13026 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3961
.sym 13033 data[2]
.sym 13034 $abc$4298$new_n489_
.sym 13035 cmd_counter[4]
.sym 13036 $abc$4298$new_n420_
.sym 13041 num_params_left[2]
.sym 13042 num_params_left[8]
.sym 13043 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3877
.sym 13045 $abc$4298$auto$wreduce.cc:455:run$696[0]_new_
.sym 13047 $abc$4298$new_n295_
.sym 13048 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3531_new_
.sym 13051 num_params_left[9]
.sym 13056 $abc$4298$new_n490_
.sym 13057 num_params_left[12]
.sym 13062 $abc$4298$new_n404_
.sym 13065 $abc$4298$auto$wreduce.cc:455:run$696[0]_new_
.sym 13066 cmd_counter[4]
.sym 13067 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3531_new_
.sym 13071 $abc$4298$new_n404_
.sym 13072 num_params_left[2]
.sym 13074 $abc$4298$new_n420_
.sym 13078 num_params_left[8]
.sym 13086 num_params_left[12]
.sym 13089 $abc$4298$new_n489_
.sym 13090 data[2]
.sym 13091 $abc$4298$new_n295_
.sym 13092 $abc$4298$new_n490_
.sym 13104 num_params_left[9]
.sym 13108 $abc$4298$auto$wreduce.cc:455:run$696[0]_new_
.sym 13110 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3531_new_
.sym 13111 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3877
.sym 13112 CLK$SB_IO_IN_$glb_clk
.sym 13114 $abc$4298$new_n493_
.sym 13115 $abc$4298$new_n337_
.sym 13116 $abc$4298$memrd$\param_bram$cmd_param_bram.v:327$144_DATA[1]_new_inv_
.sym 13117 $abc$4298$new_n371_
.sym 13118 $abc$4298$new_n495_
.sym 13119 $abc$4298$new_n363_
.sym 13120 $abc$4298$memory\param_bram$rdmux[0][3][1]$a$1219[2]_new_inv_
.sym 13130 $abc$4298$new_n489_
.sym 13142 param_counter[2]
.sym 13143 $abc$4298$auto$dff2dffe.cc:175:make_patterns_logic$3658
.sym 13144 param_counter[3]
.sym 13146 param_counter[4]
.sym 13148 cmd_counter[1]
.sym 13149 param_counter[0]
.sym 13155 cmd_counter[1]
.sym 13156 $abc$4298$memrd$\param_bram$cmd_param_bram.v:327$144_DATA[2]_new_inv_
.sym 13157 cmd_counter[3]
.sym 13159 $abc$4298$memrd$\param_bram$cmd_param_bram.v:327$144_DATA[0]_new_inv_
.sym 13160 $abc$4298$memrd$\cmd_bram$cmd_param_bram.v:249$130_DATA[3]_new_inv_
.sym 13162 $abc$4298$new_n378_
.sym 13163 cmd_counter[2]
.sym 13164 $abc$4298$new_n377_
.sym 13166 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3961
.sym 13167 $abc$4298$new_n395_
.sym 13168 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$3707[1]_new_
.sym 13169 $abc$4298$new_n295_
.sym 13170 $abc$4298$auto$dff2dffe.cc:175:make_patterns_logic$3537
.sym 13171 data[1]
.sym 13175 $abc$4298$new_n491_
.sym 13176 cmd_counter[4]
.sym 13178 data[0]
.sym 13181 $abc$4298$memrd$\param_bram$cmd_param_bram.v:327$144_DATA[1]_new_inv_
.sym 13183 $abc$4298$new_n394_
.sym 13188 $abc$4298$new_n377_
.sym 13189 $abc$4298$new_n378_
.sym 13190 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$3707[1]_new_
.sym 13191 $abc$4298$memrd$\param_bram$cmd_param_bram.v:327$144_DATA[1]_new_inv_
.sym 13194 $abc$4298$new_n295_
.sym 13195 data[1]
.sym 13200 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$3707[1]_new_
.sym 13201 $abc$4298$memrd$\param_bram$cmd_param_bram.v:327$144_DATA[2]_new_inv_
.sym 13202 $abc$4298$new_n491_
.sym 13207 $abc$4298$auto$dff2dffe.cc:175:make_patterns_logic$3537
.sym 13208 $abc$4298$memrd$\cmd_bram$cmd_param_bram.v:249$130_DATA[3]_new_inv_
.sym 13213 data[0]
.sym 13215 $abc$4298$new_n295_
.sym 13218 cmd_counter[4]
.sym 13219 cmd_counter[1]
.sym 13220 cmd_counter[2]
.sym 13221 cmd_counter[3]
.sym 13224 cmd_counter[3]
.sym 13225 cmd_counter[4]
.sym 13226 cmd_counter[1]
.sym 13227 cmd_counter[2]
.sym 13230 $abc$4298$new_n395_
.sym 13231 $abc$4298$memrd$\param_bram$cmd_param_bram.v:327$144_DATA[0]_new_inv_
.sym 13232 $abc$4298$new_n394_
.sym 13233 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$3707[1]_new_
.sym 13234 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3961
.sym 13235 CLK$SB_IO_IN_$glb_clk
.sym 13237 $abc$4298$new_n332_
.sym 13238 $abc$4298$new_n362_
.sym 13239 $abc$4298$new_n494_
.sym 13240 $abc$4298$new_n364_
.sym 13241 param_counter[1]
.sym 13242 $abc$4298$memory\param_bram$rdmux[0][1][0]$b$1199[4]_new_inv_
.sym 13243 $abc$4298$auto$dff2dffe.cc:175:make_patterns_logic$3705
.sym 13244 $abc$4298$new_n372_
.sym 13250 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3877
.sym 13255 $abc$4298$memrd$\param_bram$cmd_param_bram.v:327$144_DATA[0]_new_inv_
.sym 13260 param_counter[6]
.sym 13262 param_counter[6]
.sym 13264 $abc$4298$new_n305_
.sym 13266 $abc$4298$new_n341_
.sym 13268 $abc$4298$memory\param_bram$rdmux[0][3][1]$b$1220[3]_new_
.sym 13278 $abc$4298$new_n334_
.sym 13281 $abc$4298$new_n295_
.sym 13282 $abc$4298$eq$cmd_param_bram.v:309$140_Y_new_
.sym 13283 data[3]
.sym 13284 $abc$4298$new_n365_
.sym 13287 $abc$4298$new_n337_
.sym 13288 $abc$4298$new_n353_
.sym 13289 $abc$4298$new_n351_
.sym 13291 param_counter[5]
.sym 13292 param_counter[6]
.sym 13293 data[4]
.sym 13296 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3961
.sym 13297 $abc$4298$new_n368_
.sym 13298 $abc$4298$memory\param_bram$rdmux[0][0][0]$b$1196[6]_new_
.sym 13299 $abc$4298$memory\param_bram$rdmux[0][1][0]$b$1199[4]_new_inv_
.sym 13302 $abc$4298$new_n332_
.sym 13303 $abc$4298$new_n362_
.sym 13304 $abc$4298$memrd$\param_bram$cmd_param_bram.v:327$144_DATA[3]_new_inv_
.sym 13305 $abc$4298$new_n318_
.sym 13306 $abc$4298$new_n327_
.sym 13307 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$3707[1]_new_
.sym 13308 $abc$4298$memory\param_bram$rdmux[0][0][0]$a$1195[4]_new_inv_
.sym 13309 param_counter[0]
.sym 13311 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$3707[1]_new_
.sym 13313 $abc$4298$eq$cmd_param_bram.v:309$140_Y_new_
.sym 13317 param_counter[6]
.sym 13318 $abc$4298$new_n362_
.sym 13319 $abc$4298$new_n368_
.sym 13320 $abc$4298$new_n365_
.sym 13324 data[3]
.sym 13326 $abc$4298$new_n295_
.sym 13330 $abc$4298$memory\param_bram$rdmux[0][0][0]$b$1196[6]_new_
.sym 13331 param_counter[6]
.sym 13332 param_counter[0]
.sym 13335 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$3707[1]_new_
.sym 13336 $abc$4298$memory\param_bram$rdmux[0][0][0]$a$1195[4]_new_inv_
.sym 13337 $abc$4298$new_n334_
.sym 13338 param_counter[6]
.sym 13341 $abc$4298$new_n353_
.sym 13342 $abc$4298$new_n351_
.sym 13343 $abc$4298$memrd$\param_bram$cmd_param_bram.v:327$144_DATA[3]_new_inv_
.sym 13344 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$3707[1]_new_
.sym 13347 $abc$4298$new_n318_
.sym 13348 $abc$4298$memory\param_bram$rdmux[0][1][0]$b$1199[4]_new_inv_
.sym 13349 param_counter[5]
.sym 13350 $abc$4298$new_n332_
.sym 13353 $abc$4298$new_n295_
.sym 13354 data[4]
.sym 13355 $abc$4298$new_n327_
.sym 13356 $abc$4298$new_n337_
.sym 13357 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3961
.sym 13358 CLK$SB_IO_IN_$glb_clk
.sym 13360 $abc$4298$memory\param_bram$rdmux[0][2][0]$a$1204[4]_new_inv_
.sym 13361 $abc$4298$new_n388_
.sym 13362 $abc$4298$memrd$\param_bram$cmd_param_bram.v:327$144_DATA[3]_new_inv_
.sym 13363 $abc$4298$new_n301_
.sym 13364 $abc$4298$new_n349_
.sym 13365 param_counter[0]
.sym 13366 $abc$4298$new_n303_
.sym 13367 $abc$4298$new_n348_
.sym 13381 param_counter[5]
.sym 13386 param_counter[5]
.sym 13388 param_counter[1]
.sym 13391 $abc$4298$new_n318_
.sym 13405 param_counter[4]
.sym 13406 param_counter[5]
.sym 13407 param_counter[6]
.sym 13412 $abc$4298$auto$dff2dffe.cc:175:make_patterns_logic$3658
.sym 13413 param_counter[1]
.sym 13419 param_counter[2]
.sym 13422 param_counter[0]
.sym 13428 param_counter[3]
.sym 13433 $nextpnr_ICESTORM_LC_11$O
.sym 13435 param_counter[0]
.sym 13439 $auto$alumacc.cc:474:replace_alu$744.C[2]
.sym 13442 param_counter[1]
.sym 13445 $auto$alumacc.cc:474:replace_alu$744.C[3]
.sym 13448 param_counter[2]
.sym 13449 $auto$alumacc.cc:474:replace_alu$744.C[2]
.sym 13451 $auto$alumacc.cc:474:replace_alu$744.C[4]
.sym 13453 param_counter[3]
.sym 13455 $auto$alumacc.cc:474:replace_alu$744.C[3]
.sym 13457 $auto$alumacc.cc:474:replace_alu$744.C[5]
.sym 13460 param_counter[4]
.sym 13461 $auto$alumacc.cc:474:replace_alu$744.C[4]
.sym 13463 $auto$alumacc.cc:474:replace_alu$744.C[6]
.sym 13466 param_counter[5]
.sym 13467 $auto$alumacc.cc:474:replace_alu$744.C[5]
.sym 13472 param_counter[6]
.sym 13473 $auto$alumacc.cc:474:replace_alu$744.C[6]
.sym 13476 param_counter[1]
.sym 13478 param_counter[0]
.sym 13480 $abc$4298$auto$dff2dffe.cc:175:make_patterns_logic$3658
.sym 13481 CLK$SB_IO_IN_$glb_clk
.sym 13483 $abc$4298$new_n302_
.sym 13484 $abc$4298$new_n305_
.sym 13485 $abc$4298$new_n341_
.sym 13486 $abc$4298$memory\param_bram$rdmux[0][3][1]$b$1220[3]_new_
.sym 13487 $abc$4298$new_n299_
.sym 13488 $abc$4298$new_n343_
.sym 13489 $abc$4298$new_n342_
.sym 13490 $abc$4298$memory\param_bram$rdmux[0][0][0]$a$1195[7]_new_inv_
.sym 13497 param_counter[5]
.sym 13498 $abc$4298$auto$dff2dffe.cc:175:make_patterns_logic$3658
.sym 13501 param_counter[2]
.sym 13503 param_counter[3]
.sym 13505 param_counter[4]
.sym 13514 $abc$4298$memory\param_bram$rdmux[0][0][0]$a$1195[7]_new_inv_
.sym 13524 $abc$4298$memory\param_bram$rdmux[0][2][0]$a$1204[4]_new_inv_
.sym 13526 param_counter[2]
.sym 13528 param_counter[4]
.sym 13529 param_counter[0]
.sym 13530 param_counter[6]
.sym 13532 $abc$4298$new_n485_
.sym 13533 $abc$4298$new_n318_
.sym 13534 param_counter[2]
.sym 13535 param_counter[3]
.sym 13536 param_counter[4]
.sym 13537 param_counter[5]
.sym 13539 $abc$4298$memory\param_bram$rdmux[0][4][1]$a$1243[0]_new_
.sym 13548 param_counter[1]
.sym 13557 $abc$4298$memory\param_bram$rdmux[0][4][1]$a$1243[0]_new_
.sym 13558 param_counter[4]
.sym 13559 param_counter[3]
.sym 13560 param_counter[0]
.sym 13564 $abc$4298$memory\param_bram$rdmux[0][2][0]$a$1204[4]_new_inv_
.sym 13565 param_counter[4]
.sym 13569 param_counter[3]
.sym 13570 param_counter[1]
.sym 13571 param_counter[2]
.sym 13581 $abc$4298$new_n318_
.sym 13582 $abc$4298$new_n485_
.sym 13583 param_counter[5]
.sym 13584 param_counter[2]
.sym 13587 param_counter[0]
.sym 13588 param_counter[6]
.sym 13589 param_counter[4]
.sym 13593 param_counter[2]
.sym 13594 param_counter[0]
.sym 13595 param_counter[3]
.sym 13596 param_counter[4]
.sym 13599 param_counter[1]
.sym 13600 param_counter[3]
.sym 13601 param_counter[0]
.sym 13602 param_counter[4]
.sym 13611 MOSI$SB_IO_OUT
.sym 14616 $PACKER_VCC_NET
.sym 14733 $abc$4298$auto$wreduce.cc:455:run$699[2]
.sym 14734 $abc$4298$auto$wreduce.cc:455:run$699[3]
.sym 14735 $abc$4298$auto$wreduce.cc:455:run$699[4]
.sym 14756 $abc$4298$auto$wreduce.cc:455:run$699[4]
.sym 14762 cmd_counter[1]
.sym 14777 $abc$4298$memory\num_cmd_params_bram$rdmux[0][2][0]$b$960[0]_new_inv_
.sym 14783 $PACKER_VCC_NET
.sym 14784 cmd_counter[0]
.sym 14790 $abc$4298$auto$wreduce.cc:455:run$699[2]
.sym 14795 $abc$4298$auto$wreduce.cc:455:run$699[0]
.sym 14798 $abc$4298$auto$wreduce.cc:455:run$699[2]
.sym 14799 $abc$4298$auto$wreduce.cc:455:run$699[3]
.sym 14803 $abc$4298$auto$wreduce.cc:455:run$699[0]
.sym 14805 $abc$4298$auto$wreduce.cc:455:run$699[3]
.sym 14807 $abc$4298$auto$wreduce.cc:455:run$699[2]
.sym 14808 $abc$4298$memory\num_cmd_params_bram$rdmux[0][2][0]$b$960[0]_new_inv_
.sym 14811 $abc$4298$memory\num_cmd_params_bram$rdmux[0][2][0]$b$960[0]_new_inv_
.sym 14812 $abc$4298$auto$wreduce.cc:455:run$699[3]
.sym 14813 $abc$4298$auto$wreduce.cc:455:run$699[0]
.sym 14814 $abc$4298$auto$wreduce.cc:455:run$699[2]
.sym 14829 $abc$4298$auto$wreduce.cc:455:run$699[3]
.sym 14830 $abc$4298$memory\num_cmd_params_bram$rdmux[0][2][0]$b$960[0]_new_inv_
.sym 14831 $abc$4298$auto$wreduce.cc:455:run$699[2]
.sym 14832 $abc$4298$auto$wreduce.cc:455:run$699[0]
.sym 14835 $abc$4298$memory\num_cmd_params_bram$rdmux[0][2][0]$b$960[0]_new_inv_
.sym 14836 $abc$4298$auto$wreduce.cc:455:run$699[3]
.sym 14837 $abc$4298$auto$wreduce.cc:455:run$699[0]
.sym 14838 $abc$4298$auto$wreduce.cc:455:run$699[2]
.sym 14841 $abc$4298$auto$wreduce.cc:455:run$699[0]
.sym 14842 $abc$4298$auto$wreduce.cc:455:run$699[2]
.sym 14844 $abc$4298$memory\num_cmd_params_bram$rdmux[0][2][0]$b$960[0]_new_inv_
.sym 14848 $PACKER_VCC_NET
.sym 14849 cmd_counter[0]
.sym 14856 cmd_counter[2]
.sym 14857 cmd_counter[3]
.sym 14858 cmd_counter[4]
.sym 14884 num_params_left[10]
.sym 14896 $abc$4298$memory\num_cmd_params_bram$rdmux[0][0][0]$a$950[2]_new_
.sym 14897 $abc$4298$auto$dff2dffe.cc:175:make_patterns_logic$3537
.sym 14899 $abc$4298$auto$wreduce.cc:455:run$699[4]
.sym 14901 $abc$4298$auto$alumacc.cc:474:replace_alu$706.BB[3]
.sym 14904 $abc$4298$eq$cmd_param_bram.v:309$140_Y_new_
.sym 14909 $abc$4298$memory\num_cmd_params_bram$rdmux[0][0][0]$b$951[2]_new_inv_
.sym 14914 cmd_counter[1]
.sym 14915 cmd_counter[4]
.sym 14916 $PACKER_VCC_NET
.sym 14922 cmd_counter[3]
.sym 14923 cmd_counter[0]
.sym 14926 $abc$4298$auto$alumacc.cc:474:replace_alu$706.BB[4]
.sym 14927 $nextpnr_ICESTORM_LC_12$O
.sym 14930 $abc$4298$auto$alumacc.cc:474:replace_alu$706.BB[3]
.sym 14933 $nextpnr_ICESTORM_LC_13$I3
.sym 14935 $abc$4298$auto$alumacc.cc:474:replace_alu$706.BB[4]
.sym 14936 $PACKER_VCC_NET
.sym 14943 $nextpnr_ICESTORM_LC_13$I3
.sym 14946 $abc$4298$memory\num_cmd_params_bram$rdmux[0][0][0]$b$951[2]_new_inv_
.sym 14947 $abc$4298$auto$wreduce.cc:455:run$699[4]
.sym 14948 $abc$4298$memory\num_cmd_params_bram$rdmux[0][0][0]$a$950[2]_new_
.sym 14949 $abc$4298$eq$cmd_param_bram.v:309$140_Y_new_
.sym 14953 cmd_counter[0]
.sym 14955 $PACKER_VCC_NET
.sym 14958 cmd_counter[0]
.sym 14960 cmd_counter[1]
.sym 14964 cmd_counter[3]
.sym 14971 cmd_counter[4]
.sym 14974 $abc$4298$auto$dff2dffe.cc:175:make_patterns_logic$3537
.sym 14975 CLK$SB_IO_IN_$glb_clk
.sym 14980 cmd_counter[1]
.sym 14982 $abc$4298$auto$dff2dffe.cc:175:make_patterns_logic$3568
.sym 14998 $abc$4298$auto$dff2dffe.cc:175:make_patterns_logic$3537
.sym 15001 cmd_counter[2]
.sym 15002 $PACKER_VCC_NET
.sym 15003 cmd_counter[3]
.sym 15005 cmd_counter[4]
.sym 15006 cmd_counter[0]
.sym 15018 $abc$4298$new_n281_
.sym 15020 cmd_counter[2]
.sym 15021 cmd_counter[3]
.sym 15022 cmd_counter[0]
.sym 15028 $abc$4298$auto$alumacc.cc:491:replace_alu$708[4]
.sym 15029 cmd_counter[3]
.sym 15030 cmd_counter[4]
.sym 15035 num_params_left[2]
.sym 15037 cmd_counter[1]
.sym 15044 num_params_left[10]
.sym 15049 $abc$4298$new_n403_
.sym 15051 cmd_counter[2]
.sym 15052 cmd_counter[4]
.sym 15053 cmd_counter[0]
.sym 15054 cmd_counter[3]
.sym 15057 cmd_counter[1]
.sym 15058 cmd_counter[0]
.sym 15060 $abc$4298$new_n403_
.sym 15071 num_params_left[2]
.sym 15081 cmd_counter[1]
.sym 15082 $abc$4298$new_n281_
.sym 15083 $abc$4298$auto$alumacc.cc:491:replace_alu$708[4]
.sym 15090 num_params_left[10]
.sym 15093 cmd_counter[4]
.sym 15094 cmd_counter[2]
.sym 15096 cmd_counter[3]
.sym 15101 $abc$4298$memory\cmd_bram$rdmux[0][1][0]$a$816[0]_new_inv_
.sym 15102 $abc$4298$new_n380_
.sym 15104 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$1777[1]_new_
.sym 15105 $abc$4298$new_n489_
.sym 15106 $abc$4298$new_n358_
.sym 15107 $abc$4298$memory\cmd_bram$rdmux[0][2][1]$b$826[4]_new_inv_
.sym 15115 cmd_counter[1]
.sym 15126 $abc$4298$auto$dff2dffe.cc:175:make_patterns_logic$3705
.sym 15128 $PACKER_VCC_NET
.sym 15141 $abc$4298$new_n296_
.sym 15143 $abc$4298$memory\num_cmd_params_bram$rdmux[0][2][0]$b$960[0]_new_inv_
.sym 15144 cmd_counter[1]
.sym 15146 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3531_new_
.sym 15149 cmd_counter[0]
.sym 15151 $abc$4298$new_n381_
.sym 15154 $abc$4298$auto$wreduce.cc:455:run$696[0]_new_
.sym 15155 $abc$4298$memory\cmd_bram$rdmux[0][0][0]$a$813[1]_new_inv_
.sym 15156 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3531_new_
.sym 15158 $abc$4298$new_n396_
.sym 15160 $abc$4298$memory\cmd_bram$rdmux[0][0][0]$a$813[0]_new_inv_
.sym 15161 cmd_counter[2]
.sym 15162 $abc$4298$new_n379_
.sym 15163 cmd_counter[3]
.sym 15165 cmd_counter[4]
.sym 15166 $abc$4298$memory\cmd_bram$rdmux[0][1][0]$a$816[0]_new_inv_
.sym 15167 $abc$4298$new_n380_
.sym 15171 $abc$4298$new_n358_
.sym 15174 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3531_new_
.sym 15175 $abc$4298$new_n358_
.sym 15176 $abc$4298$auto$wreduce.cc:455:run$696[0]_new_
.sym 15177 cmd_counter[4]
.sym 15180 $abc$4298$new_n380_
.sym 15181 $abc$4298$auto$wreduce.cc:455:run$696[0]_new_
.sym 15182 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3531_new_
.sym 15183 $abc$4298$memory\cmd_bram$rdmux[0][1][0]$a$816[0]_new_inv_
.sym 15186 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3531_new_
.sym 15187 cmd_counter[4]
.sym 15188 $abc$4298$auto$wreduce.cc:455:run$696[0]_new_
.sym 15189 $abc$4298$memory\cmd_bram$rdmux[0][0][0]$a$813[1]_new_inv_
.sym 15192 cmd_counter[1]
.sym 15193 cmd_counter[2]
.sym 15194 cmd_counter[0]
.sym 15195 cmd_counter[3]
.sym 15198 $abc$4298$new_n296_
.sym 15199 $abc$4298$new_n396_
.sym 15201 $abc$4298$memory\cmd_bram$rdmux[0][0][0]$a$813[0]_new_inv_
.sym 15204 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3531_new_
.sym 15206 $abc$4298$new_n380_
.sym 15207 $abc$4298$auto$wreduce.cc:455:run$696[0]_new_
.sym 15210 cmd_counter[3]
.sym 15211 cmd_counter[1]
.sym 15212 cmd_counter[2]
.sym 15213 cmd_counter[0]
.sym 15216 $abc$4298$new_n379_
.sym 15217 $abc$4298$memory\num_cmd_params_bram$rdmux[0][2][0]$b$960[0]_new_inv_
.sym 15218 $abc$4298$new_n381_
.sym 15219 cmd_counter[2]
.sym 15223 $PACKER_VCC_NET
.sym 15224 $abc$4298$new_n391_
.sym 15225 $abc$4298$new_n390_
.sym 15226 $abc$4298$new_n392_
.sym 15229 $abc$4298$memrd$\param_bram$cmd_param_bram.v:327$144_DATA[0]_new_inv_
.sym 15230 $abc$4298$new_n393_
.sym 15250 $abc$4298$new_n386_
.sym 15252 param_counter[6]
.sym 15256 $PACKER_VCC_NET
.sym 15257 param_counter[0]
.sym 15267 $abc$4298$new_n364_
.sym 15268 param_counter[1]
.sym 15271 $abc$4298$memory\cmd_bram$rdmux[0][2][1]$b$826[4]_new_inv_
.sym 15272 param_counter[5]
.sym 15273 cmd_counter[2]
.sym 15274 $abc$4298$new_n494_
.sym 15275 cmd_counter[3]
.sym 15277 $abc$4298$new_n363_
.sym 15279 $abc$4298$new_n372_
.sym 15280 $abc$4298$new_n493_
.sym 15281 param_counter[4]
.sym 15282 param_counter[0]
.sym 15283 $abc$4298$new_n371_
.sym 15284 $abc$4298$new_n495_
.sym 15285 param_counter[2]
.sym 15287 $abc$4298$new_n305_
.sym 15288 $abc$4298$new_n296_
.sym 15289 param_counter[4]
.sym 15290 param_counter[0]
.sym 15291 $abc$4298$memory\param_bram$rdmux[0][3][1]$b$1220[3]_new_
.sym 15292 $abc$4298$new_n334_
.sym 15293 param_counter[6]
.sym 15294 $abc$4298$memory\param_bram$rdmux[0][3][1]$a$1219[2]_new_inv_
.sym 15295 param_counter[3]
.sym 15297 param_counter[0]
.sym 15298 param_counter[5]
.sym 15299 param_counter[3]
.sym 15300 param_counter[2]
.sym 15303 $abc$4298$new_n296_
.sym 15304 cmd_counter[3]
.sym 15305 $abc$4298$memory\cmd_bram$rdmux[0][2][1]$b$826[4]_new_inv_
.sym 15306 cmd_counter[2]
.sym 15309 param_counter[6]
.sym 15310 $abc$4298$new_n334_
.sym 15311 $abc$4298$new_n495_
.sym 15312 $abc$4298$new_n371_
.sym 15315 $abc$4298$memory\param_bram$rdmux[0][3][1]$a$1219[2]_new_inv_
.sym 15316 $abc$4298$new_n372_
.sym 15317 $abc$4298$new_n305_
.sym 15318 $abc$4298$new_n363_
.sym 15321 $abc$4298$memory\param_bram$rdmux[0][3][1]$b$1220[3]_new_
.sym 15322 $abc$4298$new_n494_
.sym 15323 $abc$4298$new_n493_
.sym 15324 param_counter[4]
.sym 15327 param_counter[5]
.sym 15328 param_counter[4]
.sym 15329 $abc$4298$new_n364_
.sym 15330 param_counter[3]
.sym 15334 param_counter[2]
.sym 15335 param_counter[1]
.sym 15336 param_counter[0]
.sym 15346 $abc$4298$memory\param_bram$rdmux[0][4][0]$b$1241[5]_new_inv_
.sym 15347 $abc$4298$memory\param_bram$rdmux[0][3][2]$a$1222[4]_new_
.sym 15348 $abc$4298$memory\param_bram$rdmux[0][2][1]$b$1208[2]_new_
.sym 15349 $abc$4298$new_n365_
.sym 15350 $abc$4298$new_n334_
.sym 15351 $abc$4298$new_n366_
.sym 15352 $abc$4298$new_n350_
.sym 15361 $abc$4298$auto$ice40_ffinit.cc:141:execute$4276
.sym 15368 param_counter[5]
.sym 15372 $abc$4298$new_n305_
.sym 15387 $abc$4298$auto$dff2dffe.cc:175:make_patterns_logic$3658
.sym 15390 $abc$4298$new_n305_
.sym 15392 $abc$4298$new_n363_
.sym 15393 $abc$4298$memory\param_bram$rdmux[0][3][1]$a$1219[2]_new_inv_
.sym 15398 $abc$4298$auto$dff2dffe.cc:175:make_patterns_logic$3705
.sym 15399 param_counter[1]
.sym 15400 param_counter[0]
.sym 15401 $abc$4298$new_n303_
.sym 15402 $abc$4298$new_n348_
.sym 15404 $abc$4298$memory\param_bram$rdmux[0][3][2]$a$1222[4]_new_
.sym 15405 $abc$4298$memory\param_bram$rdmux[0][3][1]$a$1219[5]_new_
.sym 15407 param_counter[1]
.sym 15413 param_counter[2]
.sym 15414 param_counter[3]
.sym 15415 param_counter[4]
.sym 15418 $abc$4298$memory\param_bram$rdmux[0][4][1]$a$1243[0]_new_
.sym 15420 $abc$4298$memory\param_bram$rdmux[0][3][1]$a$1219[5]_new_
.sym 15422 param_counter[1]
.sym 15423 $abc$4298$new_n305_
.sym 15426 $abc$4298$new_n363_
.sym 15427 $abc$4298$memory\param_bram$rdmux[0][3][1]$a$1219[2]_new_inv_
.sym 15428 $abc$4298$new_n303_
.sym 15429 $abc$4298$new_n348_
.sym 15432 $abc$4298$memory\param_bram$rdmux[0][3][1]$a$1219[5]_new_
.sym 15433 param_counter[4]
.sym 15434 param_counter[3]
.sym 15435 param_counter[1]
.sym 15438 param_counter[4]
.sym 15439 param_counter[1]
.sym 15440 param_counter[2]
.sym 15441 param_counter[0]
.sym 15445 param_counter[1]
.sym 15450 param_counter[4]
.sym 15451 $abc$4298$memory\param_bram$rdmux[0][3][1]$a$1219[2]_new_inv_
.sym 15452 $abc$4298$memory\param_bram$rdmux[0][3][2]$a$1222[4]_new_
.sym 15453 param_counter[3]
.sym 15456 param_counter[0]
.sym 15458 $abc$4298$auto$dff2dffe.cc:175:make_patterns_logic$3658
.sym 15462 $abc$4298$new_n303_
.sym 15464 param_counter[2]
.sym 15465 $abc$4298$memory\param_bram$rdmux[0][4][1]$a$1243[0]_new_
.sym 15466 $abc$4298$auto$dff2dffe.cc:175:make_patterns_logic$3705
.sym 15467 CLK$SB_IO_IN_$glb_clk
.sym 15469 $abc$4298$new_n347_
.sym 15470 $abc$4298$new_n386_
.sym 15471 $abc$4298$memory\param_bram$rdmux[0][3][1]$a$1219[5]_new_
.sym 15472 $abc$4298$new_n346_
.sym 15473 $abc$4298$new_n387_
.sym 15475 $abc$4298$memory\param_bram$rdmux[0][0][0]$b$1196[3]_new_
.sym 15476 $abc$4298$memory\param_bram$rdmux[0][3][1]$a$1219[3]_new_inv_
.sym 15498 param_counter[1]
.sym 15511 $abc$4298$new_n341_
.sym 15512 $abc$4298$auto$dff2dffe.cc:175:make_patterns_logic$3658
.sym 15513 param_counter[3]
.sym 15514 param_counter[1]
.sym 15520 param_counter[2]
.sym 15521 param_counter[3]
.sym 15522 param_counter[4]
.sym 15524 param_counter[6]
.sym 15525 $abc$4298$memory\param_bram$rdmux[0][4][1]$a$1243[0]_new_
.sym 15526 $PACKER_VCC_NET
.sym 15532 $abc$4298$memory\param_bram$rdmux[0][0][0]$b$1196[3]_new_
.sym 15537 $abc$4298$new_n346_
.sym 15538 $abc$4298$new_n349_
.sym 15539 param_counter[0]
.sym 15543 param_counter[0]
.sym 15544 param_counter[2]
.sym 15545 param_counter[1]
.sym 15546 param_counter[3]
.sym 15549 $abc$4298$new_n349_
.sym 15550 param_counter[3]
.sym 15551 param_counter[2]
.sym 15552 $abc$4298$memory\param_bram$rdmux[0][4][1]$a$1243[0]_new_
.sym 15555 $abc$4298$memory\param_bram$rdmux[0][0][0]$b$1196[3]_new_
.sym 15556 $abc$4298$new_n341_
.sym 15557 $abc$4298$new_n346_
.sym 15558 param_counter[6]
.sym 15561 param_counter[3]
.sym 15563 param_counter[4]
.sym 15567 param_counter[0]
.sym 15568 param_counter[4]
.sym 15569 param_counter[1]
.sym 15570 param_counter[2]
.sym 15574 param_counter[0]
.sym 15576 $PACKER_VCC_NET
.sym 15580 param_counter[3]
.sym 15582 param_counter[4]
.sym 15585 $abc$4298$new_n349_
.sym 15587 param_counter[3]
.sym 15589 $abc$4298$auto$dff2dffe.cc:175:make_patterns_logic$3658
.sym 15590 CLK$SB_IO_IN_$glb_clk
.sym 15595 $abc$4298$memory\param_bram$rdmux[0][1][0]$b$1199[7]_new_
.sym 15606 $abc$4298$auto$dff2dffe.cc:175:make_patterns_logic$3658
.sym 15633 $abc$4298$memory\param_bram$rdmux[0][2][0]$a$1204[4]_new_inv_
.sym 15636 $abc$4298$new_n301_
.sym 15637 $abc$4298$new_n299_
.sym 15638 param_counter[0]
.sym 15639 $abc$4298$new_n303_
.sym 15642 $abc$4298$new_n305_
.sym 15644 $abc$4298$memory\param_bram$rdmux[0][3][1]$b$1220[3]_new_
.sym 15647 $abc$4298$new_n344_
.sym 15649 $abc$4298$new_n302_
.sym 15652 $abc$4298$memory\param_bram$rdmux[0][1][0]$b$1199[7]_new_
.sym 15653 param_counter[4]
.sym 15654 param_counter[5]
.sym 15658 param_counter[1]
.sym 15659 param_counter[2]
.sym 15660 param_counter[3]
.sym 15661 param_counter[4]
.sym 15662 $abc$4298$new_n343_
.sym 15663 $abc$4298$new_n342_
.sym 15664 $abc$4298$memory\param_bram$rdmux[0][4][1]$a$1243[0]_new_
.sym 15666 param_counter[1]
.sym 15667 param_counter[0]
.sym 15668 $abc$4298$new_n303_
.sym 15669 param_counter[2]
.sym 15674 param_counter[4]
.sym 15675 param_counter[3]
.sym 15678 $abc$4298$memory\param_bram$rdmux[0][3][1]$b$1220[3]_new_
.sym 15679 $abc$4298$new_n342_
.sym 15680 $abc$4298$new_n305_
.sym 15681 param_counter[5]
.sym 15684 param_counter[2]
.sym 15685 param_counter[1]
.sym 15686 param_counter[0]
.sym 15690 $abc$4298$memory\param_bram$rdmux[0][4][1]$a$1243[0]_new_
.sym 15691 $abc$4298$new_n301_
.sym 15693 param_counter[2]
.sym 15696 param_counter[2]
.sym 15697 param_counter[1]
.sym 15698 param_counter[0]
.sym 15699 param_counter[4]
.sym 15702 $abc$4298$new_n343_
.sym 15703 $abc$4298$new_n344_
.sym 15704 $abc$4298$memory\param_bram$rdmux[0][2][0]$a$1204[4]_new_inv_
.sym 15705 param_counter[4]
.sym 15708 $abc$4298$memory\param_bram$rdmux[0][1][0]$b$1199[7]_new_
.sym 15709 $abc$4298$new_n302_
.sym 15710 param_counter[5]
.sym 15711 $abc$4298$new_n299_
.sym 15781 $abc$4298$auto$ice40_ffinit.cc:141:execute$4272
.sym 15822 $abc$4298$auto$ice40_ffinit.cc:141:execute$4272
.sym 15852 MOSI$SB_IO_OUT
.sym 16881 $PACKER_VCC_NET
.sym 16884 cmd_counter[3]
.sym 16885 cmd_counter[4]
.sym 16891 cmd_counter[2]
.sym 16892 $PACKER_VCC_NET
.sym 16909 cmd_counter[0]
.sym 16911 cmd_counter[1]
.sym 16913 $nextpnr_ICESTORM_LC_7$O
.sym 16915 cmd_counter[0]
.sym 16919 $auto$alumacc.cc:474:replace_alu$750.C[2]
.sym 16921 $PACKER_VCC_NET
.sym 16922 cmd_counter[1]
.sym 16925 $auto$alumacc.cc:474:replace_alu$750.C[3]
.sym 16927 cmd_counter[2]
.sym 16928 $PACKER_VCC_NET
.sym 16929 $auto$alumacc.cc:474:replace_alu$750.C[2]
.sym 16931 $auto$alumacc.cc:474:replace_alu$750.C[4]
.sym 16933 $PACKER_VCC_NET
.sym 16934 cmd_counter[3]
.sym 16935 $auto$alumacc.cc:474:replace_alu$750.C[3]
.sym 16938 $PACKER_VCC_NET
.sym 16940 cmd_counter[4]
.sym 16941 $auto$alumacc.cc:474:replace_alu$750.C[4]
.sym 16975 $PACKER_VCC_NET
.sym 16987 cmd_counter[4]
.sym 16989 $abc$4298$auto$dff2dffe.cc:175:make_patterns_logic$3537
.sym 17006 $abc$4298$auto$dff2dffe.cc:175:make_patterns_logic$3537
.sym 17007 cmd_counter[1]
.sym 17008 cmd_counter[4]
.sym 17016 cmd_counter[0]
.sym 17022 cmd_counter[2]
.sym 17023 cmd_counter[3]
.sym 17036 $nextpnr_ICESTORM_LC_6$O
.sym 17038 cmd_counter[0]
.sym 17042 $auto$alumacc.cc:474:replace_alu$741.C[2]
.sym 17045 cmd_counter[1]
.sym 17048 $auto$alumacc.cc:474:replace_alu$741.C[3]
.sym 17051 cmd_counter[2]
.sym 17052 $auto$alumacc.cc:474:replace_alu$741.C[2]
.sym 17054 $auto$alumacc.cc:474:replace_alu$741.C[4]
.sym 17057 cmd_counter[3]
.sym 17058 $auto$alumacc.cc:474:replace_alu$741.C[3]
.sym 17061 cmd_counter[4]
.sym 17064 $auto$alumacc.cc:474:replace_alu$741.C[4]
.sym 17083 $abc$4298$auto$dff2dffe.cc:175:make_patterns_logic$3537
.sym 17084 CLK$SB_IO_IN_$glb_clk
.sym 17111 cmd_counter[2]
.sym 17113 cmd_counter[3]
.sym 17129 $abc$4298$auto$dff2dffe.cc:175:make_patterns_logic$3568
.sym 17138 cmd_counter[1]
.sym 17147 cmd_counter[0]
.sym 17149 $abc$4298$auto$dff2dffe.cc:175:make_patterns_logic$3537
.sym 17181 cmd_counter[1]
.sym 17191 cmd_counter[0]
.sym 17193 $abc$4298$auto$dff2dffe.cc:175:make_patterns_logic$3537
.sym 17206 $abc$4298$auto$dff2dffe.cc:175:make_patterns_logic$3568
.sym 17207 CLK$SB_IO_IN_$glb_clk
.sym 17223 $abc$4298$auto$dff2dffe.cc:175:make_patterns_logic$3568
.sym 17238 $PACKER_VCC_NET
.sym 17250 cmd_counter[4]
.sym 17251 cmd_counter[0]
.sym 17253 cmd_counter[1]
.sym 17254 cmd_counter[2]
.sym 17256 cmd_counter[3]
.sym 17258 cmd_counter[4]
.sym 17261 cmd_counter[1]
.sym 17262 cmd_counter[2]
.sym 17264 cmd_counter[3]
.sym 17265 $abc$4298$memory\cmd_bram$rdmux[0][2][1]$b$826[4]_new_inv_
.sym 17278 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$1777[1]_new_
.sym 17291 cmd_counter[0]
.sym 17292 cmd_counter[2]
.sym 17295 cmd_counter[4]
.sym 17298 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$1777[1]_new_
.sym 17308 cmd_counter[2]
.sym 17310 cmd_counter[1]
.sym 17313 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$1777[1]_new_
.sym 17314 $abc$4298$memory\cmd_bram$rdmux[0][2][1]$b$826[4]_new_inv_
.sym 17315 cmd_counter[4]
.sym 17316 cmd_counter[3]
.sym 17319 cmd_counter[2]
.sym 17320 cmd_counter[0]
.sym 17321 cmd_counter[1]
.sym 17322 cmd_counter[3]
.sym 17325 cmd_counter[1]
.sym 17327 cmd_counter[0]
.sym 17360 param_counter[3]
.sym 17364 param_counter[2]
.sym 17366 param_counter[3]
.sym 17373 param_counter[3]
.sym 17374 $abc$4298$memory\param_bram$rdmux[0][3][2]$a$1222[4]_new_
.sym 17375 param_counter[2]
.sym 17376 $abc$4298$new_n392_
.sym 17378 param_counter[3]
.sym 17382 $abc$4298$new_n391_
.sym 17383 $abc$4298$new_n390_
.sym 17386 $abc$4298$new_n366_
.sym 17390 param_counter[6]
.sym 17391 $abc$4298$new_n386_
.sym 17392 param_counter[0]
.sym 17393 param_counter[1]
.sym 17395 $abc$4298$new_n305_
.sym 17396 $abc$4298$new_n372_
.sym 17401 param_counter[1]
.sym 17404 $abc$4298$new_n393_
.sym 17412 param_counter[1]
.sym 17413 $abc$4298$new_n305_
.sym 17414 param_counter[0]
.sym 17415 param_counter[2]
.sym 17418 $abc$4298$new_n366_
.sym 17419 $abc$4298$new_n392_
.sym 17420 $abc$4298$new_n391_
.sym 17421 $abc$4298$new_n372_
.sym 17424 param_counter[3]
.sym 17425 param_counter[2]
.sym 17426 $abc$4298$memory\param_bram$rdmux[0][3][2]$a$1222[4]_new_
.sym 17442 $abc$4298$new_n386_
.sym 17443 param_counter[6]
.sym 17444 $abc$4298$new_n393_
.sym 17445 $abc$4298$new_n390_
.sym 17448 param_counter[0]
.sym 17449 param_counter[3]
.sym 17450 param_counter[6]
.sym 17451 param_counter[1]
.sym 17467 $PACKER_VCC_NET
.sym 17497 param_counter[6]
.sym 17500 param_counter[1]
.sym 17501 $abc$4298$new_n366_
.sym 17502 $abc$4298$memory\param_bram$rdmux[0][0][0]$b$1196[3]_new_
.sym 17503 $abc$4298$memory\param_bram$rdmux[0][3][1]$a$1219[3]_new_inv_
.sym 17506 $abc$4298$memory\param_bram$rdmux[0][3][1]$a$1219[5]_new_
.sym 17512 $abc$4298$memory\param_bram$rdmux[0][4][0]$b$1241[5]_new_inv_
.sym 17515 $abc$4298$new_n301_
.sym 17522 $abc$4298$memory\param_bram$rdmux[0][2][1]$b$1208[2]_new_
.sym 17524 param_counter[2]
.sym 17525 param_counter[0]
.sym 17526 param_counter[3]
.sym 17527 param_counter[5]
.sym 17529 param_counter[1]
.sym 17531 param_counter[0]
.sym 17536 param_counter[1]
.sym 17538 param_counter[0]
.sym 17541 param_counter[1]
.sym 17542 param_counter[3]
.sym 17543 param_counter[0]
.sym 17544 param_counter[2]
.sym 17547 $abc$4298$new_n366_
.sym 17549 $abc$4298$memory\param_bram$rdmux[0][2][1]$b$1208[2]_new_
.sym 17553 $abc$4298$memory\param_bram$rdmux[0][0][0]$b$1196[3]_new_
.sym 17554 param_counter[6]
.sym 17555 $abc$4298$memory\param_bram$rdmux[0][4][0]$b$1241[5]_new_inv_
.sym 17559 $abc$4298$new_n301_
.sym 17560 $abc$4298$memory\param_bram$rdmux[0][4][0]$b$1241[5]_new_inv_
.sym 17561 $abc$4298$memory\param_bram$rdmux[0][3][1]$a$1219[3]_new_inv_
.sym 17562 param_counter[5]
.sym 17566 $abc$4298$memory\param_bram$rdmux[0][3][1]$a$1219[5]_new_
.sym 17567 param_counter[1]
.sym 17568 param_counter[3]
.sym 17621 $abc$4298$memory\param_bram$rdmux[0][3][1]$a$1219[5]_new_
.sym 17623 $abc$4298$new_n387_
.sym 17624 param_counter[0]
.sym 17625 $abc$4298$new_n350_
.sym 17626 $abc$4298$new_n348_
.sym 17627 $abc$4298$memory\param_bram$rdmux[0][2][0]$a$1204[4]_new_inv_
.sym 17628 $abc$4298$new_n388_
.sym 17630 $abc$4298$new_n301_
.sym 17632 param_counter[0]
.sym 17633 $abc$4298$memory\param_bram$rdmux[0][0][0]$b$1196[3]_new_
.sym 17635 param_counter[4]
.sym 17637 param_counter[5]
.sym 17639 param_counter[2]
.sym 17641 param_counter[3]
.sym 17643 $abc$4298$new_n347_
.sym 17645 param_counter[5]
.sym 17647 param_counter[1]
.sym 17652 param_counter[2]
.sym 17653 param_counter[0]
.sym 17654 $abc$4298$new_n301_
.sym 17655 param_counter[1]
.sym 17658 $abc$4298$memory\param_bram$rdmux[0][2][0]$a$1204[4]_new_inv_
.sym 17659 $abc$4298$new_n387_
.sym 17660 param_counter[5]
.sym 17661 $abc$4298$new_n388_
.sym 17664 param_counter[2]
.sym 17666 param_counter[0]
.sym 17670 $abc$4298$new_n347_
.sym 17671 param_counter[5]
.sym 17672 $abc$4298$new_n348_
.sym 17673 $abc$4298$new_n350_
.sym 17676 $abc$4298$memory\param_bram$rdmux[0][3][1]$a$1219[5]_new_
.sym 17678 param_counter[4]
.sym 17679 $abc$4298$memory\param_bram$rdmux[0][0][0]$b$1196[3]_new_
.sym 17688 param_counter[0]
.sym 17690 param_counter[3]
.sym 17691 param_counter[1]
.sym 17695 param_counter[2]
.sym 17697 param_counter[0]
.sym 17743 $abc$4298$new_n305_
.sym 17751 param_counter[1]
.sym 17757 $abc$4298$memory\param_bram$rdmux[0][3][1]$a$1219[3]_new_inv_
.sym 17793 $abc$4298$new_n305_
.sym 17794 $abc$4298$memory\param_bram$rdmux[0][3][1]$a$1219[3]_new_inv_
.sym 17796 param_counter[1]
.sym 23322 CS$SB_IO_OUT
.sym 23356 CS$SB_IO_OUT
.sym 23459 $abc$4298$auto$ice40_ffinit.cc:141:execute$4276
.sym 23949 MOSI$SB_IO_OUT
.sym 25633 $abc$4298$auto$ice40_ffinit.cc:141:execute$4276
.sym 25669 $abc$4298$auto$ice40_ffinit.cc:141:execute$4276
.sym 26029 CS$SB_IO_OUT
.sym 27460 CS$SB_IO_OUT
.sym 27471 CS$SB_IO_OUT
.sym 27519 MOSI$SB_IO_OUT
.sym 27532 MOSI$SB_IO_OUT
.sym 27726 delay[0]
.sym 27730 delay[1]
.sym 27747 $auto$alumacc.cc:474:replace_alu$722.C[1]
.sym 27752 $abc$4298$auto$alumacc.cc:474:replace_alu$722.BB[1]
.sym 27756 $abc$4298$auto$alumacc.cc:474:replace_alu$722.BB[2]
.sym 27759 $PACKER_VCC_NET
.sym 27760 $abc$4298$auto$alumacc.cc:474:replace_alu$722.BB[3]
.sym 27763 $PACKER_VCC_NET
.sym 27764 $abc$4298$auto$alumacc.cc:474:replace_alu$722.BB[4]
.sym 27767 $PACKER_VCC_NET
.sym 27768 $abc$4298$auto$alumacc.cc:474:replace_alu$722.BB[5]
.sym 27771 $PACKER_VCC_NET
.sym 27772 $abc$4298$auto$alumacc.cc:474:replace_alu$722.BB[6]
.sym 27776 $abc$4298$auto$alumacc.cc:474:replace_alu$722.BB[7]
.sym 27780 $abc$4298$auto$alumacc.cc:474:replace_alu$722.BB[8]
.sym 27784 $abc$4298$auto$alumacc.cc:474:replace_alu$722.BB[9]
.sym 27788 $abc$4298$auto$alumacc.cc:474:replace_alu$722.BB[10]
.sym 27792 $abc$4298$auto$alumacc.cc:474:replace_alu$722.BB[11]
.sym 27796 $abc$4298$auto$alumacc.cc:474:replace_alu$722.BB[12]
.sym 27800 $abc$4298$auto$alumacc.cc:474:replace_alu$722.BB[13]
.sym 27804 $abc$4298$auto$alumacc.cc:474:replace_alu$722.BB[14]
.sym 27808 $abc$4298$auto$alumacc.cc:474:replace_alu$722.BB[15]
.sym 27813 $nextpnr_ICESTORM_LC_3$I3
.sym 27814 delay[8]
.sym 27818 delay[12]
.sym 27822 delay[11]
.sym 27826 delay[13]
.sym 27830 delay[10]
.sym 27834 delay[1]
.sym 27835 delay[0]
.sym 27836 delay[4]
.sym 27837 delay[5]
.sym 27838 delay[2]
.sym 27842 delay[9]
.sym 27843 delay[8]
.sym 27844 delay[13]
.sym 27845 delay[6]
.sym 27846 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2845[3]_new_
.sym 27847 $abc$4298$procmux$557.B_AND_S[72]_new_
.sym 27848 $abc$4298$add$cmd_param_bram.v:221$126_Y[13]
.sym 27850 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2845[3]_new_
.sym 27851 $abc$4298$procmux$557.B_AND_S[72]_new_
.sym 27852 $abc$4298$add$cmd_param_bram.v:221$126_Y[2]
.sym 27854 delay[2]
.sym 27855 delay[11]
.sym 27856 delay[10]
.sym 27857 delay[14]
.sym 27858 $abc$4298$new_n237_
.sym 27859 $abc$4298$new_n238_
.sym 27860 $abc$4298$new_n239_
.sym 27861 $abc$4298$new_n240_
.sym 27862 delay[5]
.sym 27866 $abc$4298$auto$rtlil.cc:1835:ReduceAnd$726_new_
.sym 27867 $abc$4298$auto$alumacc.cc:491:replace_alu$724[15]
.sym 27870 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2845[3]_new_
.sym 27871 $abc$4298$procmux$557.B_AND_S[72]_new_
.sym 27872 $abc$4298$add$cmd_param_bram.v:221$126_Y[12]
.sym 27882 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2845[3]_new_
.sym 27883 $abc$4298$procmux$557.B_AND_S[72]_new_
.sym 27884 $abc$4298$add$cmd_param_bram.v:221$126_Y[14]
.sym 27886 delay[9]
.sym 27890 delay[14]
.sym 27898 delay[15]
.sym 27906 state[2]
.sym 27907 state[3]
.sym 27908 state[0]
.sym 27909 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2008[1]_new_inv_
.sym 27910 $abc$4298$auto$ice40_ffinit.cc:140:execute$4279
.sym 27922 state[2]
.sym 27923 state[3]
.sym 27924 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2008[1]_new_inv_
.sym 27925 state[0]
.sym 27930 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3498
.sym 27931 state[1]
.sym 27942 state[4]
.sym 27943 state[5]
.sym 27944 state[6]
.sym 27945 state[7]
.sym 27946 $PACKER_GND_NET
.sym 27950 $PACKER_GND_NET
.sym 27958 $PACKER_GND_NET
.sym 27962 $PACKER_GND_NET
.sym 27970 $abc$4298$auto$ice40_ffinit.cc:141:execute$4280
.sym 27990 $abc$4298$auto$ice40_ffinit.cc:141:execute$4268
.sym 28258 delay[3]
.sym 28262 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2845[3]_new_
.sym 28263 $abc$4298$procmux$557.B_AND_S[72]_new_
.sym 28264 $abc$4298$add$cmd_param_bram.v:221$126_Y[0]
.sym 28266 $abc$4298$procmux$557.B_AND_S[72]_new_
.sym 28267 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2845[3]_new_
.sym 28268 delay[1]
.sym 28269 delay[0]
.sym 28270 delay[6]
.sym 28274 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2845[3]_new_
.sym 28275 $abc$4298$procmux$557.B_AND_S[72]_new_
.sym 28276 $abc$4298$add$cmd_param_bram.v:221$126_Y[3]
.sym 28279 $PACKER_VCC_NET
.sym 28280 delay[0]
.sym 28282 delay[4]
.sym 28286 delay[7]
.sym 28291 delay[0]
.sym 28296 delay[1]
.sym 28300 delay[2]
.sym 28301 $auto$alumacc.cc:474:replace_alu$738.C[2]
.sym 28304 delay[3]
.sym 28305 $auto$alumacc.cc:474:replace_alu$738.C[3]
.sym 28308 delay[4]
.sym 28309 $auto$alumacc.cc:474:replace_alu$738.C[4]
.sym 28312 delay[5]
.sym 28313 $auto$alumacc.cc:474:replace_alu$738.C[5]
.sym 28316 delay[6]
.sym 28317 $auto$alumacc.cc:474:replace_alu$738.C[6]
.sym 28320 delay[7]
.sym 28321 $auto$alumacc.cc:474:replace_alu$738.C[7]
.sym 28324 delay[8]
.sym 28325 $auto$alumacc.cc:474:replace_alu$738.C[8]
.sym 28328 delay[9]
.sym 28329 $auto$alumacc.cc:474:replace_alu$738.C[9]
.sym 28332 delay[10]
.sym 28333 $auto$alumacc.cc:474:replace_alu$738.C[10]
.sym 28336 delay[11]
.sym 28337 $auto$alumacc.cc:474:replace_alu$738.C[11]
.sym 28340 delay[12]
.sym 28341 $auto$alumacc.cc:474:replace_alu$738.C[12]
.sym 28344 delay[13]
.sym 28345 $auto$alumacc.cc:474:replace_alu$738.C[13]
.sym 28348 delay[14]
.sym 28349 $auto$alumacc.cc:474:replace_alu$738.C[14]
.sym 28352 delay[15]
.sym 28353 $auto$alumacc.cc:474:replace_alu$738.C[15]
.sym 28354 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2845[3]_new_
.sym 28355 $abc$4298$procmux$557.B_AND_S[72]_new_
.sym 28356 $abc$4298$add$cmd_param_bram.v:221$126_Y[10]
.sym 28358 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2845[3]_new_
.sym 28359 $abc$4298$procmux$557.B_AND_S[72]_new_
.sym 28360 $abc$4298$add$cmd_param_bram.v:221$126_Y[5]
.sym 28362 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2845[3]_new_
.sym 28363 $abc$4298$procmux$557.B_AND_S[72]_new_
.sym 28364 $abc$4298$add$cmd_param_bram.v:221$126_Y[7]
.sym 28366 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2845[3]_new_
.sym 28367 $abc$4298$procmux$557.B_AND_S[72]_new_
.sym 28368 $abc$4298$add$cmd_param_bram.v:221$126_Y[6]
.sym 28370 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2845[3]_new_
.sym 28371 $abc$4298$procmux$557.B_AND_S[72]_new_
.sym 28372 $abc$4298$add$cmd_param_bram.v:221$126_Y[8]
.sym 28374 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2845[3]_new_
.sym 28375 $abc$4298$procmux$557.B_AND_S[72]_new_
.sym 28376 $abc$4298$add$cmd_param_bram.v:221$126_Y[4]
.sym 28378 delay[12]
.sym 28379 delay[7]
.sym 28380 delay[15]
.sym 28381 delay[3]
.sym 28382 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2845[3]_new_
.sym 28383 $abc$4298$procmux$557.B_AND_S[72]_new_
.sym 28384 $abc$4298$add$cmd_param_bram.v:221$126_Y[11]
.sym 28390 $abc$4298$auto$wreduce.cc:455:run$698[0]_new_
.sym 28391 $abc$4298$procmux$552_CMP_new_
.sym 28394 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2845[3]_new_
.sym 28395 $abc$4298$procmux$557.B_AND_S[72]_new_
.sym 28396 $abc$4298$add$cmd_param_bram.v:221$126_Y[15]
.sym 28398 $abc$4298$auto$alumacc.cc:491:replace_alu$719[15]
.sym 28399 state[1]
.sym 28400 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$4091
.sym 28402 $abc$4298$procmux$552_CMP_new_
.sym 28403 $abc$4298$auto$wreduce.cc:455:run$698[0]_new_
.sym 28404 $abc$4298$procmux$557.B_AND_S[9]_new_
.sym 28405 $abc$4298$auto$ice40_ffinit.cc:140:execute$4279
.sym 28406 state[1]
.sym 28407 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$4091
.sym 28410 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$3707[1]_new_
.sym 28411 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2845[3]_new_
.sym 28414 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2845[3]_new_
.sym 28415 $abc$4298$procmux$557.B_AND_S[72]_new_
.sym 28416 $abc$4298$add$cmd_param_bram.v:221$126_Y[9]
.sym 28418 $abc$4298$new_n222_
.sym 28419 $abc$4298$procmux$557.B_AND_S[72]_new_
.sym 28420 $abc$4298$new_n275_
.sym 28421 $abc$4298$new_n278_
.sym 28422 state[3]
.sym 28423 state[2]
.sym 28426 state[2]
.sym 28427 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2136[0]_new_inv_
.sym 28428 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2008[1]_new_inv_
.sym 28429 state[3]
.sym 28430 state[1]
.sym 28431 state[0]
.sym 28432 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2008[1]_new_inv_
.sym 28433 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2003[1]_new_inv_
.sym 28434 state[2]
.sym 28435 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2008[1]_new_inv_
.sym 28436 state[3]
.sym 28438 $abc$4298$auto$dff2dffe.cc:175:make_patterns_logic$3537
.sym 28439 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2859[2]_new_
.sym 28440 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3498
.sym 28442 state[0]
.sym 28443 state[1]
.sym 28446 $abc$4298$new_n265_
.sym 28447 $abc$4298$new_n275_
.sym 28448 $abc$4298$new_n276_
.sym 28450 state[2]
.sym 28451 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2008[1]_new_inv_
.sym 28452 $abc$4298$new_n268_
.sym 28454 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2859[1]_new_
.sym 28455 $abc$4298$procmux$557.B_AND_S[34]_new_
.sym 28456 $abc$4298$procmux$557.B_AND_S[18]_new_
.sym 28457 $abc$4298$auto$opt_reduce.cc:132:opt_mux$690_new_inv_
.sym 28458 $abc$4298$procmux$570_CMP_new_
.sym 28459 $0\scl[0:0]
.sym 28462 $abc$4298$auto$ice40_ffinit.cc:141:execute$4284
.sym 28463 $abc$4298$auto$ice40_ffinit.cc:141:execute$4288
.sym 28464 $abc$4298$auto$ice40_ffinit.cc:141:execute$4292
.sym 28465 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3510
.sym 28466 $abc$4298$new_n268_
.sym 28467 $abc$4298$new_n212_
.sym 28468 state[1]
.sym 28469 state[0]
.sym 28470 state[0]
.sym 28471 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2003[1]_new_inv_
.sym 28472 state[1]
.sym 28473 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2008[1]_new_inv_
.sym 28474 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2008[1]_new_inv_
.sym 28475 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2003[1]_new_inv_
.sym 28478 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2008[1]_new_inv_
.sym 28479 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2003[1]_new_inv_
.sym 28480 state[1]
.sym 28481 state[0]
.sym 28486 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3652_new_
.sym 28487 $abc$4298$auto$opt_reduce.cc:132:opt_mux$690_new_inv_
.sym 28494 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$3707[1]_new_
.sym 28495 $abc$4298$new_n214_
.sym 28502 $abc$4298$auto$ice40_ffinit.cc:141:execute$4284
.sym 28503 $abc$4298$auto$ice40_ffinit.cc:141:execute$4288
.sym 28504 $abc$4298$auto$ice40_ffinit.cc:141:execute$4292
.sym 28505 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3510
.sym 28506 $0\scl[0:0]
.sym 28507 state[1]
.sym 28508 state[0]
.sym 28509 $abc$4298$new_n212_
.sym 28510 state[0]
.sym 28511 $abc$4298$auto$ice40_ffinit.cc:141:execute$4268
.sym 28512 state[1]
.sym 28513 $abc$4298$new_n212_
.sym 28546 SCL$SB_IO_OUT
.sym 28574 $0\scl[0:0]
.sym 28802 $abc$4298$new_n404_
.sym 28803 num_params_left[0]
.sym 28804 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$3707[1]_new_
.sym 28805 $abc$4298$sub$cmd_param_bram.v:328$145_Y[0]
.sym 28807 num_params_left[0]
.sym 28809 $PACKER_VCC_NET
.sym 28814 $abc$4298$eq$cmd_param_bram.v:309$140_Y_new_
.sym 28815 $abc$4298$auto$wreduce.cc:455:run$699[4]
.sym 28816 $abc$4298$procmux$557.B_AND_S[9]_new_
.sym 28818 $abc$4298$new_n428_
.sym 28819 $abc$4298$memory\num_cmd_params_bram$rdmux[0][0][0]$a$950[1]_new_
.sym 28820 $abc$4298$new_n425_
.sym 28826 $abc$4298$memory\num_cmd_params_bram$rdmux[0][0][0]$a$950[0]_new_inv_
.sym 28827 $abc$4298$new_n428_
.sym 28828 $abc$4298$new_n431_
.sym 28835 delay[5]
.sym 28839 delay[6]
.sym 28843 delay[7]
.sym 28844 $PACKER_VCC_NET
.sym 28847 delay[8]
.sym 28848 $PACKER_VCC_NET
.sym 28851 delay[9]
.sym 28855 delay[10]
.sym 28856 $PACKER_VCC_NET
.sym 28859 delay[11]
.sym 28863 delay[12]
.sym 28864 $PACKER_VCC_NET
.sym 28867 delay[13]
.sym 28871 delay[14]
.sym 28875 delay[15]
.sym 28881 $nextpnr_ICESTORM_LC_5$I3
.sym 28890 num_params_left[0]
.sym 28891 $abc$4298$new_n404_
.sym 28892 $abc$4298$new_n271_
.sym 28893 num_params_left[1]
.sym 28898 $abc$4298$procmux$557.B_AND_S[11]_new_
.sym 28899 $abc$4298$procmux$570_CMP_new_
.sym 28902 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3652_new_
.sym 28903 $abc$4298$procmux$557.B_AND_S[11]_new_
.sym 28906 $abc$4298$auto$alumacc.cc:491:replace_alu$719[15]
.sym 28907 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$4091
.sym 28908 state[1]
.sym 28909 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3531_new_
.sym 28910 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3516
.sym 28911 $0\scl[0:0]
.sym 28914 $0\scl[0:0]
.sym 28915 $abc$4298$procmux$557.B_AND_S[11]_new_
.sym 28922 state[0]
.sym 28923 state[1]
.sym 28924 $abc$4298$new_n212_
.sym 28926 $abc$4298$auto$ice40_ffinit.cc:141:execute$4276
.sym 28927 $abc$4298$new_n222_
.sym 28928 $abc$4298$procmux$557.B_AND_S[9]_new_
.sym 28930 $abc$4298$auto$alumacc.cc:491:replace_alu$735[13]
.sym 28931 $abc$4298$new_n271_
.sym 28932 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2831[3]_new_inv_
.sym 28933 $abc$4298$new_n265_
.sym 28934 state[1]
.sym 28935 $abc$4298$new_n212_
.sym 28936 $abc$4298$procmux$570_CMP_new_
.sym 28937 $0\scl[0:0]
.sym 28938 state[2]
.sym 28939 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2110[0]_new_inv_
.sym 28940 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2008[1]_new_inv_
.sym 28941 state[3]
.sym 28946 state[1]
.sym 28947 state[0]
.sym 28954 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$3707[1]_new_
.sym 28955 $abc$4298$procmux$557.B_AND_S[11]_new_
.sym 28956 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$2817[2]_new_
.sym 28957 $abc$4298$new_n482_
.sym 28963 bit_counter[0]
.sym 28967 bit_counter[1]
.sym 28968 $PACKER_VCC_NET
.sym 28971 bit_counter[2]
.sym 28972 $PACKER_VCC_NET
.sym 28973 $auto$alumacc.cc:474:replace_alu$747.C[2]
.sym 28974 $abc$4298$auto$ice40_ffinit.cc:141:execute$4292
.sym 28975 $abc$4298$auto$ice40_ffinit.cc:141:execute$4284
.sym 28976 $abc$4298$auto$ice40_ffinit.cc:141:execute$4288
.sym 28977 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3510
.sym 28978 $abc$4298$auto$ice40_ffinit.cc:141:execute$4284
.sym 28982 $abc$4298$auto$ice40_ffinit.cc:141:execute$4292
.sym 28986 $abc$4298$auto$ice40_ffinit.cc:141:execute$4284
.sym 28987 $abc$4298$auto$ice40_ffinit.cc:141:execute$4288
.sym 28988 $abc$4298$auto$ice40_ffinit.cc:141:execute$4292
.sym 28989 $abc$4298$procmux$600_Y[2]
.sym 28990 $abc$4298$new_n219_
.sym 28991 $abc$4298$new_n220_
.sym 28992 $abc$4298$new_n481_
.sym 28993 $abc$4298$auto$ice40_ffinit.cc:141:execute$4284
.sym 28998 $abc$4298$auto$ice40_ffinit.cc:141:execute$4284
.sym 28999 $abc$4298$auto$ice40_ffinit.cc:141:execute$4288
.sym 29000 $abc$4298$auto$ice40_ffinit.cc:141:execute$4292
.sym 29001 $abc$4298$procmux$600_Y[0]
.sym 29006 $abc$4298$auto$ice40_ffinit.cc:141:execute$4288
.sym 29010 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3510
.sym 29011 $abc$4298$auto$ice40_ffinit.cc:141:execute$4292
.sym 29015 bit_counter[0]
.sym 29017 $PACKER_VCC_NET
.sym 29282 $abc$4298$new_n404_
.sym 29283 num_params_left[3]
.sym 29284 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$3707[1]_new_
.sym 29285 $abc$4298$sub$cmd_param_bram.v:328$145_Y[3]
.sym 29286 num_params_left[7]
.sym 29290 num_params_left[0]
.sym 29298 $abc$4298$new_n404_
.sym 29299 num_params_left[7]
.sym 29300 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$3707[1]_new_
.sym 29301 $abc$4298$sub$cmd_param_bram.v:328$145_Y[7]
.sym 29302 $abc$4298$new_n404_
.sym 29303 num_params_left[5]
.sym 29304 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$3707[1]_new_
.sym 29305 $abc$4298$sub$cmd_param_bram.v:328$145_Y[5]
.sym 29310 $abc$4298$new_n404_
.sym 29311 num_params_left[6]
.sym 29312 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$3707[1]_new_
.sym 29313 $abc$4298$sub$cmd_param_bram.v:328$145_Y[6]
.sym 29315 num_params_left[0]
.sym 29319 num_params_left[1]
.sym 29320 $PACKER_VCC_NET
.sym 29323 num_params_left[2]
.sym 29324 $PACKER_VCC_NET
.sym 29325 $auto$alumacc.cc:474:replace_alu$753.C[2]
.sym 29327 num_params_left[3]
.sym 29328 $PACKER_VCC_NET
.sym 29329 $auto$alumacc.cc:474:replace_alu$753.C[3]
.sym 29331 num_params_left[4]
.sym 29332 $PACKER_VCC_NET
.sym 29333 $auto$alumacc.cc:474:replace_alu$753.C[4]
.sym 29335 num_params_left[5]
.sym 29336 $PACKER_VCC_NET
.sym 29337 $auto$alumacc.cc:474:replace_alu$753.C[5]
.sym 29339 num_params_left[6]
.sym 29340 $PACKER_VCC_NET
.sym 29341 $auto$alumacc.cc:474:replace_alu$753.C[6]
.sym 29343 num_params_left[7]
.sym 29344 $PACKER_VCC_NET
.sym 29345 $auto$alumacc.cc:474:replace_alu$753.C[7]
.sym 29347 num_params_left[8]
.sym 29348 $PACKER_VCC_NET
.sym 29349 $auto$alumacc.cc:474:replace_alu$753.C[8]
.sym 29351 num_params_left[9]
.sym 29352 $PACKER_VCC_NET
.sym 29353 $auto$alumacc.cc:474:replace_alu$753.C[9]
.sym 29355 num_params_left[10]
.sym 29356 $PACKER_VCC_NET
.sym 29357 $auto$alumacc.cc:474:replace_alu$753.C[10]
.sym 29359 num_params_left[11]
.sym 29360 $PACKER_VCC_NET
.sym 29361 $auto$alumacc.cc:474:replace_alu$753.C[11]
.sym 29363 num_params_left[12]
.sym 29364 $PACKER_VCC_NET
.sym 29365 $auto$alumacc.cc:474:replace_alu$753.C[12]
.sym 29367 num_params_left[13]
.sym 29368 $PACKER_VCC_NET
.sym 29369 $auto$alumacc.cc:474:replace_alu$753.C[13]
.sym 29370 $0\scl[0:0]
.sym 29371 $abc$4298$procmux$557.B_AND_S[11]_new_
.sym 29372 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3652_new_
.sym 29373 $abc$4298$auto$alumacc.cc:491:replace_alu$735[13]
.sym 29374 num_params_left[1]
.sym 29378 $abc$4298$new_n404_
.sym 29379 num_params_left[11]
.sym 29380 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$3707[1]_new_
.sym 29381 $abc$4298$sub$cmd_param_bram.v:328$145_Y[11]
.sym 29382 $abc$4298$new_n404_
.sym 29383 num_params_left[10]
.sym 29384 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$3707[1]_new_
.sym 29385 $abc$4298$sub$cmd_param_bram.v:328$145_Y[10]
.sym 29386 $abc$4298$new_n404_
.sym 29387 num_params_left[8]
.sym 29388 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$3707[1]_new_
.sym 29389 $abc$4298$sub$cmd_param_bram.v:328$145_Y[8]
.sym 29390 $abc$4298$new_n404_
.sym 29391 num_params_left[13]
.sym 29392 $abc$4298$new_n401_
.sym 29394 $abc$4298$procmux$625_Y[2]_new_
.sym 29395 $abc$4298$procmux$557.B_AND_S[9]_new_
.sym 29396 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$3707[1]_new_
.sym 29397 $abc$4298$sub$cmd_param_bram.v:328$145_Y[2]
.sym 29398 num_params_left[13]
.sym 29402 $abc$4298$eq$cmd_param_bram.v:309$140_Y_new_
.sym 29403 $abc$4298$procmux$557.B_AND_S[9]_new_
.sym 29404 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$3707[1]_new_
.sym 29405 $abc$4298$sub$cmd_param_bram.v:328$145_Y[13]
.sym 29406 num_params_left[11]
.sym 29410 $abc$4298$memrd$\cmd_bram$cmd_param_bram.v:249$130_DATA[5]_new_inv_
.sym 29411 $abc$4298$auto$dff2dffe.cc:175:make_patterns_logic$3537
.sym 29414 $abc$4298$new_n404_
.sym 29415 num_params_left[12]
.sym 29416 $abc$4298$new_n406_
.sym 29418 cmd_counter[1]
.sym 29419 cmd_counter[0]
.sym 29420 cmd_counter[3]
.sym 29421 cmd_counter[2]
.sym 29422 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$3707[1]_new_
.sym 29423 $abc$4298$sub$cmd_param_bram.v:328$145_Y[9]
.sym 29424 $abc$4298$new_n410_
.sym 29426 $abc$4298$new_n404_
.sym 29427 num_params_left[9]
.sym 29428 $abc$4298$procmux$557.B_AND_S[9]_new_
.sym 29429 $abc$4298$eq$cmd_param_bram.v:309$140_Y_new_
.sym 29430 state[0]
.sym 29431 $abc$4298$auto$alumacc.cc:491:replace_alu$735[13]
.sym 29432 $abc$4298$new_n212_
.sym 29433 state[1]
.sym 29434 $abc$4298$eq$cmd_param_bram.v:309$140_Y_new_
.sym 29435 $abc$4298$procmux$557.B_AND_S[9]_new_
.sym 29436 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$3707[1]_new_
.sym 29437 $abc$4298$sub$cmd_param_bram.v:328$145_Y[12]
.sym 29438 cmd_counter[1]
.sym 29439 cmd_counter[0]
.sym 29440 cmd_counter[3]
.sym 29441 cmd_counter[2]
.sym 29442 $abc$4298$new_n292_
.sym 29443 $abc$4298$new_n293_
.sym 29444 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$3707[1]_new_
.sym 29446 param_counter[6]
.sym 29447 $abc$4298$memory\param_bram$rdmux[0][0][0]$a$1195[7]_new_inv_
.sym 29448 $abc$4298$new_n291_
.sym 29449 $abc$4298$new_n294_
.sym 29450 $abc$4298$new_n322_
.sym 29451 $abc$4298$new_n486_
.sym 29452 $abc$4298$new_n293_
.sym 29453 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$3707[1]_new_
.sym 29454 data[6]
.sym 29455 $abc$4298$new_n295_
.sym 29456 $abc$4298$new_n308_
.sym 29457 $abc$4298$new_n310_
.sym 29458 $abc$4298$memory\cmd_bram$rdmux[0][0][0]$a$813[7]_new_inv_
.sym 29459 $abc$4298$new_n296_
.sym 29460 $abc$4298$new_n295_
.sym 29461 data[7]
.sym 29462 $abc$4298$memory\cmd_bram$rdmux[0][0][0]$a$813[6]_new_inv_
.sym 29463 $abc$4298$new_n296_
.sym 29466 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3652_new_
.sym 29467 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3531_new_
.sym 29470 $abc$4298$new_n295_
.sym 29471 data[5]
.sym 29472 $abc$4298$new_n324_
.sym 29473 $abc$4298$new_n487_
.sym 29474 $abc$4298$memory\param_bram$rdmux[0][0][0]$b$1196[6]_new_
.sym 29475 param_counter[6]
.sym 29476 $abc$4298$new_n311_
.sym 29477 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$3707[1]_new_
.sym 29478 param_counter[3]
.sym 29479 param_counter[1]
.sym 29480 param_counter[0]
.sym 29481 param_counter[6]
.sym 29482 data[3]
.sym 29483 data[2]
.sym 29484 $abc$4298$auto$ice40_ffinit.cc:141:execute$4288
.sym 29485 $abc$4298$auto$ice40_ffinit.cc:141:execute$4292
.sym 29486 param_counter[3]
.sym 29487 param_counter[0]
.sym 29488 param_counter[1]
.sym 29489 param_counter[6]
.sym 29490 param_counter[1]
.sym 29491 param_counter[3]
.sym 29494 data[7]
.sym 29495 data[6]
.sym 29496 $abc$4298$auto$ice40_ffinit.cc:141:execute$4288
.sym 29497 $abc$4298$new_n480_
.sym 29498 data[1]
.sym 29499 data[0]
.sym 29500 $abc$4298$auto$ice40_ffinit.cc:141:execute$4292
.sym 29501 $abc$4298$auto$ice40_ffinit.cc:141:execute$4288
.sym 29502 data[5]
.sym 29503 data[4]
.sym 29504 $abc$4298$auto$ice40_ffinit.cc:141:execute$4288
.sym 29505 $abc$4298$auto$ice40_ffinit.cc:141:execute$4292
.sym 29514 $abc$4298$auto$ice40_ffinit.cc:141:execute$4284
.sym 29518 $abc$4298$new_n313_
.sym 29519 $abc$4298$memory\param_bram$rdmux[0][0][0]$b$1196[6]_new_
.sym 29520 param_counter[5]
.sym 29521 $abc$4298$new_n314_
.sym 29526 $abc$4298$new_n323_
.sym 29527 $abc$4298$new_n313_
.sym 29528 param_counter[5]
.sym 29529 param_counter[6]
.sym 29794 num_params_left[3]
.sym 29798 num_params_left[6]
.sym 29802 $abc$4298$new_n404_
.sym 29803 num_params_left[4]
.sym 29804 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$3707[1]_new_
.sym 29805 $abc$4298$sub$cmd_param_bram.v:328$145_Y[4]
.sym 29810 $abc$4298$auto$wreduce.cc:455:run$699[4]
.sym 29811 $abc$4298$memory\num_cmd_params_bram$rdmux[0][0][0]$a$950[4]_new_
.sym 29812 $abc$4298$procmux$557.B_AND_S[9]_new_
.sym 29813 $abc$4298$new_n416_
.sym 29818 num_params_left[5]
.sym 29822 num_params_left[4]
.sym 29827 $auto$alumacc.cc:474:replace_alu$733.C[1]
.sym 29832 $abc$4298$auto$alumacc.cc:474:replace_alu$733.BB[1]
.sym 29836 $abc$4298$auto$alumacc.cc:474:replace_alu$733.BB[2]
.sym 29840 $abc$4298$auto$alumacc.cc:474:replace_alu$733.BB[3]
.sym 29844 $abc$4298$auto$alumacc.cc:474:replace_alu$733.BB[4]
.sym 29848 $abc$4298$auto$alumacc.cc:474:replace_alu$733.BB[5]
.sym 29852 $abc$4298$auto$alumacc.cc:474:replace_alu$733.BB[6]
.sym 29856 $abc$4298$auto$alumacc.cc:474:replace_alu$733.BB[7]
.sym 29860 $abc$4298$auto$alumacc.cc:474:replace_alu$733.BB[8]
.sym 29864 $abc$4298$auto$alumacc.cc:474:replace_alu$733.BB[9]
.sym 29868 $abc$4298$auto$alumacc.cc:474:replace_alu$733.BB[10]
.sym 29872 $abc$4298$auto$alumacc.cc:474:replace_alu$733.BB[11]
.sym 29876 $abc$4298$auto$alumacc.cc:474:replace_alu$733.BB[12]
.sym 29880 $abc$4298$auto$alumacc.cc:474:replace_alu$733.BB[13]
.sym 29883 $PACKER_VCC_NET
.sym 29885 $nextpnr_ICESTORM_LC_1$I3
.sym 29886 $abc$4298$auto$wreduce.cc:455:run$696[0]_new_
.sym 29887 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3531_new_
.sym 29888 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3652_new_
.sym 29889 $nextpnr_ICESTORM_LC_1$COUT
.sym 29890 cmd_counter[4]
.sym 29891 $abc$4298$auto$wreduce.cc:455:run$696[0]_new_
.sym 29892 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3531_new_
.sym 29894 $abc$4298$new_n404_
.sym 29895 num_params_left[2]
.sym 29896 $abc$4298$new_n420_
.sym 29898 num_params_left[8]
.sym 29902 num_params_left[12]
.sym 29906 $abc$4298$new_n295_
.sym 29907 data[2]
.sym 29908 $abc$4298$new_n489_
.sym 29909 $abc$4298$new_n490_
.sym 29914 num_params_left[9]
.sym 29918 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3531_new_
.sym 29919 $abc$4298$auto$wreduce.cc:455:run$696[0]_new_
.sym 29922 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$3707[1]_new_
.sym 29923 $abc$4298$memrd$\param_bram$cmd_param_bram.v:327$144_DATA[1]_new_inv_
.sym 29924 $abc$4298$new_n377_
.sym 29925 $abc$4298$new_n378_
.sym 29926 $abc$4298$new_n295_
.sym 29927 data[1]
.sym 29930 $abc$4298$memrd$\param_bram$cmd_param_bram.v:327$144_DATA[2]_new_inv_
.sym 29931 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$3707[1]_new_
.sym 29932 $abc$4298$new_n491_
.sym 29934 $abc$4298$memrd$\cmd_bram$cmd_param_bram.v:249$130_DATA[3]_new_inv_
.sym 29935 $abc$4298$auto$dff2dffe.cc:175:make_patterns_logic$3537
.sym 29938 $abc$4298$new_n295_
.sym 29939 data[0]
.sym 29942 cmd_counter[1]
.sym 29943 cmd_counter[2]
.sym 29944 cmd_counter[3]
.sym 29945 cmd_counter[4]
.sym 29946 cmd_counter[1]
.sym 29947 cmd_counter[4]
.sym 29948 cmd_counter[2]
.sym 29949 cmd_counter[3]
.sym 29950 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$3707[1]_new_
.sym 29951 $abc$4298$memrd$\param_bram$cmd_param_bram.v:327$144_DATA[0]_new_inv_
.sym 29952 $abc$4298$new_n394_
.sym 29953 $abc$4298$new_n395_
.sym 29954 $abc$4298$eq$cmd_param_bram.v:309$140_Y_new_
.sym 29955 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$3707[1]_new_
.sym 29958 param_counter[6]
.sym 29959 $abc$4298$new_n365_
.sym 29960 $abc$4298$new_n362_
.sym 29961 $abc$4298$new_n368_
.sym 29962 $abc$4298$new_n295_
.sym 29963 data[3]
.sym 29966 $abc$4298$memory\param_bram$rdmux[0][0][0]$b$1196[6]_new_
.sym 29967 param_counter[0]
.sym 29968 param_counter[6]
.sym 29970 $abc$4298$memory\param_bram$rdmux[0][0][0]$a$1195[4]_new_inv_
.sym 29971 param_counter[6]
.sym 29972 $abc$4298$new_n334_
.sym 29973 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$3707[1]_new_
.sym 29974 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$3707[1]_new_
.sym 29975 $abc$4298$memrd$\param_bram$cmd_param_bram.v:327$144_DATA[3]_new_inv_
.sym 29976 $abc$4298$new_n353_
.sym 29977 $abc$4298$new_n351_
.sym 29978 $abc$4298$new_n318_
.sym 29979 $abc$4298$new_n332_
.sym 29980 $abc$4298$memory\param_bram$rdmux[0][1][0]$b$1199[4]_new_inv_
.sym 29981 param_counter[5]
.sym 29982 data[4]
.sym 29983 $abc$4298$new_n295_
.sym 29984 $abc$4298$new_n327_
.sym 29985 $abc$4298$new_n337_
.sym 29987 param_counter[0]
.sym 29992 param_counter[1]
.sym 29996 param_counter[2]
.sym 29997 $auto$alumacc.cc:474:replace_alu$744.C[2]
.sym 30000 param_counter[3]
.sym 30001 $auto$alumacc.cc:474:replace_alu$744.C[3]
.sym 30004 param_counter[4]
.sym 30005 $auto$alumacc.cc:474:replace_alu$744.C[4]
.sym 30008 param_counter[5]
.sym 30009 $auto$alumacc.cc:474:replace_alu$744.C[5]
.sym 30012 param_counter[6]
.sym 30013 $auto$alumacc.cc:474:replace_alu$744.C[6]
.sym 30014 param_counter[1]
.sym 30015 param_counter[0]
.sym 30018 $abc$4298$memory\param_bram$rdmux[0][4][1]$a$1243[0]_new_
.sym 30019 param_counter[0]
.sym 30020 param_counter[4]
.sym 30021 param_counter[3]
.sym 30022 $abc$4298$memory\param_bram$rdmux[0][2][0]$a$1204[4]_new_inv_
.sym 30023 param_counter[4]
.sym 30026 param_counter[2]
.sym 30027 param_counter[1]
.sym 30028 param_counter[3]
.sym 30034 param_counter[2]
.sym 30035 $abc$4298$new_n485_
.sym 30036 $abc$4298$new_n318_
.sym 30037 param_counter[5]
.sym 30038 param_counter[0]
.sym 30039 param_counter[6]
.sym 30040 param_counter[4]
.sym 30042 param_counter[2]
.sym 30043 param_counter[0]
.sym 30044 param_counter[4]
.sym 30045 param_counter[3]
.sym 30046 param_counter[0]
.sym 30047 param_counter[1]
.sym 30048 param_counter[4]
.sym 30049 param_counter[3]
.sym 30306 $abc$4298$auto$wreduce.cc:455:run$699[2]
.sym 30307 $abc$4298$memory\num_cmd_params_bram$rdmux[0][2][0]$b$960[0]_new_inv_
.sym 30308 $abc$4298$auto$wreduce.cc:455:run$699[3]
.sym 30310 $abc$4298$auto$wreduce.cc:455:run$699[0]
.sym 30311 $abc$4298$auto$wreduce.cc:455:run$699[2]
.sym 30312 $abc$4298$auto$wreduce.cc:455:run$699[3]
.sym 30313 $abc$4298$memory\num_cmd_params_bram$rdmux[0][2][0]$b$960[0]_new_inv_
.sym 30322 $abc$4298$auto$wreduce.cc:455:run$699[2]
.sym 30323 $abc$4298$auto$wreduce.cc:455:run$699[0]
.sym 30324 $abc$4298$memory\num_cmd_params_bram$rdmux[0][2][0]$b$960[0]_new_inv_
.sym 30325 $abc$4298$auto$wreduce.cc:455:run$699[3]
.sym 30326 $abc$4298$auto$wreduce.cc:455:run$699[0]
.sym 30327 $abc$4298$auto$wreduce.cc:455:run$699[3]
.sym 30328 $abc$4298$auto$wreduce.cc:455:run$699[2]
.sym 30329 $abc$4298$memory\num_cmd_params_bram$rdmux[0][2][0]$b$960[0]_new_inv_
.sym 30330 $abc$4298$auto$wreduce.cc:455:run$699[2]
.sym 30331 $abc$4298$auto$wreduce.cc:455:run$699[0]
.sym 30332 $abc$4298$memory\num_cmd_params_bram$rdmux[0][2][0]$b$960[0]_new_inv_
.sym 30335 cmd_counter[0]
.sym 30337 $PACKER_VCC_NET
.sym 30339 $abc$4298$auto$alumacc.cc:474:replace_alu$706.BB[3]
.sym 30343 $PACKER_VCC_NET
.sym 30344 $abc$4298$auto$alumacc.cc:474:replace_alu$706.BB[4]
.sym 30349 $nextpnr_ICESTORM_LC_13$I3
.sym 30350 $abc$4298$auto$wreduce.cc:455:run$699[4]
.sym 30351 $abc$4298$memory\num_cmd_params_bram$rdmux[0][0][0]$a$950[2]_new_
.sym 30352 $abc$4298$eq$cmd_param_bram.v:309$140_Y_new_
.sym 30353 $abc$4298$memory\num_cmd_params_bram$rdmux[0][0][0]$b$951[2]_new_inv_
.sym 30355 $PACKER_VCC_NET
.sym 30356 cmd_counter[0]
.sym 30358 cmd_counter[0]
.sym 30359 cmd_counter[1]
.sym 30362 cmd_counter[3]
.sym 30366 cmd_counter[4]
.sym 30370 cmd_counter[3]
.sym 30371 cmd_counter[0]
.sym 30372 cmd_counter[2]
.sym 30373 cmd_counter[4]
.sym 30374 cmd_counter[0]
.sym 30375 $abc$4298$new_n403_
.sym 30376 cmd_counter[1]
.sym 30382 num_params_left[2]
.sym 30390 cmd_counter[1]
.sym 30391 $abc$4298$new_n281_
.sym 30392 $abc$4298$auto$alumacc.cc:491:replace_alu$708[4]
.sym 30394 num_params_left[10]
.sym 30398 cmd_counter[3]
.sym 30399 cmd_counter[2]
.sym 30400 cmd_counter[4]
.sym 30402 $abc$4298$new_n358_
.sym 30403 cmd_counter[4]
.sym 30404 $abc$4298$auto$wreduce.cc:455:run$696[0]_new_
.sym 30405 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3531_new_
.sym 30406 $abc$4298$memory\cmd_bram$rdmux[0][1][0]$a$816[0]_new_inv_
.sym 30407 $abc$4298$auto$wreduce.cc:455:run$696[0]_new_
.sym 30408 $abc$4298$new_n380_
.sym 30409 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3531_new_
.sym 30410 $abc$4298$memory\cmd_bram$rdmux[0][0][0]$a$813[1]_new_inv_
.sym 30411 cmd_counter[4]
.sym 30412 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3531_new_
.sym 30413 $abc$4298$auto$wreduce.cc:455:run$696[0]_new_
.sym 30414 cmd_counter[1]
.sym 30415 cmd_counter[3]
.sym 30416 cmd_counter[2]
.sym 30417 cmd_counter[0]
.sym 30418 $abc$4298$memory\cmd_bram$rdmux[0][0][0]$a$813[0]_new_inv_
.sym 30419 $abc$4298$new_n296_
.sym 30420 $abc$4298$new_n396_
.sym 30422 $abc$4298$auto$dff2dffe.cc:158:make_patterns_logic$3531_new_
.sym 30423 $abc$4298$auto$wreduce.cc:455:run$696[0]_new_
.sym 30424 $abc$4298$new_n380_
.sym 30426 cmd_counter[0]
.sym 30427 cmd_counter[3]
.sym 30428 cmd_counter[2]
.sym 30429 cmd_counter[1]
.sym 30430 cmd_counter[2]
.sym 30431 $abc$4298$memory\num_cmd_params_bram$rdmux[0][2][0]$b$960[0]_new_inv_
.sym 30432 $abc$4298$new_n379_
.sym 30433 $abc$4298$new_n381_
.sym 30434 param_counter[2]
.sym 30435 param_counter[0]
.sym 30436 param_counter[3]
.sym 30437 param_counter[5]
.sym 30438 $abc$4298$memory\cmd_bram$rdmux[0][2][1]$b$826[4]_new_inv_
.sym 30439 cmd_counter[3]
.sym 30440 cmd_counter[2]
.sym 30441 $abc$4298$new_n296_
.sym 30442 $abc$4298$new_n371_
.sym 30443 $abc$4298$new_n495_
.sym 30444 param_counter[6]
.sym 30445 $abc$4298$new_n334_
.sym 30446 $abc$4298$memory\param_bram$rdmux[0][3][1]$a$1219[2]_new_inv_
.sym 30447 $abc$4298$new_n305_
.sym 30448 $abc$4298$new_n372_
.sym 30449 $abc$4298$new_n363_
.sym 30450 $abc$4298$memory\param_bram$rdmux[0][3][1]$b$1220[3]_new_
.sym 30451 $abc$4298$new_n493_
.sym 30452 param_counter[4]
.sym 30453 $abc$4298$new_n494_
.sym 30454 param_counter[4]
.sym 30455 param_counter[3]
.sym 30456 $abc$4298$new_n364_
.sym 30457 param_counter[5]
.sym 30458 param_counter[0]
.sym 30459 param_counter[1]
.sym 30460 param_counter[2]
.sym 30466 param_counter[1]
.sym 30467 $abc$4298$memory\param_bram$rdmux[0][3][1]$a$1219[5]_new_
.sym 30468 $abc$4298$new_n305_
.sym 30470 $abc$4298$memory\param_bram$rdmux[0][3][1]$a$1219[2]_new_inv_
.sym 30471 $abc$4298$new_n303_
.sym 30472 $abc$4298$new_n348_
.sym 30473 $abc$4298$new_n363_
.sym 30474 $abc$4298$memory\param_bram$rdmux[0][3][1]$a$1219[5]_new_
.sym 30475 param_counter[3]
.sym 30476 param_counter[1]
.sym 30477 param_counter[4]
.sym 30478 param_counter[1]
.sym 30479 param_counter[0]
.sym 30480 param_counter[2]
.sym 30481 param_counter[4]
.sym 30482 param_counter[1]
.sym 30486 $abc$4298$memory\param_bram$rdmux[0][3][1]$a$1219[2]_new_inv_
.sym 30487 param_counter[4]
.sym 30488 $abc$4298$memory\param_bram$rdmux[0][3][2]$a$1222[4]_new_
.sym 30489 param_counter[3]
.sym 30490 $abc$4298$auto$dff2dffe.cc:175:make_patterns_logic$3658
.sym 30491 param_counter[0]
.sym 30494 param_counter[2]
.sym 30495 $abc$4298$memory\param_bram$rdmux[0][4][1]$a$1243[0]_new_
.sym 30496 $abc$4298$new_n303_
.sym 30498 param_counter[3]
.sym 30499 param_counter[2]
.sym 30500 param_counter[0]
.sym 30501 param_counter[1]
.sym 30502 param_counter[2]
.sym 30503 $abc$4298$memory\param_bram$rdmux[0][4][1]$a$1243[0]_new_
.sym 30504 param_counter[3]
.sym 30505 $abc$4298$new_n349_
.sym 30506 $abc$4298$new_n346_
.sym 30507 $abc$4298$new_n341_
.sym 30508 $abc$4298$memory\param_bram$rdmux[0][0][0]$b$1196[3]_new_
.sym 30509 param_counter[6]
.sym 30510 param_counter[4]
.sym 30511 param_counter[3]
.sym 30514 param_counter[1]
.sym 30515 param_counter[2]
.sym 30516 param_counter[0]
.sym 30517 param_counter[4]
.sym 30519 $PACKER_VCC_NET
.sym 30520 param_counter[0]
.sym 30522 param_counter[3]
.sym 30523 param_counter[4]
.sym 30526 $abc$4298$new_n349_
.sym 30527 param_counter[3]
.sym 30530 param_counter[0]
.sym 30531 param_counter[1]
.sym 30532 param_counter[2]
.sym 30533 $abc$4298$new_n303_
.sym 30534 param_counter[3]
.sym 30535 param_counter[4]
.sym 30538 $abc$4298$memory\param_bram$rdmux[0][3][1]$b$1220[3]_new_
.sym 30539 $abc$4298$new_n305_
.sym 30540 $abc$4298$new_n342_
.sym 30541 param_counter[5]
.sym 30542 param_counter[2]
.sym 30543 param_counter[0]
.sym 30544 param_counter[1]
.sym 30546 $abc$4298$memory\param_bram$rdmux[0][4][1]$a$1243[0]_new_
.sym 30547 $abc$4298$new_n301_
.sym 30548 param_counter[2]
.sym 30550 param_counter[4]
.sym 30551 param_counter[0]
.sym 30552 param_counter[1]
.sym 30553 param_counter[2]
.sym 30554 $abc$4298$new_n344_
.sym 30555 $abc$4298$new_n343_
.sym 30556 $abc$4298$memory\param_bram$rdmux[0][2][0]$a$1204[4]_new_inv_
.sym 30557 param_counter[4]
.sym 30558 $abc$4298$new_n302_
.sym 30559 $abc$4298$new_n299_
.sym 30560 $abc$4298$memory\param_bram$rdmux[0][1][0]$b$1199[7]_new_
.sym 30561 param_counter[5]
.sym 30582 $abc$4298$auto$ice40_ffinit.cc:141:execute$4272
.sym 30819 cmd_counter[0]
.sym 30823 cmd_counter[1]
.sym 30824 $PACKER_VCC_NET
.sym 30827 cmd_counter[2]
.sym 30828 $PACKER_VCC_NET
.sym 30829 $auto$alumacc.cc:474:replace_alu$750.C[2]
.sym 30831 cmd_counter[3]
.sym 30832 $PACKER_VCC_NET
.sym 30833 $auto$alumacc.cc:474:replace_alu$750.C[3]
.sym 30835 cmd_counter[4]
.sym 30836 $PACKER_VCC_NET
.sym 30837 $auto$alumacc.cc:474:replace_alu$750.C[4]
.sym 30851 cmd_counter[0]
.sym 30856 cmd_counter[1]
.sym 30860 cmd_counter[2]
.sym 30861 $auto$alumacc.cc:474:replace_alu$741.C[2]
.sym 30864 cmd_counter[3]
.sym 30865 $auto$alumacc.cc:474:replace_alu$741.C[3]
.sym 30868 cmd_counter[4]
.sym 30869 $auto$alumacc.cc:474:replace_alu$741.C[4]
.sym 30894 cmd_counter[1]
.sym 30902 $abc$4298$auto$dff2dffe.cc:175:make_patterns_logic$3537
.sym 30903 cmd_counter[0]
.sym 30918 cmd_counter[0]
.sym 30919 cmd_counter[2]
.sym 30922 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$1777[1]_new_
.sym 30923 cmd_counter[4]
.sym 30930 cmd_counter[1]
.sym 30931 cmd_counter[2]
.sym 30934 $abc$4298$auto$simplemap.cc:127:simplemap_reduce$1777[1]_new_
.sym 30935 cmd_counter[3]
.sym 30936 $abc$4298$memory\cmd_bram$rdmux[0][2][1]$b$826[4]_new_inv_
.sym 30937 cmd_counter[4]
.sym 30938 cmd_counter[1]
.sym 30939 cmd_counter[0]
.sym 30940 cmd_counter[3]
.sym 30941 cmd_counter[2]
.sym 30942 cmd_counter[0]
.sym 30943 cmd_counter[1]
.sym 30950 param_counter[0]
.sym 30951 param_counter[1]
.sym 30952 param_counter[2]
.sym 30953 $abc$4298$new_n305_
.sym 30954 $abc$4298$new_n372_
.sym 30955 $abc$4298$new_n391_
.sym 30956 $abc$4298$new_n392_
.sym 30957 $abc$4298$new_n366_
.sym 30958 $abc$4298$memory\param_bram$rdmux[0][3][2]$a$1222[4]_new_
.sym 30959 param_counter[2]
.sym 30960 param_counter[3]
.sym 30970 param_counter[6]
.sym 30971 $abc$4298$new_n390_
.sym 30972 $abc$4298$new_n386_
.sym 30973 $abc$4298$new_n393_
.sym 30974 param_counter[0]
.sym 30975 param_counter[1]
.sym 30976 param_counter[3]
.sym 30977 param_counter[6]
.sym 30978 param_counter[0]
.sym 30979 param_counter[1]
.sym 30982 param_counter[0]
.sym 30983 param_counter[1]
.sym 30986 param_counter[0]
.sym 30987 param_counter[2]
.sym 30988 param_counter[3]
.sym 30989 param_counter[1]
.sym 30990 $abc$4298$memory\param_bram$rdmux[0][2][1]$b$1208[2]_new_
.sym 30991 $abc$4298$new_n366_
.sym 30994 $abc$4298$memory\param_bram$rdmux[0][4][0]$b$1241[5]_new_inv_
.sym 30995 $abc$4298$memory\param_bram$rdmux[0][0][0]$b$1196[3]_new_
.sym 30996 param_counter[6]
.sym 30998 $abc$4298$memory\param_bram$rdmux[0][4][0]$b$1241[5]_new_inv_
.sym 30999 $abc$4298$memory\param_bram$rdmux[0][3][1]$a$1219[3]_new_inv_
.sym 31000 $abc$4298$new_n301_
.sym 31001 param_counter[5]
.sym 31002 param_counter[1]
.sym 31003 $abc$4298$memory\param_bram$rdmux[0][3][1]$a$1219[5]_new_
.sym 31004 param_counter[3]
.sym 31010 param_counter[0]
.sym 31011 param_counter[1]
.sym 31012 param_counter[2]
.sym 31013 $abc$4298$new_n301_
.sym 31014 $abc$4298$memory\param_bram$rdmux[0][2][0]$a$1204[4]_new_inv_
.sym 31015 $abc$4298$new_n388_
.sym 31016 param_counter[5]
.sym 31017 $abc$4298$new_n387_
.sym 31018 param_counter[0]
.sym 31019 param_counter[2]
.sym 31022 $abc$4298$new_n347_
.sym 31023 $abc$4298$new_n348_
.sym 31024 $abc$4298$new_n350_
.sym 31025 param_counter[5]
.sym 31026 $abc$4298$memory\param_bram$rdmux[0][3][1]$a$1219[5]_new_
.sym 31027 $abc$4298$memory\param_bram$rdmux[0][0][0]$b$1196[3]_new_
.sym 31028 param_counter[4]
.sym 31034 param_counter[1]
.sym 31035 param_counter[0]
.sym 31036 param_counter[3]
.sym 31038 param_counter[0]
.sym 31039 param_counter[2]
.sym 31054 param_counter[1]
.sym 31055 $abc$4298$memory\param_bram$rdmux[0][3][1]$a$1219[3]_new_inv_
.sym 31056 $abc$4298$new_n305_
.sym 32486 $abc$4298$auto$ice40_ffinit.cc:141:execute$4276
