// Seed: 1240126642
module module_0;
  logic [-1 : {  -1  {  1  }  }] id_1 = -1;
  module_3 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_1 ();
  wire id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 ();
  wire id_1;
  wire id_2;
  module_0 modCall_1 ();
  wire id_3;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_6;
  parameter id_7 = 1;
endmodule
