# Digital Logic Review

[TOC]



## Boolean Algebra

![Screenshot 2023-02-20 at 11.00.52 AM](../../../../Assets/Pics/Screenshot%202023-02-20%20at%2011.00.52%20AM.png)

![Screenshot 2023-02-20 at 11.01.58 AM](../../../../Assets/Pics/Screenshot%202023-02-20%20at%2011.01.58%20AM.png)

![Screenshot 2023-02-20 at 11.03.04 AM](../../../../Assets/Pics/Screenshot%202023-02-20%20at%2011.03.04%20AM.png)

![Screenshot 2023-02-20 at 11.05.33 AM](../../../../Assets/Pics/Screenshot%202023-02-20%20at%2011.05.33%20AM.png)



## Logic Gate



## Combinational Logic
![Screenshot 2023-02-20 at 11.01.06 AM](../../../../Assets/Pics/Screenshot%202023-02-20%20at%2011.01.06%20AM.png)

![Screenshot 2023-02-20 at 11.01.23 AM](../../../../Assets/Pics/Screenshot%202023-02-20%20at%2011.01.23%20AM.png)

![Screenshot 2023-02-20 at 11.01.41 AM](../../../../Assets/Pics/Screenshot%202023-02-20%20at%2011.01.41%20AM.png)



## Latch & Trigger
![Screenshot 2023-02-20 at 11.08.59 AM](../../../../Assets/Pics/Screenshot%202023-02-20%20at%2011.08.59%20AM.png)

![Screenshot 2023-02-20 at 11.16.52 AM](../../../../Assets/Pics/Screenshot%202023-02-20%20at%2011.16.52%20AM.png)

![Screenshot 2023-02-20 at 11.18.24 AM](../../../../Assets/Pics/Screenshot%202023-02-20%20at%2011.18.24%20AM.png)

![Screenshot 2023-02-20 at 11.24.02 AM](../../../../Assets/Pics/Screenshot%202023-02-20%20at%2011.24.02%20AM.png)

![Screenshot 2023-02-20 at 11.24.16 AM](../../../../Assets/Pics/Screenshot%202023-02-20%20at%2011.24.16%20AM.png)



## Sequential Logic
![Screenshot 2023-02-20 at 1.44.20 PM](../../../../Assets/Pics/Screenshot%202023-02-20%20at%201.44.20%20PM.png)

![Screenshot 2023-02-20 at 2.00.11 PM](../../../../Assets/Pics/Screenshot%202023-02-20%20at%202.00.11%20PM.png)

![Screenshot 2023-02-20 at 2.01.10 PM](../../../../Assets/Pics/Screenshot%202023-02-20%20at%202.01.10%20PM.png)

![Screenshot 2023-02-20 at 2.05.36 PM](../../../../Assets/Pics/Screenshot%202023-02-20%20at%202.05.36%20PM.png)

![Screenshot 2023-02-20 at 2.09.57 PM](../../../../Assets/Pics/Screenshot%202023-02-20%20at%202.09.57%20PM.png)



## Verilog



## Pulse Waveforms



## Semiconductor Memory



## ADDA



## Ref

