
*** Running vivado
    with args -log NV_nvdla.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source NV_nvdla.tcl


****** Vivado v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:49:17 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source NV_nvdla.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 424.816 ; gain = 133.648
Command: synth_design -top NV_nvdla -part xc7z020clg400-1 -gated_clock_conversion auto
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23340 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 717.715 ; gain = 267.805
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'NV_nvdla' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/top/NV_nvdla.v:57]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_partition_o' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/top/NV_NVDLA_partition_o.v:47]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_core_reset' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/car/NV_NVDLA_core_reset.v:9]
INFO: [Synth 8-6157] synthesizing module 'sync_reset' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/sync_reset.v:9]
INFO: [Synth 8-6157] synthesizing module 'NV_BLKBOX_SRC0' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/NV_BLKBOX_SRC0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'NV_BLKBOX_SRC0' (1#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/NV_BLKBOX_SRC0.v:9]
INFO: [Synth 8-6157] synthesizing module 'OR2D1' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/OR2D1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'OR2D1' (2#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/OR2D1.v:9]
INFO: [Synth 8-6157] synthesizing module 'MUX2D4' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/MUX2D4.v:9]
INFO: [Synth 8-6155] done synthesizing module 'MUX2D4' (3#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/MUX2D4.v:9]
INFO: [Synth 8-6157] synthesizing module 'p_SSYNC2DO_C_PP' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/p_SSYNC2DO_C_PP.v:9]
INFO: [Synth 8-6155] done synthesizing module 'p_SSYNC2DO_C_PP' (4#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/p_SSYNC2DO_C_PP.v:9]
INFO: [Synth 8-6155] done synthesizing module 'sync_reset' (5#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/sync_reset.v:9]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_core_reset' (6#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/car/NV_NVDLA_core_reset.v:9]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_reset' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/car/NV_NVDLA_reset.v:9]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_reset' (7#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/car/NV_NVDLA_reset.v:9]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_sync3d' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/car/NV_NVDLA_sync3d.v:9]
INFO: [Synth 8-6157] synthesizing module 'MUX2HDD2' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/MUX2HDD2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'MUX2HDD2' (8#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/MUX2HDD2.v:9]
INFO: [Synth 8-6157] synthesizing module 'sync3d' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/sync3d.v:9]
INFO: [Synth 8-6157] synthesizing module 'p_SSYNC3DO' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/p_SSYNC3DO.v:9]
INFO: [Synth 8-6155] done synthesizing module 'p_SSYNC3DO' (9#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/p_SSYNC3DO.v:9]
INFO: [Synth 8-6155] done synthesizing module 'sync3d' (10#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/sync3d.v:9]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_sync3d' (11#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/car/NV_NVDLA_sync3d.v:9]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_sync3d_s' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/car/NV_NVDLA_sync3d_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'sync3d_s_ppp' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/sync3d_s_ppp.v:9]
INFO: [Synth 8-6157] synthesizing module 'p_SSYNC3DO_S_PPP' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/p_SSYNC3DO_S_PPP.v:9]
INFO: [Synth 8-6155] done synthesizing module 'p_SSYNC3DO_S_PPP' (12#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/p_SSYNC3DO_S_PPP.v:9]
INFO: [Synth 8-6155] done synthesizing module 'sync3d_s_ppp' (13#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/sync3d_s_ppp.v:9]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_sync3d_s' (14#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/car/NV_NVDLA_sync3d_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_cfgrom' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cfgrom/NV_NVDLA_cfgrom.v:10]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CFGROM_rom' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cfgrom/NV_NVDLA_CFGROM_rom.v:116]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CFGROM_rom' (15#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cfgrom/NV_NVDLA_CFGROM_rom.v:116]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_cfgrom' (16#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cfgrom/NV_NVDLA_cfgrom.v:10]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_csb_master' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_csb_master.v:10]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CSB_MASTER_falcon2csb_fifo' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:11]
INFO: [Synth 8-6157] synthesizing module 'oneHotClk_async_write_clock' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/oneHotClk_async_write_clock.v:10]
INFO: [Synth 8-6155] done synthesizing module 'oneHotClk_async_write_clock' (17#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/oneHotClk_async_write_clock.v:10]
INFO: [Synth 8-6157] synthesizing module 'NV_CLK_gate_power' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/NV_CLK_gate_power.v:9]
INFO: [Synth 8-6157] synthesizing module 'CKLNQD12' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/CKLNQD12.v:9]
INFO: [Synth 8-6155] done synthesizing module 'CKLNQD12' (18#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/CKLNQD12.v:9]
INFO: [Synth 8-6155] done synthesizing module 'NV_CLK_gate_power' (19#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/NV_CLK_gate_power.v:9]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:52]
INFO: [Synth 8-6157] synthesizing module 'NV_BLKBOX_SINK' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/NV_BLKBOX_SINK.v:9]
INFO: [Synth 8-6155] done synthesizing module 'NV_BLKBOX_SINK' (20#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/NV_BLKBOX_SINK.v:9]
INFO: [Synth 8-6157] synthesizing module 'oneHotClk_async_read_clock' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/oneHotClk_async_read_clock.v:10]
INFO: [Synth 8-6155] done synthesizing module 'oneHotClk_async_read_clock' (21#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/oneHotClk_async_read_clock.v:10]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:61]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CSB_MASTER_falcon2csb_fifo_flopram_rwa_4x50' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:811]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:832]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:833]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:834]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:835]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:836]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:837]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:838]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:839]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:840]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:841]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:842]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:843]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:844]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:845]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:846]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:847]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:848]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:849]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:850]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:851]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:852]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:853]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:854]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:855]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:856]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:857]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:858]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:859]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:860]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:861]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:862]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:863]
INFO: [Synth 8-226] default block is never used [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:911]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CSB_MASTER_falcon2csb_fifo_flopram_rwa_4x50' (22#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:811]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CSB_MASTER_falcon2csb_fifo_gray_cntr_strict' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:991]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CSB_MASTER_falcon2csb_fifo_gray_cntr_strict' (23#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:991]
INFO: [Synth 8-6157] synthesizing module 'p_STRICTSYNC3DOTM_C_PPP' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/p_STRICTSYNC3DOTM_C_PPP.v:9]
INFO: [Synth 8-6157] synthesizing module 'p_SSYNC3DO_C_PPP' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/p_SSYNC3DO_C_PPP.v:9]
INFO: [Synth 8-6155] done synthesizing module 'p_SSYNC3DO_C_PPP' (24#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/p_SSYNC3DO_C_PPP.v:9]
INFO: [Synth 8-6155] done synthesizing module 'p_STRICTSYNC3DOTM_C_PPP' (25#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/p_STRICTSYNC3DOTM_C_PPP.v:9]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CSB_MASTER_falcon2csb_fifo_gray_cntr' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:1013]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CSB_MASTER_falcon2csb_fifo_gray_cntr' (26#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:1013]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CSB_MASTER_falcon2csb_fifo' (27#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:11]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CSB_MASTER_csb2falcon_fifo' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:11]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:46]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:55]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CSB_MASTER_csb2falcon_fifo_flopram_rwa_2x34' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:553]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:574]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:575]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:576]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:577]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:578]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:579]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:580]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:581]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:582]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:583]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:584]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:585]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:586]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:587]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:588]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:589]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:590]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:591]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:592]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:593]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:594]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:595]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:596]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:597]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:598]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:599]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:600]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:601]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:602]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:603]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:604]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:605]
INFO: [Synth 8-226] default block is never used [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:645]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CSB_MASTER_csb2falcon_fifo_flopram_rwa_2x34' (28#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:553]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CSB_MASTER_csb2falcon_fifo_gray_cntr_strict' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:721]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CSB_MASTER_csb2falcon_fifo_gray_cntr_strict' (29#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:721]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CSB_MASTER_csb2falcon_fifo_gray_cntr' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:742]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CSB_MASTER_csb2falcon_fifo_gray_cntr' (30#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:742]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CSB_MASTER_csb2falcon_fifo' (31#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:11]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_csb_master' (32#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_csb_master.v:10]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_mcif' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_mcif.v:16]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_csb' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_csb.v:9]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_CSB_reg' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_CSB_reg.v:9]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_CSB_reg' (33#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_CSB_reg.v:9]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_csb' (34#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_csb.v:9]
WARNING: [Synth 8-7023] instance 'u_csb' of module 'NV_NVDLA_MCIF_csb' has 30 connections declared, but only 25 given [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_mcif.v:265]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_read' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_read.v:16]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_READ_ig' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:17]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_READ_IG_bpt' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_bpt.v:17]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_READ_IG_BPT_pipe_p1' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_bpt.v:375]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_READ_IG_BPT_pipe_p1' (35#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_bpt.v:375]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_READ_IG_BPT_pipe_p2' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_bpt.v:475]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_READ_IG_BPT_pipe_p2' (36#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_bpt.v:475]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_READ_IG_bpt' (37#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_bpt.v:17]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_READ_IG_arb' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_arb.v:17]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_READ_IG_ARB_pipe' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_arb.v:422]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_READ_IG_ARB_pipe' (38#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_arb.v:422]
INFO: [Synth 8-6157] synthesizing module 'read_ig_arb' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_XXIF_libs.v:33]
INFO: [Synth 8-6155] done synthesizing module 'read_ig_arb' (39#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_XXIF_libs.v:33]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_READ_IG_ARB_pipe_out' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_arb.v:519]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_READ_IG_ARB_pipe_out' (40#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_arb.v:519]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_READ_IG_arb' (41#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_arb.v:17]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_READ_IG_cvt' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_cvt.v:10]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_READ_IG_CVT_pipe_p1' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_cvt.v:214]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_READ_IG_CVT_pipe_p1' (42#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_cvt.v:214]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_READ_IG_cvt' (43#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_cvt.v:10]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_READ_ig' (44#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:17]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_READ_eg' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:18]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_READ_EG_pipe_pr' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:525]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_READ_EG_pipe_pr' (45#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:525]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_READ_EG_lat_fifo' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:683]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_READ_EG_lat_fifo_flopram_rwsa_4x64' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1251]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1271]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1277]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1280]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1283]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1286]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1289]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1292]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1295]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1298]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1301]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1304]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1307]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1310]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1313]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1316]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1319]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1322]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1325]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1328]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1331]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1334]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1337]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1340]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1343]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1346]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1349]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1352]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1355]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1358]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1361]
INFO: [Common 17-14] Message 'Synth 8-4446' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-226] default block is never used [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1403]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_READ_EG_lat_fifo_flopram_rwsa_4x64' (46#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1251]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_READ_EG_lat_fifo' (47#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:683]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_READ_EG_OUT_pipe' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:622]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_READ_EG_OUT_pipe' (48#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:622]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_READ_eg' (49#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:18]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_read' (50#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_read.v:16]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_write' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_write.v:16]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_WRITE_ig' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_ig.v:17]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_bpt' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_bpt.v:17]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_BPT_pipe_p1' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_bpt.v:323]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_BPT_pipe_p1' (51#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_bpt.v:323]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_BPT_pipe_p2' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_bpt.v:423]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_BPT_pipe_p2' (52#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_bpt.v:423]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_BPT_pipe_p3' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_bpt.v:523]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_BPT_pipe_p3' (53#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_bpt.v:523]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_BPT_dfifo' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_bpt.v:582]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_BPT_dfifo' (54#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_bpt.v:582]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_bpt' (55#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_bpt.v:17]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_arb' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_arb.v:17]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_ARB_pipe' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_arb.v:460]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_ARB_pipe' (56#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_arb.v:460]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_ARB_dfifo' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_arb.v:521]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_ARB_dfifo_flopram_rwsa_4x65' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_arb.v:851]
INFO: [Synth 8-226] default block is never used [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_arb.v:1003]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_ARB_dfifo_flopram_rwsa_4x65' (57#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_arb.v:851]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_ARB_dfifo' (58#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_arb.v:521]
INFO: [Synth 8-6157] synthesizing module 'write_ig_arb' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_XXIF_libs.v:3800]
INFO: [Synth 8-6155] done synthesizing module 'write_ig_arb' (59#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_XXIF_libs.v:3800]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_arb' (60#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_arb.v:17]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_cvt' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_cvt.v:17]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_CVT_pipe_p1' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_cvt.v:439]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_CVT_pipe_p1' (61#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_cvt.v:439]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_CVT_pipe_p2' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_cvt.v:501]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_CVT_pipe_p2' (62#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_cvt.v:501]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_CVT_pipe_p3' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_cvt.v:563]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_CVT_pipe_p3' (63#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_cvt.v:563]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_CVT_pipe_p4' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_cvt.v:663]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_CVT_pipe_p4' (64#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_cvt.v:663]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_cvt' (65#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_cvt.v:17]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_WRITE_ig' (66#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_ig.v:17]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_WRITE_cq' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_cq.v:11]
INFO: [Synth 8-6157] synthesizing module 'nv_ram_rws_256x3' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/rams/fpga/model/nv_ram_rws_256x3.v:1]
	Parameter FORCE_CONTENTION_ASSERTION_RESET_ACTIVE bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'nv_ram_rws_256x3' (67#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/rams/fpga/model/nv_ram_rws_256x3.v:1]
INFO: [Synth 8-6157] synthesizing module 'nv_ram_rwst_256x8' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/rams/fpga/model/nv_ram_rwst_256x8.v:1]
	Parameter FORCE_CONTENTION_ASSERTION_RESET_ACTIVE bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'nv_ram_rwst_256x8' (68#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/rams/fpga/model/nv_ram_rwst_256x8.v:1]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_WRITE_cq' (69#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_cq.v:11]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_WRITE_eg' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_eg.v:18]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_WRITE_EG_pipe' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_eg.v:278]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_WRITE_EG_pipe' (70#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_eg.v:278]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_WRITE_eg' (71#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_eg.v:18]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_write' (72#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_write.v:16]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_mcif' (73#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_mcif.v:16]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_cdp' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_cdp.v:9]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CDP_rdma' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_rdma.v:9]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CDP_slcg' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_slcg.v:9]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDP_slcg' (74#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_slcg.v:9]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CDP_RDMA_ig' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_ig.v:27]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_DMAIF_rdreq' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_DMAIF_rdreq.v:10]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_DMAIF_rdreq' (75#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_DMAIF_rdreq.v:10]
WARNING: [Synth 8-6014] Unused sequential element mon_base_addr_w_c_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_ig.v:324]
WARNING: [Synth 8-6014] Unused sequential element mon_base_addr_c_c_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_ig.v:388]
WARNING: [Synth 8-6014] Unused sequential element mon_dma_req_addr_c_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_ig.v:460]
WARNING: [Synth 8-6014] Unused sequential element mon_op_en_dly_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_ig.v:1002]
WARNING: [Synth 8-6014] Unused sequential element mon_layer_end_flg_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_ig.v:1013]
WARNING: [Synth 8-6014] Unused sequential element mon_gap_between_layers_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_ig.v:1025]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDP_RDMA_ig' (76#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_ig.v:27]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CDP_RDMA_cq' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v:31]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CDP_RDMA_cq_flopram_rwsa_256x7' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v:377]
INFO: [Synth 8-226] default block is never used [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v:1473]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDP_RDMA_cq_flopram_rwsa_256x7' (77#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v:377]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDP_RDMA_cq' (78#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v:31]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CDP_RDMA_eg' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_eg.v:27]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_DMAIF_rdrsp' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_DMAIF_rdrsp.v:10]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_DMAIF_rdrsp' (79#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_DMAIF_rdrsp.v:10]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CDP_RDMA_lat_fifo_65x8' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/fifos/NV_NVDLA_CDP_RDMA_lat_fifo.v:649]
INFO: [Synth 8-6157] synthesizing module 'nv_ram_rwsp_8x65' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/rams/fpga/model/nv_ram_rwsp_8x65.v:1]
	Parameter FORCE_CONTENTION_ASSERTION_RESET_ACTIVE bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'nv_ram_rwsp_8x65' (80#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/rams/fpga/model/nv_ram_rwsp_8x65.v:1]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDP_RDMA_lat_fifo_65x8' (81#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/fifos/NV_NVDLA_CDP_RDMA_lat_fifo.v:649]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CDP_RDMA_ro_fifo_32x8' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/fifos/NV_NVDLA_CDP_RDMA_ro_fifo.v:32]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CDP_RDMA_ro_fifo_32x8_flopram_rwsa_32x8' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/fifos/NV_NVDLA_CDP_RDMA_ro_fifo.v:359]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDP_RDMA_ro_fifo_32x8_flopram_rwsa_32x8' (82#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/fifos/NV_NVDLA_CDP_RDMA_ro_fifo.v:359]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDP_RDMA_ro_fifo_32x8' (83#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/fifos/NV_NVDLA_CDP_RDMA_ro_fifo.v:32]
WARNING: [Synth 8-6014] Unused sequential element beat_align_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_eg.v:790]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDP_RDMA_eg' (84#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_eg.v:27]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CDP_RDMA_reg' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_reg.v:10]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CDP_RDMA_REG_single' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_REG_single.v:9]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDP_RDMA_REG_single' (85#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_REG_single.v:9]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CDP_RDMA_REG_dual' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_REG_dual.v:9]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDP_RDMA_REG_dual' (86#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_REG_dual.v:9]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDP_RDMA_reg' (87#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_reg.v:10]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDP_rdma' (88#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_rdma.v:9]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CDP_DP_nan' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_nan.v:26]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDP_DP_nan' (89#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_nan.v:26]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CDP_wdma' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_wdma.v:27]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CDP_WDMA_dat_fifo_32x8' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/fifos/NV_NVDLA_CDP_WDMA_dat_fifo.v:2812]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CDP_WDMA_dat_fifo_32x8_flopram_rwsa_32x8' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/fifos/NV_NVDLA_CDP_WDMA_dat_fifo.v:3381]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDP_WDMA_dat_fifo_32x8_flopram_rwsa_32x8' (90#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/fifos/NV_NVDLA_CDP_WDMA_dat_fifo.v:3381]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDP_WDMA_dat_fifo_32x8' (91#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/fifos/NV_NVDLA_CDP_WDMA_dat_fifo.v:2812]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CDP_WDMA_cmd_fifo' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_wdma.v:1347]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CDP_WDMA_cmd_fifo_flopram_rwsa_4x17' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_wdma.v:1916]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDP_WDMA_cmd_fifo_flopram_rwsa_4x17' (92#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_wdma.v:1916]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDP_WDMA_cmd_fifo' (93#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_wdma.v:1347]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_DMAIF_wr' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_DMAIF_wr.v:10]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_DMAIF_wr' (94#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_DMAIF_wr.v:10]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CDP_WDMA_intr_fifo' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_wdma.v:2097]
INFO: [Synth 8-226] default block is never used [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_wdma.v:2216]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDP_WDMA_intr_fifo' (95#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_wdma.v:2097]
WARNING: [Synth 8-6014] Unused sequential element mon_cmd_fifo_rd_pos_w_reg_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_wdma.v:805]
WARNING: [Synth 8-6014] Unused sequential element mon_base_addr_w_c_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_wdma.v:841]
WARNING: [Synth 8-6014] Unused sequential element mon_base_addr_c_c_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_wdma.v:905]
WARNING: [Synth 8-6014] Unused sequential element mon_dma_req_addr_c_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_wdma.v:980]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDP_wdma' (96#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_wdma.v:27]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CDP_dp' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_dp.v:26]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'HLS_cdp_ICVT_pipe_p1' (97#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/HLS_cdp_icvt.v:120]
INFO: [Synth 8-6155] done synthesizing module 'HLS_cdp_ICVT_pipe_p2' (98#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/HLS_cdp_icvt.v:325]
	Parameter IN_WIDTH bound to: 25 - type: integer 
	Parameter OUT_WIDTH bound to: 9 - type: integer 
	Parameter SHIFT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_HLS_shiftrightsu' (99#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/NV_NVDLA_HLS_shiftrightsu.v:9]
INFO: [Synth 8-6155] done synthesizing module 'HLS_cdp_ICVT_pipe_p3' (100#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/HLS_cdp_icvt.v:530]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter FORCE_CONTENTION_ASSERTION_RESET_ACTIVE bound to: 1'b1 
	Parameter FORCE_CONTENTION_ASSERTION_RESET_ACTIVE bound to: 1'b1 
	Parameter FORCE_CONTENTION_ASSERTION_RESET_ACTIVE bound to: 1'b1 
	Parameter buf2sq_data_bw bound to: 81 - type: integer 
	Parameter buf2sq_dp_bw bound to: 98 - type: integer 
	Parameter WAIT bound to: 3'b000 
	Parameter NORMAL_C bound to: 3'b001 
	Parameter FIRST_C bound to: 3'b010 
	Parameter SECOND_C bound to: 3'b011 
	Parameter CUBE_END bound to: 3'b100 
	Parameter pINT8_BW bound to: 9 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element mon_int8_sq_0_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_sum.v:358]
WARNING: [Synth 8-6014] Unused sequential element mon_int8_sq_1_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_sum.v:360]
WARNING: [Synth 8-6014] Unused sequential element mon_int8_sq_2_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_sum.v:362]
WARNING: [Synth 8-6014] Unused sequential element mon_int8_sq_3_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_sum.v:364]
WARNING: [Synth 8-6014] Unused sequential element mon_int8_sq_4_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_sum.v:366]
WARNING: [Synth 8-6014] Unused sequential element mon_int8_sq_5_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_sum.v:368]
WARNING: [Synth 8-6014] Unused sequential element mon_int8_sq_6_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_sum.v:370]
WARNING: [Synth 8-6014] Unused sequential element mon_int8_sq_7_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_sum.v:372]
WARNING: [Synth 8-6014] Unused sequential element mon_int8_sq_8_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_sum.v:374]
	Parameter pINT8_BW bound to: 9 - type: integer 
	Parameter pPP_BW bound to: 21 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element mon_dec_offset_msb_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_LUT_CTRL_unit.v:205]
WARNING: [Synth 8-6014] Unused sequential element mon_dec_Xindex_msb_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_LUT_CTRL_unit.v:389]
WARNING: [Synth 8-6014] Unused sequential element mon_Y_dec_offset_msb_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_LUT_CTRL_unit.v:654]
	Parameter FORCE_CONTENTION_ASSERTION_RESET_ACTIVE bound to: 1'b1 
	Parameter pINA_BW bound to: 9 - type: integer 
	Parameter pINB_BW bound to: 16 - type: integer 
	Parameter IN_WIDTH bound to: 42 - type: integer 
	Parameter OUT_WIDTH bound to: 8 - type: integer 
	Parameter SHIFT_WIDTH bound to: 6 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element mon_op_en_dly_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_cdp.v:796]
WARNING: [Synth 8-6014] Unused sequential element mon_layer_end_flg_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_cdp.v:807]
WARNING: [Synth 8-6014] Unused sequential element mon_gap_between_layers_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_cdp.v:819]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_lut_le_function_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_cdp.v:900]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_mul_bypass_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_cdp.v:963]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_nan_to_zero_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_cdp.v:1026]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_normalz_len_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_cdp.v:1089]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_sqsum_bypass_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_cdp.v:1152]
WARNING: [Synth 8-6014] Unused sequential element mon_base_addr_width_c_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_PDP_RDMA_ig.v:373]
WARNING: [Synth 8-6014] Unused sequential element mon_base_addr_line_c_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_PDP_RDMA_ig.v:471]
WARNING: [Synth 8-6014] Unused sequential element mon_base_addr_surf_c_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_PDP_RDMA_ig.v:569]
WARNING: [Synth 8-6014] Unused sequential element mon_base_addr_split_c_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_PDP_RDMA_ig.v:664]
WARNING: [Synth 8-6014] Unused sequential element mon_op_en_dly_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_PDP_RDMA_ig.v:1234]
WARNING: [Synth 8-6014] Unused sequential element mon_layer_end_flg_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_PDP_RDMA_ig.v:1245]
WARNING: [Synth 8-6014] Unused sequential element mon_gap_between_layers_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_PDP_RDMA_ig.v:1257]
INFO: [Synth 8-226] default block is never used [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_PDP_RDMA_cq.v:1473]
WARNING: [Synth 8-6014] Unused sequential element pdp2cvif_rd_cdt_lat_fifo_pop_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_PDP_RDMA_eg.v:251]
WARNING: [Synth 8-6014] Unused sequential element count_wg_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_PDP_WDMA_dat.v:349]
WARNING: [Synth 8-6014] Unused sequential element count_w_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_PDP_WDMA_dat.v:401]
WARNING: [Synth 8-6014] Unused sequential element count_surf_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_PDP_WDMA_dat.v:418]
WARNING: [Synth 8-6014] Unused sequential element count_h_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_PDP_WDMA_dat.v:444]
INFO: [Synth 8-226] default block is never used [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_PDP_WDMA_cmd.v:1081]
WARNING: [Synth 8-6014] Unused sequential element mon_base_addr_line_c_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_PDP_WDMA_cmd.v:255]
WARNING: [Synth 8-6014] Unused sequential element mon_base_addr_surf_c_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_PDP_WDMA_cmd.v:319]
WARNING: [Synth 8-6014] Unused sequential element mon_base_addr_split_c_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_PDP_WDMA_cmd.v:381]
INFO: [Synth 8-226] default block is never used [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_PDP_wdma.v:1467]
WARNING: [Synth 8-6014] Unused sequential element cmd_fifo_rd_size_use_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_PDP_wdma.v:924]
INFO: [Synth 8-226] default block is never used [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_PDP_CORE_cal1d.v:1899]
WARNING: [Synth 8-3936] Found unconnected internal register 'unit1d_actv_out_f_reg' and it is trimmed from '15' to '14' bits. [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_PDP_CORE_cal1d.v:1900]
	Parameter FORCE_CONTENTION_ASSERTION_RESET_ACTIVE bound to: 1'b0 
WARNING: [Synth 8-6014] Unused sequential element mon_op_en_dly_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_pdp.v:1160]
WARNING: [Synth 8-6014] Unused sequential element mon_layer_end_flg_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_pdp.v:1171]
WARNING: [Synth 8-6014] Unused sequential element mon_gap_between_layers_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_pdp.v:1183]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_cube_in_channel_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_pdp.v:1210]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_cube_in_height_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_pdp.v:1273]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_cube_in_width_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_pdp.v:1336]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_cube_out_channel_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_pdp.v:1399]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_cube_out_height_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_pdp.v:1462]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_cube_out_width_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_pdp.v:1525]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_partial_width_in_first_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_pdp.v:1588]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_partial_width_in_last_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_pdp.v:1651]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_partial_width_in_mid_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_pdp.v:1714]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_partial_width_out_first_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_pdp.v:1777]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_partial_width_out_last_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_pdp.v:1840]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_partial_width_out_mid_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_pdp.v:1903]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_flying_mode_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_pdp.v:1966]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_kernel_height_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_pdp.v:2092]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_kernel_width_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_pdp.v:2155]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_kernel_stride_height_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_pdp.v:2218]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_kernel_stride_width_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_pdp.v:2281]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_nan_to_zero_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_pdp.v:2344]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_pad_bottom_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_pdp.v:2407]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_pad_left_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_pdp.v:2470]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_pad_right_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_pdp.v:2533]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_pad_top_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_pdp.v:2596]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_pooling_method_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_pdp.v:2659]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_split_num_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_pdp.v:2722]
WARNING: [Synth 8-7023] instance 'u_reg' of module 'NV_NVDLA_GLB_CSB_reg' has 56 connections declared, but only 52 given [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/glb/NV_NVDLA_GLB_csb.v:200]
	Parameter WT_STATE_IDLE bound to: 2'b00 
	Parameter WT_STATE_PEND bound to: 2'b01 
	Parameter WT_STATE_BUSY bound to: 2'b10 
	Parameter WT_STATE_DONE bound to: 2'b11 
	Parameter SRC_ID_WT bound to: 2'b00 
	Parameter SRC_ID_WMB bound to: 2'b01 
	Parameter SRC_ID_WGS bound to: 2'b10 
	Parameter FORCE_CONTENTION_ASSERTION_RESET_ACTIVE bound to: 1'b1 
WARNING: [Synth 8-6014] Unused sequential element layer_st_d1_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_wt.v:749]
WARNING: [Synth 8-6014] Unused sequential element nan_pass_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_wt.v:836]
WARNING: [Synth 8-6014] Unused sequential element dbg_src_rd_ptr_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_wt.v:1304]
WARNING: [Synth 8-6014] Unused sequential element dbg_src_wr_ptr_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_wt.v:1306]
WARNING: [Synth 8-6014] Unused sequential element dbg_dma_req_src_b0_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_wt.v:1307]
WARNING: [Synth 8-6014] Unused sequential element dbg_dma_req_src_b1_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_wt.v:1307]
WARNING: [Synth 8-6014] Unused sequential element wt_local_data_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_wt.v:1489]
WARNING: [Synth 8-6014] Unused sequential element wt_local_data_vld_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_wt.v:1412]
WARNING: [Synth 8-6014] Unused sequential element wt_rd_latency_inc_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_wt.v:2245]
WARNING: [Synth 8-6014] Unused sequential element wt_rd_latency_dec_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_wt.v:2252]
WARNING: [Synth 8-6014] Unused sequential element wt_rd_latency_clr_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_wt.v:2259]
WARNING: [Synth 8-6014] Unused sequential element wt_rd_latency_cen_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_wt.v:2266]
WARNING: [Synth 8-6014] Unused sequential element ltc_1_cnt_cur_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_wt.v:2292]
	Parameter DC_STATE_IDLE bound to: 2'b00 
	Parameter DC_STATE_PEND bound to: 2'b01 
	Parameter DC_STATE_BUSY bound to: 2'b10 
	Parameter DC_STATE_DONE bound to: 2'b11 
WARNING: [Synth 8-6014] Unused sequential element mon_req_height_cnt_d1_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1023]
WARNING: [Synth 8-6014] Unused sequential element mon_req_ch_cnt_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1303]
WARNING: [Synth 8-6014] Unused sequential element mon_ch0_p0_wr_addr_cnt_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1685]
WARNING: [Synth 8-6014] Unused sequential element ch0_p1_wr_addr_cnt_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1686]
WARNING: [Synth 8-6014] Unused sequential element mon_ch0_p1_wr_addr_cnt_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1686]
WARNING: [Synth 8-6014] Unused sequential element mon_ch1_p0_wr_addr_cnt_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1697]
WARNING: [Synth 8-6014] Unused sequential element ch1_p1_wr_addr_cnt_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1698]
WARNING: [Synth 8-6014] Unused sequential element mon_ch1_p1_wr_addr_cnt_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1698]
WARNING: [Synth 8-6014] Unused sequential element mon_ch2_p0_wr_addr_cnt_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1709]
WARNING: [Synth 8-6014] Unused sequential element ch2_p1_wr_addr_cnt_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1710]
WARNING: [Synth 8-6014] Unused sequential element mon_ch2_p1_wr_addr_cnt_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1710]
WARNING: [Synth 8-6014] Unused sequential element mon_ch3_p0_wr_addr_cnt_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1721]
WARNING: [Synth 8-6014] Unused sequential element ch3_p1_wr_addr_cnt_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1722]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter IMG_STATE_IDLE bound to: 2'b00 
	Parameter IMG_STATE_PEND bound to: 2'b01 
	Parameter IMG_STATE_BUSY bound to: 2'b10 
	Parameter IMG_STATE_DONE bound to: 2'b11 
INFO: [Synth 8-155] case statement is not full and has no default [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_ctrl.v:540]
	Parameter SRC_DUMMY bound to: 2'b00 
	Parameter SRC_P0 bound to: 2'b01 
	Parameter SRC_P1 bound to: 2'b10 
	Parameter FORCE_CONTENTION_ASSERTION_RESET_ACTIVE bound to: 1'b1 
	Parameter IN_WIDTH bound to: 34 - type: integer 
	Parameter OUT_WIDTH bound to: 17 - type: integer 
	Parameter SHIFT_WIDTH bound to: 6 - type: integer 
	Parameter IN_WIDTH bound to: 17 - type: integer 
	Parameter OUT_WIDTH bound to: 16 - type: integer 
	Parameter IN_WIDTH bound to: 17 - type: integer 
	Parameter OUT_WIDTH bound to: 8 - type: integer 
	Parameter FORCE_CONTENTION_ASSERTION_RESET_ACTIVE bound to: 1'b0 
	Parameter FORCE_CONTENTION_ASSERTION_RESET_ACTIVE bound to: 1'b0 
INFO: [Synth 8-4471] merging register 'bank0_ram1_wr_data_d2_reg[63:0]' into 'bank0_ram0_wr_data_d2_reg[63:0]' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:1853]
INFO: [Synth 8-4471] merging register 'bank1_ram1_wr_data_d2_reg[63:0]' into 'bank1_ram0_wr_data_d2_reg[63:0]' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:1893]
INFO: [Synth 8-4471] merging register 'bank2_ram1_wr_data_d2_reg[63:0]' into 'bank2_ram0_wr_data_d2_reg[63:0]' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:1933]
INFO: [Synth 8-4471] merging register 'bank3_ram1_wr_data_d2_reg[63:0]' into 'bank3_ram0_wr_data_d2_reg[63:0]' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:1973]
INFO: [Synth 8-4471] merging register 'bank4_ram1_wr_data_d2_reg[63:0]' into 'bank4_ram0_wr_data_d2_reg[63:0]' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2013]
INFO: [Synth 8-4471] merging register 'bank5_ram1_wr_data_d2_reg[63:0]' into 'bank5_ram0_wr_data_d2_reg[63:0]' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2053]
INFO: [Synth 8-4471] merging register 'bank6_ram1_wr_data_d2_reg[63:0]' into 'bank6_ram0_wr_data_d2_reg[63:0]' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2093]
INFO: [Synth 8-4471] merging register 'bank7_ram1_wr_data_d2_reg[63:0]' into 'bank7_ram0_wr_data_d2_reg[63:0]' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2133]
INFO: [Synth 8-4471] merging register 'bank8_ram1_wr_data_d2_reg[63:0]' into 'bank8_ram0_wr_data_d2_reg[63:0]' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2173]
INFO: [Synth 8-4471] merging register 'bank9_ram1_wr_data_d2_reg[63:0]' into 'bank9_ram0_wr_data_d2_reg[63:0]' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2213]
INFO: [Synth 8-4471] merging register 'bank10_ram1_wr_data_d2_reg[63:0]' into 'bank10_ram0_wr_data_d2_reg[63:0]' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2253]
INFO: [Synth 8-4471] merging register 'bank11_ram1_wr_data_d2_reg[63:0]' into 'bank11_ram0_wr_data_d2_reg[63:0]' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2293]
INFO: [Synth 8-4471] merging register 'bank12_ram1_wr_data_d2_reg[63:0]' into 'bank12_ram0_wr_data_d2_reg[63:0]' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2333]
INFO: [Synth 8-4471] merging register 'bank13_ram1_wr_data_d2_reg[63:0]' into 'bank13_ram0_wr_data_d2_reg[63:0]' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2373]
INFO: [Synth 8-4471] merging register 'bank14_ram1_wr_data_d2_reg[63:0]' into 'bank14_ram0_wr_data_d2_reg[63:0]' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2413]
INFO: [Synth 8-4471] merging register 'bank15_ram1_wr_data_d2_reg[63:0]' into 'bank15_ram0_wr_data_d2_reg[63:0]' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2453]
INFO: [Synth 8-4471] merging register 'bank16_ram1_wr_data_d2_reg[63:0]' into 'bank16_ram0_wr_data_d2_reg[63:0]' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2493]
INFO: [Synth 8-4471] merging register 'bank17_ram1_wr_data_d2_reg[63:0]' into 'bank17_ram0_wr_data_d2_reg[63:0]' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2533]
INFO: [Synth 8-4471] merging register 'bank18_ram1_wr_data_d2_reg[63:0]' into 'bank18_ram0_wr_data_d2_reg[63:0]' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2573]
INFO: [Synth 8-4471] merging register 'bank19_ram1_wr_data_d2_reg[63:0]' into 'bank19_ram0_wr_data_d2_reg[63:0]' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2613]
INFO: [Synth 8-4471] merging register 'bank20_ram1_wr_data_d2_reg[63:0]' into 'bank20_ram0_wr_data_d2_reg[63:0]' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2653]
INFO: [Synth 8-4471] merging register 'bank21_ram1_wr_data_d2_reg[63:0]' into 'bank21_ram0_wr_data_d2_reg[63:0]' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2693]
INFO: [Synth 8-4471] merging register 'bank22_ram1_wr_data_d2_reg[63:0]' into 'bank22_ram0_wr_data_d2_reg[63:0]' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2733]
INFO: [Synth 8-4471] merging register 'bank23_ram1_wr_data_d2_reg[63:0]' into 'bank23_ram0_wr_data_d2_reg[63:0]' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2773]
INFO: [Synth 8-4471] merging register 'bank24_ram1_wr_data_d2_reg[63:0]' into 'bank24_ram0_wr_data_d2_reg[63:0]' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2813]
INFO: [Synth 8-4471] merging register 'bank25_ram1_wr_data_d2_reg[63:0]' into 'bank25_ram0_wr_data_d2_reg[63:0]' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2853]
INFO: [Synth 8-4471] merging register 'bank26_ram1_wr_data_d2_reg[63:0]' into 'bank26_ram0_wr_data_d2_reg[63:0]' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2893]
INFO: [Synth 8-4471] merging register 'bank27_ram1_wr_data_d2_reg[63:0]' into 'bank27_ram0_wr_data_d2_reg[63:0]' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2933]
INFO: [Synth 8-4471] merging register 'bank28_ram1_wr_data_d2_reg[63:0]' into 'bank28_ram0_wr_data_d2_reg[63:0]' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2973]
INFO: [Synth 8-4471] merging register 'bank29_ram1_wr_data_d2_reg[63:0]' into 'bank29_ram0_wr_data_d2_reg[63:0]' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:3013]
INFO: [Synth 8-4471] merging register 'bank30_ram1_wr_data_d2_reg[63:0]' into 'bank30_ram0_wr_data_d2_reg[63:0]' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:3053]
INFO: [Synth 8-4471] merging register 'bank31_ram1_wr_data_d2_reg[63:0]' into 'bank31_ram0_wr_data_d2_reg[63:0]' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:3093]
	Parameter SG_STATE_IDLE bound to: 2'b00 
	Parameter SG_STATE_PEND bound to: 2'b01 
	Parameter SG_STATE_BUSY bound to: 2'b10 
	Parameter SG_STATE_DONE bound to: 2'b11 
	Parameter FORCE_CONTENTION_ASSERTION_RESET_ACTIVE bound to: 1'b0 
	Parameter FORCE_CONTENTION_ASSERTION_RESET_ACTIVE bound to: 1'b0 
	Parameter FORCE_CONTENTION_ASSERTION_RESET_ACTIVE bound to: 1'b1 
	Parameter RATIO bound to: 4 - type: integer 
	Parameter FORCE_CONTENTION_ASSERTION_RESET_ACTIVE bound to: 1'b1 
INFO: [Synth 8-226] default block is never used [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_EG_ro.v:316]
INFO: [Synth 8-226] default block is never used [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_EG_ro.v:331]
	Parameter FORCE_CONTENTION_ASSERTION_RESET_ACTIVE bound to: 1'b1 
WARNING: [Synth 8-7023] instance 'u_reg' of module 'NV_NVDLA_SDP_RDMA_reg' has 62 connections declared, but only 52 given [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_SDP_rdma.v:351]
INFO: [Synth 8-226] default block is never used [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_SDP_WDMA_intr.v:412]
	Parameter IW bound to: 256 - type: integer 
	Parameter CW bound to: 2 - type: integer 
	Parameter OW bound to: 32 - type: integer 
	Parameter RATIO bound to: 8 - type: integer 
	Parameter IW bound to: 128 - type: integer 
	Parameter CW bound to: 1 - type: integer 
	Parameter OW bound to: 16 - type: integer 
	Parameter RATIO bound to: 8 - type: integer 
	Parameter IW bound to: 32 - type: integer 
	Parameter OW bound to: 32 - type: integer 
	Parameter RATIO bound to: 1 - type: integer 
	Parameter DATA1_WIDTH bound to: 16 - type: integer 
	Parameter DATA2_WIDTH bound to: 32 - type: integer 
	Parameter IN_WIDTH bound to: 16 - type: integer 
	Parameter OUT_WIDTH bound to: 32 - type: integer 
	Parameter SHIFT_WIDTH bound to: 6 - type: integer 
	Parameter SHIFT_MAX bound to: 63 - type: integer 
	Parameter HIGH_WIDTH bound to: 47 - type: integer 
	Parameter DATA1_WIDTH bound to: 16 - type: integer 
	Parameter DATA2_WIDTH bound to: 33 - type: integer 
	Parameter IN_WIDTH bound to: 33 - type: integer 
	Parameter OP_WIDTH bound to: 16 - type: integer 
	Parameter OUT_WIDTH bound to: 49 - type: integer 
	Parameter IN_WIDTH bound to: 49 - type: integer 
	Parameter OUT_WIDTH bound to: 32 - type: integer 
	Parameter SHIFT_WIDTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter IW bound to: 32 - type: integer 
	Parameter OW bound to: 32 - type: integer 
	Parameter RATIO bound to: 1 - type: integer 
	Parameter IN_WIDTH bound to: 49 - type: integer 
	Parameter OUT_WIDTH bound to: 17 - type: integer 
	Parameter SHIFT_WIDTH bound to: 6 - type: integer 
	Parameter IW bound to: 8 - type: integer 
	Parameter OW bound to: 64 - type: integer 
	Parameter RATIO bound to: 8 - type: integer 
WARNING: [Synth 8-7023] instance 'u_reg' of module 'NV_NVDLA_SDP_reg' has 117 connections declared, but only 67 given [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_cmux has unconnected port reg2dp_nan_to_zero
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_cmux has unconnected port reg2dp_proc_precision[1]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_cmux has unconnected port reg2dp_proc_precision[0]
WARNING: [Synth 8-3331] design NV_CLK_gate_power has unconnected port reset_
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_core has unconnected port pwrbus_ram_pd[31]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_core has unconnected port pwrbus_ram_pd[30]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_core has unconnected port pwrbus_ram_pd[29]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_core has unconnected port pwrbus_ram_pd[28]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_core has unconnected port pwrbus_ram_pd[27]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_core has unconnected port pwrbus_ram_pd[26]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_core has unconnected port pwrbus_ram_pd[25]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_core has unconnected port pwrbus_ram_pd[24]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_core has unconnected port pwrbus_ram_pd[23]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_core has unconnected port pwrbus_ram_pd[22]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_core has unconnected port pwrbus_ram_pd[21]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_core has unconnected port pwrbus_ram_pd[20]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_core has unconnected port pwrbus_ram_pd[19]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_core has unconnected port pwrbus_ram_pd[18]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_core has unconnected port pwrbus_ram_pd[17]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_core has unconnected port pwrbus_ram_pd[16]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_core has unconnected port pwrbus_ram_pd[15]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_core has unconnected port pwrbus_ram_pd[14]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_core has unconnected port pwrbus_ram_pd[13]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_core has unconnected port pwrbus_ram_pd[12]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_core has unconnected port pwrbus_ram_pd[11]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_core has unconnected port pwrbus_ram_pd[10]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_core has unconnected port pwrbus_ram_pd[9]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_core has unconnected port pwrbus_ram_pd[8]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_core has unconnected port pwrbus_ram_pd[7]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_core has unconnected port pwrbus_ram_pd[6]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_core has unconnected port pwrbus_ram_pd[5]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_core has unconnected port pwrbus_ram_pd[4]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_core has unconnected port pwrbus_ram_pd[3]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_core has unconnected port pwrbus_ram_pd[2]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_core has unconnected port pwrbus_ram_pd[1]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_core has unconnected port pwrbus_ram_pd[0]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_core has unconnected port reg2dp_perf_lut_en
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_out has unconnected port cmd2dat_dma_pd[42]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_out has unconnected port reg2dp_batch_number[4]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_out has unconnected port reg2dp_batch_number[3]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_out has unconnected port reg2dp_batch_number[2]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_out has unconnected port reg2dp_batch_number[1]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_out has unconnected port reg2dp_batch_number[0]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_out has unconnected port reg2dp_winograd
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_out has unconnected port reg2dp_height[12]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_out has unconnected port reg2dp_height[11]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_out has unconnected port reg2dp_height[10]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_out has unconnected port reg2dp_height[9]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_out has unconnected port reg2dp_height[8]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_out has unconnected port reg2dp_height[7]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_out has unconnected port reg2dp_height[6]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_out has unconnected port reg2dp_height[5]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_out has unconnected port reg2dp_height[4]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_out has unconnected port reg2dp_height[3]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_out has unconnected port reg2dp_height[2]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_out has unconnected port reg2dp_height[1]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_out has unconnected port reg2dp_height[0]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_out has unconnected port reg2dp_width[12]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_out has unconnected port reg2dp_width[11]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_out has unconnected port reg2dp_width[10]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_out has unconnected port reg2dp_width[9]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_out has unconnected port reg2dp_width[8]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_out has unconnected port reg2dp_width[7]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_out has unconnected port reg2dp_width[6]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_out has unconnected port reg2dp_width[5]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_out has unconnected port reg2dp_width[4]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_out has unconnected port reg2dp_width[3]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_out has unconnected port reg2dp_width[2]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_out has unconnected port reg2dp_width[1]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_out has unconnected port reg2dp_width[0]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_out has unconnected port reg2dp_out_precision[1]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_out has unconnected port reg2dp_out_precision[0]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_out has unconnected port reg2dp_proc_precision[1]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_out has unconnected port reg2dp_proc_precision[0]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_in has unconnected port pwrbus_ram_pd[31]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_in has unconnected port pwrbus_ram_pd[30]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_in has unconnected port pwrbus_ram_pd[29]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_in has unconnected port pwrbus_ram_pd[28]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_in has unconnected port pwrbus_ram_pd[27]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_in has unconnected port pwrbus_ram_pd[26]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_in has unconnected port pwrbus_ram_pd[25]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_in has unconnected port pwrbus_ram_pd[24]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_in has unconnected port pwrbus_ram_pd[23]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_in has unconnected port pwrbus_ram_pd[22]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_in has unconnected port pwrbus_ram_pd[21]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_in has unconnected port pwrbus_ram_pd[20]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_in has unconnected port pwrbus_ram_pd[19]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_in has unconnected port pwrbus_ram_pd[18]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_in has unconnected port pwrbus_ram_pd[17]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_in has unconnected port pwrbus_ram_pd[16]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_in has unconnected port pwrbus_ram_pd[15]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_in has unconnected port pwrbus_ram_pd[14]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_in has unconnected port pwrbus_ram_pd[13]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_in has unconnected port pwrbus_ram_pd[12]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_in has unconnected port pwrbus_ram_pd[11]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_in has unconnected port pwrbus_ram_pd[10]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_in has unconnected port pwrbus_ram_pd[9]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_in has unconnected port pwrbus_ram_pd[8]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_in has unconnected port pwrbus_ram_pd[7]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_in has unconnected port pwrbus_ram_pd[6]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 1305.605 ; gain = 855.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 1316.648 ; gain = 866.738
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
INFO: [Synth 8-5546] ROM "reg_rd_data" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'req_pd_reg' and it is trimmed from '63' to '56' bits. [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_csb.v:118]
INFO: [Synth 8-4471] merging register 'dma2bpt_req_ready_reg' into 'skid_flop_dma2bpt_req_ready_reg' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_bpt.v:414]
INFO: [Synth 8-4471] merging register 'in_rdy_p_reg' into 'skid_flop_in_rdy_p_reg' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_bpt.v:514]
INFO: [Synth 8-4471] merging register 'bpt2arb_req_ready_reg' into 'skid_flop_bpt2arb_req_ready_reg' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_arb.v:461]
INFO: [Synth 8-4471] merging register 'arb_out_rdy_reg' into 'skid_flop_arb_out_rdy_reg' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_arb.v:558]
INFO: [Synth 8-4471] merging register 'axi_cmd_rdy_reg' into 'skid_flop_axi_cmd_rdy_reg' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_cvt.v:253]
INFO: [Synth 8-4471] merging register 'noc2mcif_axi_r_rready_reg' into 'skid_flop_noc2mcif_axi_r_rready_reg' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:564]
INFO: [Synth 8-4471] merging register 'rq_rd_pvld_int_reg' into 'rq_rd_pvld_reg' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:845]
INFO: [Synth 8-4471] merging register 'dma2bpt_req_ready_reg' into 'skid_flop_dma2bpt_req_ready_reg' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_bpt.v:362]
INFO: [Synth 8-4471] merging register 'ipipe_rdy_p_reg' into 'skid_flop_ipipe_rdy_p_reg' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_bpt.v:462]
INFO: [Synth 8-4471] merging register 'dfifo_wr_prdy_reg' into 'skid_flop_dfifo_wr_prdy_reg' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_bpt.v:621]
INFO: [Synth 8-4471] merging register 'dfifo_rd_pvld_int_reg' into 'dfifo_rd_pvld_reg' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_arb.v:656]
INFO: [Synth 8-4471] merging register 'axi_cmd_rdy_reg' into 'skid_flop_axi_cmd_rdy_reg' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_cvt.v:602]
INFO: [Synth 8-4471] merging register 'axi_dat_rdy_reg' into 'skid_flop_axi_dat_rdy_reg' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_cvt.v:702]
INFO: [Synth 8-4471] merging register 'rd_take_dly_cg_reg' into 'rd_take_dly_reg' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_cq.v:2043]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_cq.v:2078]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_cq.v:2081]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_cq.v:2084]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_cq.v:2087]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_cq.v:2090]
INFO: [Synth 8-4471] merging register 'noc2mcif_axi_b_bready_reg' into 'skid_flop_noc2mcif_axi_b_bready_reg' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_eg.v:316]
INFO: [Synth 8-4471] merging register 'mc_dma_rd_req_rdy_f_reg' into 'skid_flop_mc_dma_rd_req_rdy_f_reg' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_DMAIF_rdreq.v:63]
INFO: [Synth 8-4471] merging register 'mcif_rd_rsp_ready_reg' into 'skid_flop_mcif_rd_rsp_ready_reg' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_DMAIF_rdrsp.v:81]
INFO: [Synth 8-4471] merging register 'dma_rd_rsp_rdy_f_reg' into 'skid_flop_dma_rd_rsp_rdy_f_reg' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_DMAIF_rdrsp.v:184]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/fifos/NV_NVDLA_CDP_RDMA_ro_fifo.v:174]
INFO: [Synth 8-4471] merging register 'skid_flop_dp_rdy_f_reg' into 'dp_rdy_f_reg' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_eg.v:949]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/fifos/NV_NVDLA_CDP_WDMA_dat_fifo.v:2983]
INFO: [Synth 8-4471] merging register 'mc_dma_wr_req_rdy_f_reg' into 'skid_flop_mc_dma_wr_req_rdy_f_reg' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_DMAIF_wr.v:88]
INFO: [Synth 8-4471] merging register 'cdp_dp2wdma_ready_reg' into 'skid_flop_cdp_dp2wdma_ready_reg' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_wdma.v:248]
INFO: [Synth 8-4471] merging register 'chn_in_prdy_reg' into 'p1_skid_ready_flop_reg' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/HLS_cdp_icvt.v:167]
INFO: [Synth 8-4471] merging register 'sub_out_prdy_reg' into 'p2_skid_ready_flop_reg' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/HLS_cdp_icvt.v:372]
INFO: [Synth 8-4471] merging register 'mul_out_prdy_reg' into 'p3_skid_ready_flop_reg' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/HLS_cdp_icvt.v:577]
INFO: [Synth 8-4471] merging register 'data_info_in_rdy_d0_reg' into 'skid_flop_data_info_in_rdy_d0_reg' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_cvtin.v:145]
INFO: [Synth 8-4471] merging register 'data_info_in_rdy_d1_reg' into 'skid_flop_data_info_in_rdy_d1_reg' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_cvtin.v:218]
INFO: [Synth 8-4471] merging register 'data_info_in_rdy_d2_reg' into 'skid_flop_data_info_in_rdy_d2_reg' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_cvtin.v:291]
WARNING: [Synth 8-3936] Found unconnected internal register 'pipe_skid_data_info_in_pd_d2_reg' and it is trimmed from '25' to '18' bits. [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_cvtin.v:337]
WARNING: [Synth 8-3936] Found unconnected internal register 'skid_flop_data_info_in_pd_d2_reg' and it is trimmed from '25' to '18' bits. [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_cvtin.v:314]
WARNING: [Synth 8-3936] Found unconnected internal register 'pipe_skid_data_info_in_pd_d1_reg' and it is trimmed from '25' to '18' bits. [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_cvtin.v:264]
WARNING: [Synth 8-3936] Found unconnected internal register 'skid_flop_data_info_in_pd_d1_reg' and it is trimmed from '25' to '18' bits. [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_cvtin.v:241]
WARNING: [Synth 8-3936] Found unconnected internal register 'pipe_skid_data_info_in_pd_d0_reg' and it is trimmed from '25' to '18' bits. [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_cvtin.v:191]
WARNING: [Synth 8-3936] Found unconnected internal register 'skid_flop_data_info_in_pd_d0_reg' and it is trimmed from '25' to '18' bits. [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_cvtin.v:168]
INFO: [Synth 8-4471] merging register 'buffer_ready_reg' into 'skid_flop_buffer_ready_reg' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_bufferin_tp1.v:3049]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_bufferin_tp1.v:2360]
INFO: [Synth 8-802] inferred FSM for state register 'stat_cur_reg' in module 'NV_NVDLA_CDP_DP_bufferin_tp1'
INFO: [Synth 8-4471] merging register 'sum2itp_ready_reg' into 'skid_flop_sum2itp_ready_reg' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_sum.v:527]
WARNING: [Synth 8-3936] Found unconnected internal register 'pipe_normalz_buf_data_reg' and it is trimmed from '98' to '81' bits. [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_sum.v:238]
INFO: [Synth 8-4471] merging register 'lut2intp_prdy_reg' into 'skid_flop_lut2intp_prdy_reg' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_intp.v:464]
INFO: [Synth 8-4471] merging register 'skid_flop_ip2mul_prdy_reg' into 'ip2mul_prdy_reg' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_intp.v:1809]
INFO: [Synth 8-4471] merging register 'mul2ocvt_prdy_f_reg' into 'skid_flop_mul2ocvt_prdy_f_reg' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_mul.v:128]
INFO: [Synth 8-4471] merging register 'chn_in_prdy_reg' into 'p1_skid_ready_flop_reg' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/HLS_cdp_ocvt.v:188]
INFO: [Synth 8-4471] merging register 'sub_in_prdy_reg' into 'p2_skid_ready_flop_reg' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/HLS_cdp_ocvt.v:394]
INFO: [Synth 8-4471] merging register 'sub_out_prdy_reg' into 'p3_skid_ready_flop_reg' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/HLS_cdp_ocvt.v:599]
INFO: [Synth 8-4471] merging register 'mul_out_prdy_reg' into 'p4_skid_ready_flop_reg' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/HLS_cdp_ocvt.v:804]
INFO: [Synth 8-4471] merging register 'data_info_in_rdy_d0_reg' into 'skid_flop_data_info_in_rdy_d0_reg' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_cvtout.v:163]
INFO: [Synth 8-4471] merging register 'data_info_in_rdy_d1_reg' into 'skid_flop_data_info_in_rdy_d1_reg' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_cvtout.v:236]
INFO: [Synth 8-4471] merging register 'data_info_in_rdy_d2_reg' into 'skid_flop_data_info_in_rdy_d2_reg' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_cvtout.v:309]
INFO: [Synth 8-4471] merging register 'data_info_in_rdy_d3_reg' into 'skid_flop_data_info_in_rdy_d3_reg' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_cvtout.v:382]
INFO: [Synth 8-4471] merging register 'base_addr_line_reg[63:0]' into 'base_addr_width_reg[63:0]' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_PDP_RDMA_ig.v:470]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_PDP_RDMA_ig.v:318]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_PDP_RDMA_ig.v:758]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_PDP_RDMA_ig.v:380]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_PDP_RDMA_ig.v:814]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_PDP_RDMA_ig.v:809]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/fifos/NV_NVDLA_PDP_RDMA_ro_fifo.v:2232]
INFO: [Synth 8-4471] merging register 'dma_rd_rsp_rdy_f_reg' into 'skid_flop_dma_rd_rsp_rdy_f_reg' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_PDP_RDMA_eg.v:279]
INFO: [Synth 8-4471] merging register 'skid_flop_dp_rdy_ff_reg' into 'dp_rdy_ff_reg' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_PDP_RDMA_eg.v:1060]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/fifos/NV_NVDLA_PDP_WDMA_DAT_fifo.v:2232]
INFO: [Synth 8-4471] merging register 'pdp_dp2wdma_ready_ff_reg' into 'skid_flop_pdp_dp2wdma_ready_ff_reg' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_PDP_wdma.v:331]
INFO: [Synth 8-4471] merging register 'sdp2pdp_ready_f_reg' into 'skid_flop_sdp2pdp_ready_f_reg' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_PDP_CORE_preproc.v:248]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_PDP_CORE_cal1d.v:2632]
INFO: [Synth 8-4471] merging register 'pdp_datin_prdy_f0_reg' into 'skid_flop_pdp_datin_prdy_f0_reg' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_PDP_CORE_cal1d.v:453]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_PDP_CORE_cal1d.v:541]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_PDP_CORE_cal1d.v:609]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_PDP_CORE_cal1d.v:602]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_PDP_CORE_cal1d.v:1035]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_PDP_CORE_cal1d.v:892]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_PDP_CORE_cal2d.v:5179]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_PDP_CORE_cal2d.v:5257]
INFO: [Synth 8-5544] ROM "bank_merge_num" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bank_merge_num" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'req_pd_reg' and it is trimmed from '63' to '56' bits. [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/glb/NV_NVDLA_GLB_csb.v:148]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_wt.v:1245]
INFO: [Synth 8-4471] merging register 'wt2status_state_reg[1:0]' into 'cur_state_reg[1:0]' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_wt.v:668]
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'NV_NVDLA_CDMA_wt'
INFO: [Synth 8-4471] merging register 'dc2sbuf_p0_rd_en_reg' into 'cbuf_wr_en_reg' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:2463]
INFO: [Synth 8-4471] merging register 'dc_rd_stall_cen_reg' into 'dc_rd_latency_cen_reg' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:3211]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:2586]
INFO: [Synth 8-4471] merging register 'dc2status_state_reg[1:0]' into 'cur_state_reg[1:0]' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:814]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:927]
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'NV_NVDLA_CDMA_dc'
INFO: [Synth 8-4471] merging register 'pixel_data_expand_reg' into 'pixel_packed_10b_reg' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_ctrl.v:849]
INFO: [Synth 8-4471] merging register 'pixel_data_shrink_reg' into 'pixel_packed_10b_reg' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_ctrl.v:863]
INFO: [Synth 8-4471] merging register 'img2status_state_reg[1:0]' into 'cur_state_reg[1:0]' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_ctrl.v:359]
INFO: [Synth 8-5546] ROM "pixel_order_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pixel_planar0_sft_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pixel_planar1_sft_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pixel_planar0_mask_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pixel_planar1_mask_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'NV_NVDLA_CDMA_IMG_ctrl'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_sg2pack_fifo.v:185]
INFO: [Synth 8-4471] merging register 'pre_sub_h_end_d1_reg[3:0]' into 'pre_sub_h_st_d1_reg[3:0]' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_sg.v:652]
INFO: [Synth 8-4471] merging register 'pre_entry_end_d1_reg[14:0]' into 'pre_entry_st_d1_reg[14:0]' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_sg.v:694]
INFO: [Synth 8-4471] merging register 'req_grant_end_d1_reg' into 'req_line_end_d1_reg' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_sg.v:1181]
INFO: [Synth 8-4471] merging register 'img_rd_stall_cen_reg' into 'img_rd_latency_cen_reg' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_sg.v:2182]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_sg.v:1067]
INFO: [Synth 8-4471] merging register 'rd_p0_vld_d1_reg' into 'rd_vld_d1_reg' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_pack.v:1095]
INFO: [Synth 8-4471] merging register 'rd_loop_end_d1_reg' into 'rd_sub_h_end_d1_reg' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_pack.v:1519]
INFO: [Synth 8-4471] merging register 'rd_loop_end_d2_reg' into 'rd_sub_h_end_d2_reg' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_pack.v:1689]
INFO: [Synth 8-4471] merging register 'rd_loop_end_d3_reg' into 'rd_sub_h_end_d3_reg' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_pack.v:1824]
INFO: [Synth 8-4471] merging register 'pk_rsp_loop_end_d1_reg' into 'pk_rsp_sub_h_end_d1_reg' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_pack.v:1964]
INFO: [Synth 8-4471] merging register 'skid_flop_req_mc_in_prdy_reg' into 'req_mc_in_prdy_reg' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dma_mux.v:123]
INFO: [Synth 8-4471] merging register 'rsp_mc_in_prdy_reg' into 'skid_flop_rsp_mc_in_prdy_reg' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dma_mux.v:245]
INFO: [Synth 8-4471] merging register 'chn_sync_prdy_reg' into 'p1_skid_ready_flop_reg' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_CVT_cell.v:199]
INFO: [Synth 8-4471] merging register 'sub_out_prdy_reg' into 'p2_skid_ready_flop_reg' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_CVT_cell.v:404]
INFO: [Synth 8-4471] merging register 'tru_out_prdy_reg' into 'p3_skid_ready_flop_reg' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_CVT_cell.v:609]
INFO: [Synth 8-4471] merging register 'cvt_wr_en_d1_reg' into 'cvt_out_vld_d1_reg' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:906]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_sg.v:1432]
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'NV_NVDLA_CSC_sg'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:985]
WARNING: [Synth 8-3936] Found unconnected internal register 'dat_rsp_l1_sft_d3_reg' and it is trimmed from '64' to '16' bits. [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:4364]
WARNING: [Synth 8-3936] Found unconnected internal register 'dat_rsp_l1_sft_d2_reg' and it is trimmed from '64' to '16' bits. [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:4412]
WARNING: [Synth 8-3936] Found unconnected internal register 'dat_rsp_l0_sft_d3_reg' and it is trimmed from '64' to '16' bits. [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:4364]
WARNING: [Synth 8-3936] Found unconnected internal register 'dat_rsp_l0_sft_d2_reg' and it is trimmed from '64' to '16' bits. [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:4392]
WARNING: [Synth 8-3936] Found unconnected internal register 'dat_rsp_l0_sft_d1_reg' and it is trimmed from '64' to '32' bits. [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:4365]
WARNING: [Synth 8-3936] Found unconnected internal register 'dat_rsp_l2_sft_d3_reg' and it is trimmed from '64' to '16' bits. [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:4364]
INFO: [Synth 8-6430] The Block RAM "nv_ram_rwst_256x8:/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    WAIT |                              000 |                              000
                NORMAL_C |                              011 |                              001
                CUBE_END |                              001 |                              100
                 FIRST_C |                              100 |                              010
                SECOND_C |                              010 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stat_cur_reg' using encoding 'sequential' in module 'NV_NVDLA_CDP_DP_bufferin_tp1'
INFO: [Synth 8-6430] The Block RAM "nv_ram_rws_128x18:/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           WT_STATE_IDLE |                               00 |                               00
           WT_STATE_PEND |                               01 |                               01
           WT_STATE_BUSY |                               10 |                               10
           WT_STATE_DONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'sequential' in module 'NV_NVDLA_CDMA_wt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                               01 |                               00
                  iSTATE |                               11 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE1 |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'sequential' in module 'NV_NVDLA_CDMA_dc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                               01 |                               00
                  iSTATE |                               11 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE1 |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'sequential' in module 'NV_NVDLA_CDMA_IMG_ctrl'
INFO: [Synth 8-6430] The Block RAM "nv_ram_rws_16x64:/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM "nv_ram_rws_256x64:/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE1 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'sequential' in module 'NV_NVDLA_CSC_sg'
INFO: [Synth 8-6430] The Block RAM "nv_ram_rws_16x272:/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM "nv_ram_rws_16x256:/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:06 ; elapsed = 00:02:10 . Memory (MB): peak = 1449.129 ; gain = 999.219
---------------------------------------------------------------------------------
WARNING: [Synth 8-5846] Gated Clock Conversion 'auto' mode requires an XDC file.
INFO: [Synth 8-223] decloning instance 'NV_NVDLA_sync3d:/UJ_dft_xclamp_ctrl_hold_sync_i' (NV_BLKBOX_SRC0) to 'NV_NVDLA_sync3d:/UJ_dft_xclamp_scan_hold_sync_i'
INFO: [Synth 8-223] decloning instance 'NV_NVDLA_sync3d_s:/UJ_dft_xclamp_ctrl_hold_sync_i' (NV_BLKBOX_SRC0) to 'NV_NVDLA_sync3d_s:/UJ_dft_xclamp_scan_hold_sync_i'
INFO: [Synth 8-223] decloning instance 'u_partition_o/u_NV_NVDLA_glb/u_ic/u_sync_core_intr/UJ_dft_xclamp_ctrl_hold_sync_i' (NV_BLKBOX_SRC0) to 'u_partition_o/u_NV_NVDLA_glb/u_ic/u_sync_core_intr/UJ_dft_xclamp_scan_hold_sync_i'
INFO: [Synth 8-223] decloning instance 'u_partition_c/u_csc_dla_clk_ovr_on_sync' (NV_NVDLA_sync3d) to 'u_partition_c/u_cdma_dla_clk_ovr_on_sync'
INFO: [Synth 8-223] decloning instance 'u_partition_c/u_global_csc_clk_ovr_on_sync' (NV_NVDLA_sync3d_s) to 'u_partition_c/u_global_cdma_clk_ovr_on_sync'
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |NV_NVDLA_CDP_DP_lut        |           1|     32916|
|2     |NV_NVDLA_CDP_DP_LUT_ctrl   |           1|      4549|
|3     |NV_NVDLA_CDP_DP_intp       |           1|      8122|
|4     |NV_NVDLA_CDP_dp__GB3       |           1|     15436|
|5     |NV_NVDLA_cdp__GC0          |           1|     34624|
|6     |NV_NVDLA_PDP_core          |           1|     29053|
|7     |NV_NVDLA_PDP_rdma          |           1|     25184|
|8     |NV_NVDLA_pdp__GB2          |           1|     17997|
|9     |NV_NVDLA_mcif              |           1|     36533|
|10    |NV_NVDLA_partition_o__GCB1 |           1|      4948|
|11    |NV_NVDLA_cdma__GB0         |           1|     34001|
|12    |NV_NVDLA_cdma__GB1         |           1|     11252|
|13    |NV_NVDLA_cdma__GB2         |           1|     25521|
|14    |NV_NVDLA_partition_c__GCB0 |           1|     50403|
|15    |NV_NVDLA_partition_c__GCB1 |           1|     27627|
|16    |NV_NVDLA_SDP_rdma          |           1|     38301|
|17    |NV_NVDLA_SDP_core          |           1|     11584|
|18    |NV_NVDLA_sdp__GB2          |           1|     15196|
|19    |NV_NVDLA_partition_p__GC0  |           1|        18|
|20    |NV_nvdla__GC0              |           1|     24360|
+------+---------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     89 Bit       Adders := 1     
	   2 Input     64 Bit       Adders := 11    
	   4 Input     64 Bit       Adders := 1     
	   3 Input     64 Bit       Adders := 1     
	   2 Input     61 Bit       Adders := 6     
	   2 Input     58 Bit       Adders := 3     
	   3 Input     40 Bit       Adders := 1     
	   2 Input     39 Bit       Adders := 1     
	   2 Input     35 Bit       Adders := 8     
	   9 Input     33 Bit       Adders := 5     
	   2 Input     33 Bit       Adders := 3     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 29    
	   3 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
	   3 Input     29 Bit       Adders := 1     
	   2 Input     29 Bit       Adders := 10    
	   3 Input     26 Bit       Adders := 1     
	   3 Input     23 Bit       Adders := 1     
	   2 Input     22 Bit       Adders := 4     
	   2 Input     21 Bit       Adders := 1     
	   3 Input     20 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 2     
	   8 Input     19 Bit       Adders := 8     
	   2 Input     18 Bit       Adders := 9     
	   3 Input     18 Bit       Adders := 9     
	   2 Input     17 Bit       Adders := 11    
	   3 Input     17 Bit       Adders := 4     
	   4 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 10    
	   3 Input     16 Bit       Adders := 1     
	   4 Input     16 Bit       Adders := 2     
	   5 Input     16 Bit       Adders := 2     
	   4 Input     15 Bit       Adders := 7     
	   2 Input     15 Bit       Adders := 12    
	   3 Input     15 Bit       Adders := 7     
	   2 Input     14 Bit       Adders := 46    
	   4 Input     14 Bit       Adders := 4     
	   3 Input     14 Bit       Adders := 11    
	   5 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 14    
	   3 Input     13 Bit       Adders := 6     
	   4 Input     12 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
	   3 Input     11 Bit       Adders := 6     
	   2 Input     11 Bit       Adders := 28    
	   4 Input     11 Bit       Adders := 2     
	   4 Input     10 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 13    
	   4 Input      9 Bit       Adders := 12    
	   3 Input      9 Bit       Adders := 13    
	   2 Input      9 Bit       Adders := 39    
	   2 Input      8 Bit       Adders := 50    
	   4 Input      8 Bit       Adders := 6     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 31    
	   3 Input      7 Bit       Adders := 3     
	   4 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 127   
	   3 Input      6 Bit       Adders := 2     
	   4 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 134   
	   3 Input      5 Bit       Adders := 3     
	   4 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 95    
	   3 Input      4 Bit       Adders := 7     
	   4 Input      4 Bit       Adders := 2     
	   7 Input      4 Bit       Adders := 1     
	   8 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 183   
	   3 Input      3 Bit       Adders := 12    
	   4 Input      3 Bit       Adders := 4     
	   5 Input      3 Bit       Adders := 4     
	   6 Input      3 Bit       Adders := 1     
	   8 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 56    
	   3 Input      2 Bit       Adders := 1     
	   5 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 8     
+---XORs : 
	   2 Input      1 Bit         XORs := 130   
	   3 Input      1 Bit         XORs := 4     
+---Registers : 
	              272 Bit    Registers := 2     
	              258 Bit    Registers := 2     
	              256 Bit    Registers := 3     
	              129 Bit    Registers := 8     
	              128 Bit    Registers := 6     
	              103 Bit    Registers := 2     
	               98 Bit    Registers := 2     
	               89 Bit    Registers := 1     
	               81 Bit    Registers := 2     
	               80 Bit    Registers := 2     
	               73 Bit    Registers := 2     
	               68 Bit    Registers := 2     
	               66 Bit    Registers := 18    
	               65 Bit    Registers := 62    
	               64 Bit    Registers := 300   
	               63 Bit    Registers := 12    
	               61 Bit    Registers := 7     
	               57 Bit    Registers := 1     
	               56 Bit    Registers := 2     
	               50 Bit    Registers := 27    
	               49 Bit    Registers := 2     
	               48 Bit    Registers := 2     
	               47 Bit    Registers := 46    
	               46 Bit    Registers := 3     
	               45 Bit    Registers := 4     
	               44 Bit    Registers := 4     
	               43 Bit    Registers := 16    
	               42 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	               39 Bit    Registers := 1     
	               38 Bit    Registers := 7     
	               36 Bit    Registers := 6     
	               35 Bit    Registers := 10    
	               34 Bit    Registers := 91    
	               33 Bit    Registers := 12    
	               32 Bit    Registers := 274   
	               31 Bit    Registers := 16    
	               29 Bit    Registers := 15    
	               28 Bit    Registers := 6     
	               27 Bit    Registers := 4     
	               26 Bit    Registers := 6     
	               25 Bit    Registers := 9     
	               24 Bit    Registers := 4     
	               23 Bit    Registers := 1     
	               22 Bit    Registers := 7     
	               21 Bit    Registers := 7     
	               20 Bit    Registers := 7     
	               19 Bit    Registers := 56    
	               18 Bit    Registers := 310   
	               17 Bit    Registers := 79    
	               16 Bit    Registers := 429   
	               15 Bit    Registers := 121   
	               14 Bit    Registers := 88    
	               13 Bit    Registers := 98    
	               12 Bit    Registers := 19    
	               11 Bit    Registers := 213   
	               10 Bit    Registers := 41    
	                9 Bit    Registers := 173   
	                8 Bit    Registers := 1709  
	                7 Bit    Registers := 317   
	                6 Bit    Registers := 130   
	                5 Bit    Registers := 191   
	                4 Bit    Registers := 149   
	                3 Bit    Registers := 208   
	                2 Bit    Registers := 174   
	                1 Bit    Registers := 2835  
+---Multipliers : 
	                17x40  Multipliers := 1     
	                16x33  Multipliers := 3     
+---RAMs : 
	              16K Bit         RAMs := 64    
	               4K Bit         RAMs := 2     
	               2K Bit         RAMs := 9     
	               1K Bit         RAMs := 5     
	             1024 Bit         RAMs := 16    
	              768 Bit         RAMs := 3     
	              720 Bit         RAMs := 1     
	              520 Bit         RAMs := 4     
	              256 Bit         RAMs := 2     
	              224 Bit         RAMs := 1     
	               80 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    258 Bit        Muxes := 1     
	   2 Input    256 Bit        Muxes := 4     
	   2 Input    255 Bit        Muxes := 1     
	   2 Input    129 Bit        Muxes := 4     
	   2 Input    128 Bit        Muxes := 13    
	   3 Input    128 Bit        Muxes := 4     
	   2 Input    120 Bit        Muxes := 1     
	   2 Input    103 Bit        Muxes := 1     
	   2 Input     98 Bit        Muxes := 1     
	   2 Input     88 Bit        Muxes := 1     
	   2 Input     81 Bit        Muxes := 7     
	   2 Input     80 Bit        Muxes := 1     
	   2 Input     73 Bit        Muxes := 1     
	   2 Input     68 Bit        Muxes := 1     
	   2 Input     66 Bit        Muxes := 10    
	   4 Input     65 Bit        Muxes := 3     
	   2 Input     65 Bit        Muxes := 20    
	   4 Input     64 Bit        Muxes := 16    
	   2 Input     64 Bit        Muxes := 98    
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     61 Bit        Muxes := 7     
	   2 Input     58 Bit        Muxes := 3     
	   2 Input     55 Bit        Muxes := 1     
	   2 Input     54 Bit        Muxes := 1     
	   2 Input     50 Bit        Muxes := 3     
	   4 Input     50 Bit        Muxes := 1     
	   2 Input     49 Bit        Muxes := 7     
	   2 Input     47 Bit        Muxes := 23    
	   2 Input     43 Bit        Muxes := 8     
	   2 Input     42 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 8     
	   2 Input     38 Bit        Muxes := 7     
	   3 Input     35 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 39    
	   2 Input     33 Bit        Muxes := 23    
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 223   
	   3 Input     32 Bit        Muxes := 16    
	  16 Input     32 Bit        Muxes := 2     
	  19 Input     32 Bit        Muxes := 2     
	  39 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 1     
	  25 Input     32 Bit        Muxes := 2     
	  50 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     29 Bit        Muxes := 11    
	   2 Input     28 Bit        Muxes := 4     
	 105 Input     28 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 4     
	   2 Input     25 Bit        Muxes := 5     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 3     
	   2 Input     22 Bit        Muxes := 8     
	   4 Input     21 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 19    
	   2 Input     17 Bit        Muxes := 47    
	   3 Input     17 Bit        Muxes := 9     
	   2 Input     16 Bit        Muxes := 120   
	   3 Input     16 Bit        Muxes := 9     
	   2 Input     15 Bit        Muxes := 73    
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 87    
	   4 Input     14 Bit        Muxes := 9     
	   5 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 76    
	   2 Input     12 Bit        Muxes := 7     
	   2 Input     11 Bit        Muxes := 92    
	   4 Input     11 Bit        Muxes := 8     
	  11 Input     10 Bit        Muxes := 10    
	   2 Input     10 Bit        Muxes := 37    
	   4 Input     10 Bit        Muxes := 1     
	   8 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 50    
	   5 Input      9 Bit        Muxes := 90    
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 106   
	   6 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 13    
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 34    
	   3 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 114   
	  39 Input      6 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 5     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 93    
	  22 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 102   
	   4 Input      4 Bit        Muxes := 6     
	   8 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 290   
	   7 Input      3 Bit        Muxes := 5     
	   5 Input      3 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 11    
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 188   
	   3 Input      2 Bit        Muxes := 22    
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 10    
	   8 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1787  
	  10 Input      1 Bit        Muxes := 10    
	  12 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 33    
	   7 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 16    
	  22 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 8     
	   8 Input      1 Bit        Muxes := 68    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module NV_NVDLA_MCIF_CSB_reg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 22    
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_csb 
Detailed RTL Component Info : 
+---Registers : 
	               56 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module NV_NVDLA_MCIF_READ_IG_BPT_pipe_p1__1 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_BPT_pipe_p2__1 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_bpt__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_BPT_pipe_p1__2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_BPT_pipe_p2__2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_bpt__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_BPT_pipe_p1__3 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_BPT_pipe_p2__3 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_bpt__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_BPT_pipe_p1__4 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_BPT_pipe_p2__4 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_bpt__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_BPT_pipe_p1__5 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_BPT_pipe_p2__5 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_bpt__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_BPT_pipe_p1__6 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_BPT_pipe_p2__6 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_bpt__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_BPT_pipe_p1 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_BPT_pipe_p2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_bpt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_ARB_pipe__1 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_ARB_pipe__2 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_ARB_pipe__3 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_ARB_pipe__4 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_ARB_pipe__5 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_ARB_pipe__6 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_ARB_pipe 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module read_ig_arb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 11    
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	  11 Input     10 Bit        Muxes := 10    
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 10    
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_ARB_pipe_out 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_CVT_pipe_p1 
Detailed RTL Component Info : 
+---Registers : 
	               38 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     38 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_cvt 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 1     
	   4 Input     10 Bit       Adders := 1     
	   4 Input      9 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_EG_pipe_pr 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     68 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module CKLNQD12__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_MCIF_READ_EG_lat_fifo_flopram_rwsa_4x64__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_EG_lat_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module CKLNQD12__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_MCIF_READ_EG_lat_fifo_flopram_rwsa_4x64__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_EG_lat_fifo__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module CKLNQD12__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_MCIF_READ_EG_lat_fifo_flopram_rwsa_4x64__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_EG_lat_fifo__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module CKLNQD12__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_MCIF_READ_EG_lat_fifo_flopram_rwsa_4x64__4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_EG_lat_fifo__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module CKLNQD12__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_MCIF_READ_EG_lat_fifo_flopram_rwsa_4x64__5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_EG_lat_fifo__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module CKLNQD12__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_MCIF_READ_EG_lat_fifo_flopram_rwsa_4x64__6 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_EG_lat_fifo__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module CKLNQD12__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_MCIF_READ_EG_lat_fifo_flopram_rwsa_4x64 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_EG_lat_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_MCIF_READ_EG_OUT_pipe__1 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module NV_NVDLA_MCIF_READ_EG_OUT_pipe__2 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module NV_NVDLA_MCIF_READ_EG_OUT_pipe__3 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module NV_NVDLA_MCIF_READ_EG_OUT_pipe__4 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module NV_NVDLA_MCIF_READ_EG_OUT_pipe__5 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module NV_NVDLA_MCIF_READ_EG_OUT_pipe__6 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module NV_NVDLA_MCIF_READ_EG_OUT_pipe 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module NV_NVDLA_MCIF_WRITE_IG_BPT_pipe_p1__1 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_WRITE_IG_BPT_pipe_p2__1 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_WRITE_IG_BPT_pipe_p3__1 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module NV_NVDLA_MCIF_WRITE_IG_BPT_dfifo__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_WRITE_IG_bpt__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_WRITE_IG_BPT_pipe_p1__2 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_WRITE_IG_BPT_pipe_p2__2 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_WRITE_IG_BPT_pipe_p3__2 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module NV_NVDLA_MCIF_WRITE_IG_BPT_dfifo__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_WRITE_IG_bpt__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_WRITE_IG_BPT_pipe_p1 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_WRITE_IG_BPT_pipe_p2 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_WRITE_IG_BPT_pipe_p3 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module NV_NVDLA_MCIF_WRITE_IG_BPT_dfifo 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_WRITE_IG_bpt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_WRITE_IG_ARB_pipe__1 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module CKLNQD12__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_MCIF_WRITE_IG_ARB_dfifo_flopram_rwsa_4x65__1 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 4     
+---Muxes : 
	   4 Input     65 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_WRITE_IG_ARB_dfifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_MCIF_WRITE_IG_ARB_pipe__2 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module CKLNQD12__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_MCIF_WRITE_IG_ARB_dfifo_flopram_rwsa_4x65__2 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 4     
+---Muxes : 
	   4 Input     65 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_WRITE_IG_ARB_dfifo__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_MCIF_WRITE_IG_ARB_pipe 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module CKLNQD12__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_MCIF_WRITE_IG_ARB_dfifo_flopram_rwsa_4x65 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 4     
+---Muxes : 
	   4 Input     65 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_WRITE_IG_ARB_dfifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module write_ig_arb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 6     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 5     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_WRITE_IG_arb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_WRITE_IG_CVT_pipe_p1 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module NV_NVDLA_MCIF_WRITE_IG_CVT_pipe_p2 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module NV_NVDLA_MCIF_WRITE_IG_CVT_pipe_p3 
Detailed RTL Component Info : 
+---Registers : 
	               38 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     38 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_WRITE_IG_CVT_pipe_p4 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_WRITE_IG_cvt 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 1     
	   4 Input     10 Bit       Adders := 1     
	   4 Input      9 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module CKLNQD12__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CKLNQD12__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module nv_ram_rws_256x3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              768 Bit         RAMs := 1     
Module nv_ram_rwst_256x8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module NV_NVDLA_MCIF_WRITE_cq 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 16    
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                9 Bit    Registers := 11    
	                8 Bit    Registers := 11    
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 16    
	                1 Bit    Registers := 28    
+---Muxes : 
	   2 Input    255 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 10    
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 41    
	   2 Input      2 Bit        Muxes := 37    
	   2 Input      1 Bit        Muxes := 360   
Module NV_NVDLA_MCIF_WRITE_EG_pipe 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_WRITE_eg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module NV_NVDLA_CDP_DP_LUT_CTRL_unit 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     23 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	               22 Bit    Registers := 3     
	               21 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     55 Bit        Muxes := 1     
	   2 Input     54 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 3     
	   2 Input     22 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 8     
	   2 Input      6 Bit        Muxes := 1     
	  22 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   3 Input      1 Bit        Muxes := 2     
	  22 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_CDP_DP_lut 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 328   
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 21    
	   2 Input      1 Bit        Muxes := 10    
	   6 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_CDP_DP_INTP_unit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     89 Bit       Adders := 1     
	   2 Input     58 Bit       Adders := 2     
	   3 Input     40 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               89 Bit    Registers := 1     
	               57 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               17 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Multipliers : 
	                17x40  Multipliers := 1     
+---Muxes : 
	   2 Input    120 Bit        Muxes := 1     
	   2 Input     88 Bit        Muxes := 1     
	   2 Input     58 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module CKLNQD12__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module nv_ram_rwsthp_20x4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	               80 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module NV_NVDLA_CDP_DP_intpinfo_fifo_20x4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 6     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module NV_NVDLA_CDP_DP_intp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     39 Bit       Adders := 1     
	   9 Input     33 Bit       Adders := 5     
+---Registers : 
	              103 Bit    Registers := 2     
	               39 Bit    Registers := 1     
	               38 Bit    Registers := 3     
	               32 Bit    Registers := 15    
	               17 Bit    Registers := 3     
	               16 Bit    Registers := 4     
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input    103 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 8     
	   2 Input     38 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 10    
	   2 Input     17 Bit        Muxes := 8     
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 4     
Module int_sum_block_tp1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   3 Input     20 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 4     
+---Registers : 
	               21 Bit    Registers := 1     
	               20 Bit    Registers := 2     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 4     
	               17 Bit    Registers := 1     
+---Muxes : 
	   4 Input     21 Bit        Muxes := 1     
Module NV_NVDLA_CDP_DP_sum 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	               81 Bit    Registers := 1     
	               21 Bit    Registers := 2     
	               17 Bit    Registers := 9     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 6     
	   2 Input      9 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_CDP_DP_bufferin_tp1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               98 Bit    Registers := 2     
	               81 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	                9 Bit    Registers := 104   
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 15    
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     98 Bit        Muxes := 1     
	   2 Input     81 Bit        Muxes := 7     
	   5 Input      9 Bit        Muxes := 90    
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 11    
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 50    
	   3 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 26    
	   8 Input      1 Bit        Muxes := 2     
Module CKLNQD12__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module nv_ram_rwsthp_80x9 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---RAMs : 
	              720 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module NV_NVDLA_CDP_DP_data_fifo_80x9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 6     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                7 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module CKLNQD12__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module nv_ram_rwsthp_80x17 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
Module NV_NVDLA_CDP_DP_info_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 6     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                7 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module CKLNQD12__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module nv_ram_rwsthp_60x21 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
Module NV_NVDLA_CDP_DP_sumpd_fifo_60x21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 6     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module NV_NVDLA_CDP_DP_syncfifo 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module HLS_cdp_ICVT_pipe_p1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module HLS_cdp_ICVT_pipe_p2 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_HLS_shiftrightsu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 1     
Module HLS_cdp_ICVT_pipe_p3 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module HLS_cdp_icvt 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
Module NV_NVDLA_CDP_DP_cvtin 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module NV_NVDLA_CDP_DP_MUL_unit 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_CDP_DP_mul 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module HLS_cdp_OCVT_pipe_p1 
Detailed RTL Component Info : 
+---Registers : 
	               50 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     50 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module HLS_cdp_OCVT_pipe_p2 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module HLS_cdp_OCVT_pipe_p3 
Detailed RTL Component Info : 
+---Registers : 
	               42 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     42 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_HLS_shiftrightsu__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
Module HLS_cdp_OCVT_pipe_p4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module HLS_cdp_ocvt 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     26 Bit       Adders := 1     
Module NV_NVDLA_CDP_DP_cvtout 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               17 Bit    Registers := 8     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     17 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_CDP_dp 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module CKLNQD12__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_DMAIF_rdreq__1 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_CDP_RDMA_ig 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 3     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module CKLNQD12__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_CDP_RDMA_cq_flopram_rwsa_256x7 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 256   
Module NV_NVDLA_CDP_RDMA_cq 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 5     
	   2 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_DMAIF_rdrsp__1 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module CKLNQD12__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module nv_ram_rwsp_8x65__1 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
+---RAMs : 
	              520 Bit         RAMs := 1     
Module NV_NVDLA_CDP_RDMA_lat_fifo_65x8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module CKLNQD12__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_CDP_RDMA_ro_fifo_32x8_flopram_rwsa_32x8__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 32    
Module NV_NVDLA_CDP_RDMA_ro_fifo_32x8__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module CKLNQD12__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_CDP_RDMA_ro_fifo_32x8_flopram_rwsa_32x8__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 32    
Module NV_NVDLA_CDP_RDMA_ro_fifo_32x8__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module CKLNQD12__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_CDP_RDMA_ro_fifo_32x8_flopram_rwsa_32x8__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 32    
Module NV_NVDLA_CDP_RDMA_ro_fifo_32x8__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module CKLNQD12__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_CDP_RDMA_ro_fifo_32x8_flopram_rwsa_32x8__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 32    
Module NV_NVDLA_CDP_RDMA_ro_fifo_32x8__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module CKLNQD12__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_CDP_RDMA_ro_fifo_32x8_flopram_rwsa_32x8__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 32    
Module NV_NVDLA_CDP_RDMA_ro_fifo_32x8__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module CKLNQD12__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_CDP_RDMA_ro_fifo_32x8_flopram_rwsa_32x8__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 32    
Module NV_NVDLA_CDP_RDMA_ro_fifo_32x8__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module CKLNQD12__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_CDP_RDMA_ro_fifo_32x8_flopram_rwsa_32x8__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 32    
Module NV_NVDLA_CDP_RDMA_ro_fifo_32x8__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module CKLNQD12__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_CDP_RDMA_ro_fifo_32x8_flopram_rwsa_32x8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 32    
Module NV_NVDLA_CDP_RDMA_ro_fifo_32x8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_CDP_RDMA_eg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	               35 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   3 Input     35 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 8     
	   8 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_CDP_RDMA_REG_single 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_CDP_RDMA_REG_dual__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	               13 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  16 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_CDP_RDMA_REG_dual 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	               13 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  16 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_CDP_RDMA_reg 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     13 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module CKLNQD12__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CKLNQD12__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_CDP_DP_nan 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module CKLNQD12__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_CDP_WDMA_dat_fifo_32x8_flopram_rwsa_32x8__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 32    
Module NV_NVDLA_CDP_WDMA_dat_fifo_32x8__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module CKLNQD12__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_CDP_WDMA_dat_fifo_32x8_flopram_rwsa_32x8__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 32    
Module NV_NVDLA_CDP_WDMA_dat_fifo_32x8__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module CKLNQD12__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_CDP_WDMA_dat_fifo_32x8_flopram_rwsa_32x8__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 32    
Module NV_NVDLA_CDP_WDMA_dat_fifo_32x8__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module CKLNQD12__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_CDP_WDMA_dat_fifo_32x8_flopram_rwsa_32x8__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 32    
Module NV_NVDLA_CDP_WDMA_dat_fifo_32x8__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module CKLNQD12__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_CDP_WDMA_dat_fifo_32x8_flopram_rwsa_32x8__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 32    
Module NV_NVDLA_CDP_WDMA_dat_fifo_32x8__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module CKLNQD12__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_CDP_WDMA_dat_fifo_32x8_flopram_rwsa_32x8__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 32    
Module NV_NVDLA_CDP_WDMA_dat_fifo_32x8__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module CKLNQD12__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_CDP_WDMA_dat_fifo_32x8_flopram_rwsa_32x8__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 32    
Module NV_NVDLA_CDP_WDMA_dat_fifo_32x8__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module CKLNQD12__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_CDP_WDMA_dat_fifo_32x8_flopram_rwsa_32x8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 32    
Module NV_NVDLA_CDP_WDMA_dat_fifo_32x8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module CKLNQD12__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_CDP_WDMA_cmd_fifo_flopram_rwsa_4x17 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 4     
Module NV_NVDLA_CDP_WDMA_cmd_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_DMAIF_wr__1 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     66 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module CKLNQD12__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_CDP_WDMA_intr_fifo 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_CDP_wdma 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 3     
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 3     
	               25 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module NV_NVDLA_CDP_REG_single 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_CDP_REG_dual__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_CDP_REG_dual 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_CDP_reg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               63 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 6     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 12    
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
Module CKLNQD12__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_DMAIF_rdreq__2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_PDP_RDMA_ig 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   4 Input     64 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module CKLNQD12__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_PDP_RDMA_cq_flopram_rwsa_256x18 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 256   
Module NV_NVDLA_PDP_RDMA_cq 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 5     
	   2 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_DMAIF_rdrsp__2 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module CKLNQD12__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module nv_ram_rwsp_8x65__2 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
+---RAMs : 
	              520 Bit         RAMs := 1     
Module NV_NVDLA_PDP_RDMA_lat_fifo_65x8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module CKLNQD12__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_PDP_RDMA_ro_fifo_32x8_flopram_rwsa_32x8__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 32    
Module NV_NVDLA_PDP_RDMA_ro_fifo_32x8__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module CKLNQD12__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_PDP_RDMA_ro_fifo_32x8_flopram_rwsa_32x8__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 32    
Module NV_NVDLA_PDP_RDMA_ro_fifo_32x8__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module CKLNQD12__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_PDP_RDMA_ro_fifo_32x8_flopram_rwsa_32x8__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 32    
Module NV_NVDLA_PDP_RDMA_ro_fifo_32x8__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module CKLNQD12__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_PDP_RDMA_ro_fifo_32x8_flopram_rwsa_32x8__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 32    
Module NV_NVDLA_PDP_RDMA_ro_fifo_32x8__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module CKLNQD12__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_PDP_RDMA_ro_fifo_32x8_flopram_rwsa_32x8__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 32    
Module NV_NVDLA_PDP_RDMA_ro_fifo_32x8__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module CKLNQD12__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_PDP_RDMA_ro_fifo_32x8_flopram_rwsa_32x8__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 32    
Module NV_NVDLA_PDP_RDMA_ro_fifo_32x8__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module CKLNQD12__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_PDP_RDMA_ro_fifo_32x8_flopram_rwsa_32x8__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 32    
Module NV_NVDLA_PDP_RDMA_ro_fifo_32x8__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module CKLNQD12__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_PDP_RDMA_ro_fifo_32x8_flopram_rwsa_32x8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 32    
Module NV_NVDLA_PDP_RDMA_ro_fifo_32x8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_PDP_RDMA_eg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	               65 Bit    Registers := 2     
	               25 Bit    Registers := 2     
	               14 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module NV_NVDLA_PDP_RDMA_REG_single 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_PDP_RDMA_REG_dual__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	               13 Bit    Registers := 3     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  19 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_PDP_RDMA_REG_dual 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	               13 Bit    Registers := 3     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  19 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_PDP_RDMA_reg 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     13 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module NV_NVDLA_PDP_CORE_preproc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module CKLNQD12__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_PDP_cal1d_info_fifo_flopram_rwsa_8x12 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 8     
Module NV_NVDLA_PDP_cal1d_info_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_PDP_CORE_unit1d__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               34 Bit    Registers := 4     
	               15 Bit    Registers := 8     
	               11 Bit    Registers := 8     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 7     
	   4 Input     11 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   8 Input      1 Bit        Muxes := 8     
Module NV_NVDLA_PDP_CORE_unit1d__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               34 Bit    Registers := 4     
	               15 Bit    Registers := 8     
	               11 Bit    Registers := 8     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 7     
	   4 Input     11 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   8 Input      1 Bit        Muxes := 8     
Module NV_NVDLA_PDP_CORE_unit1d__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               34 Bit    Registers := 4     
	               15 Bit    Registers := 8     
	               11 Bit    Registers := 8     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 7     
	   4 Input     11 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   8 Input      1 Bit        Muxes := 8     
Module NV_NVDLA_PDP_CORE_unit1d__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               34 Bit    Registers := 4     
	               15 Bit    Registers := 8     
	               11 Bit    Registers := 8     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 7     
	   4 Input     11 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   8 Input      1 Bit        Muxes := 8     
Module NV_NVDLA_PDP_CORE_unit1d__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               34 Bit    Registers := 4     
	               15 Bit    Registers := 8     
	               11 Bit    Registers := 8     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 7     
	   4 Input     11 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   8 Input      1 Bit        Muxes := 8     
Module NV_NVDLA_PDP_CORE_unit1d__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               34 Bit    Registers := 4     
	               15 Bit    Registers := 8     
	               11 Bit    Registers := 8     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 7     
	   4 Input     11 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   8 Input      1 Bit        Muxes := 8     
Module NV_NVDLA_PDP_CORE_unit1d__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               34 Bit    Registers := 4     
	               15 Bit    Registers := 8     
	               11 Bit    Registers := 8     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 7     
	   4 Input     11 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   8 Input      1 Bit        Muxes := 8     
Module NV_NVDLA_PDP_CORE_unit1d 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               34 Bit    Registers := 4     
	               15 Bit    Registers := 8     
	               11 Bit    Registers := 8     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 7     
	   4 Input     11 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   8 Input      1 Bit        Muxes := 8     
Module NV_NVDLA_PDP_CORE_cal1d 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 3     
	   2 Input     13 Bit       Adders := 3     
	   4 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   4 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   4 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 5     
	   3 Input      5 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 9     
+---Registers : 
	               26 Bit    Registers := 2     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 8     
	                1 Bit    Registers := 26    
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 8     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 28    
	   7 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 67    
Module nv_ram_rws_128x18__1 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module nv_ram_rws_128x18__2 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module nv_ram_rws_128x18__3 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module nv_ram_rws_128x18__4 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module nv_ram_rws_128x18__5 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module nv_ram_rws_128x18__6 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module nv_ram_rws_128x18__7 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module nv_ram_rws_128x18 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module NV_NVDLA_PDP_CORE_cal2d 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   4 Input     15 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 8     
	   2 Input     13 Bit       Adders := 3     
	   3 Input     13 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   4 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 1     
	   4 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 13    
	   3 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 26    
	   3 Input      3 Bit       Adders := 5     
	   4 Input      3 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               17 Bit    Registers := 18    
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 3     
	               13 Bit    Registers := 4     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 9     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 41    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 54    
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 8     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 24    
	   4 Input     14 Bit        Muxes := 8     
	   2 Input     13 Bit        Muxes := 5     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 12    
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 108   
	   7 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 11    
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 111   
	   6 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_PDP_core 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module CKLNQD12__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_PDP_nan 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module CKLNQD12__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_PDP_WDMA_DAT_fifo_32x8_flopram_rwsa_32x8__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 32    
Module NV_NVDLA_PDP_WDMA_DAT_fifo_32x8__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module CKLNQD12__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_PDP_WDMA_DAT_fifo_32x8_flopram_rwsa_32x8__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 32    
Module NV_NVDLA_PDP_WDMA_DAT_fifo_32x8__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module CKLNQD12__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_PDP_WDMA_DAT_fifo_32x8_flopram_rwsa_32x8__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 32    
Module NV_NVDLA_PDP_WDMA_DAT_fifo_32x8__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module CKLNQD12__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_PDP_WDMA_DAT_fifo_32x8_flopram_rwsa_32x8__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 32    
Module NV_NVDLA_PDP_WDMA_DAT_fifo_32x8__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module CKLNQD12__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_PDP_WDMA_DAT_fifo_32x8_flopram_rwsa_32x8__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 32    
Module NV_NVDLA_PDP_WDMA_DAT_fifo_32x8__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module CKLNQD12__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_PDP_WDMA_DAT_fifo_32x8_flopram_rwsa_32x8__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 32    
Module NV_NVDLA_PDP_WDMA_DAT_fifo_32x8__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module CKLNQD12__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_PDP_WDMA_DAT_fifo_32x8_flopram_rwsa_32x8__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 32    
Module NV_NVDLA_PDP_WDMA_DAT_fifo_32x8__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module CKLNQD12__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_PDP_WDMA_DAT_fifo_32x8_flopram_rwsa_32x8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 32    
Module NV_NVDLA_PDP_WDMA_DAT_fifo_32x8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_PDP_WDMA_dat 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module CKLNQD12__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_PDP_WDMA_CMD_fifo_flopram_rwsa_1x80 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 2     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module NV_NVDLA_PDP_WDMA_CMD_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_PDP_WDMA_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 3     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 5     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module NV_NVDLA_DMAIF_wr__2 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     66 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module CKLNQD12__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_PDP_WDMA_intr_fifo 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_PDP_wdma 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     66 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module CKLNQD12__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_PDP_REG_single 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_PDP_REG_dual__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 9     
	               19 Bit    Registers := 7     
	               17 Bit    Registers := 2     
	               13 Bit    Registers := 6     
	               10 Bit    Registers := 6     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	  39 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	  39 Input      6 Bit        Muxes := 1     
Module NV_NVDLA_PDP_REG_dual 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 9     
	               19 Bit    Registers := 7     
	               17 Bit    Registers := 2     
	               13 Bit    Registers := 6     
	               10 Bit    Registers := 6     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	  39 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	  39 Input      6 Bit        Muxes := 1     
Module NV_NVDLA_PDP_reg 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               63 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 15    
	   2 Input     19 Bit        Muxes := 7     
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 6     
	   2 Input     10 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module MUX2D4__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC2DO_C_PP__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module MUX2D4__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX2HDD2__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC3DO__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module MUX2HDD2__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC3DO_S_PPP__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module NV_NVDLA_CFGROM_rom 
Detailed RTL Component Info : 
+---Muxes : 
	 105 Input     28 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
Module NV_NVDLA_cfgrom 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module CKLNQD12__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CKLNQD12__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CKLNQD12__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CKLNQD12__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_CSB_MASTER_falcon2csb_fifo_flopram_rwa_4x50 
Detailed RTL Component Info : 
+---Registers : 
	               50 Bit    Registers := 5     
+---Muxes : 
	   4 Input     50 Bit        Muxes := 1     
Module CKLNQD12__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_CSB_MASTER_falcon2csb_fifo_gray_cntr_strict__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
Module p_SSYNC3DO_C_PPP__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module p_STRICTSYNC3DOTM_C_PPP__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module p_SSYNC3DO_C_PPP__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module p_STRICTSYNC3DOTM_C_PPP__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module p_SSYNC3DO_C_PPP__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module p_STRICTSYNC3DOTM_C_PPP__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_CSB_MASTER_falcon2csb_fifo_gray_cntr__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                3 Bit    Registers := 1     
Module CKLNQD12__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CKLNQD12__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_CSB_MASTER_falcon2csb_fifo_gray_cntr_strict 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
Module p_SSYNC3DO_C_PPP__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module p_STRICTSYNC3DOTM_C_PPP__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module p_SSYNC3DO_C_PPP__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module p_STRICTSYNC3DOTM_C_PPP__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module p_SSYNC3DO_C_PPP 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module p_STRICTSYNC3DOTM_C_PPP 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_CSB_MASTER_falcon2csb_fifo_gray_cntr 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                3 Bit    Registers := 1     
Module NV_NVDLA_CSB_MASTER_falcon2csb_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               50 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module CKLNQD12__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CKLNQD12__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CKLNQD12__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CKLNQD12__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_CSB_MASTER_csb2falcon_fifo_flopram_rwa_2x34 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 3     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
Module CKLNQD12__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_CSB_MASTER_csb2falcon_fifo_gray_cntr_strict__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
Module p_SSYNC3DO_C_PPP__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module p_STRICTSYNC3DOTM_C_PPP__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module p_SSYNC3DO_C_PPP__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module p_STRICTSYNC3DOTM_C_PPP__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_CSB_MASTER_csb2falcon_fifo_gray_cntr__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                2 Bit    Registers := 1     
Module CKLNQD12__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CKLNQD12__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_CSB_MASTER_csb2falcon_fifo_gray_cntr_strict 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
Module p_SSYNC3DO_C_PPP__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module p_STRICTSYNC3DOTM_C_PPP__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module p_SSYNC3DO_C_PPP__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module p_STRICTSYNC3DOTM_C_PPP__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_CSB_MASTER_csb2falcon_fifo_gray_cntr 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                2 Bit    Registers := 1     
Module NV_NVDLA_CSB_MASTER_csb2falcon_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
	   2 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               34 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module NV_NVDLA_csb_master 
Detailed RTL Component Info : 
+---Registers : 
	               50 Bit    Registers := 15    
	               34 Bit    Registers := 14    
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 49    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 28    
Module MUX2D4__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC2DO_C_PP__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module MUX2D4__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX2D4__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC2DO_C_PP__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module MUX2D4__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX2D4__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC2DO_C_PP__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module MUX2D4__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_core_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_GLB_CSB_reg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_GLB_csb 
Detailed RTL Component Info : 
+---Registers : 
	               56 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module MUX2HDD2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC3DO_C_PPP__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module NV_NVDLA_GLB_ic 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 12    
Module NV_NVDLA_CDMA_single_reg 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_CDMA_dual_reg__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 16    
	               28 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 7     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 6     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 7     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_CDMA_dual_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 16    
	               28 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 7     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 6     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 7     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_CDMA_regfile 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               63 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 16    
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 32    
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 7     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 23    
Module NV_NVDLA_DMAIF_rdreq__4 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_DMAIF_rdrsp__4 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module CKLNQD12__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module nv_ram_rwsp_8x65__3 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
+---RAMs : 
	              520 Bit         RAMs := 1     
Module NV_NVDLA_CDMA_WT_8ATMM_fifo_65x8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module CKLNQD12__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module nv_ram_rwsp_128x6__1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---RAMs : 
	              768 Bit         RAMs := 1     
Module NV_NVDLA_CDMA_WT_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module NV_NVDLA_CDMA_wt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     58 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   3 Input     29 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 2     
	   4 Input     17 Bit       Adders := 2     
	   3 Input     15 Bit       Adders := 1     
	   4 Input     14 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               61 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               29 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               17 Bit    Registers := 4     
	               15 Bit    Registers := 5     
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     61 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 5     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 12    
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module NV_NVDLA_CDMA_IMG_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 4     
	   3 Input     14 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   4 Input      4 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
	   4 Input      3 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   8 Input     10 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 8     
	   8 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_DMAIF_rdreq__3 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_DMAIF_rdrsp__3 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module CKLNQD12__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module nv_ram_rwsp_128x11 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module NV_NVDLA_CDMA_IMG_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module CKLNQD12__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_CDMA_IMG_sg2pack_fifo_flopram_rwsa_128x11 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 128   
Module NV_NVDLA_CDMA_IMG_sg2pack_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module NV_NVDLA_CDMA_IMG_sg 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
	   2 Input     29 Bit       Adders := 2     
	   3 Input     15 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 2     
	   4 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   4 Input      5 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
	   4 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 7     
	               29 Bit    Registers := 2     
	               15 Bit    Registers := 4     
	               14 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 34    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     29 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 16    
Module NV_NVDLA_CDMA_IMG_pack 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   3 Input     15 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 3     
	   2 Input     14 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 4     
	               15 Bit    Registers := 6     
	               14 Bit    Registers := 3     
	                8 Bit    Registers := 14    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 11    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 31    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 33    
	   2 Input     15 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 27    
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module NV_NVDLA_CDMA_dma_mux 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 2     
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p1__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p2__1 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_HLS_shiftrightsu__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
Module NV_NVDLA_HLS_saturate__1 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
Module NV_NVDLA_HLS_saturate__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p3__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_CDMA_CVT_cell__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p1__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p2__2 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_HLS_shiftrightsu__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
Module NV_NVDLA_HLS_saturate__2 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
Module NV_NVDLA_HLS_saturate__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p3__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_CDMA_CVT_cell__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p1__3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p2__3 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_HLS_shiftrightsu__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
Module NV_NVDLA_HLS_saturate__3 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
Module NV_NVDLA_HLS_saturate__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p3__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_CDMA_CVT_cell__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p1__4 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p2__4 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_HLS_shiftrightsu__parameterized1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
Module NV_NVDLA_HLS_saturate__4 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
Module NV_NVDLA_HLS_saturate__parameterized0__4 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p3__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_CDMA_CVT_cell__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p1__5 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p2__5 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_HLS_shiftrightsu__parameterized1__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
Module NV_NVDLA_HLS_saturate__5 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
Module NV_NVDLA_HLS_saturate__parameterized0__5 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p3__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_CDMA_CVT_cell__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p1__6 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p2__6 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_HLS_shiftrightsu__parameterized1__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
Module NV_NVDLA_HLS_saturate__6 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
Module NV_NVDLA_HLS_saturate__parameterized0__6 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p3__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_CDMA_CVT_cell__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p1__7 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p2__7 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_HLS_shiftrightsu__parameterized1__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
Module NV_NVDLA_HLS_saturate__7 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
Module NV_NVDLA_HLS_saturate__parameterized0__7 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p3__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_CDMA_CVT_cell__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p2 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_HLS_shiftrightsu__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
Module NV_NVDLA_HLS_saturate__8 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
Module NV_NVDLA_HLS_saturate__parameterized0__8 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_CDMA_CVT_cell 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module NV_NVDLA_CDMA_cvt 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	               17 Bit    Registers := 14    
	               16 Bit    Registers := 11    
	                8 Bit    Registers := 7     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 3     
Module CKLNQD12__83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CKLNQD12__84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_DMAIF_rdreq__5 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_DMAIF_rdrsp__5 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module CKLNQD12__89 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module nv_ram_rwsp_128x6 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---RAMs : 
	              768 Bit         RAMs := 1     
Module NV_NVDLA_CDMA_DC_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module NV_NVDLA_CDMA_dc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     61 Bit       Adders := 6     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     18 Bit       Adders := 4     
	   3 Input     17 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   4 Input     16 Bit       Adders := 1     
	   4 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 4     
	   3 Input     14 Bit       Adders := 3     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 3     
	   3 Input     11 Bit       Adders := 3     
	   4 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 7     
	   2 Input      5 Bit       Adders := 3     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               61 Bit    Registers := 5     
	               48 Bit    Registers := 2     
	               18 Bit    Registers := 11    
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 7     
	               14 Bit    Registers := 16    
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 7     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 30    
+---Muxes : 
	   2 Input     61 Bit        Muxes := 6     
	   2 Input     18 Bit        Muxes := 6     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 3     
	   2 Input     14 Bit        Muxes := 9     
	   5 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 7     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 14    
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 33    
	   5 Input      1 Bit        Muxes := 1     
Module CKLNQD12__85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CKLNQD12__86 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CKLNQD12__87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CKLNQD12__88 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module nv_ram_rws_16x64__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module nv_ram_rws_16x64__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module nv_ram_rws_16x64__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module nv_ram_rws_16x64__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module nv_ram_rws_16x64__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module nv_ram_rws_16x64__6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module nv_ram_rws_16x64__7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module nv_ram_rws_16x64__8 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module nv_ram_rws_16x64__9 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module nv_ram_rws_16x64__10 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module nv_ram_rws_16x64__11 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module nv_ram_rws_16x64__12 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module nv_ram_rws_16x64__13 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module nv_ram_rws_16x64__14 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module nv_ram_rws_16x64__15 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module nv_ram_rws_16x64 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module NV_NVDLA_CDMA_shared_buffer 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 34    
Module CKLNQD12__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_CDMA_status 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   4 Input     15 Bit       Adders := 2     
	   3 Input     15 Bit       Adders := 1     
	   4 Input     14 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 12    
	               14 Bit    Registers := 10    
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     15 Bit        Muxes := 3     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MUX2D4__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC2DO_C_PP__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module MUX2D4__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module nv_ram_rws_256x64__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__15 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__16 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__17 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__18 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__19 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__20 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__21 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__22 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__23 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__24 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__25 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__26 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__27 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__28 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__29 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__30 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__31 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__32 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__33 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__34 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__35 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__36 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__37 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__38 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__39 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__40 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__41 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__42 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__43 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__44 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__45 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__46 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__47 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__48 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__49 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__50 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__51 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__52 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__53 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__54 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__55 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__56 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__57 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__58 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__59 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__60 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__61 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__62 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__63 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module NV_NVDLA_cbuf 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 162   
	               14 Bit    Registers := 2     
	                8 Bit    Registers := 96    
	                7 Bit    Registers := 5     
	                1 Bit    Registers := 648   
Module MUX2HDD2__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC3DO_S_PPP__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module MUX2HDD2__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC3DO__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module NV_NVDLA_CSC_single_reg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_CSC_dual_reg__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                5 Bit    Registers := 9     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 7     
+---Muxes : 
	  25 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_CSC_dual_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                5 Bit    Registers := 9     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 7     
+---Muxes : 
	  25 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_CSC_regfile 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 8     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 9     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
Module CKLNQD12__95 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_CSC_SG_dat_fifo_flopram_rwsa_4x33 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 5     
Module NV_NVDLA_CSC_SG_dat_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module CKLNQD12__91 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_CSC_SG_wt_fifo_flopram_rwsa_4x20 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 5     
Module NV_NVDLA_CSC_SG_wt_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_CSC_sg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 4     
	   4 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 6     
	   3 Input     14 Bit       Adders := 1     
	   4 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 3     
	   4 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               31 Bit    Registers := 1     
	               22 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 8     
	               13 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 7     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 8     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     22 Bit        Muxes := 4     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 10    
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 19    
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
Module NV_NVDLA_CSC_WL_dec 
Detailed RTL Component Info : 
+---Adders : 
	   7 Input      4 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
	   4 Input      3 Bit       Adders := 1     
	   5 Input      3 Bit       Adders := 1     
	   6 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 21    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
Module NV_NVDLA_CSC_wl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 2     
	   3 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 2     
	   4 Input     11 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   4 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   4 Input      7 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   8 Input      4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 5     
	               36 Bit    Registers := 6     
	               31 Bit    Registers := 6     
	               18 Bit    Registers := 1     
	               15 Bit    Registers := 5     
	               14 Bit    Registers := 3     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 6     
	                8 Bit    Registers := 32    
	                7 Bit    Registers := 5     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 45    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 12    
	   2 Input     15 Bit        Muxes := 12    
	   2 Input     14 Bit        Muxes := 5     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 5     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module NV_NVDLA_CSC_dl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 4     
	   2 Input     15 Bit       Adders := 2     
	   3 Input     15 Bit       Adders := 1     
	   4 Input     15 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 3     
	   2 Input     14 Bit       Adders := 9     
	   4 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 2     
	   4 Input      8 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 4     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 8     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 9     
	               29 Bit    Registers := 6     
	               27 Bit    Registers := 4     
	               22 Bit    Registers := 1     
	               16 Bit    Registers := 9     
	               15 Bit    Registers := 6     
	               14 Bit    Registers := 26    
	               13 Bit    Registers := 6     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                9 Bit    Registers := 10    
	                8 Bit    Registers := 37    
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 14    
	                1 Bit    Registers := 73    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 11    
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 4     
	   2 Input     14 Bit        Muxes := 23    
	   4 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 5     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 5     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 5     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 20    
Module CKLNQD12__92 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CKLNQD12__93 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CKLNQD12__94 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CKLNQD12__90 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CKLNQD12__110 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_SDP_MRDMA_gate 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_SDP_MRDMA_ig 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               29 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module CKLNQD12__106 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module nv_ram_rwsp_16x14 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
+---RAMs : 
	              224 Bit         RAMs := 1     
Module NV_NVDLA_SDP_MRDMA_cq_16x14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module CKLNQD12__105 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_SDP_MRDMA_EG_CMD_sfifo_flopram_rwsa_4x13 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 4     
Module NV_NVDLA_SDP_MRDMA_EG_CMD_sfifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module CKLNQD12__104 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_SDP_MRDMA_EG_CMD_dfifo_flopram_rwsa_4x15 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 4     
Module NV_NVDLA_SDP_MRDMA_EG_CMD_dfifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_SDP_MRDMA_EG_cmd 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module CKLNQD12__103 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module nv_ram_rwsp_8x65 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
+---RAMs : 
	              520 Bit         RAMs := 1     
Module NV_NVDLA_SDP_MRDMA_EG_lat_fifo_8x65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_SDP_RDMA_unpack 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_SDP_MRDMA_EG_pfifo__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_MRDMA_EG_pfifo__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_MRDMA_EG_pfifo__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_MRDMA_EG_pfifo 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_MRDMA_EG_din 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   5 Input     14 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module NV_NVDLA_SDP_MRDMA_EG_DOUT_pipe_p1 
Detailed RTL Component Info : 
+---Registers : 
	              258 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    258 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_MRDMA_EG_dout 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 4     
Module NV_NVDLA_DMAIF_rdreq 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_DMAIF_rdrsp 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_SDP_RDMA_dmaif 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_SDP_mrdma 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module CKLNQD12__102 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_SDP_BRDMA_gate 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_SDP_RDMA_ig 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               29 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 6     
	   2 Input     14 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module CKLNQD12__101 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module nv_ram_rwsp_16x16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module NV_NVDLA_SDP_BRDMA_cq_16x16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_SDP_RDMA_unpack__1 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_SDP_RDMA_EG_RO_dfifo__7 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_EG_RO_dfifo__6 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_EG_RO_dfifo__5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_EG_RO_dfifo__4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module CKLNQD12__107 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_SDP_RDMA_EG_RO_cfifo_flopram_rwsa_4x2__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 4     
Module NV_NVDLA_SDP_RDMA_EG_RO_cfifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module NV_NVDLA_SDP_RDMA_EG_RO_pipe_p1__1 
Detailed RTL Component Info : 
+---Registers : 
	              129 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    129 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_EG_ro__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   3 Input    128 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_EG_RO_dfifo__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_EG_RO_dfifo__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_EG_RO_dfifo__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_EG_RO_dfifo 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module CKLNQD12__97 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_SDP_RDMA_EG_RO_cfifo_flopram_rwsa_4x2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 4     
Module NV_NVDLA_SDP_RDMA_EG_RO_cfifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module NV_NVDLA_SDP_RDMA_EG_RO_pipe_p1 
Detailed RTL Component Info : 
+---Registers : 
	              129 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    129 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_EG_ro 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   3 Input    128 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_eg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   5 Input     16 Bit       Adders := 1     
	   5 Input      2 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module CKLNQD12__100 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module nv_ram_rwsp_16x65 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module NV_NVDLA_SDP_BRDMA_lat_fifo_16x65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_DMAIF_rdreq__7 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_DMAIF_rdrsp__7 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_SDP_RDMA_dmaif__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_SDP_brdma 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module CKLNQD12__99 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_SDP_NRDMA_gate 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_SDP_RDMA_ig__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               29 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 6     
	   2 Input     14 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module CKLNQD12__98 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module nv_ram_rwsp_16x16__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module NV_NVDLA_SDP_NRDMA_cq_16x16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_SDP_RDMA_unpack__2 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_SDP_RDMA_EG_RO_dfifo__15 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_EG_RO_dfifo__14 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_EG_RO_dfifo__13 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_EG_RO_dfifo__12 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module CKLNQD12__109 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_SDP_RDMA_EG_RO_cfifo_flopram_rwsa_4x2__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 4     
Module NV_NVDLA_SDP_RDMA_EG_RO_cfifo__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module NV_NVDLA_SDP_RDMA_EG_RO_pipe_p1__3 
Detailed RTL Component Info : 
+---Registers : 
	              129 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    129 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_EG_ro__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   3 Input    128 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_EG_RO_dfifo__11 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_EG_RO_dfifo__10 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_EG_RO_dfifo__9 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_EG_RO_dfifo__8 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module CKLNQD12__108 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_SDP_RDMA_EG_RO_cfifo_flopram_rwsa_4x2__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 4     
Module NV_NVDLA_SDP_RDMA_EG_RO_cfifo__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module NV_NVDLA_SDP_RDMA_EG_RO_pipe_p1__2 
Detailed RTL Component Info : 
+---Registers : 
	              129 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    129 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_EG_ro__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   3 Input    128 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_eg__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   5 Input     16 Bit       Adders := 1     
	   5 Input      2 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module CKLNQD12__96 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module nv_ram_rwsp_16x65__1 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module NV_NVDLA_SDP_NRDMA_lat_fifo_16x65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_DMAIF_rdreq__6 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_DMAIF_rdrsp__6 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_SDP_RDMA_dmaif__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_SDP_nrdma 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_REG_single 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_REG_dual__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 19    
	               13 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_REG_dual 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 19    
	               13 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_reg 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               63 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 12    
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 31    
	   2 Input     13 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 23    
Module NV_NVDLA_SDP_rdma 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module CKLNQD12__111 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CKLNQD12__112 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CKLNQD12__113 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_SDP_RDMA_pack 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_SDP_RDMA_pack__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_SDP_RDMA_pack__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_SDP_RDMA_pack__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_SDP_RDMA_pack__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_SDP_CMUX_pipe_p1 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_CMUX_pipe_p2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_cmux 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_SDP_CORE_pack__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module NV_NVDLA_SDP_HLS_sync2data 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module NV_NVDLA_HLS_shiftleftsu 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_SDP_HLS_X_INT_ALU_pipe_p1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_SDP_HLS_X_INT_ALU_pipe_p2 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_SDP_HLS_X_int_alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module NV_NVDLA_SDP_HLS_sync2data__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module NV_NVDLA_SDP_HLS_prelu 
Detailed RTL Component Info : 
+---Multipliers : 
	                16x33  Multipliers := 1     
+---Muxes : 
	   2 Input     49 Bit        Muxes := 1     
Module NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1 
Detailed RTL Component Info : 
+---Registers : 
	               50 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     50 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_SDP_HLS_X_int_mul 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     49 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module NV_NVDLA_HLS_shiftrightsu__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_SDP_HLS_X_INT_TRT_pipe_p1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_SDP_HLS_X_int_trt 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     49 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_SDP_HLS_relu 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_SDP_HLS_X_INT_RELU_pipe_p1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_SDP_HLS_X_int_relu 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_SDP_CORE_unpack__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module NV_NVDLA_SDP_CORE_pack 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module NV_NVDLA_SDP_HLS_sync2data__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module NV_NVDLA_HLS_shiftleftsu__1 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_SDP_HLS_X_INT_ALU_pipe_p1__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_SDP_HLS_X_INT_ALU_pipe_p2__1 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_SDP_HLS_X_int_alu__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module NV_NVDLA_SDP_HLS_sync2data__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module NV_NVDLA_SDP_HLS_prelu__1 
Detailed RTL Component Info : 
+---Multipliers : 
	                16x33  Multipliers := 1     
+---Muxes : 
	   2 Input     49 Bit        Muxes := 1     
Module NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1__1 
Detailed RTL Component Info : 
+---Registers : 
	               50 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     50 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_SDP_HLS_X_int_mul__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     49 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module NV_NVDLA_HLS_shiftrightsu__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_SDP_HLS_X_INT_TRT_pipe_p1__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_SDP_HLS_X_int_trt__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     49 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_SDP_HLS_relu__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_SDP_HLS_X_INT_RELU_pipe_p1__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_SDP_HLS_X_int_relu__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_SDP_CORE_unpack 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module NV_NVDLA_SDP_HLS_C_INT_pipe_p1 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_SDP_HLS_C_INT_pipe_p2 
Detailed RTL Component Info : 
+---Registers : 
	               49 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     49 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_HLS_shiftrightsatsu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
Module NV_NVDLA_SDP_HLS_C_INT_pipe_p3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_HLS_saturate 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
Module NV_NVDLA_HLS_saturate__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
Module NV_NVDLA_SDP_HLS_C_INT_pipe_p4 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_SDP_HLS_C_int 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---Multipliers : 
	                16x33  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module NV_NVDLA_SDP_HLS_c 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module NV_NVDLA_SDP_CORE_unpack__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 8     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module NV_NVDLA_SDP_CORE_pipe_p11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_core 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 5     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 13    
Module CKLNQD12__117 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CKLNQD12__116 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_SDP_WDMA_CMD_sfifo_flopram_rwsa_4x15 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 4     
Module NV_NVDLA_SDP_WDMA_CMD_sfifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module CKLNQD12__115 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_SDP_WDMA_CMD_dfifo_flopram_rwsa_4x44 
Detailed RTL Component Info : 
+---Registers : 
	               44 Bit    Registers := 4     
Module NV_NVDLA_SDP_WDMA_CMD_dfifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_SDP_WDMA_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               29 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_SDP_WDMA_DAT_IN_dfifo__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_WDMA_DAT_IN_dfifo__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_WDMA_DAT_IN_dfifo__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_WDMA_DAT_IN_dfifo 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_WDMA_DAT_in 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_SDP_WDMA_DAT_out 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	               29 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_DMAIF_wr 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     66 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module CKLNQD12__114 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_SDP_WDMA_intr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module NV_NVDLA_SDP_wdma 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_REG_single 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_SDP_REG_dual__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 10    
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 32    
+---Muxes : 
	  50 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_SDP_REG_dual 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 10    
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 32    
+---Muxes : 
	  50 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_SDP_reg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               63 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 20    
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 30    
	   2 Input     16 Bit        Muxes := 7     
	   2 Input     13 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 42    
Module MUX2D4__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC2DO_C_PP__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module MUX2D4__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX2HDD2__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC3DO__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module MUX2HDD2__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC3DO_S_PPP__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module MUX2D4__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC2DO_C_PP__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module MUX2D4__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX2HDD2__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC3DO__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module MUX2HDD2__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC3DO_S_PPP__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module NV_NVDLA_CMAC_CORE_cfg__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module NV_NVDLA_CMAC_CORE_rt_in__1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 36    
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 4     
Module NV_NVDLA_CMAC_CORE_active__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 104   
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module NV_NVDLA_CMAC_CORE_mac__7 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 3     
	                1 Bit    Registers := 3     
Module NV_NVDLA_CMAC_CORE_mac__6 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 3     
	                1 Bit    Registers := 3     
Module NV_NVDLA_CMAC_CORE_mac__5 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 3     
	                1 Bit    Registers := 3     
Module NV_NVDLA_CMAC_CORE_mac__4 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 3     
	                1 Bit    Registers := 3     
Module NV_NVDLA_CMAC_CORE_rt_out__1 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 8     
	                9 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
Module CKLNQD12__134 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CKLNQD12__133 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CKLNQD12__132 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CKLNQD12__131 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CKLNQD12__130 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CKLNQD12__129 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CKLNQD12__128 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_CMAC_core__1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module NV_NVDLA_CMAC_REG_single__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_CMAC_REG_dual__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_CMAC_REG_dual__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_CMAC_reg__1 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	                7 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module MUX2D4__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC2DO_C_PP 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module MUX2D4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX2HDD2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC3DO 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module MUX2HDD2__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC3DO_S_PPP 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module NV_NVDLA_CMAC_CORE_cfg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module NV_NVDLA_CMAC_CORE_rt_in 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 36    
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 4     
Module NV_NVDLA_CMAC_CORE_active 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 104   
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module NV_NVDLA_CMAC_CORE_mac__1 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 3     
	                1 Bit    Registers := 3     
Module NV_NVDLA_CMAC_CORE_mac__2 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 3     
	                1 Bit    Registers := 3     
Module NV_NVDLA_CMAC_CORE_mac__3 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 3     
	                1 Bit    Registers := 3     
Module NV_NVDLA_CMAC_CORE_mac 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 3     
	                1 Bit    Registers := 3     
Module NV_NVDLA_CMAC_CORE_rt_out 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 8     
	                9 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
Module CKLNQD12__122 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CKLNQD12__123 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CKLNQD12__124 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CKLNQD12__125 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CKLNQD12__126 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CKLNQD12__127 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CKLNQD12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_CMAC_core 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module NV_NVDLA_CMAC_REG_single 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_CMAC_REG_dual__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_CMAC_REG_dual 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_CMAC_reg 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	                7 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module MUX2D4__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC2DO_C_PP__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module MUX2D4__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX2HDD2__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC3DO__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module MUX2HDD2__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC3DO_S_PPP__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module NV_NVDLA_CACC_single_reg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_CACC_dual_reg__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 2     
	               13 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_CACC_dual_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 2     
	               13 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_CACC_regfile 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               63 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module NV_NVDLA_CACC_assembly_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module nv_ram_rws_16x272 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module NV_NVDLA_CACC_assembly_buffer 
Detailed RTL Component Info : 
+---Registers : 
	              272 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module NV_NVDLA_CACC_CALC_int8__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     35 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               35 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 1     
Module NV_NVDLA_CACC_CALC_int8__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     35 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               35 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 1     
Module NV_NVDLA_CACC_CALC_int8__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     35 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               35 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 1     
Module NV_NVDLA_CACC_CALC_int8__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     35 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               35 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 1     
Module NV_NVDLA_CACC_CALC_int8__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     35 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               35 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 1     
Module NV_NVDLA_CACC_CALC_int8__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     35 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               35 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 1     
Module NV_NVDLA_CACC_CALC_int8__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     35 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               35 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 1     
Module NV_NVDLA_CACC_CALC_int8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     35 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               35 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 1     
Module NV_NVDLA_CACC_calculator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   8 Input      3 Bit       Adders := 1     
+---Registers : 
	              272 Bit    Registers := 1     
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module NV_NVDLA_CACC_delivery_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module nv_ram_rws_16x256 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module NV_NVDLA_CACC_delivery_buffer 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module CKLNQD12__119 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CKLNQD12__120 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CKLNQD12__121 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CKLNQD12__118 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_INTP_unit.v:110]
DSP Report: Generating DSP int_mul0, operation Mode is: A*B.
DSP Report: operator int_mul0 is absorbed into DSP int_mul0.
DSP Report: operator int_mul0 is absorbed into DSP int_mul0.
DSP Report: Generating DSP int_mul0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator int_mul0 is absorbed into DSP int_mul0.
DSP Report: operator int_mul0 is absorbed into DSP int_mul0.
INFO: [Synth 8-5546] ROM "u_NV_NVDLA_CFGROM_rom/reg_rd_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/ip2mul_pd_0_reg[15]' (FDCE) to 'u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/ip2mul_pd_0_reg[16]'
INFO: [Synth 8-3886] merging instance 'u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/skid_flop_ip2mul_pd_reg[15]' (FDE) to 'u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/skid_flop_ip2mul_pd_reg[16]'
INFO: [Synth 8-3886] merging instance 'u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/pipe_skid_ip2mul_pd_reg[15]' (FDE) to 'u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/pipe_skid_ip2mul_pd_reg[16]'
WARNING: [Synth 8-3332] Sequential element (int_mul_reg[47]) is unused and will be removed from module NV_NVDLA_CDP_DP_INTP_unit.
WARNING: [Synth 8-3332] Sequential element (int_mul_reg[46]) is unused and will be removed from module NV_NVDLA_CDP_DP_INTP_unit.
WARNING: [Synth 8-3332] Sequential element (int_mul_reg[45]) is unused and will be removed from module NV_NVDLA_CDP_DP_INTP_unit.
WARNING: [Synth 8-3332] Sequential element (int_mul_reg[44]) is unused and will be removed from module NV_NVDLA_CDP_DP_INTP_unit.
WARNING: [Synth 8-3332] Sequential element (int_mul_reg[43]) is unused and will be removed from module NV_NVDLA_CDP_DP_INTP_unit.
WARNING: [Synth 8-3332] Sequential element (int_mul_reg[42]) is unused and will be removed from module NV_NVDLA_CDP_DP_INTP_unit.
WARNING: [Synth 8-3332] Sequential element (int_mul_reg[41]) is unused and will be removed from module NV_NVDLA_CDP_DP_INTP_unit.
WARNING: [Synth 8-3332] Sequential element (int_mul_reg[40]) is unused and will be removed from module NV_NVDLA_CDP_DP_INTP_unit.
WARNING: [Synth 8-3332] Sequential element (int_mul_reg[39]) is unused and will be removed from module NV_NVDLA_CDP_DP_INTP_unit.
WARNING: [Synth 8-3332] Sequential element (int_mul_reg[38]) is unused and will be removed from module NV_NVDLA_CDP_DP_INTP_unit.
WARNING: [Synth 8-3332] Sequential element (int_mul_reg[37]) is unused and will be removed from module NV_NVDLA_CDP_DP_INTP_unit.
WARNING: [Synth 8-3332] Sequential element (int_mul_reg[36]) is unused and will be removed from module NV_NVDLA_CDP_DP_INTP_unit.
WARNING: [Synth 8-3332] Sequential element (int_mul_reg[35]) is unused and will be removed from module NV_NVDLA_CDP_DP_INTP_unit.
WARNING: [Synth 8-3332] Sequential element (int_mul_reg[34]) is unused and will be removed from module NV_NVDLA_CDP_DP_INTP_unit.
WARNING: [Synth 8-3332] Sequential element (int_mul_reg[33]) is unused and will be removed from module NV_NVDLA_CDP_DP_INTP_unit.
WARNING: [Synth 8-3332] Sequential element (int_mul_reg[32]) is unused and will be removed from module NV_NVDLA_CDP_DP_INTP_unit.
WARNING: [Synth 8-3332] Sequential element (int_mul_reg[31]) is unused and will be removed from module NV_NVDLA_CDP_DP_INTP_unit.
WARNING: [Synth 8-3332] Sequential element (int_mul_reg[30]) is unused and will be removed from module NV_NVDLA_CDP_DP_INTP_unit.
WARNING: [Synth 8-3332] Sequential element (int_mul_reg[29]) is unused and will be removed from module NV_NVDLA_CDP_DP_INTP_unit.
WARNING: [Synth 8-3332] Sequential element (int_mul_reg[28]) is unused and will be removed from module NV_NVDLA_CDP_DP_INTP_unit.
WARNING: [Synth 8-3332] Sequential element (int_mul_reg[27]) is unused and will be removed from module NV_NVDLA_CDP_DP_INTP_unit.
WARNING: [Synth 8-3332] Sequential element (int_mul_reg[26]) is unused and will be removed from module NV_NVDLA_CDP_DP_INTP_unit.
WARNING: [Synth 8-3332] Sequential element (int_mul_reg[25]) is unused and will be removed from module NV_NVDLA_CDP_DP_INTP_unit.
WARNING: [Synth 8-3332] Sequential element (int_mul_reg[24]) is unused and will be removed from module NV_NVDLA_CDP_DP_INTP_unit.
WARNING: [Synth 8-3332] Sequential element (int_mul_reg[23]) is unused and will be removed from module NV_NVDLA_CDP_DP_INTP_unit.
WARNING: [Synth 8-3332] Sequential element (int_mul_reg[22]) is unused and will be removed from module NV_NVDLA_CDP_DP_INTP_unit.
WARNING: [Synth 8-3332] Sequential element (int_mul_reg[21]) is unused and will be removed from module NV_NVDLA_CDP_DP_INTP_unit.
WARNING: [Synth 8-3332] Sequential element (int_mul_reg[20]) is unused and will be removed from module NV_NVDLA_CDP_DP_INTP_unit.
WARNING: [Synth 8-3332] Sequential element (int_mul_reg[19]) is unused and will be removed from module NV_NVDLA_CDP_DP_INTP_unit.
WARNING: [Synth 8-3332] Sequential element (int_mul_reg[18]) is unused and will be removed from module NV_NVDLA_CDP_DP_INTP_unit.
WARNING: [Synth 8-3332] Sequential element (int_mul_reg[17]) is unused and will be removed from module NV_NVDLA_CDP_DP_INTP_unit.
WARNING: [Synth 8-3332] Sequential element (int_mul_reg[47]__0) is unused and will be removed from module NV_NVDLA_CDP_DP_INTP_unit.
WARNING: [Synth 8-3332] Sequential element (int_mul_reg[46]__0) is unused and will be removed from module NV_NVDLA_CDP_DP_INTP_unit.
WARNING: [Synth 8-3332] Sequential element (int_mul_reg[45]__0) is unused and will be removed from module NV_NVDLA_CDP_DP_INTP_unit.
WARNING: [Synth 8-3332] Sequential element (int_mul_reg[44]__0) is unused and will be removed from module NV_NVDLA_CDP_DP_INTP_unit.
WARNING: [Synth 8-3332] Sequential element (int_mul_reg[43]__0) is unused and will be removed from module NV_NVDLA_CDP_DP_INTP_unit.
WARNING: [Synth 8-3332] Sequential element (int_mul_reg[42]__0) is unused and will be removed from module NV_NVDLA_CDP_DP_INTP_unit.
WARNING: [Synth 8-3332] Sequential element (int_mul_reg[41]__0) is unused and will be removed from module NV_NVDLA_CDP_DP_INTP_unit.
WARNING: [Synth 8-3332] Sequential element (int_mul_reg[40]__0) is unused and will be removed from module NV_NVDLA_CDP_DP_INTP_unit.
INFO: [Synth 8-3886] merging instance 'u_partition_oi_4/u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[32]' (FDCE) to 'u_partition_oi_4/u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_partition_oi_4/u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[6]' (FDCE) to 'u_partition_oi_4/u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_partition_oi_4/u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[8]' (FDCE) to 'u_partition_oi_4/u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_partition_oi_4/u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[10]' (FDE) to 'u_partition_oi_4/u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[11]'
INFO: [Synth 8-3886] merging instance 'u_partition_oi_4/u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[32]' (FDE) to 'u_partition_oi_4/u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[11]'
INFO: [Synth 8-3886] merging instance 'u_partition_oi_4/u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[11]' (FDCE) to 'u_partition_oi_4/u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_partition_oi_4/u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[11]' (FDE) to 'u_partition_oi_4/u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_partition_oi_4/u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[12]' (FDCE) to 'u_partition_oi_4/u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_partition_oi_4/u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[12]' (FDE) to 'u_partition_oi_4/u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[13]'
INFO: [Synth 8-3886] merging instance 'u_partition_oi_4/u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[13]' (FDCE) to 'u_partition_oi_4/u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_partition_oi_4/u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[14]' (FDCE) to 'u_partition_oi_4/u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_partition_oi_4/u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[14]' (FDE) to 'u_partition_oi_4/u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_partition_oi_4/u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[15]' (FDCE) to 'u_partition_oi_4/u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_partition_oi_4/u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[15]' (FDE) to 'u_partition_oi_4/u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[22]'
INFO: [Synth 8-3886] merging instance 'u_partition_oi_4/u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[22]' (FDCE) to 'u_partition_oi_4/u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_partition_oi_4/u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[22]' (FDE) to 'u_partition_oi_4/u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[23]'
INFO: [Synth 8-3886] merging instance 'u_partition_oi_4/u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[23]' (FDCE) to 'u_partition_oi_4/u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_partition_oi_4/u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[23]' (FDE) to 'u_partition_oi_4/u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[24]'
INFO: [Synth 8-3886] merging instance 'u_partition_oi_4/u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[24]' (FDCE) to 'u_partition_oi_4/u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_partition_oi_4/u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[24]' (FDE) to 'u_partition_oi_4/u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[25]'
INFO: [Synth 8-3886] merging instance 'u_partition_oi_4/u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[25]' (FDCE) to 'u_partition_oi_4/u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_partition_oi_4/u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[25]' (FDE) to 'u_partition_oi_4/u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[26]'
INFO: [Synth 8-3886] merging instance 'u_partition_oi_4/u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[26]' (FDCE) to 'u_partition_oi_4/u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_partition_oi_4/u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[26]' (FDE) to 'u_partition_oi_4/u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_partition_oi_4/u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[27]' (FDE) to 'u_partition_oi_4/u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_partition_oi_4/u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[28]' (FDCE) to 'u_partition_oi_4/u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_partition_oi_4/u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[28]' (FDE) to 'u_partition_oi_4/u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[29]'
INFO: [Synth 8-3886] merging instance 'u_partition_oi_4/u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[29]' (FDCE) to 'u_partition_oi_4/u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_partition_oi_4/u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[29]' (FDE) to 'u_partition_oi_4/u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[30]'
INFO: [Synth 8-3886] merging instance 'u_partition_oi_4/u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[30]' (FDCE) to 'u_partition_oi_4/u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_partition_oi_4/u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[30]' (FDE) to 'u_partition_oi_4/u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/rd_clk_rd_dft_mgate/p_clkgate/qd_reg )
INFO: [Synth 8-3886] merging instance 'u_partition_oi_4/u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[6]' (FDE) to 'u_partition_oi_4/u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_partition_oi_4/u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[32]' (FDE) to 'u_partition_oi_4/u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_partition_oi_4/u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[8]' (FDE) to 'u_partition_oi_4/u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[11]'
INFO: [Synth 8-3886] merging instance 'u_partition_oi_4/u_NV_NVDLA_csb_master/glb_resp_pd_reg[10]' (FDE) to 'u_partition_oi_4/u_NV_NVDLA_csb_master/glb_resp_pd_reg[11]'
INFO: [Synth 8-3886] merging instance 'u_partition_oi_4/u_NV_NVDLA_csb_master/glb_resp_pd_reg[32]' (FDE) to 'u_partition_oi_4/u_NV_NVDLA_csb_master/glb_resp_pd_reg[11]'
INFO: [Synth 8-3886] merging instance 'u_partition_oi_4/u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[11]' (FDE) to 'u_partition_oi_4/u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[24]'
INFO: [Synth 8-3886] merging instance 'u_partition_oi_4/u_NV_NVDLA_csb_master/glb_resp_pd_reg[11]' (FDE) to 'u_partition_oi_4/u_NV_NVDLA_csb_master/glb_resp_pd_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_partition_oi_4/u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[12]' (FDE) to 'u_partition_oi_4/u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[13]'
INFO: [Synth 8-3886] merging instance 'u_partition_oi_4/u_NV_NVDLA_csb_master/glb_resp_pd_reg[12]' (FDE) to 'u_partition_oi_4/u_NV_NVDLA_csb_master/glb_resp_pd_reg[13]'
INFO: [Synth 8-3886] merging instance 'u_partition_oi_4/u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[13]' (FDE) to 'u_partition_oi_4/u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_partition_oi_4/u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[14]' (FDE) to 'u_partition_oi_4/u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_partition_oi_4/u_NV_NVDLA_csb_master/glb_resp_pd_reg[14]' (FDE) to 'u_partition_oi_4/u_NV_NVDLA_csb_master/glb_resp_pd_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_partition_oi_4/u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[15]' (FDE) to 'u_partition_oi_4/u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[22]'
INFO: [Synth 8-3886] merging instance 'u_partition_oi_4/u_NV_NVDLA_csb_master/glb_resp_pd_reg[15]' (FDE) to 'u_partition_oi_4/u_NV_NVDLA_csb_master/glb_resp_pd_reg[22]'
INFO: [Synth 8-3886] merging instance 'u_partition_oi_4/u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[22]' (FDE) to 'u_partition_oi_4/u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[23]'
INFO: [Synth 8-3886] merging instance 'u_partition_oi_4/u_NV_NVDLA_csb_master/glb_resp_pd_reg[22]' (FDE) to 'u_partition_oi_4/u_NV_NVDLA_csb_master/glb_resp_pd_reg[23]'
INFO: [Synth 8-3886] merging instance 'u_partition_oi_4/u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[23]' (FDE) to 'u_partition_oi_4/u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[26]'
INFO: [Synth 8-3886] merging instance 'u_partition_oi_4/u_NV_NVDLA_csb_master/glb_resp_pd_reg[23]' (FDE) to 'u_partition_oi_4/u_NV_NVDLA_csb_master/glb_resp_pd_reg[24]'
INFO: [Synth 8-3886] merging instance 'u_partition_oi_4/u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[24]' (FDE) to 'u_partition_oi_4/u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[25]'
INFO: [Synth 8-3886] merging instance 'u_partition_oi_4/u_NV_NVDLA_csb_master/glb_resp_pd_reg[24]' (FDE) to 'u_partition_oi_4/u_NV_NVDLA_csb_master/glb_resp_pd_reg[25]'
INFO: [Synth 8-3886] merging instance 'u_partition_oi_4/u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[25]' (FDE) to 'u_partition_oi_4/u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_partition_oi_4/u_NV_NVDLA_csb_master/glb_resp_pd_reg[25]' (FDE) to 'u_partition_oi_4/u_NV_NVDLA_csb_master/glb_resp_pd_reg[26]'
INFO: [Synth 8-3886] merging instance 'u_partition_oi_4/u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[26]' (FDE) to 'u_partition_oi_4/u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_partition_oi_4/u_NV_NVDLA_csb_master/glb_resp_pd_reg[26]' (FDE) to 'u_partition_oi_4/u_NV_NVDLA_csb_master/glb_resp_pd_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_partition_oi_4/u_NV_NVDLA_csb_master/glb_resp_pd_reg[27]' (FDE) to 'u_partition_oi_4/u_NV_NVDLA_csb_master/glb_resp_pd_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_partition_oi_4/u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[28]' (FDE) to 'u_partition_oi_4/u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[29]'
INFO: [Synth 8-3886] merging instance 'u_partition_oi_4/u_NV_NVDLA_csb_master/glb_resp_pd_reg[28]' (FDE) to 'u_partition_oi_4/u_NV_NVDLA_csb_master/glb_resp_pd_reg[29]'
INFO: [Synth 8-3886] merging instance 'u_partition_oi_4/u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[29]' (FDE) to 'u_partition_oi_4/u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[30]'
INFO: [Synth 8-3886] merging instance 'u_partition_oi_4/u_NV_NVDLA_csb_master/glb_resp_pd_reg[29]' (FDE) to 'u_partition_oi_4/u_NV_NVDLA_csb_master/glb_resp_pd_reg[30]'
INFO: [Synth 8-3886] merging instance 'u_partition_oi_4/u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[30]' (FDE) to 'u_partition_oi_4/u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_partition_oi_4/u_NV_NVDLA_csb_master/glb_resp_pd_reg[30]' (FDE) to 'u_partition_oi_4/u_NV_NVDLA_csb_master/glb_resp_pd_reg[31]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/wr_clk_wr_dft_mgate/p_clkgate/qd_reg )
INFO: [Synth 8-3886] merging instance 'u_partition_oi_4/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/rd_clk_rd_dft_mgate/p_clkgate/qd_reg' (FD_1) to 'u_partition_oi_4/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_clk_wr_dft_mgate/p_clkgate/qd_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_dla_clk_ovr_on_core_sync/sync_0/NV_GENERIC_CELL/d0_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_clk_wr_dft_mgate/p_clkgate/qd_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_NV_NVDLA_csb_master/glb_resp_pd_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_dla_clk_ovr_on_core_sync/sync_0/NV_GENERIC_CELL/d1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_dla_clk_ovr_on_core_sync/sync_0/NV_GENERIC_CELL/q_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_dla_clk_ovr_on_sync/sync_0/NV_GENERIC_CELL/d0_reg )
INFO: [Synth 8-3886] merging instance 'u_partition_pi_11/u_dla_clk_ovr_on_sync/sync_0/NV_GENERIC_CELL/d1_reg' (FD) to 'u_partition_pi_11/u_dla_clk_ovr_on_sync/sync_0/NV_GENERIC_CELL/d0_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_dla_clk_ovr_on_sync/sync_0/NV_GENERIC_CELL/d0_reg )
INFO: [Synth 8-3886] merging instance 'u_partition_pi_11/u_dla_clk_ovr_on_sync/sync_0/NV_GENERIC_CELL/q_reg' (FD) to 'u_partition_pi_11/u_dla_clk_ovr_on_sync/sync_0/NV_GENERIC_CELL/d0_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_dla_clk_ovr_on_sync/sync_0/NV_GENERIC_CELL/d0_reg )
INFO: [Synth 8-3886] merging instance 'u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_LUT_ctrl/u_LUT_CTRL_unit0/Y_int8_oflow_msb_reg' (FDCE) to 'u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_LUT_ctrl/u_LUT_CTRL_unit0/Y_shift_msb_int8_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_LUT_ctrl /\u_LUT_CTRL_unit0/Y_shift_msb_int8_reg[9] )
INFO: [Synth 8-3886] merging instance 'u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_LUT_ctrl/u_LUT_CTRL_unit0/Y_stage2_in_dp_reg[27]' (FDCE) to 'u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_LUT_ctrl/u_LUT_CTRL_unit0/Y_stage2_in_dp_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_LUT_ctrl/u_LUT_CTRL_unit0/Y_stage3_out_pd_reg[27]' (FDCE) to 'u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_LUT_ctrl/u_LUT_CTRL_unit0/Y_stage3_out_pd_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_LUT_ctrl/u_LUT_CTRL_unit0/X_int8_oflow_msb_reg' (FDCE) to 'u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_LUT_ctrl/u_LUT_CTRL_unit0/shift_msb_int8_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_LUT_ctrl/u_LUT_CTRL_unit0/shift_msb_int8_reg[7]' (FDCE) to 'u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_LUT_ctrl/u_LUT_CTRL_unit0/shift_msb_int8_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_LUT_ctrl/u_LUT_CTRL_unit0/shift_msb_int8_reg[8]' (FDCE) to 'u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_LUT_ctrl/u_LUT_CTRL_unit0/shift_msb_int8_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_LUT_ctrl /\u_LUT_CTRL_unit0/shift_msb_int8_reg[9] )
DSP Report: Generating DSP u_HLS_cdp_icvt_0/mul_dout, operation Mode is: A*B2.
DSP Report: register u_HLS_cdp_icvt_0/pipe_p1/p1_pipe_data_reg is absorbed into DSP u_HLS_cdp_icvt_0/mul_dout.
DSP Report: operator u_HLS_cdp_icvt_0/mul_dout is absorbed into DSP u_HLS_cdp_icvt_0/mul_dout.
DSP Report: Generating DSP u_mul_unit0/mul_unit_pd0, operation Mode is: A*B.
DSP Report: operator u_mul_unit0/mul_unit_pd0 is absorbed into DSP u_mul_unit0/mul_unit_pd0.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A2*B.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator u_HLS_cdp_ocvt_0/mul_dout is absorbed into DSP p_1_out.
DSP Report: operator u_HLS_cdp_ocvt_0/mul_dout is absorbed into DSP p_1_out.
INFO: [Synth 8-3886] merging instance 'u_reg/slcg_op_en_d1_reg[1]' (FDC) to 'u_reg/slcg_op_en_d1_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_rdma/u_eg/skid_flop_cdp_rdma2dp_pd_i_reg[0]' (FDE) to 'u_rdma/u_eg/skid_flop_cdp_rdma2dp_pd_i_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_reg/slcg_op_en_d2_reg[1]' (FDC) to 'u_reg/slcg_op_en_d2_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_reg/slcg_op_en_d3_reg[1]' (FDC) to 'u_reg/slcg_op_en_d3_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_rdma/u_eg/skid_flop_cdp_rdma2dp_pd_i_reg[28]' (FDRE) to 'u_rdma/u_eg/skid_flop_cdp_rdma2dp_pd_i_reg[29]'
INFO: [Synth 8-3886] merging instance 'u_rdma/u_eg/skid_flop_cdp_rdma2dp_pd_i_reg[29]' (FDRE) to 'u_rdma/u_eg/skid_flop_cdp_rdma2dp_pd_i_reg[30]'
INFO: [Synth 8-3886] merging instance 'u_rdma/u_eg/skid_flop_cdp_rdma2dp_pd_i_reg[30]' (FDRE) to 'u_rdma/u_eg/skid_flop_cdp_rdma2dp_pd_i_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_rdma/u_eg/skid_flop_cdp_rdma2dp_pd_i_reg[31]' (FDRE) to 'u_rdma/u_eg/skid_flop_cdp_rdma2dp_pd_i_reg[32]'
INFO: [Synth 8-3886] merging instance 'u_rdma/u_eg/skid_flop_cdp_rdma2dp_pd_i_reg[32]' (FDRE) to 'u_rdma/u_eg/skid_flop_cdp_rdma2dp_pd_i_reg[33]'
INFO: [Synth 8-3886] merging instance 'u_rdma/u_eg/skid_flop_cdp_rdma2dp_pd_i_reg[33]' (FDRE) to 'u_rdma/u_eg/skid_flop_cdp_rdma2dp_pd_i_reg[34]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rdma/u_eg/\skid_flop_cdp_rdma2dp_pd_i_reg[34] )
INFO: [Synth 8-3886] merging instance 'u_reg/dp2reg_d1_nan_output_num_reg[0]' (FDCE) to 'u_reg/dp2reg_d1_nan_output_num_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_reg/dp2reg_d1_inf_input_num_reg[0]' (FDCE) to 'u_reg/dp2reg_d1_nan_output_num_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_reg/dp2reg_d1_nan_input_num_reg[0]' (FDCE) to 'u_reg/dp2reg_d1_nan_output_num_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_reg/dp2reg_d0_nan_output_num_reg[0]' (FDCE) to 'u_reg/dp2reg_d0_nan_output_num_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_reg/dp2reg_d0_inf_input_num_reg[0]' (FDCE) to 'u_reg/dp2reg_d0_nan_output_num_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_reg/dp2reg_d0_nan_input_num_reg[0]' (FDCE) to 'u_reg/dp2reg_d0_nan_output_num_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_reg/dp2reg_d1_nan_output_num_reg[1]' (FDCE) to 'u_reg/dp2reg_d1_nan_output_num_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_reg/dp2reg_d1_inf_input_num_reg[1]' (FDCE) to 'u_reg/dp2reg_d1_nan_output_num_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_reg/dp2reg_d1_nan_input_num_reg[1]' (FDCE) to 'u_reg/dp2reg_d1_nan_output_num_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_reg/dp2reg_d0_nan_output_num_reg[1]' (FDCE) to 'u_reg/dp2reg_d0_nan_output_num_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_reg/dp2reg_d0_inf_input_num_reg[1]' (FDCE) to 'u_reg/dp2reg_d0_nan_output_num_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_reg/dp2reg_d0_nan_input_num_reg[1]' (FDCE) to 'u_reg/dp2reg_d0_nan_output_num_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_reg/dp2reg_d1_nan_output_num_reg[2]' (FDCE) to 'u_reg/dp2reg_d1_nan_output_num_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_reg/dp2reg_d1_inf_input_num_reg[2]' (FDCE) to 'u_reg/dp2reg_d1_nan_output_num_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_reg/dp2reg_d1_nan_input_num_reg[2]' (FDCE) to 'u_reg/dp2reg_d1_nan_output_num_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_reg/dp2reg_d0_nan_output_num_reg[2]' (FDCE) to 'u_reg/dp2reg_d0_nan_output_num_reg[3]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_reg/\dp2reg_d1_nan_input_num_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_reg/\dp2reg_d0_nan_input_num_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rdma/u_ig/\NV_NVDLA_CDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_reg/\cdp2csb_resp_pd_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rdma/u_reg/\cdp_rdma2csb_resp_pd_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_DP_nan/datin_d_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rdma/u_ig/\NV_NVDLA_CDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[46] )
INFO: [Synth 8-5544] ROM "bank_merge_num" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
DSP Report: Generating DSP pad_value, operation Mode is: A*B.
DSP Report: operator pad_value is absorbed into DSP pad_value.
DSP Report: Generating DSP data_hmult_8bit_0_ext_ff, operation Mode is: A*B.
DSP Report: operator data_hmult_8bit_0_ext_ff is absorbed into DSP data_hmult_8bit_0_ext_ff.
DSP Report: Generating DSP data_vmult_8bit_0_ext_ff, operation Mode is: A*B.
DSP Report: operator data_vmult_8bit_0_ext_ff is absorbed into DSP data_vmult_8bit_0_ext_ff.
RAM Pipeline Warning: Read Address Register Found For RAM bank0_uram_0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bank0_uram_0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_cal2d/bank0_uram_0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bank0_uram_0/M_reg to conserve power
RAM Pipeline Warning: Read Address Register Found For RAM bank1_uram_0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bank1_uram_0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_cal2d/bank1_uram_0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bank1_uram_0/M_reg to conserve power
RAM Pipeline Warning: Read Address Register Found For RAM bank2_uram_0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bank2_uram_0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_cal2d/bank2_uram_0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bank2_uram_0/M_reg to conserve power
RAM Pipeline Warning: Read Address Register Found For RAM bank3_uram_0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bank3_uram_0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_cal2d/bank3_uram_0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bank3_uram_0/M_reg to conserve power
RAM Pipeline Warning: Read Address Register Found For RAM bank4_uram_0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bank4_uram_0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_cal2d/bank4_uram_0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bank4_uram_0/M_reg to conserve power
RAM Pipeline Warning: Read Address Register Found For RAM bank5_uram_0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bank5_uram_0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_cal2d/bank5_uram_0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bank5_uram_0/M_reg to conserve power
RAM Pipeline Warning: Read Address Register Found For RAM bank6_uram_0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bank6_uram_0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_cal2d/bank6_uram_0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bank6_uram_0/M_reg to conserve power
RAM Pipeline Warning: Read Address Register Found For RAM bank7_uram_0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bank7_uram_0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_cal2d/bank7_uram_0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bank7_uram_0/M_reg to conserve power
RAM Pipeline Warning: Read Address Register Found For RAM bank0_uram_0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bank1_uram_0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bank2_uram_0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bank3_uram_0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bank4_uram_0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bank5_uram_0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bank6_uram_0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bank7_uram_0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cal2d/\up_pnum5_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cal2d/\up_pnum4_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cal2d/\up_pnum2_reg[0] )
WARNING: [Synth 8-3936] Found unconnected internal register 'u_ig/u_cvt/pipe_p1/pipe_spt2cvt_cmd_pd_reg' and it is trimmed from '45' to '44' bits. [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_cvt.v:486]
RAM Pipeline Warning: Read Address Register Found For RAM adr_ram/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM adr_ram/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_write/u_cq/adr_ram/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM adr_ram/M_reg to conserve power
RAM Pipeline Warning: Read Address Register Found For RAM adr_ram/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_read/u_ig /u_arb/\pipe_p2/skid_flop_bpt2arb_req_pd_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_read/u_ig /u_arb/\pipe_p6/skid_flop_bpt2arb_req_pd_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_read/u_ig /u_arb/\pipe_p5/skid_flop_bpt2arb_req_pd_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_read/u_ig /u_arb/\pipe_p4/skid_flop_bpt2arb_req_pd_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_read/u_ig /u_arb/\pipe_p3/skid_flop_bpt2arb_req_pd_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_read/u_ig /u_arb/\pipe_p1/skid_flop_bpt2arb_req_pd_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_read/u_ig /u_arb/\pipe_p0/skid_flop_bpt2arb_req_pd_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_read/u_ig /u_arb/\pipe_p6/skid_flop_bpt2arb_req_pd_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_read/u_ig /u_arb/\pipe_p5/skid_flop_bpt2arb_req_pd_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_read/u_ig /u_arb/\pipe_p4/skid_flop_bpt2arb_req_pd_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_read/u_ig /u_arb/\pipe_p3/skid_flop_bpt2arb_req_pd_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_read/u_ig /u_arb/\pipe_p2/skid_flop_bpt2arb_req_pd_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_read/u_ig /u_arb/\pipe_p1/skid_flop_bpt2arb_req_pd_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_read/u_ig /u_arb/\pipe_p0/skid_flop_bpt2arb_req_pd_reg[36] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_write/\u_ig/u_arb /\pipe_1/pipe_bpt2arb_cmd_pd_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_write/\u_ig/u_arb /\pipe_2/pipe_bpt2arb_cmd_pd_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_write/\u_ig/u_arb /\pipe_0/pipe_bpt2arb_cmd_pd_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_write/\u_ig/u_arb /\pipe_0/pipe_bpt2arb_cmd_pd_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_write/\u_ig/u_arb /\pipe_1/pipe_bpt2arb_cmd_pd_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_write/\u_ig/u_arb /\pipe_2/pipe_bpt2arb_cmd_pd_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_read/u_ig /\u_cvt/pipe_p1/skid_flop_axi_cmd_pd_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_csb/\mcif2csb_resp_pd_reg[32] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_read/u_ig /u_arb/\pipe_p2/pipe_skid_bpt2arb_req_pd_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_read/u_ig /u_arb/\pipe_p6/pipe_skid_bpt2arb_req_pd_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_read/u_ig /u_arb/\pipe_p5/pipe_skid_bpt2arb_req_pd_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_read/u_ig /u_arb/\pipe_p4/pipe_skid_bpt2arb_req_pd_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_read/u_ig /u_arb/\pipe_p3/pipe_skid_bpt2arb_req_pd_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_read/u_ig /u_arb/\pipe_p1/pipe_skid_bpt2arb_req_pd_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_read/u_ig /u_arb/\pipe_p0/pipe_skid_bpt2arb_req_pd_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_read/u_ig /u_arb/\pipe_p6/pipe_skid_bpt2arb_req_pd_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_read/u_ig /u_arb/\pipe_p5/pipe_skid_bpt2arb_req_pd_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_read/u_ig /u_arb/\pipe_p4/pipe_skid_bpt2arb_req_pd_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_read/u_ig /u_arb/\pipe_p3/pipe_skid_bpt2arb_req_pd_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_read/u_ig /u_arb/\pipe_p2/pipe_skid_bpt2arb_req_pd_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_read/u_ig /u_arb/\pipe_p1/pipe_skid_bpt2arb_req_pd_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_read/u_ig /u_arb/\pipe_p0/pipe_skid_bpt2arb_req_pd_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_write/\u_ig/u_arb /\stick_gnts_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_write/\u_ig/u_cvt/pipe_p1/pipe_spt2cvt_cmd_pd_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_read/u_ig /\u_cvt/pipe_p1/pipe_skid_axi_cmd_pd_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_write/u_cq/\tail4_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_write/u_cq/\tail4_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_write/u_cq/\tail4_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_write/u_cq/\tail4_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_write/u_cq/\tail4_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_write/u_cq/\tail4_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_write/u_cq/\tail4_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_write/u_cq/\tail4_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_read/u_ig /u_arb/\pipe_out/skid_flop_arb_out_pd_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_write/\u_ig/u_cvt/pipe_p3/skid_flop_axi_cmd_pd_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_write/u_cq/p_0_out_inferred__4/\cq_rd_count4_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_write/u_cq/p_0_out_inferred__4/\cq_rd_count4_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_write/u_cq/p_0_out_inferred__4/\cq_rd_count4_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_write/u_cq/p_0_out_inferred__4/\cq_rd_count4_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_write/u_cq/p_0_out_inferred__4/\cq_rd_count4_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_write/u_cq/p_0_out_inferred__4/\cq_rd_count4_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_write/u_cq/p_0_out_inferred__4/\cq_rd_count4_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_write/u_cq/p_0_out_inferred__4/\cq_rd_count4_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_write/u_cq/p_0_out_inferred__4/\cq_rd_count4_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_write/u_cq/\update_head_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_write/u_cq/\rd_take_n_dly_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_write/u_cq/\cq_rd_take_thread_id_last_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_read/u_ig /u_arb/\pipe_out/pipe_skid_arb_out_pd_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_write/\u_ig/u_cvt/pipe_p3/pipe_skid_axi_cmd_pd_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_write/u_cq/\rd_skid4_2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_write/u_cq/\rd_skid4_2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_write/u_cq/\rd_skid4_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_read/u_ig /\u_cvt/pipe_p1/skid_flop_axi_cmd_pd_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_read/u_ig /\u_cvt/pipe_p1/pipe_skid_axi_cmd_pd_reg[1] )
INFO: [Synth 8-5546] ROM "u_img/u_ctrl/pixel_order_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_img/u_ctrl/pixel_planar0_sft_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_img/u_ctrl/pixel_planar1_sft_nxt" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM ram/M_reg to conserve power
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_img/u_pack /\rd_sub_h_d1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_img/u_ctrl/pixel_planar1_width_burst_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_wt/\incr_wt_kernels_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_wt/\u_fifo/wr_data_in_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_img/u_sg /\pre_sub_h_mid_d1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_img/u_ctrl/pixel_packed_10b_reg )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_dout, operation Mode is: A2*B.
DSP Report: register pipe_p1/p1_pipe_data_reg is absorbed into DSP mul_dout.
DSP Report: operator mul_dout is absorbed into DSP mul_dout.
DSP Report: Generating DSP mul_dout, operation Mode is: A2*B.
DSP Report: register pipe_p1/p1_pipe_data_reg is absorbed into DSP mul_dout.
DSP Report: operator mul_dout is absorbed into DSP mul_dout.
DSP Report: Generating DSP mul_dout, operation Mode is: A2*B.
DSP Report: register pipe_p1/p1_pipe_data_reg is absorbed into DSP mul_dout.
DSP Report: operator mul_dout is absorbed into DSP mul_dout.
DSP Report: Generating DSP mul_dout, operation Mode is: A2*B.
DSP Report: register pipe_p1/p1_pipe_data_reg is absorbed into DSP mul_dout.
DSP Report: operator mul_dout is absorbed into DSP mul_dout.
DSP Report: Generating DSP mul_dout, operation Mode is: A2*B.
DSP Report: register pipe_p1/p1_pipe_data_reg is absorbed into DSP mul_dout.
DSP Report: operator mul_dout is absorbed into DSP mul_dout.
DSP Report: Generating DSP mul_dout, operation Mode is: A2*B.
DSP Report: register pipe_p1/p1_pipe_data_reg is absorbed into DSP mul_dout.
DSP Report: operator mul_dout is absorbed into DSP mul_dout.
DSP Report: Generating DSP mul_dout, operation Mode is: A2*B.
DSP Report: register pipe_p1/p1_pipe_data_reg is absorbed into DSP mul_dout.
DSP Report: operator mul_dout is absorbed into DSP mul_dout.
DSP Report: Generating DSP mul_dout, operation Mode is: A2*B.
DSP Report: register pipe_p1/p1_pipe_data_reg is absorbed into DSP mul_dout.
DSP Report: operator mul_dout is absorbed into DSP mul_dout.
DSP Report: Generating DSP entry_per_batch, operation Mode is: A*B.
DSP Report: operator entry_per_batch is absorbed into DSP entry_per_batch.
DSP Report: Generating DSP entry_required, operation Mode is: A*B.
DSP Report: operator entry_required is absorbed into DSP entry_required.
DSP Report: Generating DSP req_cur_atomic, operation Mode is: A*B.
DSP Report: operator req_cur_atomic is absorbed into DSP req_cur_atomic.
DSP Report: Generating DSP grain_addr_w, operation Mode is: A*B.
DSP Report: operator grain_addr_w is absorbed into DSP grain_addr_w.
DSP Report: operator grain_addr_w is absorbed into DSP grain_addr_w.
DSP Report: Generating DSP grain_addr_w, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator grain_addr_w is absorbed into DSP grain_addr_w.
DSP Report: operator grain_addr_w is absorbed into DSP grain_addr_w.
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_00/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_00/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_shared_buffer/u_shared_buffer_00/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_01/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_01/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_shared_buffer/u_shared_buffer_01/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_02/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_02/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_shared_buffer/u_shared_buffer_02/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_03/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_03/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_shared_buffer/u_shared_buffer_03/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_04/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_04/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_shared_buffer/u_shared_buffer_04/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_05/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_05/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_shared_buffer/u_shared_buffer_05/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_06/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_06/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_shared_buffer/u_shared_buffer_06/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_07/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_07/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_shared_buffer/u_shared_buffer_07/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_08/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_08/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_shared_buffer/u_shared_buffer_08/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_09/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_09/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_shared_buffer/u_shared_buffer_09/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_10/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_10/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_shared_buffer/u_shared_buffer_10/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_11/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_11/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_shared_buffer/u_shared_buffer_11/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_12/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_12/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_shared_buffer/u_shared_buffer_12/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_13/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_13/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_shared_buffer/u_shared_buffer_13/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_14/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_14/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_shared_buffer/u_shared_buffer_14/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_15/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_15/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_shared_buffer/u_shared_buffer_15/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_00/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_01/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_02/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_03/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_04/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_05/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_06/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_07/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_08/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_09/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_10/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_11/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_12/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_13/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_14/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_15/M_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[47]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[46]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[45]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[44]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[43]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[42]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[41]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[40]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[39]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[38]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[37]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[36]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[35]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[34]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[33]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[32]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[31]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[30]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[29]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[28]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[27]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[26]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[25]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[24]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[23]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[22]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[21]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[20]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[19]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[18]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[17]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[47]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[46]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[45]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[44]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[43]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[42]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[41]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[40]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[39]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[38]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[37]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[36]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[35]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[34]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[33]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[32]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[31]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[30]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[29]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[28]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[27]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[26]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[25]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[24]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[23]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[22]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[21]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[20]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[19]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[18]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank0_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank0_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank0_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank0_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank0_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank0_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank1_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank1_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank1_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank1_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank1_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank1_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank2_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank2_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank2_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank2_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank2_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank2_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank3_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank3_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank3_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank3_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank3_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank3_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank4_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank4_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank4_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank4_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank4_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank4_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank5_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank5_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank5_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank5_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank5_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank5_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank6_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank6_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank6_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank6_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank6_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank6_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank7_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank7_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank7_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank7_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank7_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank7_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank8_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank8_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank8_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank8_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank8_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank8_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank9_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank9_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank9_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank9_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank9_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank9_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank10_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank10_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank10_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank10_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank10_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank10_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank11_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank11_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank11_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank11_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank11_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank11_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank12_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank12_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank12_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank12_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank12_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank12_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank13_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank13_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank13_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank13_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank13_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank13_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank14_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank14_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank14_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank14_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank14_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank14_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank15_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank15_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank15_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank15_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank15_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank15_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank16_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank16_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank16_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank16_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank16_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank16_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank17_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank17_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank17_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank17_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank17_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank17_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank18_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank18_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank18_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank18_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank18_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank18_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank19_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank19_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank19_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank19_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank19_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank19_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank20_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank20_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank20_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank20_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank20_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank20_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank21_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank21_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank21_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank21_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank21_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank21_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank22_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank22_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank22_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank22_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank22_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank22_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank23_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank23_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank23_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank23_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank23_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank23_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank24_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank24_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank24_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank24_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank24_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank24_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank25_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank25_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank25_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank25_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank25_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank25_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank26_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank26_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank26_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank26_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank26_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank26_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank27_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank27_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank27_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank27_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank27_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank27_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank28_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank28_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank28_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank28_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank28_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank28_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank29_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank29_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank29_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank29_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank29_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank29_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank30_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank30_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank30_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank30_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank30_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank30_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank31_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank31_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank31_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank31_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank31_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank31_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank0_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank0_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank1_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank1_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank2_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank2_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank3_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank3_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank4_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank4_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank5_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank5_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank6_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank6_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank7_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank7_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank8_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank8_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank9_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank9_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank10_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank10_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank11_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank11_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank12_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank12_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank13_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank13_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank14_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank14_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank15_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank15_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank16_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank16_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank17_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank17_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank18_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank18_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank19_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank19_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank20_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank20_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank21_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank21_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank22_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank22_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank23_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank23_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank24_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank24_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank25_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank25_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank26_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank26_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank27_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank27_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank28_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank28_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank29_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank29_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank30_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank30_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank31_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank31_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
DSP Report: Generating DSP slice_entries_w, operation Mode is: A*B.
DSP Report: operator slice_entries_w is absorbed into DSP slice_entries_w.
DSP Report: Generating DSP h_bias_1_stride_w, operation Mode is: A*B.
DSP Report: operator h_bias_1_stride_w is absorbed into DSP h_bias_1_stride_w.
DSP Report: Generating DSP h_bias_1_w, operation Mode is: A*B.
DSP Report: operator h_bias_1_w is absorbed into DSP h_bias_1_w.
DSP Report: Generating DSP h_bias_2_w, operation Mode is: A*B.
DSP Report: operator h_bias_2_w is absorbed into DSP h_bias_2_w.
DSP Report: Generating DSP h_bias_0_stride_w, operation Mode is: A*B.
DSP Report: operator h_bias_0_stride_w is absorbed into DSP h_bias_0_stride_w.
DSP Report: Generating DSP h_bias_0_w, operation Mode is: A*B.
DSP Report: operator h_bias_0_w is absorbed into DSP h_bias_0_w.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'u_cq/ram/dout_r_reg' and it is trimmed from '16' to '15' bits. [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/rams/fpga/model/nv_ram_rwsp_16x16.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_cq/ram/dout_r_reg' and it is trimmed from '16' to '15' bits. [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/rams/fpga/model/nv_ram_rwsp_16x16.v:39]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_C_int.v:103]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_prelu.v:42]
DSP Report: Generating DSP x_mul_prelu/data_out0, operation Mode is: A*B.
DSP Report: operator x_mul_prelu/data_out0 is absorbed into DSP x_mul_prelu/data_out0.
DSP Report: operator x_mul_prelu/data_out0 is absorbed into DSP x_mul_prelu/data_out0.
DSP Report: Generating DSP x_mul_prelu/data_out0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator x_mul_prelu/data_out0 is absorbed into DSP x_mul_prelu/data_out0.
DSP Report: operator x_mul_prelu/data_out0 is absorbed into DSP x_mul_prelu/data_out0.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_prelu.v:42]
DSP Report: Generating DSP x_mul_prelu/data_out0, operation Mode is: A*B.
DSP Report: operator x_mul_prelu/data_out0 is absorbed into DSP x_mul_prelu/data_out0.
DSP Report: operator x_mul_prelu/data_out0 is absorbed into DSP x_mul_prelu/data_out0.
DSP Report: Generating DSP x_mul_prelu/data_out0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator x_mul_prelu/data_out0 is absorbed into DSP x_mul_prelu/data_out0.
DSP Report: operator x_mul_prelu/data_out0 is absorbed into DSP x_mul_prelu/data_out0.
DSP Report: Generating DSP c_int_0/mul_dout, operation Mode is: A2*B.
DSP Report: register c_int_0/mul_dout is absorbed into DSP c_int_0/mul_dout.
DSP Report: operator c_int_0/mul_dout is absorbed into DSP c_int_0/mul_dout.
DSP Report: operator c_int_0/mul_dout is absorbed into DSP c_int_0/mul_dout.
DSP Report: Generating DSP c_int_0/mul_dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register c_int_0/pipe_p1/p1_pipe_data_reg is absorbed into DSP c_int_0/mul_dout.
DSP Report: operator c_int_0/mul_dout is absorbed into DSP c_int_0/mul_dout.
DSP Report: operator c_int_0/mul_dout is absorbed into DSP c_int_0/mul_dout.
WARNING: [Synth 8-3917] design NV_nvdla__GC0 has port csb2cmac_a_req_prdy driven by constant 1
WARNING: [Synth 8-3917] design NV_nvdla__GC0 has port csb2cmac_b_req_prdy driven by constant 1
RAM Pipeline Warning: Read Address Register Found For RAM u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "NV_nvdla__GC0/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_partition_a/u_NV_NVDLA_cacc/u_delivery_buffer/u_accu_dbuf/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_partition_a/u_NV_NVDLA_cacc/u_delivery_buffer/u_accu_dbuf/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "NV_nvdla__GC0/u_partition_a/u_NV_NVDLA_cacc/u_delivery_buffer/u_accu_dbuf/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_partition_a/u_NV_NVDLA_cacc/u_delivery_buffer/u_accu_dbuf/M_reg. We will not be able to pipeline it. This may degrade performance. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:07:49 ; elapsed = 00:07:58 . Memory (MB): peak = 1482.746 ; gain = 1032.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+--------------------------------------+---------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                           | RTL Object                                                          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------------+---------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|u_write/u_cq                          | adr_ram/M_reg                                                       | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|u_cal2d                               | bank0_uram_0/M_reg                                                  | 128 x 17(READ_FIRST)   | W |   | 128 x 17(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|u_cal2d                               | bank1_uram_0/M_reg                                                  | 128 x 17(READ_FIRST)   | W |   | 128 x 17(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|u_cal2d                               | bank2_uram_0/M_reg                                                  | 128 x 17(READ_FIRST)   | W |   | 128 x 17(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|u_cal2d                               | bank3_uram_0/M_reg                                                  | 128 x 17(READ_FIRST)   | W |   | 128 x 17(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|u_cal2d                               | bank4_uram_0/M_reg                                                  | 128 x 17(READ_FIRST)   | W |   | 128 x 17(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|u_cal2d                               | bank5_uram_0/M_reg                                                  | 128 x 17(READ_FIRST)   | W |   | 128 x 17(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|u_cal2d                               | bank6_uram_0/M_reg                                                  | 128 x 17(READ_FIRST)   | W |   | 128 x 17(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|u_cal2d                               | bank7_uram_0/M_reg                                                  | 128 x 17(READ_FIRST)   | W |   | 128 x 17(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\u_img/u_sg /u_NV_NVDLA_CDMA_IMG_fifo | ram/M_reg                                                           | 128 x 11(READ_FIRST)   | W |   | 128 x 11(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|u_shared_buffer                       | u_shared_buffer_00/M_reg                                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|u_shared_buffer                       | u_shared_buffer_01/M_reg                                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|u_shared_buffer                       | u_shared_buffer_02/M_reg                                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|u_shared_buffer                       | u_shared_buffer_03/M_reg                                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|u_shared_buffer                       | u_shared_buffer_04/M_reg                                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|u_shared_buffer                       | u_shared_buffer_05/M_reg                                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|u_shared_buffer                       | u_shared_buffer_06/M_reg                                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|u_shared_buffer                       | u_shared_buffer_07/M_reg                                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|u_shared_buffer                       | u_shared_buffer_08/M_reg                                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|u_shared_buffer                       | u_shared_buffer_09/M_reg                                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|u_shared_buffer                       | u_shared_buffer_10/M_reg                                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|u_shared_buffer                       | u_shared_buffer_11/M_reg                                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|u_shared_buffer                       | u_shared_buffer_12/M_reg                                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|u_shared_buffer                       | u_shared_buffer_13/M_reg                                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|u_shared_buffer                       | u_shared_buffer_14/M_reg                                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|u_shared_buffer                       | u_shared_buffer_15/M_reg                                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank0_ram0/M_reg                                         | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank0_ram1/M_reg                                         | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank1_ram0/M_reg                                         | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank1_ram1/M_reg                                         | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank2_ram0/M_reg                                         | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank2_ram1/M_reg                                         | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank3_ram0/M_reg                                         | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank3_ram1/M_reg                                         | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank4_ram0/M_reg                                         | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank4_ram1/M_reg                                         | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank5_ram0/M_reg                                         | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank5_ram1/M_reg                                         | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank6_ram0/M_reg                                         | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank6_ram1/M_reg                                         | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank7_ram0/M_reg                                         | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank7_ram1/M_reg                                         | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank8_ram0/M_reg                                         | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank8_ram1/M_reg                                         | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank9_ram0/M_reg                                         | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank9_ram1/M_reg                                         | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank10_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank10_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank11_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank11_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank12_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank12_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank13_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank13_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank14_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank14_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank15_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank15_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank16_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank16_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank17_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank17_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank18_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank18_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank19_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank19_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank20_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank20_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank21_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank21_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank22_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank22_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank23_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank23_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank24_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank24_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank25_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank25_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank26_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank26_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank27_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank27_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank28_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank28_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank29_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank29_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank30_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank30_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank31_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank31_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_brdma                               | u_lat_fifo/ram/M_reg                                                | 16 x 65(READ_FIRST)    | W |   | 16 x 65(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|u_nrdma                               | u_lat_fifo/ram/M_reg                                                | 16 x 65(READ_FIRST)    | W |   | 16 x 65(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|NV_nvdla__GC0                         | u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg | 16 x 272(READ_FIRST)   | W |   | 16 x 272(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|NV_nvdla__GC0                         | u_partition_a/u_NV_NVDLA_cacc/u_delivery_buffer/u_accu_dbuf/M_reg   | 16 x 256(READ_FIRST)   | W |   | 16 x 256(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
+--------------------------------------+---------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+--------------------------------------------------------------------------------+-----------------------------------------+-----------+----------------------+---------------------------+
|Module Name                                                                     | RTL Object                              | Inference | Size (Depth x Width) | Primitives                | 
+--------------------------------------------------------------------------------+-----------------------------------------+-----------+----------------------+---------------------------+
|u_write/u_cq                                                                    | ram/M_reg                               | Implied   | 256 x 3              | RAM64M x 4	               | 
|\u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp /u_intpinfo_sync_fifo | ram/M_reg                               | Implied   | 32 x 4               | RAM32M x 1	               | 
|u_NV_NVDLA_CDP_DP_syncfifo                                                      | u_data_sync_fifo/ram/M_reg              | Implied   | 128 x 9              | RAM64M x 6	               | 
|u_NV_NVDLA_CDP_DP_syncfifo                                                      | u_info_sync_fifo/ram/M_reg              | Implied   | 128 x 17             | RAM64X1D x 4	RAM64M x 10	 | 
|u_NV_NVDLA_CDP_DP_syncfifo                                                      | u_sumpd_sync_fifo/ram/M_reg             | Implied   | 64 x 21              | RAM64M x 7	               | 
|u_rdma/u_eg                                                                     | u_lat_fifo/ram/M_reg                    | Implied   | 8 x 65               | RAM32M x 11	              | 
|u_eg/u_lat_fifo                                                                 | ram/M_reg                               | Implied   | 8 x 65               | RAM32M x 11	              | 
|u_wt                                                                            | u_8atmm_fifo/ram/M_reg                  | Implied   | 8 x 65               | RAM32M x 11	              | 
|u_wt                                                                            | u_fifo/ram/M_reg                        | Implied   | 128 x 6              | RAM64M x 4	               | 
|u_dc/u_fifo                                                                     | ram/M_reg                               | Implied   | 128 x 6              | RAM64M x 4	               | 
|NV_NVDLA_SDP_rdma                                                               | u_mrdma/u_cq/ram/M_reg                  | Implied   | 16 x 14              | RAM32M x 3	               | 
|NV_NVDLA_SDP_rdma                                                               | u_mrdma/u_eg/u_din/u_lat_fifo/ram/M_reg | Implied   | 8 x 65               | RAM32M x 11	              | 
|u_brdma                                                                         | u_cq/ram/M_reg                          | Implied   | 16 x 16              | RAM32M x 3	               | 
|u_nrdma                                                                         | u_cq/ram/M_reg                          | Implied   | 16 x 16              | RAM32M x 3	               | 
+--------------------------------------------------------------------------------+-----------------------------------------+-----------+----------------------+---------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+---------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|NV_NVDLA_CDP_DP_INTP_unit  | A*B             | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDP_DP_INTP_unit  | (PCIN>>17)+A*B  | 23     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDP_DP_cvtin      | A*B2            | 16     | 9      | -      | -      | 25     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDP_DP_MUL_unit   | A*B             | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDP_DP_cvtout     | (C or 0)+A2*B   | 25     | 16     | 15     | -      | 41     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|NV_NVDLA_PDP_CORE_cal2d    | A*B             | 14     | 5      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_PDP_CORE_cal2d    | A*B             | 18     | 15     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_PDP_CORE_cal2d    | A*B             | 18     | 11     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDMA_CVT_cell     | A2*B            | 18     | 16     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDMA_CVT_cell     | A2*B            | 18     | 16     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDMA_CVT_cell     | A2*B            | 18     | 16     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDMA_CVT_cell     | A2*B            | 18     | 16     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDMA_CVT_cell     | A2*B            | 18     | 16     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDMA_CVT_cell     | A2*B            | 18     | 16     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDMA_CVT_cell     | A2*B            | 18     | 16     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDMA_CVT_cell     | A2*B            | 18     | 16     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDMA_dc           | A*B             | 18     | 6      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDMA_dc           | A*B             | 18     | 14     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDMA_dc           | A*B             | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDMA_dc           | A*B             | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDMA_dc           | (PCIN>>17)+A*B  | 14     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CSC_dl            | A*B             | 15     | 14     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CSC_dl            | A*B             | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CSC_dl            | A*B             | 14     | 5      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CSC_dl            | A*B             | 14     | 5      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CSC_dl            | A*B             | 14     | 6      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CSC_dl            | A*B             | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_SDP_HLS_X_int_mul | A*B             | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_SDP_HLS_X_int_mul | (PCIN>>17)+A*B  | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_SDP_HLS_X_int_mul | A*B             | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_SDP_HLS_X_int_mul | (PCIN>>17)+A*B  | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_SDP_HLS_c         | A2*B            | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_SDP_HLS_c         | (PCIN>>17)+A2*B | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+---------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_INTP_unit.v:76]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_INTP_unit.v:78]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_INTP_unit.v:76]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_INTP_unit.v:78]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_cvtin.v:400]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_cvtout.v:493]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_cvtout.v:493]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/HLS_cdp_ocvt.v:103]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_PDP_CORE_cal2d.v:5140]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_PDP_CORE_cal2d.v:5105]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_PDP_CORE_cal2d.v:5147]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_PDP_CORE_cal2d.v:5196]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:969]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:960]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1076]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1085]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1032]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:930]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:982]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:982]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:856]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:1599]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:1613]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:2188]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:982]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:982]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:2514]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:1585]

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |NV_NVDLA_CDP_DP_lut        |           1|     23487|
|2     |NV_NVDLA_CDP_DP_LUT_ctrl   |           1|      3961|
|3     |NV_NVDLA_CDP_DP_intp       |           1|      5198|
|4     |NV_NVDLA_CDP_dp__GB3       |           1|     11780|
|5     |NV_NVDLA_cdp__GC0          |           1|     26928|
|6     |NV_NVDLA_PDP_core          |           1|     22335|
|7     |NV_NVDLA_PDP_rdma          |           1|     21887|
|8     |NV_NVDLA_pdp__GB2          |           1|     15536|
|9     |NV_NVDLA_mcif              |           1|     25662|
|10    |NV_NVDLA_partition_o__GCB1 |           1|      3927|
|11    |NV_NVDLA_cdma__GB0         |           1|     24142|
|12    |NV_NVDLA_cdma__GB1         |           1|      7977|
|13    |NV_NVDLA_cdma__GB2         |           1|     12406|
|14    |NV_NVDLA_partition_c__GCB0 |           1|     48601|
|15    |NV_NVDLA_partition_c__GCB1 |           1|     20719|
|16    |NV_NVDLA_SDP_rdma          |           1|     26287|
|17    |NV_NVDLA_SDP_core          |           1|     11325|
|18    |NV_NVDLA_sdp__GB2          |           1|     11330|
|19    |NV_NVDLA_partition_p__GC0  |           1|         9|
|20    |NV_nvdla__GC0              |           1|     36851|
+------+---------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:08:32 ; elapsed = 00:08:42 . Memory (MB): peak = 1482.746 ; gain = 1032.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+--------------------------------------+---------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                           | RTL Object                                                          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------------+---------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|u_write/u_cq                          | adr_ram/M_reg                                                       | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|u_cal2d                               | bank0_uram_0/M_reg                                                  | 128 x 17(READ_FIRST)   | W |   | 128 x 17(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|u_cal2d                               | bank1_uram_0/M_reg                                                  | 128 x 17(READ_FIRST)   | W |   | 128 x 17(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|u_cal2d                               | bank2_uram_0/M_reg                                                  | 128 x 17(READ_FIRST)   | W |   | 128 x 17(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|u_cal2d                               | bank3_uram_0/M_reg                                                  | 128 x 17(READ_FIRST)   | W |   | 128 x 17(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|u_cal2d                               | bank4_uram_0/M_reg                                                  | 128 x 17(READ_FIRST)   | W |   | 128 x 17(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|u_cal2d                               | bank5_uram_0/M_reg                                                  | 128 x 17(READ_FIRST)   | W |   | 128 x 17(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|u_cal2d                               | bank6_uram_0/M_reg                                                  | 128 x 17(READ_FIRST)   | W |   | 128 x 17(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|u_cal2d                               | bank7_uram_0/M_reg                                                  | 128 x 17(READ_FIRST)   | W |   | 128 x 17(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\u_img/u_sg /u_NV_NVDLA_CDMA_IMG_fifo | ram/M_reg                                                           | 128 x 11(READ_FIRST)   | W |   | 128 x 11(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|u_shared_buffer                       | u_shared_buffer_00/M_reg                                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|u_shared_buffer                       | u_shared_buffer_01/M_reg                                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|u_shared_buffer                       | u_shared_buffer_02/M_reg                                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|u_shared_buffer                       | u_shared_buffer_03/M_reg                                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|u_shared_buffer                       | u_shared_buffer_04/M_reg                                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|u_shared_buffer                       | u_shared_buffer_05/M_reg                                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|u_shared_buffer                       | u_shared_buffer_06/M_reg                                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|u_shared_buffer                       | u_shared_buffer_07/M_reg                                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|u_shared_buffer                       | u_shared_buffer_08/M_reg                                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|u_shared_buffer                       | u_shared_buffer_09/M_reg                                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|u_shared_buffer                       | u_shared_buffer_10/M_reg                                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|u_shared_buffer                       | u_shared_buffer_11/M_reg                                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|u_shared_buffer                       | u_shared_buffer_12/M_reg                                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|u_shared_buffer                       | u_shared_buffer_13/M_reg                                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|u_shared_buffer                       | u_shared_buffer_14/M_reg                                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|u_shared_buffer                       | u_shared_buffer_15/M_reg                                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank0_ram0/M_reg                                         | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank0_ram1/M_reg                                         | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank1_ram0/M_reg                                         | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank1_ram1/M_reg                                         | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank2_ram0/M_reg                                         | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank2_ram1/M_reg                                         | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank3_ram0/M_reg                                         | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank3_ram1/M_reg                                         | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank4_ram0/M_reg                                         | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank4_ram1/M_reg                                         | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank5_ram0/M_reg                                         | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank5_ram1/M_reg                                         | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank6_ram0/M_reg                                         | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank6_ram1/M_reg                                         | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank7_ram0/M_reg                                         | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank7_ram1/M_reg                                         | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank8_ram0/M_reg                                         | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank8_ram1/M_reg                                         | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank9_ram0/M_reg                                         | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank9_ram1/M_reg                                         | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank10_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank10_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank11_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank11_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank12_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank12_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank13_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank13_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank14_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank14_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank15_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank15_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank16_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank16_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank17_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank17_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank18_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank18_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank19_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank19_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank20_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank20_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank21_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank21_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank22_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank22_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank23_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank23_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank24_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank24_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank25_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank25_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank26_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank26_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank27_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank27_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank28_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank28_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank29_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank29_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank30_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank30_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank31_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_NV_NVDLA_cbuf                       | u_cbuf_ram_bank31_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_brdma                               | u_lat_fifo/ram/M_reg                                                | 16 x 65(READ_FIRST)    | W |   | 16 x 65(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|u_nrdma                               | u_lat_fifo/ram/M_reg                                                | 16 x 65(READ_FIRST)    | W |   | 16 x 65(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|NV_nvdla__GC0                         | u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg | 16 x 272(READ_FIRST)   | W |   | 16 x 272(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|NV_nvdla__GC0                         | u_partition_a/u_NV_NVDLA_cacc/u_delivery_buffer/u_accu_dbuf/M_reg   | 16 x 256(READ_FIRST)   | W |   | 16 x 256(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
+--------------------------------------+---------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+--------------------------------------------------------------------------------+-----------------------------------------+-----------+----------------------+---------------------------+
|Module Name                                                                     | RTL Object                              | Inference | Size (Depth x Width) | Primitives                | 
+--------------------------------------------------------------------------------+-----------------------------------------+-----------+----------------------+---------------------------+
|u_write/u_cq                                                                    | ram/M_reg                               | Implied   | 256 x 3              | RAM64M x 4	               | 
|\u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp /u_intpinfo_sync_fifo | ram/M_reg                               | Implied   | 32 x 4               | RAM32M x 1	               | 
|u_NV_NVDLA_CDP_DP_syncfifo                                                      | u_data_sync_fifo/ram/M_reg              | Implied   | 128 x 9              | RAM64M x 6	               | 
|u_NV_NVDLA_CDP_DP_syncfifo                                                      | u_info_sync_fifo/ram/M_reg              | Implied   | 128 x 17             | RAM64X1D x 4	RAM64M x 10	 | 
|u_NV_NVDLA_CDP_DP_syncfifo                                                      | u_sumpd_sync_fifo/ram/M_reg             | Implied   | 64 x 21              | RAM64M x 7	               | 
|u_rdma/u_eg                                                                     | u_lat_fifo/ram/M_reg                    | Implied   | 8 x 65               | RAM32M x 11	              | 
|u_eg/u_lat_fifo                                                                 | ram/M_reg                               | Implied   | 8 x 65               | RAM32M x 11	              | 
|u_wt                                                                            | u_8atmm_fifo/ram/M_reg                  | Implied   | 8 x 65               | RAM32M x 11	              | 
|u_wt                                                                            | u_fifo/ram/M_reg                        | Implied   | 128 x 6              | RAM64M x 4	               | 
|u_dc/u_fifo                                                                     | ram/M_reg                               | Implied   | 128 x 6              | RAM64M x 4	               | 
|NV_NVDLA_SDP_rdma                                                               | u_mrdma/u_cq/ram/M_reg                  | Implied   | 16 x 14              | RAM32M x 3	               | 
|NV_NVDLA_SDP_rdma                                                               | u_mrdma/u_eg/u_din/u_lat_fifo/ram/M_reg | Implied   | 8 x 65               | RAM32M x 11	              | 
|u_brdma                                                                         | u_cq/ram/M_reg                          | Implied   | 16 x 16              | RAM32M x 3	               | 
|u_nrdma                                                                         | u_cq/ram/M_reg                          | Implied   | 16 x 16              | RAM32M x 3	               | 
+--------------------------------------------------------------------------------+-----------------------------------------+-----------+----------------------+---------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |NV_NVDLA_CDP_DP_lut        |           1|     23420|
|2     |NV_NVDLA_CDP_DP_LUT_ctrl   |           1|      3961|
|3     |NV_NVDLA_CDP_DP_intp       |           1|      4910|
|4     |NV_NVDLA_CDP_dp__GB3       |           1|     11720|
|5     |NV_NVDLA_cdp__GC0          |           1|     26789|
|6     |NV_NVDLA_PDP_core          |           1|     22321|
|7     |NV_NVDLA_PDP_rdma          |           1|     21328|
|8     |NV_NVDLA_pdp__GB2          |           1|     15486|
|9     |NV_NVDLA_mcif              |           1|     25368|
|10    |NV_NVDLA_partition_o__GCB1 |           1|      3563|
|11    |NV_NVDLA_cdma__GB0         |           1|     23564|
|12    |NV_NVDLA_cdma__GB1         |           1|      7564|
|13    |NV_NVDLA_cdma__GB2         |           1|     12189|
|14    |NV_NVDLA_partition_c__GCB0 |           1|     48591|
|15    |NV_NVDLA_partition_c__GCB1 |           1|     20143|
|16    |NV_NVDLA_SDP_rdma          |           1|     26284|
|17    |NV_NVDLA_SDP_core          |           1|     10995|
|18    |NV_NVDLA_sdp__GB2          |           1|     11310|
|19    |NV_NVDLA_partition_p__GC0  |           1|         9|
|20    |NV_nvdla__GC0              |           1|     36845|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_INTP_unit.v:105]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_INTP_unit.v:76]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_INTP_unit.v:78]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_INTP_unit.v:76]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_INTP_unit.v:78]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:580]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:580]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:580]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:580]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:580]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:580]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:580]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:580]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_MUL_unit.v:40]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_cvtin.v:400]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_cvtout.v:493]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_cvtout.v:493]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/HLS_cdp_ocvt.v:103]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_PDP_CORE_cal2d.v:5140]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_PDP_CORE_cal2d.v:5105]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_PDP_CORE_cal2d.v:5147]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_PDP_CORE_cal2d.v:5196]
INFO: [Synth 8-7053] The timing for the instance u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/bank0_uram_0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/bank1_uram_0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/bank2_uram_0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/bank3_uram_0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/bank4_uram_0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/bank5_uram_0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/bank6_uram_0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/bank7_uram_0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/adr_ram/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cdmai_5/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1076]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1067]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:996]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:969]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:960]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1085]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1032]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:930]
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cdmai_7/u_partition_c/u_NV_NVDLA_cdma/u_shared_buffer/u_shared_buffer_00/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cdmai_7/u_partition_c/u_NV_NVDLA_cdma/u_shared_buffer/u_shared_buffer_01/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cdmai_7/u_partition_c/u_NV_NVDLA_cdma/u_shared_buffer/u_shared_buffer_02/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cdmai_7/u_partition_c/u_NV_NVDLA_cdma/u_shared_buffer/u_shared_buffer_03/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cdmai_7/u_partition_c/u_NV_NVDLA_cdma/u_shared_buffer/u_shared_buffer_04/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cdmai_7/u_partition_c/u_NV_NVDLA_cdma/u_shared_buffer/u_shared_buffer_05/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cdmai_7/u_partition_c/u_NV_NVDLA_cdma/u_shared_buffer/u_shared_buffer_06/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cdmai_7/u_partition_c/u_NV_NVDLA_cdma/u_shared_buffer/u_shared_buffer_07/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cdmai_7/u_partition_c/u_NV_NVDLA_cdma/u_shared_buffer/u_shared_buffer_08/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cdmai_7/u_partition_c/u_NV_NVDLA_cdma/u_shared_buffer/u_shared_buffer_09/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cdmai_7/u_partition_c/u_NV_NVDLA_cdma/u_shared_buffer/u_shared_buffer_10/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cdmai_7/u_partition_c/u_NV_NVDLA_cdma/u_shared_buffer/u_shared_buffer_11/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cdmai_7/u_partition_c/u_NV_NVDLA_cdma/u_shared_buffer/u_shared_buffer_12/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cdmai_7/u_partition_c/u_NV_NVDLA_cdma/u_shared_buffer/u_shared_buffer_13/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cdmai_7/u_partition_c/u_NV_NVDLA_cdma/u_shared_buffer/u_shared_buffer_14/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cdmai_7/u_partition_c/u_NV_NVDLA_cdma/u_shared_buffer/u_shared_buffer_15/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_partition_ci_8/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank0_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_partition_ci_8/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank0_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_partition_ci_8/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank1_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_partition_ci_8/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank1_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_partition_ci_8/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank2_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_partition_ci_8/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank2_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_partition_ci_8/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank3_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_partition_ci_8/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank3_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_partition_ci_8/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank4_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_partition_ci_8/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank4_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_partition_ci_8/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank5_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_partition_ci_8/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank5_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_partition_ci_8/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank6_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_partition_ci_8/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank6_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_partition_ci_8/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank7_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_partition_ci_8/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank7_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_partition_ci_8/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank8_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_partition_ci_8/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank8_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_partition_ci_8/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank9_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_partition_ci_8/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank9_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_partition_ci_8/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank10_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_partition_ci_8/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank10_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_partition_ci_8/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank11_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_partition_ci_8/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank11_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_partition_ci_8/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank12_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_partition_ci_8/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank12_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_partition_ci_8/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank13_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_partition_ci_8/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank13_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_partition_ci_8/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank14_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_partition_ci_8/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank14_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_partition_ci_8/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank15_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_partition_ci_8/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank15_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_partition_ci_8/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank16_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_partition_ci_8/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank16_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_partition_ci_8/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank17_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_partition_ci_8/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank17_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_partition_ci_8/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank18_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_partition_ci_8/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank18_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_partition_ci_8/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank19_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_partition_ci_8/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank19_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_partition_ci_8/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank20_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_partition_ci_8/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank20_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_partition_ci_8/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank21_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_partition_ci_8/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank21_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_partition_ci_8/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank22_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_partition_ci_8/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank22_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_partition_ci_8/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank23_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_partition_ci_8/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank23_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_partition_ci_8/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank24_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_partition_ci_8/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank24_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_partition_ci_8/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank25_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_partition_ci_8/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank25_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_partition_ci_8/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank26_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_partition_ci_8/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank26_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_partition_ci_8/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank27_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_partition_ci_8/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank27_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_partition_ci_8/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank28_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_partition_ci_8/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank28_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_partition_ci_8/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank29_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_partition_ci_8/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank29_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_partition_ci_8/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank30_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_partition_ci_8/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank30_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_partition_ci_8/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank31_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_partition_ci_8/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank31_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:1599]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:2853]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:2867]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:1585]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:2839]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:982]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:982]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:856]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:1613]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:982]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:982]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:2514]
INFO: [Synth 8-7053] The timing for the instance u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/ram/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/ram/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_SDP_core.v:363]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_SDP_core.v:363]
INFO: [Synth 8-7053] The timing for the instance i_0/u_partition_a/u_NV_NVDLA_cacc/u_delivery_buffer/u_accu_dbuf/M_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_0/u_partition_a/u_NV_NVDLA_cacc/u_delivery_buffer/u_accu_dbuf/M_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_0/u_partition_a/u_NV_NVDLA_cacc/u_delivery_buffer/u_accu_dbuf/M_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_0/u_partition_a/u_NV_NVDLA_cacc/u_delivery_buffer/u_accu_dbuf/M_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:09:34 ; elapsed = 00:09:48 . Memory (MB): peak = 1482.746 ; gain = 1032.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |NV_NVDLA_CDP_DP_lut        |           1|     13086|
|2     |NV_NVDLA_CDP_DP_LUT_ctrl   |           1|      1382|
|3     |NV_NVDLA_CDP_DP_intp       |           1|      2867|
|4     |NV_NVDLA_CDP_dp__GB3       |           1|      6590|
|5     |NV_NVDLA_cdp__GC0          |           1|     15782|
|6     |NV_NVDLA_PDP_core          |           1|      9788|
|7     |NV_NVDLA_PDP_rdma          |           1|     12950|
|8     |NV_NVDLA_pdp__GB2          |           1|      7788|
|9     |NV_NVDLA_mcif              |           1|     14360|
|10    |NV_NVDLA_partition_o__GCB1 |           1|      2120|
|11    |NV_NVDLA_cdma__GB0         |           1|     12740|
|12    |NV_NVDLA_cdma__GB1         |           1|      3909|
|13    |NV_NVDLA_cdma__GB2         |           1|      5729|
|14    |NV_NVDLA_partition_c__GCB0 |           1|     24615|
|15    |NV_NVDLA_partition_c__GCB1 |           1|      9504|
|16    |NV_NVDLA_SDP_rdma          |           1|     16004|
|17    |NV_NVDLA_SDP_core          |           1|      6109|
|18    |NV_NVDLA_sdp__GB2          |           1|      5249|
|19    |NV_NVDLA_partition_p__GC0  |           1|         8|
|20    |NV_nvdla__GC0              |           1|     16557|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_INTP_unit.v:76]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_INTP_unit.v:78]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_INTP_unit.v:76]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_INTP_unit.v:78]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_cvtin.v:400]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_cvtout.v:493]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_cvtout.v:493]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/HLS_cdp_ocvt.v:103]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_PDP_CORE_cal2d.v:5140]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_PDP_CORE_cal2d.v:5105]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_PDP_CORE_cal2d.v:5147]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_PDP_CORE_cal2d.v:5196]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:580]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:580]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:580]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:580]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:580]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:580]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:580]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:580]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:969]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:960]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1085]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1032]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:930]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:982]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:982]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:856]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:1613]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:982]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:982]
INFO: [Common 17-14] Message 'Synth 8-5844' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7053] The timing for the instance u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/adr_ram/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/bank0_uram_0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/bank1_uram_0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/bank2_uram_0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7053' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_0  of module NV_BLKBOX_SINK__1407 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_1  of module NV_BLKBOX_SINK__1406 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_2  of module NV_BLKBOX_SINK__1405 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_3  of module NV_BLKBOX_SINK__1404 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_4  of module NV_BLKBOX_SINK__1403 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_5  of module NV_BLKBOX_SINK__1402 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_6  of module NV_BLKBOX_SINK__1401 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_7  of module NV_BLKBOX_SINK__1400 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_8  of module NV_BLKBOX_SINK__1399 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_9  of module NV_BLKBOX_SINK__1398 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_10  of module NV_BLKBOX_SINK__1397 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_11  of module NV_BLKBOX_SINK__1396 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_12  of module NV_BLKBOX_SINK__1395 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_13  of module NV_BLKBOX_SINK__1394 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_14  of module NV_BLKBOX_SINK__1393 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_15  of module NV_BLKBOX_SINK__1392 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_16  of module NV_BLKBOX_SINK__1391 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_17  of module NV_BLKBOX_SINK__1390 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_18  of module NV_BLKBOX_SINK__1389 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_19  of module NV_BLKBOX_SINK__1388 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_20  of module NV_BLKBOX_SINK__1387 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_21  of module NV_BLKBOX_SINK__1386 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_22  of module NV_BLKBOX_SINK__1385 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_23  of module NV_BLKBOX_SINK__1384 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_24  of module NV_BLKBOX_SINK__1383 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_25  of module NV_BLKBOX_SINK__1382 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_26  of module NV_BLKBOX_SINK__1381 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_27  of module NV_BLKBOX_SINK__1380 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_28  of module NV_BLKBOX_SINK__1379 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_29  of module NV_BLKBOX_SINK__1378 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_30  of module NV_BLKBOX_SINK__1377 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_31  of module NV_BLKBOX_SINK__1376 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_0  of module NV_BLKBOX_SINK__1439 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_1  of module NV_BLKBOX_SINK__1438 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_2  of module NV_BLKBOX_SINK__1437 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_3  of module NV_BLKBOX_SINK__1436 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_4  of module NV_BLKBOX_SINK__1435 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_5  of module NV_BLKBOX_SINK__1434 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_6  of module NV_BLKBOX_SINK__1433 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_7  of module NV_BLKBOX_SINK__1432 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_8  of module NV_BLKBOX_SINK__1431 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_9  of module NV_BLKBOX_SINK__1430 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_10  of module NV_BLKBOX_SINK__1429 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_11  of module NV_BLKBOX_SINK__1428 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_12  of module NV_BLKBOX_SINK__1427 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_13  of module NV_BLKBOX_SINK__1426 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_14  of module NV_BLKBOX_SINK__1425 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_15  of module NV_BLKBOX_SINK__1424 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_16  of module NV_BLKBOX_SINK__1423 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_17  of module NV_BLKBOX_SINK__1422 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_18  of module NV_BLKBOX_SINK__1421 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_19  of module NV_BLKBOX_SINK__1420 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_20  of module NV_BLKBOX_SINK__1419 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_21  of module NV_BLKBOX_SINK__1418 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_22  of module NV_BLKBOX_SINK__1417 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_23  of module NV_BLKBOX_SINK__1416 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_24  of module NV_BLKBOX_SINK__1415 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_25  of module NV_BLKBOX_SINK__1414 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_26  of module NV_BLKBOX_SINK__1413 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_27  of module NV_BLKBOX_SINK__1412 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_28  of module NV_BLKBOX_SINK__1411 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_29  of module NV_BLKBOX_SINK__1410 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_30  of module NV_BLKBOX_SINK__1409 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_31  of module NV_BLKBOX_SINK__1408 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_0  of module NV_BLKBOX_SINK__1471 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_1  of module NV_BLKBOX_SINK__1470 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_2  of module NV_BLKBOX_SINK__1469 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_3  of module NV_BLKBOX_SINK__1468 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_4  of module NV_BLKBOX_SINK__1467 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_5  of module NV_BLKBOX_SINK__1466 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_6  of module NV_BLKBOX_SINK__1465 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_7  of module NV_BLKBOX_SINK__1464 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_8  of module NV_BLKBOX_SINK__1463 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_9  of module NV_BLKBOX_SINK__1462 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_10  of module NV_BLKBOX_SINK__1461 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_11  of module NV_BLKBOX_SINK__1460 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_12  of module NV_BLKBOX_SINK__1459 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_13  of module NV_BLKBOX_SINK__1458 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_14  of module NV_BLKBOX_SINK__1457 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_15  of module NV_BLKBOX_SINK__1456 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_16  of module NV_BLKBOX_SINK__1455 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_17  of module NV_BLKBOX_SINK__1454 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_18  of module NV_BLKBOX_SINK__1453 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_19  of module NV_BLKBOX_SINK__1452 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_20  of module NV_BLKBOX_SINK__1451 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_21  of module NV_BLKBOX_SINK__1450 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_22  of module NV_BLKBOX_SINK__1449 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_23  of module NV_BLKBOX_SINK__1448 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_24  of module NV_BLKBOX_SINK__1447 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_25  of module NV_BLKBOX_SINK__1446 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_26  of module NV_BLKBOX_SINK__1445 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_27  of module NV_BLKBOX_SINK__1444 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_28  of module NV_BLKBOX_SINK__1443 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_29  of module NV_BLKBOX_SINK__1442 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_30  of module NV_BLKBOX_SINK__1441 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_31  of module NV_BLKBOX_SINK__1440 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_0  of module NV_BLKBOX_SINK__1503 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_1  of module NV_BLKBOX_SINK__1502 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_2  of module NV_BLKBOX_SINK__1501 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/ram/UJ_BBOX2UNIT_UNUSED_pwrbus_3  of module NV_BLKBOX_SINK__1500 having unconnected or no output ports
INFO: [Common 17-14] Message 'Synth 8-4649' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Gated Clock Conversion
---------------------------------------------------------------------------------
Gated Clock Conversion mode: auto
Starting Gated Clock analysis for module 'NV_nvdla'
[INFO] Found 108 combinational gated clocks in this module ('NV_nvdla')
End Gated Clock analysis for module 'NV_nvdla'
-----------------------------------------------

Report Gated Clocks: 
+-+---------------------+-----------+------------+---------+--------+--------+------+
| |Gated Clock net name |Clock Name |Gating Type |#FF/SRLs |#RAMs_A |#RAMs_B |#DSPs |
+-+---------------------+-----------+------------+---------+--------+--------+------+
+-+---------------------+-----------+------------+---------+--------+--------+------+
---------------------------------------------------------------------------------
End Gated Clock Conversion
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net \u_partition_a/u_NV_NVDLA_cacc/dbuf_wr_en  is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net \u_partition_a/u_NV_NVDLA_cacc/abuf_wr_en  is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:10:55 ; elapsed = 00:11:18 . Memory (MB): peak = 1658.078 ; gain = 1208.168
---------------------------------------------------------------------------------
[INFO] Design has 0 available BUFGs while the limit set for use of BUFG for clock gating is 4.
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:10:56 ; elapsed = 00:11:19 . Memory (MB): peak = 1658.078 ; gain = 1208.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:11:25 ; elapsed = 00:11:49 . Memory (MB): peak = 1658.078 ; gain = 1208.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:11:26 ; elapsed = 00:11:51 . Memory (MB): peak = 1658.078 ; gain = 1208.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:11:35 ; elapsed = 00:12:00 . Memory (MB): peak = 1658.078 ; gain = 1208.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:11:36 ; elapsed = 00:12:01 . Memory (MB): peak = 1658.078 ; gain = 1208.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|NV_nvdla    | u_partition_c/u_NV_NVDLA_cbuf/sc2buf_dat_rd_shift_d5_reg[6]     | 5      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|NV_nvdla    | u_partition_c/u_NV_NVDLA_cbuf/sc2buf_dat_rd_valid_w_d4_reg      | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|NV_nvdla    | u_partition_c/u_NV_NVDLA_cbuf/sc2buf_wt_rd_valid_w_d4_reg       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|NV_nvdla    | u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_valid_in_d3_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+-----------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |    12|
|2     |CARRY4   |  3359|
|3     |DSP48E1  |    33|
|4     |LUT1     |   672|
|5     |LUT2     |  7150|
|6     |LUT3     | 13827|
|7     |LUT4     | 21522|
|8     |LUT5     | 11782|
|9     |LUT6     | 33558|
|10    |MUXF7    |  4650|
|11    |MUXF8    |  2001|
|12    |RAM32M   |    54|
|13    |RAM64M   |    35|
|14    |RAM64X1D |     4|
|15    |RAMB18E1 |    10|
|16    |RAMB36E1 |    90|
|17    |SRL16E   |     8|
|18    |FDCE     | 34188|
|19    |FDPE     |   711|
|20    |FDRE     | 53595|
|21    |FDSE     |    33|
|22    |IBUF     |   134|
|23    |OBUF     |   202|
+------+---------+------+

Report Instance Areas: 
+------+--------------------------------------------------+---------------------------------------------------------+-------+
|      |Instance                                          |Module                                                   |Cells  |
+------+--------------------------------------------------+---------------------------------------------------------+-------+
|1     |top                                               |                                                         | 187630|
|2     |  u_partition_a                                   |NV_NVDLA_partition_a                                     |   5473|
|3     |    u_NV_NVDLA_cacc                               |NV_NVDLA_cacc                                            |   5473|
|4     |      u_assembly_buffer                           |NV_NVDLA_CACC_assembly_buffer                            |    101|
|5     |        u_accu_abuf_0                             |nv_ram_rws_16x272                                        |    100|
|6     |      u_assembly_ctrl                             |NV_NVDLA_CACC_assembly_ctrl                              |    458|
|7     |      u_calculator                                |NV_NVDLA_CACC_calculator                                 |   3578|
|8     |        u_cell_int8_0                             |NV_NVDLA_CACC_CALC_int8                                  |    364|
|9     |        u_cell_int8_1                             |NV_NVDLA_CACC_CALC_int8_583                              |    364|
|10    |        u_cell_int8_2                             |NV_NVDLA_CACC_CALC_int8_584                              |    364|
|11    |        u_cell_int8_3                             |NV_NVDLA_CACC_CALC_int8_585                              |    364|
|12    |        u_cell_int8_4                             |NV_NVDLA_CACC_CALC_int8_586                              |    364|
|13    |        u_cell_int8_5                             |NV_NVDLA_CACC_CALC_int8_587                              |    364|
|14    |        u_cell_int8_6                             |NV_NVDLA_CACC_CALC_int8_588                              |    364|
|15    |        u_cell_int8_7                             |NV_NVDLA_CACC_CALC_int8_589                              |    364|
|16    |      u_delivery_buffer                           |NV_NVDLA_CACC_delivery_buffer                            |    133|
|17    |        u_accu_dbuf                               |nv_ram_rws_16x256                                        |      6|
|18    |      u_delivery_ctrl                             |NV_NVDLA_CACC_delivery_ctrl                              |    357|
|19    |      u_regfile                                   |NV_NVDLA_CACC_regfile                                    |    828|
|20    |        u_dual_reg_d0                             |NV_NVDLA_CACC_dual_reg                                   |    269|
|21    |        u_dual_reg_d1                             |NV_NVDLA_CACC_dual_reg_582                               |    264|
|22    |        u_single_reg                              |NV_NVDLA_CACC_single_reg                                 |    125|
|23    |      u_slcg_cell_0                               |NV_NVDLA_CACC_slcg                                       |      3|
|24    |        nvdla_core_clk_slcg_0                     |NV_CLK_gate_power_580                                    |      2|
|25    |          p_clkgate                               |CKLNQD12_581                                             |      2|
|26    |      u_slcg_op_2                                 |NV_NVDLA_CACC_slcg_577                                   |      2|
|27    |        nvdla_core_clk_slcg_0                     |NV_CLK_gate_power_578                                    |      2|
|28    |          p_clkgate                               |CKLNQD12_579                                             |      2|
|29    |  u_partition_c                                   |NV_NVDLA_partition_c                                     |  55548|
|30    |    u_NV_NVDLA_cbuf                               |NV_NVDLA_cbuf                                            |  23174|
|31    |      u_cbuf_ram_bank0_ram0                       |nv_ram_rws_256x64                                        |      9|
|32    |      u_cbuf_ram_bank0_ram1                       |nv_ram_rws_256x64_514                                    |    201|
|33    |      u_cbuf_ram_bank10_ram0                      |nv_ram_rws_256x64_515                                    |      9|
|34    |      u_cbuf_ram_bank10_ram1                      |nv_ram_rws_256x64_516                                    |    201|
|35    |      u_cbuf_ram_bank11_ram0                      |nv_ram_rws_256x64_517                                    |      9|
|36    |      u_cbuf_ram_bank11_ram1                      |nv_ram_rws_256x64_518                                    |    201|
|37    |      u_cbuf_ram_bank12_ram0                      |nv_ram_rws_256x64_519                                    |      9|
|38    |      u_cbuf_ram_bank12_ram1                      |nv_ram_rws_256x64_520                                    |    201|
|39    |      u_cbuf_ram_bank13_ram0                      |nv_ram_rws_256x64_521                                    |      9|
|40    |      u_cbuf_ram_bank13_ram1                      |nv_ram_rws_256x64_522                                    |    201|
|41    |      u_cbuf_ram_bank14_ram0                      |nv_ram_rws_256x64_523                                    |      9|
|42    |      u_cbuf_ram_bank14_ram1                      |nv_ram_rws_256x64_524                                    |    201|
|43    |      u_cbuf_ram_bank15_ram0                      |nv_ram_rws_256x64_525                                    |      9|
|44    |      u_cbuf_ram_bank15_ram1                      |nv_ram_rws_256x64_526                                    |    201|
|45    |      u_cbuf_ram_bank16_ram0                      |nv_ram_rws_256x64_527                                    |      9|
|46    |      u_cbuf_ram_bank16_ram1                      |nv_ram_rws_256x64_528                                    |    201|
|47    |      u_cbuf_ram_bank17_ram0                      |nv_ram_rws_256x64_529                                    |      9|
|48    |      u_cbuf_ram_bank17_ram1                      |nv_ram_rws_256x64_530                                    |    201|
|49    |      u_cbuf_ram_bank18_ram0                      |nv_ram_rws_256x64_531                                    |      9|
|50    |      u_cbuf_ram_bank18_ram1                      |nv_ram_rws_256x64_532                                    |    201|
|51    |      u_cbuf_ram_bank19_ram0                      |nv_ram_rws_256x64_533                                    |      9|
|52    |      u_cbuf_ram_bank19_ram1                      |nv_ram_rws_256x64_534                                    |    201|
|53    |      u_cbuf_ram_bank1_ram0                       |nv_ram_rws_256x64_535                                    |      9|
|54    |      u_cbuf_ram_bank1_ram1                       |nv_ram_rws_256x64_536                                    |    201|
|55    |      u_cbuf_ram_bank20_ram0                      |nv_ram_rws_256x64_537                                    |      9|
|56    |      u_cbuf_ram_bank20_ram1                      |nv_ram_rws_256x64_538                                    |    201|
|57    |      u_cbuf_ram_bank21_ram0                      |nv_ram_rws_256x64_539                                    |      9|
|58    |      u_cbuf_ram_bank21_ram1                      |nv_ram_rws_256x64_540                                    |    201|
|59    |      u_cbuf_ram_bank22_ram0                      |nv_ram_rws_256x64_541                                    |      9|
|60    |      u_cbuf_ram_bank22_ram1                      |nv_ram_rws_256x64_542                                    |    201|
|61    |      u_cbuf_ram_bank23_ram0                      |nv_ram_rws_256x64_543                                    |      9|
|62    |      u_cbuf_ram_bank23_ram1                      |nv_ram_rws_256x64_544                                    |    201|
|63    |      u_cbuf_ram_bank24_ram0                      |nv_ram_rws_256x64_545                                    |      9|
|64    |      u_cbuf_ram_bank24_ram1                      |nv_ram_rws_256x64_546                                    |    201|
|65    |      u_cbuf_ram_bank25_ram0                      |nv_ram_rws_256x64_547                                    |      9|
|66    |      u_cbuf_ram_bank25_ram1                      |nv_ram_rws_256x64_548                                    |    201|
|67    |      u_cbuf_ram_bank26_ram0                      |nv_ram_rws_256x64_549                                    |      9|
|68    |      u_cbuf_ram_bank26_ram1                      |nv_ram_rws_256x64_550                                    |    201|
|69    |      u_cbuf_ram_bank27_ram0                      |nv_ram_rws_256x64_551                                    |      9|
|70    |      u_cbuf_ram_bank27_ram1                      |nv_ram_rws_256x64_552                                    |    201|
|71    |      u_cbuf_ram_bank28_ram0                      |nv_ram_rws_256x64_553                                    |      9|
|72    |      u_cbuf_ram_bank28_ram1                      |nv_ram_rws_256x64_554                                    |    201|
|73    |      u_cbuf_ram_bank29_ram0                      |nv_ram_rws_256x64_555                                    |      9|
|74    |      u_cbuf_ram_bank29_ram1                      |nv_ram_rws_256x64_556                                    |    201|
|75    |      u_cbuf_ram_bank2_ram0                       |nv_ram_rws_256x64_557                                    |      9|
|76    |      u_cbuf_ram_bank2_ram1                       |nv_ram_rws_256x64_558                                    |    201|
|77    |      u_cbuf_ram_bank30_ram0                      |nv_ram_rws_256x64_559                                    |      9|
|78    |      u_cbuf_ram_bank30_ram1                      |nv_ram_rws_256x64_560                                    |    201|
|79    |      u_cbuf_ram_bank31_ram0                      |nv_ram_rws_256x64_561                                    |      9|
|80    |      u_cbuf_ram_bank31_ram1                      |nv_ram_rws_256x64_562                                    |    201|
|81    |      u_cbuf_ram_bank3_ram0                       |nv_ram_rws_256x64_563                                    |      9|
|82    |      u_cbuf_ram_bank3_ram1                       |nv_ram_rws_256x64_564                                    |    201|
|83    |      u_cbuf_ram_bank4_ram0                       |nv_ram_rws_256x64_565                                    |      9|
|84    |      u_cbuf_ram_bank4_ram1                       |nv_ram_rws_256x64_566                                    |    201|
|85    |      u_cbuf_ram_bank5_ram0                       |nv_ram_rws_256x64_567                                    |      9|
|86    |      u_cbuf_ram_bank5_ram1                       |nv_ram_rws_256x64_568                                    |    201|
|87    |      u_cbuf_ram_bank6_ram0                       |nv_ram_rws_256x64_569                                    |      9|
|88    |      u_cbuf_ram_bank6_ram1                       |nv_ram_rws_256x64_570                                    |    201|
|89    |      u_cbuf_ram_bank7_ram0                       |nv_ram_rws_256x64_571                                    |      9|
|90    |      u_cbuf_ram_bank7_ram1                       |nv_ram_rws_256x64_572                                    |    201|
|91    |      u_cbuf_ram_bank8_ram0                       |nv_ram_rws_256x64_573                                    |      9|
|92    |      u_cbuf_ram_bank8_ram1                       |nv_ram_rws_256x64_574                                    |    201|
|93    |      u_cbuf_ram_bank9_ram0                       |nv_ram_rws_256x64_575                                    |      9|
|94    |      u_cbuf_ram_bank9_ram1                       |nv_ram_rws_256x64_576                                    |    201|
|95    |    u_NV_NVDLA_cdma                               |NV_NVDLA_cdma                                            |  22280|
|96    |      u_cvt                                       |NV_NVDLA_CDMA_cvt                                        |   3412|
|97    |        u_cell_0                                  |NV_NVDLA_CDMA_CVT_cell                                   |    310|
|98    |          pipe_p3                                 |NV_NVDLA_CDMA_CVT_CELL_pipe_p3_513                       |    287|
|99    |        u_cell_1                                  |NV_NVDLA_CDMA_CVT_cell_500                               |    305|
|100   |          pipe_p3                                 |NV_NVDLA_CDMA_CVT_CELL_pipe_p3_512                       |    282|
|101   |        u_cell_2                                  |NV_NVDLA_CDMA_CVT_cell_501                               |    305|
|102   |          pipe_p3                                 |NV_NVDLA_CDMA_CVT_CELL_pipe_p3_511                       |    282|
|103   |        u_cell_3                                  |NV_NVDLA_CDMA_CVT_cell_502                               |    305|
|104   |          pipe_p3                                 |NV_NVDLA_CDMA_CVT_CELL_pipe_p3_510                       |    282|
|105   |        u_cell_4                                  |NV_NVDLA_CDMA_CVT_cell_503                               |    305|
|106   |          pipe_p3                                 |NV_NVDLA_CDMA_CVT_CELL_pipe_p3_509                       |    282|
|107   |        u_cell_5                                  |NV_NVDLA_CDMA_CVT_cell_504                               |    305|
|108   |          pipe_p3                                 |NV_NVDLA_CDMA_CVT_CELL_pipe_p3_508                       |    282|
|109   |        u_cell_6                                  |NV_NVDLA_CDMA_CVT_cell_505                               |    305|
|110   |          pipe_p3                                 |NV_NVDLA_CDMA_CVT_CELL_pipe_p3_507                       |    282|
|111   |        u_cell_7                                  |NV_NVDLA_CDMA_CVT_cell_506                               |    307|
|112   |          pipe_p1                                 |NV_NVDLA_CDMA_CVT_CELL_pipe_p1                           |      1|
|113   |          pipe_p2                                 |NV_NVDLA_CDMA_CVT_CELL_pipe_p2                           |      1|
|114   |          pipe_p3                                 |NV_NVDLA_CDMA_CVT_CELL_pipe_p3                           |    282|
|115   |      u_dc                                        |NV_NVDLA_CDMA_dc                                         |   4379|
|116   |        NV_NVDLA_PDP_RDMA_rdreq                   |NV_NVDLA_DMAIF_rdreq_495                                 |    112|
|117   |        NV_NVDLA_PDP_RDMA_rdrsp                   |NV_NVDLA_DMAIF_rdrsp_496                                 |   1404|
|118   |        u_fifo                                    |NV_NVDLA_CDMA_DC_fifo                                    |    235|
|119   |          clk_mgate                               |NV_CLK_gate_power_497                                    |      5|
|120   |            p_clkgate                             |CKLNQD12_499                                             |      5|
|121   |          ram                                     |nv_ram_rwsp_128x6_498                                    |    156|
|122   |      u_dma_mux                                   |NV_NVDLA_CDMA_dma_mux                                    |    619|
|123   |      u_img                                       |NV_NVDLA_CDMA_img                                        |   6034|
|124   |        u_ctrl                                    |NV_NVDLA_CDMA_IMG_ctrl                                   |    213|
|125   |        u_pack                                    |NV_NVDLA_CDMA_IMG_pack                                   |   1822|
|126   |        u_sg                                      |NV_NVDLA_CDMA_IMG_sg                                     |   3997|
|127   |          NV_NVDLA_PDP_RDMA_rdreq                 |NV_NVDLA_DMAIF_rdreq_489                                 |    113|
|128   |          NV_NVDLA_PDP_RDMA_rdrsp                 |NV_NVDLA_DMAIF_rdrsp_490                                 |    444|
|129   |          u_NV_NVDLA_CDMA_IMG_fifo                |NV_NVDLA_CDMA_IMG_fifo                                   |    155|
|130   |            clk_mgate                             |NV_CLK_gate_power_493                                    |      7|
|131   |              p_clkgate                           |CKLNQD12_494                                             |      7|
|132   |            ram                                   |nv_ram_rwsp_128x11                                       |     51|
|133   |          u_NV_NVDLA_CDMA_IMG_sg2pack_fifo        |NV_NVDLA_CDMA_IMG_sg2pack_fifo                           |   1621|
|134   |            clk_mgate                             |NV_CLK_gate_power_491                                    |      8|
|135   |              p_clkgate                           |CKLNQD12_492                                             |      8|
|136   |            ram                                   |NV_NVDLA_CDMA_IMG_sg2pack_fifo_flopram_rwsa_128x11       |   1465|
|137   |      u_regfile                                   |NV_NVDLA_CDMA_regfile                                    |   4759|
|138   |        u_dual_reg_d0                             |NV_NVDLA_CDMA_dual_reg                                   |   1615|
|139   |        u_dual_reg_d1                             |NV_NVDLA_CDMA_dual_reg_488                               |   2423|
|140   |        u_single_reg                              |NV_NVDLA_CDMA_single_reg                                 |    355|
|141   |      u_shared_buffer                             |NV_NVDLA_CDMA_shared_buffer                              |    561|
|142   |        u_shared_buffer_00                        |nv_ram_rws_16x64                                         |      1|
|143   |        u_shared_buffer_01                        |nv_ram_rws_16x64_473                                     |      1|
|144   |        u_shared_buffer_02                        |nv_ram_rws_16x64_474                                     |      1|
|145   |        u_shared_buffer_03                        |nv_ram_rws_16x64_475                                     |      1|
|146   |        u_shared_buffer_04                        |nv_ram_rws_16x64_476                                     |      1|
|147   |        u_shared_buffer_05                        |nv_ram_rws_16x64_477                                     |      1|
|148   |        u_shared_buffer_06                        |nv_ram_rws_16x64_478                                     |      1|
|149   |        u_shared_buffer_07                        |nv_ram_rws_16x64_479                                     |      1|
|150   |        u_shared_buffer_08                        |nv_ram_rws_16x64_480                                     |      1|
|151   |        u_shared_buffer_09                        |nv_ram_rws_16x64_481                                     |      1|
|152   |        u_shared_buffer_10                        |nv_ram_rws_16x64_482                                     |      1|
|153   |        u_shared_buffer_11                        |nv_ram_rws_16x64_483                                     |      1|
|154   |        u_shared_buffer_12                        |nv_ram_rws_16x64_484                                     |      1|
|155   |        u_shared_buffer_13                        |nv_ram_rws_16x64_485                                     |      1|
|156   |        u_shared_buffer_14                        |nv_ram_rws_16x64_486                                     |      1|
|157   |        u_shared_buffer_15                        |nv_ram_rws_16x64_487                                     |      1|
|158   |      u_slcg_dc                                   |NV_NVDLA_CDMA_slcg                                       |      4|
|159   |        nvdla_core_clk_slcg_0                     |NV_CLK_gate_power_471                                    |      3|
|160   |          p_clkgate                               |CKLNQD12_472                                             |      3|
|161   |      u_slcg_hls                                  |NV_NVDLA_CDMA_slcg_455                                   |      3|
|162   |        nvdla_core_clk_slcg_0                     |NV_CLK_gate_power_469                                    |      2|
|163   |          p_clkgate                               |CKLNQD12_470                                             |      2|
|164   |      u_slcg_img                                  |NV_NVDLA_CDMA_slcg_456                                   |      5|
|165   |        nvdla_core_clk_slcg_0                     |NV_CLK_gate_power_467                                    |      4|
|166   |          p_clkgate                               |CKLNQD12_468                                             |      4|
|167   |      u_slcg_mux                                  |NV_NVDLA_CDMA_slcg_457                                   |      4|
|168   |        nvdla_core_clk_slcg_0                     |NV_CLK_gate_power_465                                    |      4|
|169   |          p_clkgate                               |CKLNQD12_466                                             |      4|
|170   |      u_status                                    |NV_NVDLA_CDMA_status                                     |    396|
|171   |      u_wt                                        |NV_NVDLA_CDMA_wt                                         |   2104|
|172   |        NV_NVDLA_PDP_RDMA_rdreq                   |NV_NVDLA_DMAIF_rdreq_458                                 |    102|
|173   |        NV_NVDLA_PDP_RDMA_rdrsp                   |NV_NVDLA_DMAIF_rdrsp_459                                 |    407|
|174   |        u_8atmm_fifo                              |NV_NVDLA_CDMA_WT_8ATMM_fifo_65x8                         |    208|
|175   |          nvdla_core_clk_mgate                    |NV_CLK_gate_power_462                                    |      5|
|176   |            p_clkgate                             |CKLNQD12_464                                             |      5|
|177   |          ram                                     |nv_ram_rwsp_8x65_463                                     |    165|
|178   |        u_fifo                                    |NV_NVDLA_CDMA_WT_fifo                                    |    261|
|179   |          clk_mgate                               |NV_CLK_gate_power_460                                    |      6|
|180   |            p_clkgate                             |CKLNQD12_461                                             |      6|
|181   |          ram                                     |nv_ram_rwsp_128x6                                        |    154|
|182   |    u_NV_NVDLA_csc                                |NV_NVDLA_csc                                             |  10091|
|183   |      u_dl                                        |NV_NVDLA_CSC_dl                                          |   4954|
|184   |      u_regfile                                   |NV_NVDLA_CSC_regfile                                     |   1637|
|185   |        u_dual_reg_d0                             |NV_NVDLA_CSC_dual_reg                                    |    611|
|186   |        u_dual_reg_d1                             |NV_NVDLA_CSC_dual_reg_454                                |    841|
|187   |        u_single_reg                              |NV_NVDLA_CSC_single_reg                                  |     63|
|188   |      u_sg                                        |NV_NVDLA_CSC_sg                                          |   1315|
|189   |        u_dat_fifo                                |NV_NVDLA_CSC_SG_dat_fifo                                 |    351|
|190   |          clk_mgate                               |NV_CLK_gate_power_452                                    |      3|
|191   |            p_clkgate                             |CKLNQD12_453                                             |      3|
|192   |          ram                                     |NV_NVDLA_CSC_SG_dat_fifo_flopram_rwsa_4x33               |    269|
|193   |        u_wt_fifo                                 |NV_NVDLA_CSC_SG_wt_fifo                                  |    211|
|194   |          clk_mgate                               |NV_CLK_gate_power_450                                    |     15|
|195   |            p_clkgate                             |CKLNQD12_451                                             |     15|
|196   |          ram                                     |NV_NVDLA_CSC_SG_wt_fifo_flopram_rwsa_4x20                |    159|
|197   |      u_slcg_op_2                                 |NV_NVDLA_CSC_slcg                                        |      4|
|198   |        nvdla_core_clk_slcg_0                     |NV_CLK_gate_power_448                                    |      4|
|199   |          p_clkgate                               |CKLNQD12_449                                             |      4|
|200   |      u_wl                                        |NV_NVDLA_CSC_wl                                          |   2175|
|201   |        u_dec                                     |NV_NVDLA_CSC_WL_dec                                      |    469|
|202   |    u_global_csc_clk_ovr_on_sync                  |NV_NVDLA_sync3d_s_445                                    |      3|
|203   |      sync_0                                      |sync3d_s_ppp_446                                         |      3|
|204   |        NV_GENERIC_CELL                           |p_SSYNC3DO_S_PPP_447                                     |      3|
|205   |  u_partition_ma                                  |NV_NVDLA_partition_m                                     |   5088|
|206   |    u_NV_NVDLA_cmac                               |NV_NVDLA_cmac_426                                        |   5084|
|207   |      u_core                                      |NV_NVDLA_CMAC_core_430                                   |   5018|
|208   |        u_active                                  |NV_NVDLA_CMAC_CORE_active_435                            |   4017|
|209   |        u_mac_0                                   |NV_NVDLA_CMAC_CORE_mac_436                               |    112|
|210   |        u_mac_1                                   |NV_NVDLA_CMAC_CORE_mac_437                               |    112|
|211   |        u_mac_2                                   |NV_NVDLA_CMAC_CORE_mac_438                               |    112|
|212   |        u_mac_3                                   |NV_NVDLA_CMAC_CORE_mac_439                               |    112|
|213   |        u_rt_in                                   |NV_NVDLA_CMAC_CORE_rt_in_440                             |    335|
|214   |        u_rt_out                                  |NV_NVDLA_CMAC_CORE_rt_out_441                            |    206|
|215   |        u_slcg_op_6                               |NV_NVDLA_CMAC_CORE_slcg_442                              |      1|
|216   |          nvdla_core_clk_slcg_0                   |NV_CLK_gate_power_443                                    |      1|
|217   |            p_clkgate                             |CKLNQD12_444                                             |      1|
|218   |      u_reg                                       |NV_NVDLA_CMAC_reg_431                                    |     64|
|219   |        u_dual_reg_d0                             |NV_NVDLA_CMAC_REG_dual_432                               |      5|
|220   |        u_dual_reg_d1                             |NV_NVDLA_CMAC_REG_dual_433                               |      7|
|221   |        u_single_reg                              |NV_NVDLA_CMAC_REG_single_434                             |     14|
|222   |    u_partition_m_reset                           |NV_NVDLA_reset_427                                       |      4|
|223   |      sync_reset_synced_rstn                      |sync_reset_428                                           |      4|
|224   |        NV_GENERIC_CELL                           |p_SSYNC2DO_C_PP_429                                      |      4|
|225   |  u_partition_mb                                  |NV_NVDLA_partition_m_0                                   |   5063|
|226   |    u_NV_NVDLA_cmac                               |NV_NVDLA_cmac                                            |   5063|
|227   |      u_core                                      |NV_NVDLA_CMAC_core                                       |   4997|
|228   |        u_active                                  |NV_NVDLA_CMAC_CORE_active                                |   4017|
|229   |        u_mac_0                                   |NV_NVDLA_CMAC_CORE_mac                                   |    112|
|230   |        u_mac_1                                   |NV_NVDLA_CMAC_CORE_mac_421                               |    112|
|231   |        u_mac_2                                   |NV_NVDLA_CMAC_CORE_mac_422                               |    112|
|232   |        u_mac_3                                   |NV_NVDLA_CMAC_CORE_mac_423                               |    112|
|233   |        u_rt_in                                   |NV_NVDLA_CMAC_CORE_rt_in                                 |    332|
|234   |        u_rt_out                                  |NV_NVDLA_CMAC_CORE_rt_out                                |    191|
|235   |        u_slcg_op_6                               |NV_NVDLA_CMAC_CORE_slcg                                  |      1|
|236   |          nvdla_core_clk_slcg_0                   |NV_CLK_gate_power_424                                    |      1|
|237   |            p_clkgate                             |CKLNQD12_425                                             |      1|
|238   |      u_reg                                       |NV_NVDLA_CMAC_reg                                        |     64|
|239   |        u_dual_reg_d0                             |NV_NVDLA_CMAC_REG_dual                                   |      5|
|240   |        u_dual_reg_d1                             |NV_NVDLA_CMAC_REG_dual_420                               |      7|
|241   |        u_single_reg                              |NV_NVDLA_CMAC_REG_single                                 |     14|
|242   |  u_partition_o                                   |NV_NVDLA_partition_o                                     |  86743|
|243   |    u_global_clk_ovr_on_core_sync                 |NV_NVDLA_sync3d_s_104                                    |      3|
|244   |      sync_0                                      |sync3d_s_ppp_111                                         |      3|
|245   |        NV_GENERIC_CELL                           |p_SSYNC3DO_S_PPP_112                                     |      3|
|246   |    u_NV_NVDLA_cdp                                |NV_NVDLA_cdp                                             |  39852|
|247   |      u_DP_nan                                    |NV_NVDLA_CDP_DP_nan                                      |     41|
|248   |      u_dp                                        |NV_NVDLA_CDP_dp                                          |  23643|
|249   |        u_NV_NVDLA_CDP_DP_LUT_ctrl                |NV_NVDLA_CDP_DP_LUT_ctrl                                 |   1314|
|250   |          u_LUT_CTRL_unit0                        |NV_NVDLA_CDP_DP_LUT_CTRL_unit                            |    803|
|251   |        u_NV_NVDLA_CDP_DP_bufferin                |NV_NVDLA_CDP_DP_bufferin_tp1                             |   2890|
|252   |        u_NV_NVDLA_CDP_DP_cvtin                   |NV_NVDLA_CDP_DP_cvtin                                    |    591|
|253   |          u_HLS_cdp_icvt_0                        |HLS_cdp_icvt                                             |    363|
|254   |            pipe_p1                               |HLS_cdp_ICVT_pipe_p1                                     |     42|
|255   |            pipe_p2                               |HLS_cdp_ICVT_pipe_p2                                     |    228|
|256   |            pipe_p3                               |HLS_cdp_ICVT_pipe_p3                                     |     89|
|257   |        u_NV_NVDLA_CDP_DP_cvtout                  |NV_NVDLA_CDP_DP_cvtout                                   |    954|
|258   |          u_HLS_cdp_ocvt_0                        |HLS_cdp_ocvt                                             |    725|
|259   |            pipe_p1                               |HLS_cdp_OCVT_pipe_p1                                     |    189|
|260   |            pipe_p2                               |HLS_cdp_OCVT_pipe_p2                                     |     62|
|261   |            pipe_p3                               |HLS_cdp_OCVT_pipe_p3                                     |    429|
|262   |            pipe_p4                               |HLS_cdp_OCVT_pipe_p4                                     |     38|
|263   |        u_NV_NVDLA_CDP_DP_intp                    |NV_NVDLA_CDP_DP_intp                                     |   2775|
|264   |          u_interp_X0                             |NV_NVDLA_CDP_DP_INTP_unit                                |   1078|
|265   |          u_intpinfo_sync_fifo                    |NV_NVDLA_CDP_DP_intpinfo_fifo_20x4                       |     77|
|266   |            nvdla_core_clk_mgate                  |NV_CLK_gate_power_418                                    |      4|
|267   |              p_clkgate                           |CKLNQD12_419                                             |      4|
|268   |            ram                                   |nv_ram_rwsthp_20x4                                       |     32|
|269   |        u_NV_NVDLA_CDP_DP_lut                     |NV_NVDLA_CDP_DP_lut                                      |  13089|
|270   |        u_NV_NVDLA_CDP_DP_mul                     |NV_NVDLA_CDP_DP_mul                                      |    116|
|271   |          u_mul_unit0                             |NV_NVDLA_CDP_DP_MUL_unit                                 |     62|
|272   |        u_NV_NVDLA_CDP_DP_sum                     |NV_NVDLA_CDP_DP_sum                                      |   1502|
|273   |          u_sum_block_0                           |int_sum_block_tp1                                        |    410|
|274   |        u_NV_NVDLA_CDP_DP_syncfifo                |NV_NVDLA_CDP_DP_syncfifo                                 |    411|
|275   |          u_data_sync_fifo                        |NV_NVDLA_CDP_DP_data_fifo_80x9                           |    120|
|276   |            nvdla_core_clk_mgate                  |NV_CLK_gate_power_416                                    |      6|
|277   |              p_clkgate                           |CKLNQD12_417                                             |      6|
|278   |            ram                                   |nv_ram_rwsthp_80x9                                       |     47|
|279   |          u_info_sync_fifo                        |NV_NVDLA_CDP_DP_info_fifo                                |    144|
|280   |            nvdla_core_clk_mgate                  |NV_CLK_gate_power_414                                    |      5|
|281   |              p_clkgate                           |CKLNQD12_415                                             |      5|
|282   |            ram                                   |nv_ram_rwsthp_80x17                                      |     77|
|283   |          u_sumpd_sync_fifo                       |NV_NVDLA_CDP_DP_sumpd_fifo_60x21                         |    119|
|284   |            nvdla_core_clk_mgate                  |NV_CLK_gate_power_412                                    |      5|
|285   |              p_clkgate                           |CKLNQD12_413                                             |      5|
|286   |            ram                                   |nv_ram_rwsthp_60x21                                      |     57|
|287   |      u_rdma                                      |NV_NVDLA_CDP_rdma                                        |   9059|
|288   |        u_cq                                      |NV_NVDLA_CDP_RDMA_cq                                     |   2682|
|289   |          nvdla_core_clk_mgate                    |NV_CLK_gate_power_410                                    |      9|
|290   |            p_clkgate                             |CKLNQD12_411                                             |      9|
|291   |          ram                                     |NV_NVDLA_CDP_RDMA_cq_flopram_rwsa_256x7                  |   2549|
|292   |        u_eg                                      |NV_NVDLA_CDP_RDMA_eg                                     |   4729|
|293   |          NV_NVDLA_CDP_RDMA_rdrsp                 |NV_NVDLA_DMAIF_rdrsp_376                                 |    406|
|294   |          u_lat_fifo                              |NV_NVDLA_CDP_RDMA_lat_fifo_65x8                          |    143|
|295   |            nvdla_core_clk_mgate                  |NV_CLK_gate_power_407                                    |      2|
|296   |              p_clkgate                           |CKLNQD12_409                                             |      2|
|297   |            ram                                   |nv_ram_rwsp_8x65_408                                     |    106|
|298   |          u_ro0_fifo                              |NV_NVDLA_CDP_RDMA_ro_fifo_32x8                           |    499|
|299   |            nvdla_core_clk_mgate                  |NV_CLK_gate_power_404                                    |      9|
|300   |              p_clkgate                           |CKLNQD12_406                                             |      9|
|301   |            ram                                   |NV_NVDLA_CDP_RDMA_ro_fifo_32x8_flopram_rwsa_32x8_405     |    414|
|302   |          u_ro1_fifo                              |NV_NVDLA_CDP_RDMA_ro_fifo_32x8_377                       |    499|
|303   |            nvdla_core_clk_mgate                  |NV_CLK_gate_power_401                                    |      9|
|304   |              p_clkgate                           |CKLNQD12_403                                             |      9|
|305   |            ram                                   |NV_NVDLA_CDP_RDMA_ro_fifo_32x8_flopram_rwsa_32x8_402     |    414|
|306   |          u_ro2_fifo                              |NV_NVDLA_CDP_RDMA_ro_fifo_32x8_378                       |    519|
|307   |            nvdla_core_clk_mgate                  |NV_CLK_gate_power_398                                    |      9|
|308   |              p_clkgate                           |CKLNQD12_400                                             |      9|
|309   |            ram                                   |NV_NVDLA_CDP_RDMA_ro_fifo_32x8_flopram_rwsa_32x8_399     |    414|
|310   |          u_ro3_fifo                              |NV_NVDLA_CDP_RDMA_ro_fifo_32x8_379                       |    530|
|311   |            nvdla_core_clk_mgate                  |NV_CLK_gate_power_395                                    |     10|
|312   |              p_clkgate                           |CKLNQD12_397                                             |     10|
|313   |            ram                                   |NV_NVDLA_CDP_RDMA_ro_fifo_32x8_flopram_rwsa_32x8_396     |    414|
|314   |          u_ro4_fifo                              |NV_NVDLA_CDP_RDMA_ro_fifo_32x8_380                       |    499|
|315   |            nvdla_core_clk_mgate                  |NV_CLK_gate_power_392                                    |      9|
|316   |              p_clkgate                           |CKLNQD12_394                                             |      9|
|317   |            ram                                   |NV_NVDLA_CDP_RDMA_ro_fifo_32x8_flopram_rwsa_32x8_393     |    414|
|318   |          u_ro5_fifo                              |NV_NVDLA_CDP_RDMA_ro_fifo_32x8_381                       |    503|
|319   |            nvdla_core_clk_mgate                  |NV_CLK_gate_power_389                                    |     11|
|320   |              p_clkgate                           |CKLNQD12_391                                             |     11|
|321   |            ram                                   |NV_NVDLA_CDP_RDMA_ro_fifo_32x8_flopram_rwsa_32x8_390     |    415|
|322   |          u_ro6_fifo                              |NV_NVDLA_CDP_RDMA_ro_fifo_32x8_382                       |    499|
|323   |            nvdla_core_clk_mgate                  |NV_CLK_gate_power_386                                    |      9|
|324   |              p_clkgate                           |CKLNQD12_388                                             |      9|
|325   |            ram                                   |NV_NVDLA_CDP_RDMA_ro_fifo_32x8_flopram_rwsa_32x8_387     |    414|
|326   |          u_ro7_fifo                              |NV_NVDLA_CDP_RDMA_ro_fifo_32x8_383                       |    510|
|327   |            nvdla_core_clk_mgate                  |NV_CLK_gate_power_384                                    |     11|
|328   |              p_clkgate                           |CKLNQD12_385                                             |     11|
|329   |            ram                                   |NV_NVDLA_CDP_RDMA_ro_fifo_32x8_flopram_rwsa_32x8         |    414|
|330   |        u_ig                                      |NV_NVDLA_CDP_RDMA_ig                                     |    461|
|331   |          NV_NVDLA_CDP_RDMA_rdreq                 |NV_NVDLA_DMAIF_rdreq_375                                 |    105|
|332   |        u_reg                                     |NV_NVDLA_CDP_RDMA_reg                                    |   1174|
|333   |          u_dual_reg_d0                           |NV_NVDLA_CDP_RDMA_REG_dual                               |    590|
|334   |          u_dual_reg_d1                           |NV_NVDLA_CDP_RDMA_REG_dual_374                           |    444|
|335   |          u_single_reg                            |NV_NVDLA_CDP_RDMA_REG_single                             |     37|
|336   |        u_slcg                                    |NV_NVDLA_CDP_slcg_371                                    |     13|
|337   |          nvdla_core_clk_slcg_0                   |NV_CLK_gate_power_372                                    |     12|
|338   |            p_clkgate                             |CKLNQD12_373                                             |     12|
|339   |      u_reg                                       |NV_NVDLA_CDP_reg                                         |   2287|
|340   |        u_dual_reg_d0                             |NV_NVDLA_CDP_REG_dual                                    |    557|
|341   |        u_dual_reg_d1                             |NV_NVDLA_CDP_REG_dual_370                                |    694|
|342   |        u_single_reg                              |NV_NVDLA_CDP_REG_single                                  |    760|
|343   |      u_slcg_core                                 |NV_NVDLA_CDP_slcg                                        |     15|
|344   |        nvdla_core_clk_slcg_0                     |NV_CLK_gate_power_368                                    |     15|
|345   |          p_clkgate                               |CKLNQD12_369                                             |     15|
|346   |      u_wdma                                      |NV_NVDLA_CDP_wdma                                        |   4807|
|347   |        NV_NVDLA_CDP_WDMA_wr                      |NV_NVDLA_DMAIF_wr_333                                    |    262|
|348   |        u_cmd_fifo                                |NV_NVDLA_CDP_WDMA_cmd_fifo                               |    234|
|349   |          nvdla_core_clk_mgate                    |NV_CLK_gate_power_366                                    |     13|
|350   |            p_clkgate                             |CKLNQD12_367                                             |     13|
|351   |          ram                                     |NV_NVDLA_CDP_WDMA_cmd_fifo_flopram_rwsa_4x17             |     84|
|352   |        u_dat0_fifo0                              |NV_NVDLA_CDP_WDMA_dat_fifo_32x8                          |    498|
|353   |          nvdla_core_clk_mgate                    |NV_CLK_gate_power_363                                    |      7|
|354   |            p_clkgate                             |CKLNQD12_365                                             |      7|
|355   |          ram                                     |NV_NVDLA_CDP_WDMA_dat_fifo_32x8_flopram_rwsa_32x8_364    |    410|
|356   |        u_dat0_fifo1                              |NV_NVDLA_CDP_WDMA_dat_fifo_32x8_334                      |    499|
|357   |          nvdla_core_clk_mgate                    |NV_CLK_gate_power_360                                    |      8|
|358   |            p_clkgate                             |CKLNQD12_362                                             |      8|
|359   |          ram                                     |NV_NVDLA_CDP_WDMA_dat_fifo_32x8_flopram_rwsa_32x8_361    |    410|
|360   |        u_dat0_fifo2                              |NV_NVDLA_CDP_WDMA_dat_fifo_32x8_335                      |    503|
|361   |          nvdla_core_clk_mgate                    |NV_CLK_gate_power_357                                    |     10|
|362   |            p_clkgate                             |CKLNQD12_359                                             |     10|
|363   |          ram                                     |NV_NVDLA_CDP_WDMA_dat_fifo_32x8_flopram_rwsa_32x8_358    |    412|
|364   |        u_dat0_fifo3                              |NV_NVDLA_CDP_WDMA_dat_fifo_32x8_336                      |    501|
|365   |          nvdla_core_clk_mgate                    |NV_CLK_gate_power_354                                    |      8|
|366   |            p_clkgate                             |CKLNQD12_356                                             |      8|
|367   |          ram                                     |NV_NVDLA_CDP_WDMA_dat_fifo_32x8_flopram_rwsa_32x8_355    |    410|
|368   |        u_dat0_fifo4                              |NV_NVDLA_CDP_WDMA_dat_fifo_32x8_337                      |    497|
|369   |          nvdla_core_clk_mgate                    |NV_CLK_gate_power_351                                    |      9|
|370   |            p_clkgate                             |CKLNQD12_353                                             |      9|
|371   |          ram                                     |NV_NVDLA_CDP_WDMA_dat_fifo_32x8_flopram_rwsa_32x8_352    |    413|
|372   |        u_dat0_fifo5                              |NV_NVDLA_CDP_WDMA_dat_fifo_32x8_338                      |    492|
|373   |          nvdla_core_clk_mgate                    |NV_CLK_gate_power_348                                    |      8|
|374   |            p_clkgate                             |CKLNQD12_350                                             |      8|
|375   |          ram                                     |NV_NVDLA_CDP_WDMA_dat_fifo_32x8_flopram_rwsa_32x8_349    |    411|
|376   |        u_dat0_fifo6                              |NV_NVDLA_CDP_WDMA_dat_fifo_32x8_339                      |    495|
|377   |          nvdla_core_clk_mgate                    |NV_CLK_gate_power_345                                    |      9|
|378   |            p_clkgate                             |CKLNQD12_347                                             |      9|
|379   |          ram                                     |NV_NVDLA_CDP_WDMA_dat_fifo_32x8_flopram_rwsa_32x8_346    |    411|
|380   |        u_dat0_fifo7                              |NV_NVDLA_CDP_WDMA_dat_fifo_32x8_340                      |    492|
|381   |          nvdla_core_clk_mgate                    |NV_CLK_gate_power_343                                    |      8|
|382   |            p_clkgate                             |CKLNQD12_344                                             |      8|
|383   |          ram                                     |NV_NVDLA_CDP_WDMA_dat_fifo_32x8_flopram_rwsa_32x8        |    411|
|384   |        u_intr_fifo                               |NV_NVDLA_CDP_WDMA_intr_fifo                              |     17|
|385   |          nvdla_core_clk_mgate                    |NV_CLK_gate_power_341                                    |      3|
|386   |            p_clkgate                             |CKLNQD12_342                                             |      3|
|387   |    u_NV_NVDLA_cfgrom                             |NV_NVDLA_cfgrom                                          |     82|
|388   |    u_NV_NVDLA_csb_master                         |NV_NVDLA_csb_master                                      |   1876|
|389   |      u_fifo_csb2nvdla                            |NV_NVDLA_CSB_MASTER_falcon2csb_fifo                      |    463|
|390   |        NV_AFIFO_rd_popping_sync0                 |p_STRICTSYNC3DOTM_C_PPP_309                              |      4|
|391   |          sync3d                                  |p_SSYNC3DO_C_PPP_332                                     |      3|
|392   |        NV_AFIFO_rd_popping_sync1                 |p_STRICTSYNC3DOTM_C_PPP_310                              |      4|
|393   |          sync3d                                  |p_SSYNC3DO_C_PPP_331                                     |      3|
|394   |        NV_AFIFO_rd_popping_sync2                 |p_STRICTSYNC3DOTM_C_PPP_311                              |      4|
|395   |          sync3d                                  |p_SSYNC3DO_C_PPP_330                                     |      3|
|396   |        NV_AFIFO_wr_pushing_sync0                 |p_STRICTSYNC3DOTM_C_PPP_312                              |      4|
|397   |          sync3d                                  |p_SSYNC3DO_C_PPP_329                                     |      3|
|398   |        NV_AFIFO_wr_pushing_sync1                 |p_STRICTSYNC3DOTM_C_PPP_313                              |      4|
|399   |          sync3d                                  |p_SSYNC3DO_C_PPP_328                                     |      3|
|400   |        NV_AFIFO_wr_pushing_sync2                 |p_STRICTSYNC3DOTM_C_PPP_314                              |      4|
|401   |          sync3d                                  |p_SSYNC3DO_C_PPP_327                                     |      3|
|402   |        ram                                       |NV_NVDLA_CSB_MASTER_falcon2csb_fifo_flopram_rwa_4x50     |    305|
|403   |        rd_clk_rd_mgate                           |NV_CLK_gate_power_315                                    |      2|
|404   |          p_clkgate                               |CKLNQD12_326                                             |      2|
|405   |        rd_clk_rd_mgated_snd_gate                 |NV_CLK_gate_power_316                                    |      2|
|406   |          p_clkgate                               |CKLNQD12_325                                             |      2|
|407   |        rd_popping_gray                           |NV_NVDLA_CSB_MASTER_falcon2csb_fifo_gray_cntr_strict     |      3|
|408   |        rd_pushing_gray                           |NV_NVDLA_CSB_MASTER_falcon2csb_fifo_gray_cntr            |     11|
|409   |        wr_clk_rcv_gate                           |NV_CLK_gate_power_317                                    |      3|
|410   |          p_clkgate                               |CKLNQD12_324                                             |      3|
|411   |        wr_clk_wr_mgate                           |NV_CLK_gate_power_318                                    |      2|
|412   |          p_clkgate                               |CKLNQD12_323                                             |      2|
|413   |        wr_clk_wr_mgated_snd_gate                 |NV_CLK_gate_power_319                                    |      3|
|414   |          p_clkgate                               |CKLNQD12_322                                             |      3|
|415   |        wr_popping_gray                           |NV_NVDLA_CSB_MASTER_falcon2csb_fifo_gray_cntr_320        |     13|
|416   |        wr_pushing_gray                           |NV_NVDLA_CSB_MASTER_falcon2csb_fifo_gray_cntr_strict_321 |      3|
|417   |      u_fifo_nvdla2csb                            |NV_NVDLA_CSB_MASTER_csb2falcon_fifo                      |    397|
|418   |        NV_AFIFO_rd_popping_sync0                 |p_STRICTSYNC3DOTM_C_PPP                                  |      4|
|419   |          sync3d                                  |p_SSYNC3DO_C_PPP_308                                     |      3|
|420   |        NV_AFIFO_rd_popping_sync1                 |p_STRICTSYNC3DOTM_C_PPP_290                              |      4|
|421   |          sync3d                                  |p_SSYNC3DO_C_PPP_307                                     |      3|
|422   |        NV_AFIFO_wr_pushing_sync0                 |p_STRICTSYNC3DOTM_C_PPP_291                              |      4|
|423   |          sync3d                                  |p_SSYNC3DO_C_PPP_306                                     |      3|
|424   |        NV_AFIFO_wr_pushing_sync1                 |p_STRICTSYNC3DOTM_C_PPP_292                              |      4|
|425   |          sync3d                                  |p_SSYNC3DO_C_PPP_305                                     |      3|
|426   |        ram                                       |NV_NVDLA_CSB_MASTER_csb2falcon_fifo_flopram_rwa_2x34     |    298|
|427   |        rd_clk_rd_mgate                           |NV_CLK_gate_power_293                                    |      2|
|428   |          p_clkgate                               |CKLNQD12_304                                             |      2|
|429   |        rd_clk_rd_mgated_snd_gate                 |NV_CLK_gate_power_294                                    |      2|
|430   |          p_clkgate                               |CKLNQD12_303                                             |      2|
|431   |        rd_popping_gray                           |NV_NVDLA_CSB_MASTER_csb2falcon_fifo_gray_cntr_strict     |      1|
|432   |        rd_pushing_gray                           |NV_NVDLA_CSB_MASTER_csb2falcon_fifo_gray_cntr            |      7|
|433   |        wr_clk_rcv_gate                           |NV_CLK_gate_power_295                                    |      3|
|434   |          p_clkgate                               |CKLNQD12_302                                             |      3|
|435   |        wr_clk_wr_mgate                           |NV_CLK_gate_power_296                                    |      2|
|436   |          p_clkgate                               |CKLNQD12_301                                             |      2|
|437   |        wr_clk_wr_mgated_snd_gate                 |NV_CLK_gate_power_297                                    |      3|
|438   |          p_clkgate                               |CKLNQD12_300                                             |      3|
|439   |        wr_popping_gray                           |NV_NVDLA_CSB_MASTER_csb2falcon_fifo_gray_cntr_298        |      9|
|440   |        wr_pushing_gray                           |NV_NVDLA_CSB_MASTER_csb2falcon_fifo_gray_cntr_strict_299 |      1|
|441   |    u_NV_NVDLA_glb                                |NV_NVDLA_glb                                             |    139|
|442   |      u_csb                                       |NV_NVDLA_GLB_csb                                         |    111|
|443   |        u_reg                                     |NV_NVDLA_GLB_CSB_reg                                     |     41|
|444   |      u_ic                                        |NV_NVDLA_GLB_ic                                          |     28|
|445   |        u_sync_core_intr                          |NV_NVDLA_sync3d_c                                        |      3|
|446   |          sync_0                                  |sync3d_c_ppp                                             |      3|
|447   |            NV_GENERIC_CELL                       |p_SSYNC3DO_C_PPP                                         |      3|
|448   |    u_NV_NVDLA_mcif                               |NV_NVDLA_mcif                                            |  14345|
|449   |      u_csb                                       |NV_NVDLA_MCIF_csb                                        |    615|
|450   |        u_reg                                     |NV_NVDLA_MCIF_CSB_reg                                    |    532|
|451   |      u_read                                      |NV_NVDLA_MCIF_read                                       |   7394|
|452   |        u_eg                                      |NV_NVDLA_MCIF_READ_eg                                    |   3153|
|453   |          lat_fifo0                               |NV_NVDLA_MCIF_READ_EG_lat_fifo                           |    350|
|454   |            nvdla_core_clk_mgate                  |NV_CLK_gate_power_287                                    |      4|
|455   |              p_clkgate                           |CKLNQD12_289                                             |      4|
|456   |            ram                                   |NV_NVDLA_MCIF_READ_EG_lat_fifo_flopram_rwsa_4x64_288     |    322|
|457   |          lat_fifo1                               |NV_NVDLA_MCIF_READ_EG_lat_fifo_258                       |    350|
|458   |            nvdla_core_clk_mgate                  |NV_CLK_gate_power_284                                    |      4|
|459   |              p_clkgate                           |CKLNQD12_286                                             |      4|
|460   |            ram                                   |NV_NVDLA_MCIF_READ_EG_lat_fifo_flopram_rwsa_4x64_285     |    322|
|461   |          lat_fifo2                               |NV_NVDLA_MCIF_READ_EG_lat_fifo_259                       |    350|
|462   |            nvdla_core_clk_mgate                  |NV_CLK_gate_power_281                                    |      4|
|463   |              p_clkgate                           |CKLNQD12_283                                             |      4|
|464   |            ram                                   |NV_NVDLA_MCIF_READ_EG_lat_fifo_flopram_rwsa_4x64_282     |    322|
|465   |          lat_fifo3                               |NV_NVDLA_MCIF_READ_EG_lat_fifo_260                       |    350|
|466   |            nvdla_core_clk_mgate                  |NV_CLK_gate_power_278                                    |      4|
|467   |              p_clkgate                           |CKLNQD12_280                                             |      4|
|468   |            ram                                   |NV_NVDLA_MCIF_READ_EG_lat_fifo_flopram_rwsa_4x64_279     |    322|
|469   |          lat_fifo4                               |NV_NVDLA_MCIF_READ_EG_lat_fifo_261                       |    350|
|470   |            nvdla_core_clk_mgate                  |NV_CLK_gate_power_275                                    |      4|
|471   |              p_clkgate                           |CKLNQD12_277                                             |      4|
|472   |            ram                                   |NV_NVDLA_MCIF_READ_EG_lat_fifo_flopram_rwsa_4x64_276     |    322|
|473   |          lat_fifo5                               |NV_NVDLA_MCIF_READ_EG_lat_fifo_262                       |    350|
|474   |            nvdla_core_clk_mgate                  |NV_CLK_gate_power_272                                    |      4|
|475   |              p_clkgate                           |CKLNQD12_274                                             |      4|
|476   |            ram                                   |NV_NVDLA_MCIF_READ_EG_lat_fifo_flopram_rwsa_4x64_273     |    322|
|477   |          lat_fifo6                               |NV_NVDLA_MCIF_READ_EG_lat_fifo_263                       |    350|
|478   |            nvdla_core_clk_mgate                  |NV_CLK_gate_power_270                                    |      4|
|479   |              p_clkgate                           |CKLNQD12_271                                             |      4|
|480   |            ram                                   |NV_NVDLA_MCIF_READ_EG_lat_fifo_flopram_rwsa_4x64         |    322|
|481   |          pipe_p0                                 |NV_NVDLA_MCIF_READ_EG_OUT_pipe                           |     68|
|482   |          pipe_p1                                 |NV_NVDLA_MCIF_READ_EG_OUT_pipe_264                       |     68|
|483   |          pipe_p2                                 |NV_NVDLA_MCIF_READ_EG_OUT_pipe_265                       |     68|
|484   |          pipe_p3                                 |NV_NVDLA_MCIF_READ_EG_OUT_pipe_266                       |     68|
|485   |          pipe_p4                                 |NV_NVDLA_MCIF_READ_EG_OUT_pipe_267                       |     68|
|486   |          pipe_p5                                 |NV_NVDLA_MCIF_READ_EG_OUT_pipe_268                       |     68|
|487   |          pipe_p6                                 |NV_NVDLA_MCIF_READ_EG_OUT_pipe_269                       |     68|
|488   |          pipe_pr                                 |NV_NVDLA_MCIF_READ_EG_pipe_pr                            |    227|
|489   |        u_ig                                      |NV_NVDLA_MCIF_READ_ig                                    |   4241|
|490   |          u_arb                                   |NV_NVDLA_MCIF_READ_IG_arb                                |    713|
|491   |            pipe_out                              |NV_NVDLA_MCIF_READ_IG_ARB_pipe_out                       |    105|
|492   |            pipe_p0                               |NV_NVDLA_MCIF_READ_IG_ARB_pipe                           |     65|
|493   |            pipe_p1                               |NV_NVDLA_MCIF_READ_IG_ARB_pipe_252                       |     65|
|494   |            pipe_p2                               |NV_NVDLA_MCIF_READ_IG_ARB_pipe_253                       |     61|
|495   |            pipe_p3                               |NV_NVDLA_MCIF_READ_IG_ARB_pipe_254                       |     61|
|496   |            pipe_p4                               |NV_NVDLA_MCIF_READ_IG_ARB_pipe_255                       |     61|
|497   |            pipe_p5                               |NV_NVDLA_MCIF_READ_IG_ARB_pipe_256                       |     61|
|498   |            pipe_p6                               |NV_NVDLA_MCIF_READ_IG_ARB_pipe_257                       |     61|
|499   |            u_read_ig_arb                         |read_ig_arb                                              |    173|
|500   |          u_bpt0                                  |NV_NVDLA_MCIF_READ_IG_bpt                                |    435|
|501   |            pipe_p1                               |NV_NVDLA_MCIF_READ_IG_BPT_pipe_p1_250                    |    113|
|502   |            pipe_p2                               |NV_NVDLA_MCIF_READ_IG_BPT_pipe_p2_251                    |    206|
|503   |          u_bpt1                                  |NV_NVDLA_MCIF_READ_IG_bpt_234                            |    416|
|504   |            pipe_p1                               |NV_NVDLA_MCIF_READ_IG_BPT_pipe_p1_248                    |    108|
|505   |            pipe_p2                               |NV_NVDLA_MCIF_READ_IG_BPT_pipe_p2_249                    |    196|
|506   |          u_bpt2                                  |NV_NVDLA_MCIF_READ_IG_bpt_235                            |    511|
|507   |            pipe_p1                               |NV_NVDLA_MCIF_READ_IG_BPT_pipe_p1_246                    |    134|
|508   |            pipe_p2                               |NV_NVDLA_MCIF_READ_IG_BPT_pipe_p2_247                    |    270|
|509   |          u_bpt3                                  |NV_NVDLA_MCIF_READ_IG_bpt_236                            |    525|
|510   |            pipe_p1                               |NV_NVDLA_MCIF_READ_IG_BPT_pipe_p1_244                    |    140|
|511   |            pipe_p2                               |NV_NVDLA_MCIF_READ_IG_BPT_pipe_p2_245                    |    274|
|512   |          u_bpt4                                  |NV_NVDLA_MCIF_READ_IG_bpt_237                            |    525|
|513   |            pipe_p1                               |NV_NVDLA_MCIF_READ_IG_BPT_pipe_p1_242                    |    140|
|514   |            pipe_p2                               |NV_NVDLA_MCIF_READ_IG_BPT_pipe_p2_243                    |    274|
|515   |          u_bpt5                                  |NV_NVDLA_MCIF_READ_IG_bpt_238                            |    518|
|516   |            pipe_p1                               |NV_NVDLA_MCIF_READ_IG_BPT_pipe_p1_240                    |    137|
|517   |            pipe_p2                               |NV_NVDLA_MCIF_READ_IG_BPT_pipe_p2_241                    |    270|
|518   |          u_bpt6                                  |NV_NVDLA_MCIF_READ_IG_bpt_239                            |    452|
|519   |            pipe_p1                               |NV_NVDLA_MCIF_READ_IG_BPT_pipe_p1                        |    107|
|520   |            pipe_p2                               |NV_NVDLA_MCIF_READ_IG_BPT_pipe_p2                        |    215|
|521   |          u_cvt                                   |NV_NVDLA_MCIF_READ_IG_cvt                                |    146|
|522   |            pipe_p1                               |NV_NVDLA_MCIF_READ_IG_CVT_pipe_p1                        |    109|
|523   |      u_write                                     |NV_NVDLA_MCIF_write                                      |   5877|
|524   |        u_cq                                      |NV_NVDLA_MCIF_WRITE_cq                                   |   1460|
|525   |          adr_ram                                 |nv_ram_rwst_256x8                                        |     69|
|526   |          nvdla_core_clk_mgate                    |NV_CLK_gate_power_230                                    |     12|
|527   |            p_clkgate                             |CKLNQD12_233                                             |     12|
|528   |          nvdla_core_clk_rd_mgate_skid            |NV_CLK_gate_power_231                                    |     24|
|529   |            p_clkgate                             |CKLNQD12_232                                             |     24|
|530   |          ram                                     |nv_ram_rws_256x3                                         |    286|
|531   |        u_eg                                      |NV_NVDLA_MCIF_WRITE_eg                                   |     37|
|532   |          u_pipe                                  |NV_NVDLA_MCIF_WRITE_EG_pipe                              |     34|
|533   |        u_ig                                      |NV_NVDLA_MCIF_WRITE_ig                                   |   4380|
|534   |          u_arb                                   |NV_NVDLA_MCIF_WRITE_IG_arb                               |   1343|
|535   |            pipe_0                                |NV_NVDLA_MCIF_WRITE_IG_ARB_pipe                          |     37|
|536   |            pipe_1                                |NV_NVDLA_MCIF_WRITE_IG_ARB_pipe_218                      |     37|
|537   |            pipe_2                                |NV_NVDLA_MCIF_WRITE_IG_ARB_pipe_219                      |     35|
|538   |            u_dfifo0                              |NV_NVDLA_MCIF_WRITE_IG_ARB_dfifo                         |    355|
|539   |              nvdla_core_clk_mgate                |NV_CLK_gate_power_227                                    |      3|
|540   |                p_clkgate                         |CKLNQD12_229                                             |      3|
|541   |              ram                                 |NV_NVDLA_MCIF_WRITE_IG_ARB_dfifo_flopram_rwsa_4x65_228   |    329|
|542   |            u_dfifo1                              |NV_NVDLA_MCIF_WRITE_IG_ARB_dfifo_220                     |    359|
|543   |              nvdla_core_clk_mgate                |NV_CLK_gate_power_224                                    |      3|
|544   |                p_clkgate                         |CKLNQD12_226                                             |      3|
|545   |              ram                                 |NV_NVDLA_MCIF_WRITE_IG_ARB_dfifo_flopram_rwsa_4x65_225   |    329|
|546   |            u_dfifo2                              |NV_NVDLA_MCIF_WRITE_IG_ARB_dfifo_221                     |    357|
|547   |              nvdla_core_clk_mgate                |NV_CLK_gate_power_222                                    |      4|
|548   |                p_clkgate                         |CKLNQD12_223                                             |      4|
|549   |              ram                                 |NV_NVDLA_MCIF_WRITE_IG_ARB_dfifo_flopram_rwsa_4x65       |    329|
|550   |            u_write_ig_arb                        |write_ig_arb                                             |    159|
|551   |          u_bpt0                                  |NV_NVDLA_MCIF_WRITE_IG_bpt                               |    846|
|552   |            pipe_p1                               |NV_NVDLA_MCIF_WRITE_IG_BPT_pipe_p1_214                   |    203|
|553   |            pipe_p2                               |NV_NVDLA_MCIF_WRITE_IG_BPT_pipe_p2_215                   |    207|
|554   |            pipe_p3                               |NV_NVDLA_MCIF_WRITE_IG_BPT_pipe_p3_216                   |    138|
|555   |            u_dfifo                               |NV_NVDLA_MCIF_WRITE_IG_BPT_dfifo_217                     |    200|
|556   |          u_bpt1                                  |NV_NVDLA_MCIF_WRITE_IG_bpt_208                           |    846|
|557   |            pipe_p1                               |NV_NVDLA_MCIF_WRITE_IG_BPT_pipe_p1_210                   |    203|
|558   |            pipe_p2                               |NV_NVDLA_MCIF_WRITE_IG_BPT_pipe_p2_211                   |    207|
|559   |            pipe_p3                               |NV_NVDLA_MCIF_WRITE_IG_BPT_pipe_p3_212                   |    138|
|560   |            u_dfifo                               |NV_NVDLA_MCIF_WRITE_IG_BPT_dfifo_213                     |    200|
|561   |          u_bpt2                                  |NV_NVDLA_MCIF_WRITE_IG_bpt_209                           |    849|
|562   |            pipe_p1                               |NV_NVDLA_MCIF_WRITE_IG_BPT_pipe_p1                       |    203|
|563   |            pipe_p2                               |NV_NVDLA_MCIF_WRITE_IG_BPT_pipe_p2                       |    207|
|564   |            pipe_p3                               |NV_NVDLA_MCIF_WRITE_IG_BPT_pipe_p3                       |    140|
|565   |            u_dfifo                               |NV_NVDLA_MCIF_WRITE_IG_BPT_dfifo                         |    201|
|566   |          u_cvt                                   |NV_NVDLA_MCIF_WRITE_IG_cvt                               |    496|
|567   |            pipe_p1                               |NV_NVDLA_MCIF_WRITE_IG_CVT_pipe_p1                       |     95|
|568   |            pipe_p2                               |NV_NVDLA_MCIF_WRITE_IG_CVT_pipe_p2                       |     70|
|569   |            pipe_p3                               |NV_NVDLA_MCIF_WRITE_IG_CVT_pipe_p3                       |     75|
|570   |            pipe_p4                               |NV_NVDLA_MCIF_WRITE_IG_CVT_pipe_p4                       |    220|
|571   |    u_NV_NVDLA_pdp                                |NV_NVDLA_pdp                                             |  30427|
|572   |      u_core                                      |NV_NVDLA_PDP_core                                        |   9018|
|573   |        u_cal1d                                   |NV_NVDLA_PDP_CORE_cal1d                                  |   5622|
|574   |          u_NV_NVDLA_PDP_cal1d_info_fifo          |NV_NVDLA_PDP_cal1d_info_fifo                             |    318|
|575   |            nvdla_core_clk_mgate                  |NV_CLK_gate_power_206                                    |      7|
|576   |              p_clkgate                           |CKLNQD12_207                                             |      7|
|577   |            ram                                   |NV_NVDLA_PDP_cal1d_info_fifo_flopram_rwsa_8x12           |    153|
|578   |          unit1d_0                                |NV_NVDLA_PDP_CORE_unit1d                                 |    629|
|579   |          unit1d_1                                |NV_NVDLA_PDP_CORE_unit1d_199                             |    614|
|580   |          unit1d_2                                |NV_NVDLA_PDP_CORE_unit1d_200                             |    620|
|581   |          unit1d_3                                |NV_NVDLA_PDP_CORE_unit1d_201                             |    631|
|582   |          unit1d_4                                |NV_NVDLA_PDP_CORE_unit1d_202                             |    678|
|583   |          unit1d_5                                |NV_NVDLA_PDP_CORE_unit1d_203                             |    602|
|584   |          unit1d_6                                |NV_NVDLA_PDP_CORE_unit1d_204                             |    610|
|585   |          unit1d_7                                |NV_NVDLA_PDP_CORE_unit1d_205                             |    650|
|586   |        u_cal2d                                   |NV_NVDLA_PDP_CORE_cal2d                                  |   2444|
|587   |          bank0_uram_0                            |nv_ram_rws_128x18                                        |     26|
|588   |          bank1_uram_0                            |nv_ram_rws_128x18_192                                    |     22|
|589   |          bank2_uram_0                            |nv_ram_rws_128x18_193                                    |     24|
|590   |          bank3_uram_0                            |nv_ram_rws_128x18_194                                    |     22|
|591   |          bank4_uram_0                            |nv_ram_rws_128x18_195                                    |     20|
|592   |          bank5_uram_0                            |nv_ram_rws_128x18_196                                    |     23|
|593   |          bank6_uram_0                            |nv_ram_rws_128x18_197                                    |     20|
|594   |          bank7_uram_0                            |nv_ram_rws_128x18_198                                    |     19|
|595   |        u_preproc                                 |NV_NVDLA_PDP_CORE_preproc                                |    161|
|596   |      u_nan                                       |NV_NVDLA_PDP_nan                                         |     33|
|597   |      u_rdma                                      |NV_NVDLA_PDP_rdma                                        |  13037|
|598   |        u_cq                                      |NV_NVDLA_PDP_RDMA_cq                                     |   6069|
|599   |          nvdla_core_clk_mgate                    |NV_CLK_gate_power_190                                    |      3|
|600   |            p_clkgate                             |CKLNQD12_191                                             |      3|
|601   |          ram                                     |NV_NVDLA_PDP_RDMA_cq_flopram_rwsa_256x18                 |   5897|
|602   |        u_eg                                      |NV_NVDLA_PDP_RDMA_eg                                     |   4831|
|603   |          NV_NVDLA_PDP_RDMA_rdrsp                 |NV_NVDLA_DMAIF_rdrsp_156                                 |    475|
|604   |          u_lat_fifo                              |NV_NVDLA_PDP_RDMA_lat_fifo_65x8                          |    144|
|605   |            nvdla_core_clk_mgate                  |NV_CLK_gate_power_187                                    |      2|
|606   |              p_clkgate                           |CKLNQD12_189                                             |      2|
|607   |            ram                                   |nv_ram_rwsp_8x65_188                                     |    115|
|608   |          u_ro0_fifo                              |NV_NVDLA_PDP_RDMA_ro_fifo_32x8                           |    520|
|609   |            nvdla_core_clk_mgate                  |NV_CLK_gate_power_184                                    |      8|
|610   |              p_clkgate                           |CKLNQD12_186                                             |      8|
|611   |            ram                                   |NV_NVDLA_PDP_RDMA_ro_fifo_32x8_flopram_rwsa_32x8_185     |    419|
|612   |          u_ro1_fifo                              |NV_NVDLA_PDP_RDMA_ro_fifo_32x8_157                       |    486|
|613   |            nvdla_core_clk_mgate                  |NV_CLK_gate_power_181                                    |      5|
|614   |              p_clkgate                           |CKLNQD12_183                                             |      5|
|615   |            ram                                   |NV_NVDLA_PDP_RDMA_ro_fifo_32x8_flopram_rwsa_32x8_182     |    419|
|616   |          u_ro2_fifo                              |NV_NVDLA_PDP_RDMA_ro_fifo_32x8_158                       |    486|
|617   |            nvdla_core_clk_mgate                  |NV_CLK_gate_power_178                                    |      5|
|618   |              p_clkgate                           |CKLNQD12_180                                             |      5|
|619   |            ram                                   |NV_NVDLA_PDP_RDMA_ro_fifo_32x8_flopram_rwsa_32x8_179     |    419|
|620   |          u_ro3_fifo                              |NV_NVDLA_PDP_RDMA_ro_fifo_32x8_159                       |    514|
|621   |            nvdla_core_clk_mgate                  |NV_CLK_gate_power_175                                    |      8|
|622   |              p_clkgate                           |CKLNQD12_177                                             |      8|
|623   |            ram                                   |NV_NVDLA_PDP_RDMA_ro_fifo_32x8_flopram_rwsa_32x8_176     |    419|
|624   |          u_ro4_fifo                              |NV_NVDLA_PDP_RDMA_ro_fifo_32x8_160                       |    488|
|625   |            nvdla_core_clk_mgate                  |NV_CLK_gate_power_172                                    |      6|
|626   |              p_clkgate                           |CKLNQD12_174                                             |      6|
|627   |            ram                                   |NV_NVDLA_PDP_RDMA_ro_fifo_32x8_flopram_rwsa_32x8_173     |    419|
|628   |          u_ro5_fifo                              |NV_NVDLA_PDP_RDMA_ro_fifo_32x8_161                       |    486|
|629   |            nvdla_core_clk_mgate                  |NV_CLK_gate_power_169                                    |      5|
|630   |              p_clkgate                           |CKLNQD12_171                                             |      5|
|631   |            ram                                   |NV_NVDLA_PDP_RDMA_ro_fifo_32x8_flopram_rwsa_32x8_170     |    419|
|632   |          u_ro6_fifo                              |NV_NVDLA_PDP_RDMA_ro_fifo_32x8_162                       |    488|
|633   |            nvdla_core_clk_mgate                  |NV_CLK_gate_power_166                                    |      7|
|634   |              p_clkgate                           |CKLNQD12_168                                             |      7|
|635   |            ram                                   |NV_NVDLA_PDP_RDMA_ro_fifo_32x8_flopram_rwsa_32x8_167     |    419|
|636   |          u_ro7_fifo                              |NV_NVDLA_PDP_RDMA_ro_fifo_32x8_163                       |    496|
|637   |            nvdla_core_clk_mgate                  |NV_CLK_gate_power_164                                    |      7|
|638   |              p_clkgate                           |CKLNQD12_165                                             |      7|
|639   |            ram                                   |NV_NVDLA_PDP_RDMA_ro_fifo_32x8_flopram_rwsa_32x8         |    420|
|640   |        u_ig                                      |NV_NVDLA_PDP_RDMA_ig                                     |    616|
|641   |          NV_NVDLA_PDP_RDMA_rdreq                 |NV_NVDLA_DMAIF_rdreq_155                                 |    134|
|642   |        u_reg                                     |NV_NVDLA_PDP_RDMA_reg                                    |   1186|
|643   |          u_dual_reg_d0                           |NV_NVDLA_PDP_RDMA_REG_dual                               |    478|
|644   |          u_dual_reg_d1                           |NV_NVDLA_PDP_RDMA_REG_dual_154                           |    566|
|645   |          u_single_reg                            |NV_NVDLA_PDP_RDMA_REG_single                             |     40|
|646   |        u_slcg                                    |NV_NVDLA_PDP_slcg_151                                    |      3|
|647   |          nvdla_core_clk_slcg_0                   |NV_CLK_gate_power_152                                    |      2|
|648   |            p_clkgate                             |CKLNQD12_153                                             |      2|
|649   |      u_reg                                       |NV_NVDLA_PDP_reg                                         |   3432|
|650   |        u_dual_reg_d0                             |NV_NVDLA_PDP_REG_dual                                    |   1128|
|651   |        u_dual_reg_d1                             |NV_NVDLA_PDP_REG_dual_150                                |   2008|
|652   |        u_single_reg                              |NV_NVDLA_PDP_REG_single                                  |    117|
|653   |      u_slcg_core                                 |NV_NVDLA_PDP_slcg                                        |     12|
|654   |        nvdla_core_clk_slcg_0                     |NV_CLK_gate_power_148                                    |     12|
|655   |          p_clkgate                               |CKLNQD12_149                                             |     12|
|656   |      u_wdma                                      |NV_NVDLA_PDP_wdma                                        |   4895|
|657   |        NV_NVDLA_PDP_WDMA_wr                      |NV_NVDLA_DMAIF_wr_113                                    |    218|
|658   |        u_cmd                                     |NV_NVDLA_PDP_WDMA_cmd                                    |    455|
|659   |          u_fifo                                  |NV_NVDLA_PDP_WDMA_CMD_fifo                               |    198|
|660   |            nvdla_core_clk_mgate                  |NV_CLK_gate_power_146                                    |      3|
|661   |              p_clkgate                           |CKLNQD12_147                                             |      3|
|662   |            ram                                   |NV_NVDLA_PDP_WDMA_CMD_fifo_flopram_rwsa_1x80             |    158|
|663   |        u_dat                                     |NV_NVDLA_PDP_WDMA_dat                                    |   4013|
|664   |          u_dat0_fifo0                            |NV_NVDLA_PDP_WDMA_DAT_fifo_32x8                          |    493|
|665   |            nvdla_core_clk_mgate                  |NV_CLK_gate_power_143                                    |     12|
|666   |              p_clkgate                           |CKLNQD12_145                                             |     12|
|667   |            ram                                   |NV_NVDLA_PDP_WDMA_DAT_fifo_32x8_flopram_rwsa_32x8_144    |    414|
|668   |          u_dat0_fifo1                            |NV_NVDLA_PDP_WDMA_DAT_fifo_32x8_116                      |    490|
|669   |            nvdla_core_clk_mgate                  |NV_CLK_gate_power_140                                    |     11|
|670   |              p_clkgate                           |CKLNQD12_142                                             |     11|
|671   |            ram                                   |NV_NVDLA_PDP_WDMA_DAT_fifo_32x8_flopram_rwsa_32x8_141    |    414|
|672   |          u_dat0_fifo2                            |NV_NVDLA_PDP_WDMA_DAT_fifo_32x8_117                      |    494|
|673   |            nvdla_core_clk_mgate                  |NV_CLK_gate_power_137                                    |     11|
|674   |              p_clkgate                           |CKLNQD12_139                                             |     11|
|675   |            ram                                   |NV_NVDLA_PDP_WDMA_DAT_fifo_32x8_flopram_rwsa_32x8_138    |    415|
|676   |          u_dat0_fifo3                            |NV_NVDLA_PDP_WDMA_DAT_fifo_32x8_118                      |    493|
|677   |            nvdla_core_clk_mgate                  |NV_CLK_gate_power_134                                    |     11|
|678   |              p_clkgate                           |CKLNQD12_136                                             |     11|
|679   |            ram                                   |NV_NVDLA_PDP_WDMA_DAT_fifo_32x8_flopram_rwsa_32x8_135    |    414|
|680   |          u_dat0_fifo4                            |NV_NVDLA_PDP_WDMA_DAT_fifo_32x8_119                      |    496|
|681   |            nvdla_core_clk_mgate                  |NV_CLK_gate_power_131                                    |     11|
|682   |              p_clkgate                           |CKLNQD12_133                                             |     11|
|683   |            ram                                   |NV_NVDLA_PDP_WDMA_DAT_fifo_32x8_flopram_rwsa_32x8_132    |    414|
|684   |          u_dat0_fifo5                            |NV_NVDLA_PDP_WDMA_DAT_fifo_32x8_120                      |    492|
|685   |            nvdla_core_clk_mgate                  |NV_CLK_gate_power_128                                    |     11|
|686   |              p_clkgate                           |CKLNQD12_130                                             |     11|
|687   |            ram                                   |NV_NVDLA_PDP_WDMA_DAT_fifo_32x8_flopram_rwsa_32x8_129    |    414|
|688   |          u_dat0_fifo6                            |NV_NVDLA_PDP_WDMA_DAT_fifo_32x8_121                      |    498|
|689   |            nvdla_core_clk_mgate                  |NV_CLK_gate_power_125                                    |      8|
|690   |              p_clkgate                           |CKLNQD12_127                                             |      8|
|691   |            ram                                   |NV_NVDLA_PDP_WDMA_DAT_fifo_32x8_flopram_rwsa_32x8_126    |    415|
|692   |          u_dat0_fifo7                            |NV_NVDLA_PDP_WDMA_DAT_fifo_32x8_122                      |    547|
|693   |            nvdla_core_clk_mgate                  |NV_CLK_gate_power_123                                    |     12|
|694   |              p_clkgate                           |CKLNQD12_124                                             |     12|
|695   |            ram                                   |NV_NVDLA_PDP_WDMA_DAT_fifo_32x8_flopram_rwsa_32x8        |    415|
|696   |        u_intr_fifo                               |NV_NVDLA_PDP_WDMA_intr_fifo                              |     16|
|697   |          nvdla_core_clk_mgate                    |NV_CLK_gate_power_114                                    |      3|
|698   |            p_clkgate                             |CKLNQD12_115                                             |      3|
|699   |    u_sync_core_reset                             |NV_NVDLA_core_reset                                      |     16|
|700   |      sync_reset_synced_core_rstn                 |sync_reset_105                                           |      4|
|701   |        NV_GENERIC_CELL                           |p_SSYNC2DO_C_PP_110                                      |      4|
|702   |      sync_reset_synced_dla_rstn                  |sync_reset_106                                           |      3|
|703   |        NV_GENERIC_CELL                           |p_SSYNC2DO_C_PP_109                                      |      3|
|704   |      sync_reset_synced_rstn                      |sync_reset_107                                           |      7|
|705   |        NV_GENERIC_CELL                           |p_SSYNC2DO_C_PP_108                                      |      7|
|706   |    u_sync_falcon_reset                           |NV_NVDLA_reset                                           |      3|
|707   |      sync_reset_synced_rstn                      |sync_reset                                               |      3|
|708   |        NV_GENERIC_CELL                           |p_SSYNC2DO_C_PP                                          |      3|
|709   |  u_partition_p                                   |NV_NVDLA_partition_p                                     |  27355|
|710   |    u_NV_NVDLA_sdp                                |NV_NVDLA_sdp                                             |  27352|
|711   |      u_core                                      |NV_NVDLA_SDP_core                                        |   6065|
|712   |        pipe_p11                                  |NV_NVDLA_SDP_CORE_pipe_p11                               |     21|
|713   |        u_NV_NVDLA_SDP_cmux                       |NV_NVDLA_SDP_cmux                                        |    267|
|714   |          pipe_p1                                 |NV_NVDLA_SDP_CMUX_pipe_p1                                |    124|
|715   |          pipe_p2                                 |NV_NVDLA_SDP_CMUX_pipe_p2                                |    141|
|716   |        u_bn                                      |NV_NVDLA_SDP_HLS_x2_int                                  |   1368|
|717   |          u_sdp_x_alu_0                           |NV_NVDLA_SDP_HLS_X_int_alu_93                            |    524|
|718   |            pipe_p1                               |NV_NVDLA_SDP_HLS_X_INT_ALU_pipe_p1_101                   |    328|
|719   |            pipe_p2                               |NV_NVDLA_SDP_HLS_X_INT_ALU_pipe_p2_102                   |    174|
|720   |            x_alu_shiftleft_su                    |NV_NVDLA_HLS_shiftleftsu_103                             |      4|
|721   |          u_sdp_x_mul_0                           |NV_NVDLA_SDP_HLS_X_int_mul_94                            |    633|
|722   |            pipe_p1                               |NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_99                    |    614|
|723   |            x_mul_prelu                           |NV_NVDLA_SDP_HLS_prelu_100                               |     19|
|724   |          u_sdp_x_relu_0                          |NV_NVDLA_SDP_HLS_X_int_relu_95                           |     73|
|725   |            pipe_p1                               |NV_NVDLA_SDP_HLS_X_INT_RELU_pipe_p1_98                   |     73|
|726   |          u_sdp_x_trt_0                           |NV_NVDLA_SDP_HLS_X_int_trt_96                            |    138|
|727   |            pipe_p1                               |NV_NVDLA_SDP_HLS_X_INT_TRT_pipe_p1_97                    |    138|
|728   |        u_bn_alu_pack                             |NV_NVDLA_SDP_RDMA_pack__parameterized0                   |    327|
|729   |        u_bn_dppack                               |NV_NVDLA_SDP_CORE_pack                                   |     69|
|730   |        u_bn_dpunpack                             |NV_NVDLA_SDP_CORE_unpack                                 |     34|
|731   |        u_bn_mul_pack                             |NV_NVDLA_SDP_RDMA_pack__parameterized0_84                |    204|
|732   |        u_bs                                      |NV_NVDLA_SDP_HLS_x1_int                                  |   1369|
|733   |          u_sdp_x_alu_0                           |NV_NVDLA_SDP_HLS_X_int_alu                               |    524|
|734   |            pipe_p1                               |NV_NVDLA_SDP_HLS_X_INT_ALU_pipe_p1                       |    328|
|735   |            pipe_p2                               |NV_NVDLA_SDP_HLS_X_INT_ALU_pipe_p2                       |    174|
|736   |            x_alu_shiftleft_su                    |NV_NVDLA_HLS_shiftleftsu                                 |      4|
|737   |          u_sdp_x_mul_0                           |NV_NVDLA_SDP_HLS_X_int_mul                               |    633|
|738   |            pipe_p1                               |NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1                       |    614|
|739   |            x_mul_prelu                           |NV_NVDLA_SDP_HLS_prelu                                   |     19|
|740   |          u_sdp_x_relu_0                          |NV_NVDLA_SDP_HLS_X_int_relu                              |     74|
|741   |            pipe_p1                               |NV_NVDLA_SDP_HLS_X_INT_RELU_pipe_p1                      |     74|
|742   |          u_sdp_x_trt_0                           |NV_NVDLA_SDP_HLS_X_int_trt                               |    138|
|743   |            pipe_p1                               |NV_NVDLA_SDP_HLS_X_INT_TRT_pipe_p1                       |    138|
|744   |        u_bs_alu_pack                             |NV_NVDLA_SDP_RDMA_pack__parameterized0_85                |    327|
|745   |        u_bs_dppack                               |NV_NVDLA_SDP_CORE_pack_86                                |     69|
|746   |        u_bs_dpunpack                             |NV_NVDLA_SDP_CORE_unpack_87                              |     68|
|747   |        u_bs_mul_pack                             |NV_NVDLA_SDP_RDMA_pack__parameterized0_88                |    204|
|748   |        u_c                                       |NV_NVDLA_SDP_HLS_c                                       |    649|
|749   |          c_int_0                                 |NV_NVDLA_SDP_HLS_C_int                                   |    649|
|750   |            pipe_p1                               |NV_NVDLA_SDP_HLS_C_INT_pipe_p1                           |     77|
|751   |            pipe_p2                               |NV_NVDLA_SDP_HLS_C_INT_pipe_p2                           |    463|
|752   |            pipe_p3                               |NV_NVDLA_SDP_HLS_C_INT_pipe_p3                           |     62|
|753   |            pipe_p4                               |NV_NVDLA_SDP_HLS_C_INT_pipe_p4                           |     36|
|754   |        u_dpin_pack                               |NV_NVDLA_SDP_RDMA_pack                                   |    143|
|755   |        u_dpout_unpack                            |NV_NVDLA_SDP_CORE_unpack__parameterized0                 |     87|
|756   |        u_gate                                    |NV_NVDLA_SDP_CORE_gate                                   |      6|
|757   |          nvdla_core_clk_slcg_0                   |NV_CLK_gate_power_89                                     |      3|
|758   |            p_clkgate                             |CKLNQD12_92                                              |      3|
|759   |          nvdla_core_clk_slcg_1                   |NV_CLK_gate_power_90                                     |      3|
|760   |            p_clkgate                             |CKLNQD12_91                                              |      3|
|761   |      u_rdma                                      |NV_NVDLA_SDP_rdma                                        |  16034|
|762   |        u_brdma                                   |NV_NVDLA_SDP_brdma                                       |   4317|
|763   |          u_NV_NVDLA_SDP_RDMA_dmaif               |NV_NVDLA_SDP_RDMA_dmaif_50                               |    535|
|764   |            NV_NVDLA_SDP_RDMA_rdreq               |NV_NVDLA_DMAIF_rdreq_82                                  |    128|
|765   |            NV_NVDLA_SDP_RDMA_rdrsp               |NV_NVDLA_DMAIF_rdrsp_83                                  |    406|
|766   |          u_cq                                    |NV_NVDLA_SDP_BRDMA_cq_16x16                              |     78|
|767   |            nvdla_core_clk_mgate                  |NV_CLK_gate_power_79                                     |      4|
|768   |              p_clkgate                           |CKLNQD12_81                                              |      4|
|769   |            ram                                   |nv_ram_rwsp_16x16_80                                     |     34|
|770   |          u_eg                                    |NV_NVDLA_SDP_RDMA_eg_51                                  |   3448|
|771   |            u_alu                                 |NV_NVDLA_SDP_RDMA_EG_ro_58                               |   1425|
|772   |              pipe_p1                             |NV_NVDLA_SDP_RDMA_EG_RO_pipe_p1_70                       |    348|
|773   |              u_roc                               |NV_NVDLA_SDP_RDMA_EG_RO_cfifo_71                         |     72|
|774   |                nvdla_core_clk_mgate              |NV_CLK_gate_power_76                                     |      6|
|775   |                  p_clkgate                       |CKLNQD12_78                                              |      6|
|776   |                ram                               |NV_NVDLA_SDP_RDMA_EG_RO_cfifo_flopram_rwsa_4x2_77        |     36|
|777   |              u_rod0                              |NV_NVDLA_SDP_RDMA_EG_RO_dfifo_72                         |    165|
|778   |              u_rod1                              |NV_NVDLA_SDP_RDMA_EG_RO_dfifo_73                         |    194|
|779   |              u_rod2                              |NV_NVDLA_SDP_RDMA_EG_RO_dfifo_74                         |    361|
|780   |              u_rod3                              |NV_NVDLA_SDP_RDMA_EG_RO_dfifo_75                         |    199|
|781   |            u_mul                                 |NV_NVDLA_SDP_RDMA_EG_ro_59                               |   1436|
|782   |              pipe_p1                             |NV_NVDLA_SDP_RDMA_EG_RO_pipe_p1_61                       |    349|
|783   |              u_roc                               |NV_NVDLA_SDP_RDMA_EG_RO_cfifo_62                         |     74|
|784   |                nvdla_core_clk_mgate              |NV_CLK_gate_power_67                                     |      7|
|785   |                  p_clkgate                       |CKLNQD12_69                                              |      7|
|786   |                ram                               |NV_NVDLA_SDP_RDMA_EG_RO_cfifo_flopram_rwsa_4x2_68        |     36|
|787   |              u_rod0                              |NV_NVDLA_SDP_RDMA_EG_RO_dfifo_63                         |    167|
|788   |              u_rod1                              |NV_NVDLA_SDP_RDMA_EG_RO_dfifo_64                         |    196|
|789   |              u_rod2                              |NV_NVDLA_SDP_RDMA_EG_RO_dfifo_65                         |    363|
|790   |              u_rod3                              |NV_NVDLA_SDP_RDMA_EG_RO_dfifo_66                         |    201|
|791   |            u_rdma_unpack                         |NV_NVDLA_SDP_RDMA_unpack_60                              |    544|
|792   |          u_gate                                  |NV_NVDLA_SDP_BRDMA_gate                                  |      4|
|793   |            nvdla_core_clk_slcg_0                 |NV_CLK_gate_power_56                                     |      2|
|794   |              p_clkgate                           |CKLNQD12_57                                              |      2|
|795   |          u_ig                                    |NV_NVDLA_SDP_RDMA_ig_52                                  |    193|
|796   |          u_lat_fifo                              |NV_NVDLA_SDP_BRDMA_lat_fifo_16x65                        |     58|
|797   |            nvdla_core_clk_mgate                  |NV_CLK_gate_power_53                                     |      6|
|798   |              p_clkgate                           |CKLNQD12_55                                              |      6|
|799   |            ram                                   |nv_ram_rwsp_16x65_54                                     |     12|
|800   |        u_mrdma                                   |NV_NVDLA_SDP_mrdma                                       |   2660|
|801   |          u_NV_NVDLA_SDP_RDMA_dmaif               |NV_NVDLA_SDP_RDMA_dmaif_33                               |    534|
|802   |            NV_NVDLA_SDP_RDMA_rdreq               |NV_NVDLA_DMAIF_rdreq_48                                  |    129|
|803   |            NV_NVDLA_SDP_RDMA_rdrsp               |NV_NVDLA_DMAIF_rdrsp_49                                  |    404|
|804   |          u_cq                                    |NV_NVDLA_SDP_MRDMA_cq_16x14                              |     73|
|805   |            nvdla_core_clk_mgate                  |NV_CLK_gate_power_46                                     |      5|
|806   |              p_clkgate                           |CKLNQD12_47                                              |      5|
|807   |            ram                                   |nv_ram_rwsp_16x14                                        |     29|
|808   |          u_eg                                    |NV_NVDLA_SDP_MRDMA_eg                                    |   1865|
|809   |            u_cmd                                 |NV_NVDLA_SDP_MRDMA_EG_cmd                                |    249|
|810   |              u_dfifo                             |NV_NVDLA_SDP_MRDMA_EG_CMD_dfifo                          |    118|
|811   |                nvdla_core_clk_mgate              |NV_CLK_gate_power_44                                     |      3|
|812   |                  p_clkgate                       |CKLNQD12_45                                              |      3|
|813   |                ram                               |NV_NVDLA_SDP_MRDMA_EG_CMD_dfifo_flopram_rwsa_4x15        |     92|
|814   |              u_sfifo                             |NV_NVDLA_SDP_MRDMA_EG_CMD_sfifo                          |    116|
|815   |                nvdla_core_clk_mgate              |NV_CLK_gate_power_42                                     |      2|
|816   |                  p_clkgate                       |CKLNQD12_43                                              |      2|
|817   |                ram                               |NV_NVDLA_SDP_MRDMA_EG_CMD_sfifo_flopram_rwsa_4x13        |     83|
|818   |            u_din                                 |NV_NVDLA_SDP_MRDMA_EG_din                                |   1337|
|819   |              u_lat_fifo                          |NV_NVDLA_SDP_MRDMA_EG_lat_fifo_8x65                      |    126|
|820   |                nvdla_core_clk_mgate              |NV_CLK_gate_power_40                                     |      5|
|821   |                  p_clkgate                       |CKLNQD12_41                                              |      5|
|822   |                ram                               |nv_ram_rwsp_8x65                                         |     86|
|823   |              u_pfifo0                            |NV_NVDLA_SDP_MRDMA_EG_pfifo                              |    195|
|824   |              u_pfifo1                            |NV_NVDLA_SDP_MRDMA_EG_pfifo_36                           |    195|
|825   |              u_pfifo2                            |NV_NVDLA_SDP_MRDMA_EG_pfifo_37                           |    195|
|826   |              u_pfifo3                            |NV_NVDLA_SDP_MRDMA_EG_pfifo_38                           |    317|
|827   |              u_rdma_unpack                       |NV_NVDLA_SDP_RDMA_unpack_39                              |    280|
|828   |            u_dout                                |NV_NVDLA_SDP_MRDMA_EG_dout                               |    279|
|829   |              pipe_p1                             |NV_NVDLA_SDP_MRDMA_EG_DOUT_pipe_p1                       |    250|
|830   |          u_gate                                  |NV_NVDLA_SDP_MRDMA_gate                                  |      4|
|831   |            nvdla_core_clk_slcg_0                 |NV_CLK_gate_power_34                                     |      2|
|832   |              p_clkgate                           |CKLNQD12_35                                              |      2|
|833   |          u_ig                                    |NV_NVDLA_SDP_MRDMA_ig                                    |    183|
|834   |        u_nrdma                                   |NV_NVDLA_SDP_nrdma                                       |   4317|
|835   |          u_NV_NVDLA_SDP_RDMA_dmaif               |NV_NVDLA_SDP_RDMA_dmaif                                  |    535|
|836   |            NV_NVDLA_SDP_RDMA_rdreq               |NV_NVDLA_DMAIF_rdreq                                     |    128|
|837   |            NV_NVDLA_SDP_RDMA_rdrsp               |NV_NVDLA_DMAIF_rdrsp                                     |    406|
|838   |          u_cq                                    |NV_NVDLA_SDP_NRDMA_cq_16x16                              |     78|
|839   |            nvdla_core_clk_mgate                  |NV_CLK_gate_power_31                                     |      4|
|840   |              p_clkgate                           |CKLNQD12_32                                              |      4|
|841   |            ram                                   |nv_ram_rwsp_16x16                                        |     34|
|842   |          u_eg                                    |NV_NVDLA_SDP_RDMA_eg                                     |   3448|
|843   |            u_alu                                 |NV_NVDLA_SDP_RDMA_EG_ro                                  |   1425|
|844   |              pipe_p1                             |NV_NVDLA_SDP_RDMA_EG_RO_pipe_p1_22                       |    348|
|845   |              u_roc                               |NV_NVDLA_SDP_RDMA_EG_RO_cfifo_23                         |     72|
|846   |                nvdla_core_clk_mgate              |NV_CLK_gate_power_28                                     |      6|
|847   |                  p_clkgate                       |CKLNQD12_30                                              |      6|
|848   |                ram                               |NV_NVDLA_SDP_RDMA_EG_RO_cfifo_flopram_rwsa_4x2_29        |     36|
|849   |              u_rod0                              |NV_NVDLA_SDP_RDMA_EG_RO_dfifo_24                         |    165|
|850   |              u_rod1                              |NV_NVDLA_SDP_RDMA_EG_RO_dfifo_25                         |    194|
|851   |              u_rod2                              |NV_NVDLA_SDP_RDMA_EG_RO_dfifo_26                         |    361|
|852   |              u_rod3                              |NV_NVDLA_SDP_RDMA_EG_RO_dfifo_27                         |    199|
|853   |            u_mul                                 |NV_NVDLA_SDP_RDMA_EG_ro_16                               |   1436|
|854   |              pipe_p1                             |NV_NVDLA_SDP_RDMA_EG_RO_pipe_p1                          |    349|
|855   |              u_roc                               |NV_NVDLA_SDP_RDMA_EG_RO_cfifo                            |     74|
|856   |                nvdla_core_clk_mgate              |NV_CLK_gate_power_20                                     |      7|
|857   |                  p_clkgate                       |CKLNQD12_21                                              |      7|
|858   |                ram                               |NV_NVDLA_SDP_RDMA_EG_RO_cfifo_flopram_rwsa_4x2           |     36|
|859   |              u_rod0                              |NV_NVDLA_SDP_RDMA_EG_RO_dfifo                            |    167|
|860   |              u_rod1                              |NV_NVDLA_SDP_RDMA_EG_RO_dfifo_17                         |    196|
|861   |              u_rod2                              |NV_NVDLA_SDP_RDMA_EG_RO_dfifo_18                         |    363|
|862   |              u_rod3                              |NV_NVDLA_SDP_RDMA_EG_RO_dfifo_19                         |    201|
|863   |            u_rdma_unpack                         |NV_NVDLA_SDP_RDMA_unpack                                 |    544|
|864   |          u_gate                                  |NV_NVDLA_SDP_NRDMA_gate                                  |      4|
|865   |            nvdla_core_clk_slcg_0                 |NV_CLK_gate_power_14                                     |      2|
|866   |              p_clkgate                           |CKLNQD12_15                                              |      2|
|867   |          u_ig                                    |NV_NVDLA_SDP_RDMA_ig                                     |    193|
|868   |          u_lat_fifo                              |NV_NVDLA_SDP_NRDMA_lat_fifo_16x65                        |     58|
|869   |            nvdla_core_clk_mgate                  |NV_CLK_gate_power_12                                     |      6|
|870   |              p_clkgate                           |CKLNQD12_13                                              |      6|
|871   |            ram                                   |nv_ram_rwsp_16x65                                        |     12|
|872   |        u_reg                                     |NV_NVDLA_SDP_RDMA_reg                                    |   3239|
|873   |          u_dual_reg_d0                           |NV_NVDLA_SDP_RDMA_REG_dual                               |   1282|
|874   |          u_dual_reg_d1                           |NV_NVDLA_SDP_RDMA_REG_dual_11                            |   1489|
|875   |          u_single_reg                            |NV_NVDLA_SDP_RDMA_REG_single                             |    115|
|876   |      u_reg                                       |NV_NVDLA_SDP_reg                                         |   3183|
|877   |        u_dual_reg_d0                             |NV_NVDLA_SDP_REG_dual                                    |   1050|
|878   |        u_dual_reg_d1                             |NV_NVDLA_SDP_REG_dual_10                                 |   1236|
|879   |        u_single_reg                              |NV_NVDLA_SDP_REG_single                                  |    510|
|880   |      u_wdma                                      |NV_NVDLA_SDP_wdma                                        |   2070|
|881   |        u_cmd                                     |NV_NVDLA_SDP_WDMA_cmd                                    |    583|
|882   |          u_dfifo                                 |NV_NVDLA_SDP_WDMA_CMD_dfifo                              |    311|
|883   |            nvdla_core_clk_mgate                  |NV_CLK_gate_power_8                                      |      2|
|884   |              p_clkgate                           |CKLNQD12_9                                               |      2|
|885   |            ram                                   |NV_NVDLA_SDP_WDMA_CMD_dfifo_flopram_rwsa_4x44            |    277|
|886   |          u_sfifo                                 |NV_NVDLA_SDP_WDMA_CMD_sfifo                              |    135|
|887   |            nvdla_core_clk_mgate                  |NV_CLK_gate_power_6                                      |      2|
|888   |              p_clkgate                           |CKLNQD12_7                                               |      2|
|889   |            ram                                   |NV_NVDLA_SDP_WDMA_CMD_sfifo_flopram_rwsa_4x15            |     97|
|890   |        u_dat                                     |NV_NVDLA_SDP_WDMA_dat                                    |   1241|
|891   |          u_in                                    |NV_NVDLA_SDP_WDMA_DAT_in                                 |    986|
|892   |            u_dfifo0                              |NV_NVDLA_SDP_WDMA_DAT_IN_dfifo                           |    217|
|893   |            u_dfifo1                              |NV_NVDLA_SDP_WDMA_DAT_IN_dfifo_3                         |    280|
|894   |            u_dfifo2                              |NV_NVDLA_SDP_WDMA_DAT_IN_dfifo_4                         |    218|
|895   |            u_dfifo3                              |NV_NVDLA_SDP_WDMA_DAT_IN_dfifo_5                         |    217|
|896   |          u_out                                   |NV_NVDLA_SDP_WDMA_DAT_out                                |    255|
|897   |        u_dmaif_wr                                |NV_NVDLA_DMAIF_wr                                        |    151|
|898   |        u_gate                                    |NV_NVDLA_SDP_WDMA_gate                                   |      5|
|899   |          nvdla_core_clk_slcg_0                   |NV_CLK_gate_power_1                                      |      4|
|900   |            p_clkgate                             |CKLNQD12_2                                               |      4|
|901   |        u_intr                                    |NV_NVDLA_SDP_WDMA_intr                                   |     89|
|902   |          u_NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo |NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo                    |     16|
|903   |            nvdla_core_clk_mgate                  |NV_CLK_gate_power                                        |      3|
|904   |              p_clkgate                           |CKLNQD12                                                 |      3|
|905   |    u_global_clk_ovr_on_sync                      |NV_NVDLA_sync3d_s                                        |      3|
|906   |      sync_0                                      |sync3d_s_ppp                                             |      3|
|907   |        NV_GENERIC_CELL                           |p_SSYNC3DO_S_PPP                                         |      3|
+------+--------------------------------------------------+---------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:11:36 ; elapsed = 00:12:01 . Memory (MB): peak = 1658.078 ; gain = 1208.168
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3568 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:11:36 ; elapsed = 00:12:31 . Memory (MB): peak = 1658.078 ; gain = 1208.168
Synthesis Optimization Complete : Time (s): cpu = 00:11:36 ; elapsed = 00:12:31 . Memory (MB): peak = 1658.078 ; gain = 1208.168
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1717.109 ; gain = 3.789
INFO: [Netlist 29-17] Analyzing 10236 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 1905.578 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 93 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 54 instances
  RAM64M => RAM64M (RAMD64E(x4)): 35 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
1015 Infos, 426 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:12:36 ; elapsed = 00:13:42 . Memory (MB): peak = 1905.578 ; gain = 1480.500
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 1905.578 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/uni/2019-2020/thesis/cogitantium/nvdla/project_1/project_1.runs/synth_1/NV_nvdla.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:40 ; elapsed = 00:00:31 . Memory (MB): peak = 1905.578 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file NV_nvdla_utilization_synth.rpt -pb NV_nvdla_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan 28 22:16:39 2020...
