<stg><name>product</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZmlILi7ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0ELi6ELb1EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:0  %w_V_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %w_V)

]]></Node>
<StgValue><ssdm name="w_V_read"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZmlILi7ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0ELi6ELb1EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1  %a_V_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %a_V)

]]></Node>
<StgValue><ssdm name="a_V_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="11" op_0_bw="6">
<![CDATA[
_ZmlILi7ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0ELi6ELb1EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:2  %sext_ln728 = sext i6 %a_V_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln728"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="11" op_0_bw="7">
<![CDATA[
_ZmlILi7ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0ELi6ELb1EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:3  %sext_ln728_1 = sext i7 %w_V_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln728_1"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZmlILi7ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0ELi6ELb1EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:4  %mul_ln728 = mul i11 %sext_ln728, %sext_ln728_1

]]></Node>
<StgValue><ssdm name="mul_ln728"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="16" op_1_bw="11" op_2_bw="5">
<![CDATA[
_ZmlILi7ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0ELi6ELb1EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:5  %shl_ln = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %mul_ln728, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="16">
<![CDATA[
_ZmlILi7ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0ELi6ELb1EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:6  ret i16 %shl_ln

]]></Node>
<StgValue><ssdm name="ret_ln90"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="10" name="a_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="a_V"/></StgValue>
</port>
<port id="11" name="w_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="w_V"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="13" from="_ssdm_op_Read.ap_auto.i7" to="w_V_read" fromId="12" toId="2">
</dataflow>
<dataflow id="14" from="w_V" to="w_V_read" fromId="11" toId="2">
</dataflow>
<dataflow id="16" from="_ssdm_op_Read.ap_auto.i6" to="a_V_read" fromId="15" toId="3">
</dataflow>
<dataflow id="17" from="a_V" to="a_V_read" fromId="10" toId="3">
</dataflow>
<dataflow id="18" from="a_V_read" to="sext_ln728" fromId="3" toId="4">
</dataflow>
<dataflow id="19" from="w_V_read" to="sext_ln728_1" fromId="2" toId="5">
</dataflow>
<dataflow id="20" from="sext_ln728" to="mul_ln728" fromId="4" toId="6">
</dataflow>
<dataflow id="21" from="sext_ln728_1" to="mul_ln728" fromId="5" toId="6">
</dataflow>
<dataflow id="23" from="_ssdm_op_BitConcatenate.i16.i11.i5" to="shl_ln" fromId="22" toId="7">
</dataflow>
<dataflow id="24" from="mul_ln728" to="shl_ln" fromId="6" toId="7">
</dataflow>
<dataflow id="26" from="StgValue_25" to="shl_ln" fromId="25" toId="7">
</dataflow>
<dataflow id="27" from="shl_ln" to="ret_ln90" fromId="7" toId="8">
</dataflow>
</dataflows>


</stg>
