// Seed: 2308669423
module module_0 ();
  wand id_1;
  assign id_1 = 1'b0;
  tri id_2;
  assign id_2 = id_1;
  assign id_2 = ~id_2 - 1;
  assign module_1.id_2 = 0;
  logic [7:0] id_3;
  uwire id_4 = id_4 == 1'b0;
  assign id_1 = 1 * id_2;
  id_6(
      .id_0(id_4 - 1'b0), .id_1(id_4), .id_2(id_3[1]), .id_3(1)
  );
endmodule
module module_1;
  wire id_1;
  module_0 modCall_1 ();
  wor id_2;
  assign id_2#(
      .id_1(1),
      .id_2(1)
  ) = 1;
endmodule
