// Seed: 3375963122
module module_0 (
    output tri1 id_0,
    input  tri0 id_1,
    output wor  id_2,
    output wor  id_3,
    input  wire id_4,
    input  tri0 id_5
);
  id_7(
      .id_0(1),
      .id_1(1'b0),
      .id_2(id_2),
      .id_3(1),
      .id_4(id_5 ? {id_4, 1, 1, 1, 1'b0} ? 1 == id_1 : id_3 : id_2),
      .id_5(1),
      .id_6(id_2 & id_0 ? id_8 : 1),
      .id_7(),
      .id_8(1'd0),
      .id_9(id_1),
      .id_10(id_3),
      .id_11(id_1),
      .id_12(),
      .id_13(id_8),
      .id_14(id_8 ? 1'd0 : "" * id_5),
      .id_15(id_3)
  );
  wire id_9;
  assign id_3 = (1'd0);
  wire id_10;
  id_11(
      .id_0(1 ? id_3 : 1'b0), .id_1(id_3), .id_2(id_3)
  );
  wire id_12;
  id_13(
      1, 1'b0
  );
  wire id_14;
endmodule
module module_1 (
    output supply1 id_0,
    input supply1 id_1,
    output wand id_2,
    output supply1 void id_3,
    input supply0 id_4,
    input wor id_5,
    output supply0 id_6,
    input tri id_7,
    input wor id_8,
    input tri1 id_9,
    input tri id_10,
    input wand id_11,
    output supply1 id_12
);
  wand id_14;
  id_15(
      1'b0 ? id_10 : id_14, 1, 1 * (1 - id_12)
  ); module_0(
      id_0, id_11, id_12, id_14, id_9, id_4
  );
endmodule
