C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/MEM_WB.vhd {1 {vcom -work work -2002 -explicit -vopt C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/MEM_WB.vhd
Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package constants
-- Compiling entity mem_wb
-- Compiling architecture behavioral of mem_wb

} {} {}} C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/fitness_instruction_controller.vhd {1 {vcom -work work -2002 -explicit -vopt C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/fitness_instruction_controller.vhd
Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity fitness_instruction_controller
-- Compiling architecture behavioral of fitness_instruction_controller

} {} {}} C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/flip_flop.vhd {1 {vcom -work work -2002 -explicit -vopt C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/flip_flop.vhd
Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity flip_flop
-- Compiling architecture behavioral of flip_flop

} {} {}} C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/PRNG_tb.vhd {1 {vcom -work work -2002 -explicit -vopt C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/PRNG_tb.vhd
Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity prng_tb
-- Compiling architecture behavior of prng_tb

} {} {}} C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/register_file.vhd {1 {vcom -work work -2002 -explicit -vopt C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/register_file.vhd
Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Loading package mips_constant_pkg
-- Compiling entity register_file
-- Compiling architecture behavioral of register_file

} {} {}} C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/CONSTANTS.vhd {1 {vcom -work work -2002 -explicit -vopt C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/CONSTANTS.vhd
Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling package constants

} {} {}} C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/PRNG.vhd {1 {vcom -work work -2002 -explicit -vopt C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/PRNG.vhd
Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity prng
-- Compiling architecture behavioral of prng

} {} {}} C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/control_unit.vhd {1 {vcom -work work -2002 -explicit -vopt C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/control_unit.vhd
Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Loading package constants
-- Compiling entity control_unit
-- Compiling architecture behavioral of control_unit

} {} {}} C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/tb_ShifterVariable.vhd {0 {vcom -work work -2002 -explicit -vopt C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/tb_ShifterVariable.vhd
Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
-- Loading package standard
-- Loading package std_logic_1164
** Error: (vcom-11) Could not find work.alu_constants.
** Error: C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/tb_ShifterVariable.vhd(32): (vcom-1195) Cannot find expanded name "work.alu_constants".
** Error: C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/tb_ShifterVariable.vhd(32): Unknown expanded name.
** Error: C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/tb_ShifterVariable.vhd(34): VHDL Compiler exiting

} {5.0 9.0} {}} C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/Multiplier2.vhd {1 {vcom -work work -2002 -explicit -vopt C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/Multiplier2.vhd
Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_signed
-- Compiling entity multiplier2
-- Compiling architecture behavioral of multiplier2

} {} {}} C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/mutation_core.vhd {1 {vcom -work work -2002 -explicit -vopt C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/mutation_core.vhd
Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Compiling entity mutation_core
-- Compiling architecture behavioral of mutation_core

} {} {}} C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/write_back_stage.vhd {1 {vcom -work work -2002 -explicit -vopt C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/write_back_stage.vhd
Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package constants
-- Compiling entity write_back_stage
-- Compiling architecture behavioral of write_back_stage
-- Loading entity multiplexor4
-- Loading entity multiplexor

} {} {}} C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/crossover_core.vhd {1 {vcom -work work -2002 -explicit -vopt C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/crossover_core.vhd
Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Compiling entity crossover_core
-- Compiling architecture behavioral of crossover_core

} {} {}} C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/selection_core.vhd {1 {vcom -work work -2002 -explicit -vopt C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/selection_core.vhd
Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity selection_core
-- Compiling architecture behavioral of selection_core

} {} {}} C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/decode_stage.vhd {1 {vcom -work work -2002 -explicit -vopt C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/decode_stage.vhd
Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_signed
-- Loading package mips_constant_pkg
-- Loading package constants
-- Compiling entity decode_stage
-- Compiling architecture behavioral of decode_stage

} {} {}} C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/tb_bram.vhd {1 {vcom -work work -2002 -explicit -vopt C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/tb_bram.vhd
Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity tb_bram
-- Compiling architecture behavior of tb_bram

} {} {}} C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/tb_alu.vhd {0 {vcom -work work -2002 -explicit -vopt C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/tb_alu.vhd
Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
-- Loading package standard
-- Loading package std_logic_1164
** Error: (vcom-11) Could not find work.alu_constants.
** Error: C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/tb_alu.vhd(32): (vcom-1195) Cannot find expanded name "work.alu_constants".
** Error: C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/tb_alu.vhd(32): Unknown expanded name.
** Error: C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/tb_alu.vhd(34): VHDL Compiler exiting

} {5.0 9.0} {}} C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/Multiplier.vhd {1 {vcom -work work -2002 -explicit -vopt C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/Multiplier.vhd
Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_signed
-- Compiling entity multiplier
-- Compiling architecture behavioral of multiplier

} {} {}} C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/crossover_core_advanced_tb.vhd {1 {vcom -work work -2002 -explicit -vopt C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/crossover_core_advanced_tb.vhd
Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity crossover_core_advanced_tb
-- Compiling architecture behavior of crossover_core_advanced_tb

} {} {}} C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/forwarding_unit.vhd {1 {vcom -work work -2002 -explicit -vopt C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/forwarding_unit.vhd
Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Compiling entity forwarding_unit
-- Compiling architecture behavioral of forwarding_unit

} {} {}} C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/toplevel_genetic_pipeline.vhd {1 {vcom -work work -2002 -explicit -vopt C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/toplevel_genetic_pipeline.vhd
Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity toplevel_genetic_pipeline
-- Compiling architecture behavioral of toplevel_genetic_pipeline

} {} {}} C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/fitness_core_write_back.vhd {0 {vcom -work work -2002 -explicit -vopt C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/fitness_core_write_back.vhd
Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity fitness_core_write_back
** Error: C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/fitness_core_write_back.vhd(6): (vcom-1136) Unknown identifier "x".
** Error: C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/fitness_core_write_back.vhd(6): Type error in range expression.
** Error: C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/fitness_core_write_back.vhd(8): (vcom-1136) Unknown identifier "data_width".
** Error: C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/fitness_core_write_back.vhd(8): Bad expression in left bound of range expression.
** Error: C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/fitness_core_write_back.vhd(8): Type error in range expression.
** Error: C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/fitness_core_write_back.vhd(9): (vcom-1136) Unknown identifier "data_width".
** Error: C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/fitness_core_write_back.vhd(9): Bad expression in left bound of range expression.
** Error: C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/fitness_core_write_back.vhd(9): Type error in range expression.
** Error: C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/fitness_core_write_back.vhd(10): (vcom-1136) Unknown identifier "inst_width".
** Error: C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/fitness_core_write_back.vhd(10): Bad expression in left bound of range expression.
** Error: C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/fitness_core_write_back.vhd(10): Type error in range expression.
** Error: C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/fitness_core_write_back.vhd(11): (vcom-1136) Unknown identifier "data_width".
** Error: C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/fitness_core_write_back.vhd(11): Bad expression in left bound of range expression.
** Error: C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/fitness_core_write_back.vhd(11): Type error in range expression.
** Error: C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/fitness_core_write_back.vhd(13): (vcom-1136) Unknown identifier "data_width".
** Error: C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/fitness_core_write_back.vhd(13): Bad expression in left bound of range expression.
** Error: C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/fitness_core_write_back.vhd(13): Type error in range expression.
** Error: C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/fitness_core_write_back.vhd(14): (vcom-1136) Unknown identifier "reg_addr_width".
** Error: C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/fitness_core_write_back.vhd(14): Bad expression in left bound of range expression.
** Error: C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/fitness_core_write_back.vhd(14): Type error in range expression.
** Error: C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/fitness_core_write_back.vhd(15): near ")": expecting "IDENTIFIER"

} {6.0 27.0} {}} C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/selection_core_control.vhd {0 {vcom -work work -2002 -explicit -vopt C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/selection_core_control.vhd
Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity selection_core_control
-- Compiling architecture behavioral of selection_core_control
** Error: C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/selection_core_control.vhd(117): Illegal target for signal assignment.
** Error: C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/selection_core_control.vhd(117): (vcom-1136) Unknown identifier "cross_over_enable".
** Error: C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/selection_core_control.vhd(165): Cannot drive signal 'crossover_core_enable' of mode IN.
** Error: C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/selection_core_control.vhd(179): VHDL Compiler exiting

} {7.0 11.0} {}} C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/com.vhd {1 {vcom -work work -2002 -explicit -vopt C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/com.vhd
Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Compiling entity com
-- Compiling architecture behavioral of com

} {} {}} C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/memory.vhd {1 {vcom -work work -2002 -explicit -vopt C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/memory.vhd
Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Compiling entity memory
-- Compiling architecture behavioral of memory

} {} {}} C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/multiplexor4.vhd {1 {vcom -work work -2002 -explicit -vopt C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/multiplexor4.vhd
Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package constants
-- Compiling entity multiplexor4
-- Compiling architecture behavioral of multiplexor4

} {} {}} C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/tb_Shifter.vhd {0 {vcom -work work -2002 -explicit -vopt C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/tb_Shifter.vhd
Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
-- Loading package standard
-- Loading package std_logic_1164
** Error: (vcom-11) Could not find work.alu_constants.
** Error: C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/tb_Shifter.vhd(32): (vcom-1195) Cannot find expanded name "work.alu_constants".
** Error: C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/tb_Shifter.vhd(32): Unknown expanded name.
** Error: C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/tb_Shifter.vhd(34): VHDL Compiler exiting

} {5.0 9.0} {}} C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/conditional_unit.vhd {1 {vcom -work work -2002 -explicit -vopt C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/conditional_unit.vhd
Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package constants
-- Compiling entity conditional_unit
-- Compiling architecture behavioral of conditional_unit

} {} {}} C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/crossover_core_pro_tb.vhd {1 {vcom -work work -2002 -explicit -vopt C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/crossover_core_pro_tb.vhd
Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity crossover_core_pro_tb
-- Compiling architecture behavior of crossover_core_pro_tb

} {} {}} C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/ShifterVariable.vhd {1 {vcom -work work -2002 -explicit -vopt C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/ShifterVariable.vhd
Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity shiftervariable
-- Compiling architecture behavioral of shiftervariable

} {} {}} C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/memory_stage.vhd {1 {vcom -work work -2002 -explicit -vopt C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/memory_stage.vhd
Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_signed
-- Loading package constants
-- Compiling entity memory_stage
-- Compiling architecture behavioral of memory_stage
-- Loading entity fitness_genetic_controller
-- Loading entity conditional_unit
-- Loading entity multiplexor
-- Loading entity fitness_memory_controller

} {} {}} C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/fitness_genetic_controller.vhd {1 {vcom -work work -2002 -explicit -vopt C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/fitness_genetic_controller.vhd
Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package constants
-- Compiling entity fitness_genetic_controller
-- Compiling architecture behavioral of fitness_genetic_controller

} {} {}} C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/comparator.vhd {1 {vcom -work work -2002 -explicit -vopt C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/comparator.vhd
Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity comparator
-- Compiling architecture behavioral of comparator

} {} {}} C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/ALU.vhd {1 {vcom -work work -2002 -explicit -vopt C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/ALU.vhd
Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Loading package constants
-- Compiling entity alu
-- Compiling architecture behavioral of alu

} {} {}} C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/EX_MEM.vhd {1 {vcom -work work -2002 -explicit -vopt C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/EX_MEM.vhd
Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package constants
-- Compiling entity ex_mem
-- Compiling architecture behavioral of ex_mem

} {} {}} C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/fitness_memory_controller_tb.vhd {0 {vcom -work work -2002 -explicit -vopt C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/fitness_memory_controller_tb.vhd
Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity fitness_memory_controller_tb
-- Compiling architecture behavior of fitness_memory_controller_tb
** Error: C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/fitness_memory_controller_tb.vhd(89): (vcom-1136) Unknown identifier "procssor_enable".
** Error: C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/fitness_memory_controller_tb.vhd(155): VHDL Compiler exiting

} {7.0 9.0} {}} C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/fitness_memory_controller.vhd {1 {vcom -work work -2002 -explicit -vopt C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/fitness_memory_controller.vhd
Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package constants
-- Compiling entity fitness_memory_controller
-- Compiling architecture behavioral of fitness_memory_controller

} {} {}} C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/sign_extend.vhd {1 {vcom -work work -2002 -explicit -vopt C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/sign_extend.vhd
Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_signed
-- Compiling entity sign_extend
-- Compiling architecture behavioral of sign_extend

} {} {}} C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/mips_constant_pkg.vhd {1 {vcom -work work -2002 -explicit -vopt C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/mips_constant_pkg.vhd
Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling package mips_constant_pkg

} {} {}} C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/multiplexor.vhd {1 {vcom -work work -2002 -explicit -vopt C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/multiplexor.vhd
Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity multiplexor
-- Compiling architecture behavioral of multiplexor

} {} {}} C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/Shifter.vhd {1 {vcom -work work -2002 -explicit -vopt C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/Shifter.vhd
Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Compiling entity shifter
-- Compiling architecture behavioral of shifter

} {} {}} C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/tb_toplevel.vhd {1 {vcom -work work -2002 -explicit -vopt C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/tb_toplevel.vhd
Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity tb_toplevel
-- Compiling architecture behavior of tb_toplevel

} {} {}} C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/ID_EX.vhd {1 {vcom -work work -2002 -explicit -vopt C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/ID_EX.vhd
Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Loading package constants
-- Compiling entity id_ex
-- Compiling architecture behavioral of id_ex

} {} {}} C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/IF_ID.vhd {1 {vcom -work work -2002 -explicit -vopt C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/IF_ID.vhd
Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package constants
-- Compiling entity if_id
-- Compiling architecture behavioral of if_id

} {} {}} C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/tri_multiplexor.vhd {1 {vcom -work work -2002 -explicit -vopt C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/tri_multiplexor.vhd
Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity tri_multiplexor
-- Compiling architecture behavioral of tri_multiplexor

} {} {}} C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/crossover_core_advanced.vhd {1 {vcom -work work -2002 -explicit -vopt C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/crossover_core_advanced.vhd
Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Compiling entity crossover_core_advanced
-- Compiling architecture behavioral of crossover_core_advanced

} {} {}} C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/crossover_core_tb.vhd {1 {vcom -work work -2002 -explicit -vopt C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/crossover_core_tb.vhd
Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity crossover_core_tb
-- Compiling architecture behavior of crossover_core_tb

} {} {}} C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/pc.vhd {1 {vcom -work work -2002 -explicit -vopt C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/pc.vhd
Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity pc
-- Compiling architecture behavioral of pc

} {} {}} C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/comparator_tb.vhd {1 {vcom -work work -2002 -explicit -vopt C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/comparator_tb.vhd
Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity comparator_tb
-- Compiling architecture behavior of comparator_tb

} {} {}} C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/Multiply_TB.vhd {1 {vcom -work work -2002 -explicit -vopt C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/Multiply_TB.vhd
Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity multiply_tb
-- Compiling architecture behavior of multiply_tb

} {} {}} C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/crossover_core_pro.vhd {1 {vcom -work work -2002 -explicit -vopt C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/crossover_core_pro.vhd
Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Compiling entity crossover_core_pro
-- Compiling architecture behavioral of crossover_core_pro

} {} {}} C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/mutation_core_tb.vhd {1 {vcom -work work -2002 -explicit -vopt C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/mutation_core_tb.vhd
Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity mutation_core_tb
-- Compiling architecture behavior of mutation_core_tb

} {} {}} C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/ZeroTester.vhd {1 {vcom -work work -2002 -explicit -vopt C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/ZeroTester.vhd
Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package constants
-- Compiling entity zerotester
-- Compiling architecture behavioral of zerotester

} {} {}} C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/Adder.vhd {1 {vcom -work work -2002 -explicit -vopt C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/Adder.vhd
Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_signed
-- Compiling entity adder
-- Compiling architecture behavioral of adder

} {} {}} C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/shift_left.vhd {0 {vcom -work work -2002 -explicit -vopt C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/shift_left.vhd
Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Compiling entity shift_left
-- Compiling architecture behavioral of shift_left
** Error: C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/shift_left.vhd(43): No feasible entries for infix operator "sll".
** Error: C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/shift_left.vhd(43): Type error resolving infix expression "sll" as type ieee.std_logic_1164.std_logic_vector.
** Error: C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/shift_left.vhd(45): VHDL Compiler exiting

} {8.0 11.0} {}} C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/toplevel_genetic_pipeline_tb.vhd {1 {vcom -work work -2002 -explicit -vopt C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/toplevel_genetic_pipeline_tb.vhd
Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity toplevel_genetic_pipeline_tb
-- Compiling architecture behavior of toplevel_genetic_pipeline_tb

} {} {}} C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/Toplevel.vhd {1 {vcom -work work -2002 -explicit -vopt C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/Toplevel.vhd
Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Loading package mips_constant_pkg
-- Loading package constants
-- Compiling entity toplevel
-- Compiling architecture behavioral of toplevel

} {} {}} C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/fetch_stage.vhd {1 {vcom -work work -2002 -explicit -vopt C:/Users/batunges/Documents/TDT4295/VHDL/FPGAToplevel/fetch_stage.vhd
Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity fetch_stage
-- Compiling architecture behavioral of fetch_stage
-- Loading entity multiplexor
-- Loading entity pc

} {} {}}
