/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2017 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Tue Mar 14 11:30:18 2017
 *                 Full Compile MD5 Checksum  139982b678394685d13b1997fb7229b7
 *                     (minus title and desc)
 *                 MD5 Checksum               a3969ecea7c60b5dda53c39c3e5f90df
 *
 * lock_release:   r_1255
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1255
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              tools/dvtsw/r_1255/Linux/combo_header.pl
 *                 DVTSWVER                   LOCAL
 *
 *
********************************************************************************/

#ifndef BCHP_UFE_ANA_H__
#define BCHP_UFE_ANA_H__

/***************************************************************************
 *UFE_ANA - UFE Analog Register Set
 ***************************************************************************/
#define BCHP_UFE_ANA_ADC_CNTL0                   0x22301000 /* [RW][32] adc_cntl0 */
#define BCHP_UFE_ANA_ADC_CNTL1                   0x22301004 /* [RW][32] adc_cntl1 */
#define BCHP_UFE_ANA_ADC_CNTL2                   0x22301008 /* [RW][32] adc_cntl2 */
#define BCHP_UFE_ANA_ADC_CNTL3                   0x2230100c /* [RW][32] adc_cntl3 */
#define BCHP_UFE_ANA_ADC_CNTL4                   0x22301010 /* [RW][32] adc_cntl4 */
#define BCHP_UFE_ANA_ADC_CNTL5                   0x22301014 /* [RW][32] adc_cntl5 */
#define BCHP_UFE_ANA_ADC_CNTL6                   0x22301018 /* [RW][32] adc_cntl6 */
#define BCHP_UFE_ANA_ADC_CNTL7                   0x2230101c /* [RW][32] adc_cntl7 */
#define BCHP_UFE_ANA_ADC_CNTL11                  0x22301020 /* [RW][32] adc_cntl11 */
#define BCHP_UFE_ANA_PGA_CNTL                    0x22301024 /* [RW][32] pga_cntl */
#define BCHP_UFE_ANA_SYS_CNTL                    0x22301028 /* [RW][32] sys_cntl */
#define BCHP_UFE_ANA_CLK_CTRL                    0x2230102c /* [RW][32] UFE core clock control */
#define BCHP_UFE_ANA_SW_SPARE0                   0x22301030 /* [RW][32] sw_spare0 */
#define BCHP_UFE_ANA_SW_SPARE1                   0x22301034 /* [RW][32] sw_spare1 */

/***************************************************************************
 *ADC_CNTL0 - adc_cntl0
 ***************************************************************************/
/* UFE_ANA :: ADC_CNTL0 :: Reserved_i_adc_cntl0_31_24 [31:24] */
#define BCHP_UFE_ANA_ADC_CNTL0_Reserved_i_adc_cntl0_31_24_MASK     0xff000000
#define BCHP_UFE_ANA_ADC_CNTL0_Reserved_i_adc_cntl0_31_24_SHIFT    24
#define BCHP_UFE_ANA_ADC_CNTL0_Reserved_i_adc_cntl0_31_24_DEFAULT  0x00000000

/* UFE_ANA :: ADC_CNTL0 :: Digisum1_Output_Format_MSB_bit [23:23] */
#define BCHP_UFE_ANA_ADC_CNTL0_Digisum1_Output_Format_MSB_bit_MASK 0x00800000
#define BCHP_UFE_ANA_ADC_CNTL0_Digisum1_Output_Format_MSB_bit_SHIFT 23
#define BCHP_UFE_ANA_ADC_CNTL0_Digisum1_Output_Format_MSB_bit_DEFAULT 0x00000001

/* UFE_ANA :: ADC_CNTL0 :: Flash_input_timing_adjust_control [22:22] */
#define BCHP_UFE_ANA_ADC_CNTL0_Flash_input_timing_adjust_control_MASK 0x00400000
#define BCHP_UFE_ANA_ADC_CNTL0_Flash_input_timing_adjust_control_SHIFT 22
#define BCHP_UFE_ANA_ADC_CNTL0_Flash_input_timing_adjust_control_DEFAULT 0x00000000

/* UFE_ANA :: ADC_CNTL0 :: MDAC3_input_timing_adjust_control [21:21] */
#define BCHP_UFE_ANA_ADC_CNTL0_MDAC3_input_timing_adjust_control_MASK 0x00200000
#define BCHP_UFE_ANA_ADC_CNTL0_MDAC3_input_timing_adjust_control_SHIFT 21
#define BCHP_UFE_ANA_ADC_CNTL0_MDAC3_input_timing_adjust_control_DEFAULT 0x00000000

/* UFE_ANA :: ADC_CNTL0 :: MDAC2_input_timing_adjust_control [20:20] */
#define BCHP_UFE_ANA_ADC_CNTL0_MDAC2_input_timing_adjust_control_MASK 0x00100000
#define BCHP_UFE_ANA_ADC_CNTL0_MDAC2_input_timing_adjust_control_SHIFT 20
#define BCHP_UFE_ANA_ADC_CNTL0_MDAC2_input_timing_adjust_control_DEFAULT 0x00000000

/* UFE_ANA :: ADC_CNTL0 :: MDAC1_input_timing_adjust_control [19:19] */
#define BCHP_UFE_ANA_ADC_CNTL0_MDAC1_input_timing_adjust_control_MASK 0x00080000
#define BCHP_UFE_ANA_ADC_CNTL0_MDAC1_input_timing_adjust_control_SHIFT 19
#define BCHP_UFE_ANA_ADC_CNTL0_MDAC1_input_timing_adjust_control_DEFAULT 0x00000000

/* UFE_ANA :: ADC_CNTL0 :: Flash_input_sampling_edge_selection [18:18] */
#define BCHP_UFE_ANA_ADC_CNTL0_Flash_input_sampling_edge_selection_MASK 0x00040000
#define BCHP_UFE_ANA_ADC_CNTL0_Flash_input_sampling_edge_selection_SHIFT 18
#define BCHP_UFE_ANA_ADC_CNTL0_Flash_input_sampling_edge_selection_DEFAULT 0x00000000

/* UFE_ANA :: ADC_CNTL0 :: MDAC3_input_sampling_edge_selection [17:17] */
#define BCHP_UFE_ANA_ADC_CNTL0_MDAC3_input_sampling_edge_selection_MASK 0x00020000
#define BCHP_UFE_ANA_ADC_CNTL0_MDAC3_input_sampling_edge_selection_SHIFT 17
#define BCHP_UFE_ANA_ADC_CNTL0_MDAC3_input_sampling_edge_selection_DEFAULT 0x00000001

/* UFE_ANA :: ADC_CNTL0 :: MDAC2_input_sampling_edge_selection [16:16] */
#define BCHP_UFE_ANA_ADC_CNTL0_MDAC2_input_sampling_edge_selection_MASK 0x00010000
#define BCHP_UFE_ANA_ADC_CNTL0_MDAC2_input_sampling_edge_selection_SHIFT 16
#define BCHP_UFE_ANA_ADC_CNTL0_MDAC2_input_sampling_edge_selection_DEFAULT 0x00000000

/* UFE_ANA :: ADC_CNTL0 :: MDAC1_input_sampling_edge_selection [15:15] */
#define BCHP_UFE_ANA_ADC_CNTL0_MDAC1_input_sampling_edge_selection_MASK 0x00008000
#define BCHP_UFE_ANA_ADC_CNTL0_MDAC1_input_sampling_edge_selection_SHIFT 15
#define BCHP_UFE_ANA_ADC_CNTL0_MDAC1_input_sampling_edge_selection_DEFAULT 0x00000001

/* UFE_ANA :: ADC_CNTL0 :: Saturation_bypass [14:14] */
#define BCHP_UFE_ANA_ADC_CNTL0_Saturation_bypass_MASK              0x00004000
#define BCHP_UFE_ANA_ADC_CNTL0_Saturation_bypass_SHIFT             14
#define BCHP_UFE_ANA_ADC_CNTL0_Saturation_bypass_DEFAULT           0x00000000

/* UFE_ANA :: ADC_CNTL0 :: Digisum1_Output_Format_LSB_bit [13:13] */
#define BCHP_UFE_ANA_ADC_CNTL0_Digisum1_Output_Format_LSB_bit_MASK 0x00002000
#define BCHP_UFE_ANA_ADC_CNTL0_Digisum1_Output_Format_LSB_bit_SHIFT 13
#define BCHP_UFE_ANA_ADC_CNTL0_Digisum1_Output_Format_LSB_bit_DEFAULT 0x00000000

/* UFE_ANA :: ADC_CNTL0 :: enable [12:12] */
#define BCHP_UFE_ANA_ADC_CNTL0_enable_MASK                         0x00001000
#define BCHP_UFE_ANA_ADC_CNTL0_enable_SHIFT                        12
#define BCHP_UFE_ANA_ADC_CNTL0_enable_DEFAULT                      0x00000000

/* UFE_ANA :: ADC_CNTL0 :: Invert_half_speed_output_clock_phase [11:11] */
#define BCHP_UFE_ANA_ADC_CNTL0_Invert_half_speed_output_clock_phase_MASK 0x00000800
#define BCHP_UFE_ANA_ADC_CNTL0_Invert_half_speed_output_clock_phase_SHIFT 11
#define BCHP_UFE_ANA_ADC_CNTL0_Invert_half_speed_output_clock_phase_DEFAULT 0x00000000

/* UFE_ANA :: ADC_CNTL0 :: LSFR_MODE [10:10] */
#define BCHP_UFE_ANA_ADC_CNTL0_LSFR_MODE_MASK                      0x00000400
#define BCHP_UFE_ANA_ADC_CNTL0_LSFR_MODE_SHIFT                     10
#define BCHP_UFE_ANA_ADC_CNTL0_LSFR_MODE_DEFAULT                   0x00000000

/* UFE_ANA :: ADC_CNTL0 :: MSB_ALIGN [09:09] */
#define BCHP_UFE_ANA_ADC_CNTL0_MSB_ALIGN_MASK                      0x00000200
#define BCHP_UFE_ANA_ADC_CNTL0_MSB_ALIGN_SHIFT                     9
#define BCHP_UFE_ANA_ADC_CNTL0_MSB_ALIGN_DEFAULT                   0x00000000

/* UFE_ANA :: ADC_CNTL0 :: Reserved_i_adc_cntl0_8 [08:08] */
#define BCHP_UFE_ANA_ADC_CNTL0_Reserved_i_adc_cntl0_8_MASK         0x00000100
#define BCHP_UFE_ANA_ADC_CNTL0_Reserved_i_adc_cntl0_8_SHIFT        8
#define BCHP_UFE_ANA_ADC_CNTL0_Reserved_i_adc_cntl0_8_DEFAULT      0x00000000

/* UFE_ANA :: ADC_CNTL0 :: Reserved_i_adc_cntl0_7 [07:07] */
#define BCHP_UFE_ANA_ADC_CNTL0_Reserved_i_adc_cntl0_7_MASK         0x00000080
#define BCHP_UFE_ANA_ADC_CNTL0_Reserved_i_adc_cntl0_7_SHIFT        7
#define BCHP_UFE_ANA_ADC_CNTL0_Reserved_i_adc_cntl0_7_DEFAULT      0x00000000

/* UFE_ANA :: ADC_CNTL0 :: Reserved_i_adc_cntl0_6_4 [06:04] */
#define BCHP_UFE_ANA_ADC_CNTL0_Reserved_i_adc_cntl0_6_4_MASK       0x00000070
#define BCHP_UFE_ANA_ADC_CNTL0_Reserved_i_adc_cntl0_6_4_SHIFT      4
#define BCHP_UFE_ANA_ADC_CNTL0_Reserved_i_adc_cntl0_6_4_DEFAULT    0x00000000

/* UFE_ANA :: ADC_CNTL0 :: Data_mask_control [03:02] */
#define BCHP_UFE_ANA_ADC_CNTL0_Data_mask_control_MASK              0x0000000c
#define BCHP_UFE_ANA_ADC_CNTL0_Data_mask_control_SHIFT             2
#define BCHP_UFE_ANA_ADC_CNTL0_Data_mask_control_DEFAULT           0x00000000

/* UFE_ANA :: ADC_CNTL0 :: Output_data_format [01:01] */
#define BCHP_UFE_ANA_ADC_CNTL0_Output_data_format_MASK             0x00000002
#define BCHP_UFE_ANA_ADC_CNTL0_Output_data_format_SHIFT            1
#define BCHP_UFE_ANA_ADC_CNTL0_Output_data_format_DEFAULT          0x00000001

/* UFE_ANA :: ADC_CNTL0 :: Invert_full_speed_output_clock_phase [00:00] */
#define BCHP_UFE_ANA_ADC_CNTL0_Invert_full_speed_output_clock_phase_MASK 0x00000001
#define BCHP_UFE_ANA_ADC_CNTL0_Invert_full_speed_output_clock_phase_SHIFT 0
#define BCHP_UFE_ANA_ADC_CNTL0_Invert_full_speed_output_clock_phase_DEFAULT 0x00000000

/***************************************************************************
 *ADC_CNTL1 - adc_cntl1
 ***************************************************************************/
/* UFE_ANA :: ADC_CNTL1 :: LDO_current [31:30] */
#define BCHP_UFE_ANA_ADC_CNTL1_LDO_current_MASK                    0xc0000000
#define BCHP_UFE_ANA_ADC_CNTL1_LDO_current_SHIFT                   30
#define BCHP_UFE_ANA_ADC_CNTL1_LDO_current_DEFAULT                 0x00000001

/* UFE_ANA :: ADC_CNTL1 :: LDO_ref_current [29:27] */
#define BCHP_UFE_ANA_ADC_CNTL1_LDO_ref_current_MASK                0x38000000
#define BCHP_UFE_ANA_ADC_CNTL1_LDO_ref_current_SHIFT               27
#define BCHP_UFE_ANA_ADC_CNTL1_LDO_ref_current_DEFAULT             0x00000003

/* UFE_ANA :: ADC_CNTL1 :: REFGEN_ref_current [26:24] */
#define BCHP_UFE_ANA_ADC_CNTL1_REFGEN_ref_current_MASK             0x07000000
#define BCHP_UFE_ANA_ADC_CNTL1_REFGEN_ref_current_SHIFT            24
#define BCHP_UFE_ANA_ADC_CNTL1_REFGEN_ref_current_DEFAULT          0x00000003

/* UFE_ANA :: ADC_CNTL1 :: LDO_common_mode [23:21] */
#define BCHP_UFE_ANA_ADC_CNTL1_LDO_common_mode_MASK                0x00e00000
#define BCHP_UFE_ANA_ADC_CNTL1_LDO_common_mode_SHIFT               21
#define BCHP_UFE_ANA_ADC_CNTL1_LDO_common_mode_DEFAULT             0x00000002

/* UFE_ANA :: ADC_CNTL1 :: LDO_amplitude [20:17] */
#define BCHP_UFE_ANA_ADC_CNTL1_LDO_amplitude_MASK                  0x001e0000
#define BCHP_UFE_ANA_ADC_CNTL1_LDO_amplitude_SHIFT                 17
#define BCHP_UFE_ANA_ADC_CNTL1_LDO_amplitude_DEFAULT               0x00000004

/* UFE_ANA :: ADC_CNTL1 :: BUFFER_input_common_mode [16:15] */
#define BCHP_UFE_ANA_ADC_CNTL1_BUFFER_input_common_mode_MASK       0x00018000
#define BCHP_UFE_ANA_ADC_CNTL1_BUFFER_input_common_mode_SHIFT      15
#define BCHP_UFE_ANA_ADC_CNTL1_BUFFER_input_common_mode_DEFAULT    0x00000002

/* UFE_ANA :: ADC_CNTL1 :: Full_scale [14:11] */
#define BCHP_UFE_ANA_ADC_CNTL1_Full_scale_MASK                     0x00007800
#define BCHP_UFE_ANA_ADC_CNTL1_Full_scale_SHIFT                    11
#define BCHP_UFE_ANA_ADC_CNTL1_Full_scale_DEFAULT                  0x00000004

/* UFE_ANA :: ADC_CNTL1 :: AMP_output_common_mode [10:08] */
#define BCHP_UFE_ANA_ADC_CNTL1_AMP_output_common_mode_MASK         0x00000700
#define BCHP_UFE_ANA_ADC_CNTL1_AMP_output_common_mode_SHIFT        8
#define BCHP_UFE_ANA_ADC_CNTL1_AMP_output_common_mode_DEFAULT      0x00000002

/* UFE_ANA :: ADC_CNTL1 :: Ext_R_based_current_control [07:04] */
#define BCHP_UFE_ANA_ADC_CNTL1_Ext_R_based_current_control_MASK    0x000000f0
#define BCHP_UFE_ANA_ADC_CNTL1_Ext_R_based_current_control_SHIFT   4
#define BCHP_UFE_ANA_ADC_CNTL1_Ext_R_based_current_control_DEFAULT 0x00000008

/* UFE_ANA :: ADC_CNTL1 :: BG_V_control [03:02] */
#define BCHP_UFE_ANA_ADC_CNTL1_BG_V_control_MASK                   0x0000000c
#define BCHP_UFE_ANA_ADC_CNTL1_BG_V_control_SHIFT                  2
#define BCHP_UFE_ANA_ADC_CNTL1_BG_V_control_DEFAULT                0x00000001

/* UFE_ANA :: ADC_CNTL1 :: BG_R_control [01:00] */
#define BCHP_UFE_ANA_ADC_CNTL1_BG_R_control_MASK                   0x00000003
#define BCHP_UFE_ANA_ADC_CNTL1_BG_R_control_SHIFT                  0
#define BCHP_UFE_ANA_ADC_CNTL1_BG_R_control_DEFAULT                0x00000001

/***************************************************************************
 *ADC_CNTL2 - adc_cntl2
 ***************************************************************************/
/* UFE_ANA :: ADC_CNTL2 :: FLASH6_current [31:30] */
#define BCHP_UFE_ANA_ADC_CNTL2_FLASH6_current_MASK                 0xc0000000
#define BCHP_UFE_ANA_ADC_CNTL2_FLASH6_current_SHIFT                30
#define BCHP_UFE_ANA_ADC_CNTL2_FLASH6_current_DEFAULT              0x00000001

/* UFE_ANA :: ADC_CNTL2 :: MDAC3_FLASH3_current [29:28] */
#define BCHP_UFE_ANA_ADC_CNTL2_MDAC3_FLASH3_current_MASK           0x30000000
#define BCHP_UFE_ANA_ADC_CNTL2_MDAC3_FLASH3_current_SHIFT          28
#define BCHP_UFE_ANA_ADC_CNTL2_MDAC3_FLASH3_current_DEFAULT        0x00000001

/* UFE_ANA :: ADC_CNTL2 :: MDAC2_FLASH3_current [27:26] */
#define BCHP_UFE_ANA_ADC_CNTL2_MDAC2_FLASH3_current_MASK           0x0c000000
#define BCHP_UFE_ANA_ADC_CNTL2_MDAC2_FLASH3_current_SHIFT          26
#define BCHP_UFE_ANA_ADC_CNTL2_MDAC2_FLASH3_current_DEFAULT        0x00000001

/* UFE_ANA :: ADC_CNTL2 :: MDAC1_FLASH3_current [25:24] */
#define BCHP_UFE_ANA_ADC_CNTL2_MDAC1_FLASH3_current_MASK           0x03000000
#define BCHP_UFE_ANA_ADC_CNTL2_MDAC1_FLASH3_current_SHIFT          24
#define BCHP_UFE_ANA_ADC_CNTL2_MDAC1_FLASH3_current_DEFAULT        0x00000001

/* UFE_ANA :: ADC_CNTL2 :: BUFFER_gb_current [23:22] */
#define BCHP_UFE_ANA_ADC_CNTL2_BUFFER_gb_current_MASK              0x00c00000
#define BCHP_UFE_ANA_ADC_CNTL2_BUFFER_gb_current_SHIFT             22
#define BCHP_UFE_ANA_ADC_CNTL2_BUFFER_gb_current_DEFAULT           0x00000001

/* UFE_ANA :: ADC_CNTL2 :: REFBUF_current [21:20] */
#define BCHP_UFE_ANA_ADC_CNTL2_REFBUF_current_MASK                 0x00300000
#define BCHP_UFE_ANA_ADC_CNTL2_REFBUF_current_SHIFT                20
#define BCHP_UFE_ANA_ADC_CNTL2_REFBUF_current_DEFAULT              0x00000001

/* UFE_ANA :: ADC_CNTL2 :: REFGEN_current [19:18] */
#define BCHP_UFE_ANA_ADC_CNTL2_REFGEN_current_MASK                 0x000c0000
#define BCHP_UFE_ANA_ADC_CNTL2_REFGEN_current_SHIFT                18
#define BCHP_UFE_ANA_ADC_CNTL2_REFGEN_current_DEFAULT              0x00000001

/* UFE_ANA :: ADC_CNTL2 :: AMP_cascode_current [17:15] */
#define BCHP_UFE_ANA_ADC_CNTL2_AMP_cascode_current_MASK            0x00038000
#define BCHP_UFE_ANA_ADC_CNTL2_AMP_cascode_current_SHIFT           15
#define BCHP_UFE_ANA_ADC_CNTL2_AMP_cascode_current_DEFAULT         0x00000004

/* UFE_ANA :: ADC_CNTL2 :: MDAC3_AMP_current [14:12] */
#define BCHP_UFE_ANA_ADC_CNTL2_MDAC3_AMP_current_MASK              0x00007000
#define BCHP_UFE_ANA_ADC_CNTL2_MDAC3_AMP_current_SHIFT             12
#define BCHP_UFE_ANA_ADC_CNTL2_MDAC3_AMP_current_DEFAULT           0x00000004

/* UFE_ANA :: ADC_CNTL2 :: MDAC2_AMP_current [11:09] */
#define BCHP_UFE_ANA_ADC_CNTL2_MDAC2_AMP_current_MASK              0x00000e00
#define BCHP_UFE_ANA_ADC_CNTL2_MDAC2_AMP_current_SHIFT             9
#define BCHP_UFE_ANA_ADC_CNTL2_MDAC2_AMP_current_DEFAULT           0x00000004

/* UFE_ANA :: ADC_CNTL2 :: MDAC1_AMP_current [08:06] */
#define BCHP_UFE_ANA_ADC_CNTL2_MDAC1_AMP_current_MASK              0x000001c0
#define BCHP_UFE_ANA_ADC_CNTL2_MDAC1_AMP_current_SHIFT             6
#define BCHP_UFE_ANA_ADC_CNTL2_MDAC1_AMP_current_DEFAULT           0x00000004

/* UFE_ANA :: ADC_CNTL2 :: SHA_AMP_current [05:03] */
#define BCHP_UFE_ANA_ADC_CNTL2_SHA_AMP_current_MASK                0x00000038
#define BCHP_UFE_ANA_ADC_CNTL2_SHA_AMP_current_SHIFT               3
#define BCHP_UFE_ANA_ADC_CNTL2_SHA_AMP_current_DEFAULT             0x00000004

/* UFE_ANA :: ADC_CNTL2 :: BUFFER_current [02:00] */
#define BCHP_UFE_ANA_ADC_CNTL2_BUFFER_current_MASK                 0x00000007
#define BCHP_UFE_ANA_ADC_CNTL2_BUFFER_current_SHIFT                0
#define BCHP_UFE_ANA_ADC_CNTL2_BUFFER_current_DEFAULT              0x00000004

/***************************************************************************
 *ADC_CNTL3 - adc_cntl3
 ***************************************************************************/
/* UFE_ANA :: ADC_CNTL3 :: Reserved_i_adc_cntl3_31 [31:31] */
#define BCHP_UFE_ANA_ADC_CNTL3_Reserved_i_adc_cntl3_31_MASK        0x80000000
#define BCHP_UFE_ANA_ADC_CNTL3_Reserved_i_adc_cntl3_31_SHIFT       31
#define BCHP_UFE_ANA_ADC_CNTL3_Reserved_i_adc_cntl3_31_DEFAULT     0x00000000

/* UFE_ANA :: ADC_CNTL3 :: BG_fast_start [30:30] */
#define BCHP_UFE_ANA_ADC_CNTL3_BG_fast_start_MASK                  0x40000000
#define BCHP_UFE_ANA_ADC_CNTL3_BG_fast_start_SHIFT                 30
#define BCHP_UFE_ANA_ADC_CNTL3_BG_fast_start_DEFAULT               0x00000000

/* UFE_ANA :: ADC_CNTL3 :: CALDAC_current [29:28] */
#define BCHP_UFE_ANA_ADC_CNTL3_CALDAC_current_MASK                 0x30000000
#define BCHP_UFE_ANA_ADC_CNTL3_CALDAC_current_SHIFT                28
#define BCHP_UFE_ANA_ADC_CNTL3_CALDAC_current_DEFAULT              0x00000001

/* UFE_ANA :: ADC_CNTL3 :: REFBUF_output_current [27:26] */
#define BCHP_UFE_ANA_ADC_CNTL3_REFBUF_output_current_MASK          0x0c000000
#define BCHP_UFE_ANA_ADC_CNTL3_REFBUF_output_current_SHIFT         26
#define BCHP_UFE_ANA_ADC_CNTL3_REFBUF_output_current_DEFAULT       0x00000001

/* UFE_ANA :: ADC_CNTL3 :: FLASH6_bias [25:20] */
#define BCHP_UFE_ANA_ADC_CNTL3_FLASH6_bias_MASK                    0x03f00000
#define BCHP_UFE_ANA_ADC_CNTL3_FLASH6_bias_SHIFT                   20
#define BCHP_UFE_ANA_ADC_CNTL3_FLASH6_bias_DEFAULT                 0x00000000

/* UFE_ANA :: ADC_CNTL3 :: FLASH3_bias [19:16] */
#define BCHP_UFE_ANA_ADC_CNTL3_FLASH3_bias_MASK                    0x000f0000
#define BCHP_UFE_ANA_ADC_CNTL3_FLASH3_bias_SHIFT                   16
#define BCHP_UFE_ANA_ADC_CNTL3_FLASH3_bias_DEFAULT                 0x00000001

/* UFE_ANA :: ADC_CNTL3 :: AMP_cascode_bias [15:14] */
#define BCHP_UFE_ANA_ADC_CNTL3_AMP_cascode_bias_MASK               0x0000c000
#define BCHP_UFE_ANA_ADC_CNTL3_AMP_cascode_bias_SHIFT              14
#define BCHP_UFE_ANA_ADC_CNTL3_AMP_cascode_bias_DEFAULT            0x00000001

/* UFE_ANA :: ADC_CNTL3 :: MDAC3_AMP_bias [13:11] */
#define BCHP_UFE_ANA_ADC_CNTL3_MDAC3_AMP_bias_MASK                 0x00003800
#define BCHP_UFE_ANA_ADC_CNTL3_MDAC3_AMP_bias_SHIFT                11
#define BCHP_UFE_ANA_ADC_CNTL3_MDAC3_AMP_bias_DEFAULT              0x00000000

/* UFE_ANA :: ADC_CNTL3 :: MDAC2_AMP_bias [10:08] */
#define BCHP_UFE_ANA_ADC_CNTL3_MDAC2_AMP_bias_MASK                 0x00000700
#define BCHP_UFE_ANA_ADC_CNTL3_MDAC2_AMP_bias_SHIFT                8
#define BCHP_UFE_ANA_ADC_CNTL3_MDAC2_AMP_bias_DEFAULT              0x00000000

/* UFE_ANA :: ADC_CNTL3 :: MDAC1_AMP_bias [07:05] */
#define BCHP_UFE_ANA_ADC_CNTL3_MDAC1_AMP_bias_MASK                 0x000000e0
#define BCHP_UFE_ANA_ADC_CNTL3_MDAC1_AMP_bias_SHIFT                5
#define BCHP_UFE_ANA_ADC_CNTL3_MDAC1_AMP_bias_DEFAULT              0x00000000

/* UFE_ANA :: ADC_CNTL3 :: SHA_AMP_bias [04:02] */
#define BCHP_UFE_ANA_ADC_CNTL3_SHA_AMP_bias_MASK                   0x0000001c
#define BCHP_UFE_ANA_ADC_CNTL3_SHA_AMP_bias_SHIFT                  2
#define BCHP_UFE_ANA_ADC_CNTL3_SHA_AMP_bias_DEFAULT                0x00000000

/* UFE_ANA :: ADC_CNTL3 :: BUFFER_bias [01:00] */
#define BCHP_UFE_ANA_ADC_CNTL3_BUFFER_bias_MASK                    0x00000003
#define BCHP_UFE_ANA_ADC_CNTL3_BUFFER_bias_SHIFT                   0
#define BCHP_UFE_ANA_ADC_CNTL3_BUFFER_bias_DEFAULT                 0x00000000

/***************************************************************************
 *ADC_CNTL4 - adc_cntl4
 ***************************************************************************/
/* UFE_ANA :: ADC_CNTL4 :: Test_mux_select [31:28] */
#define BCHP_UFE_ANA_ADC_CNTL4_Test_mux_select_MASK                0xf0000000
#define BCHP_UFE_ANA_ADC_CNTL4_Test_mux_select_SHIFT               28
#define BCHP_UFE_ANA_ADC_CNTL4_Test_mux_select_DEFAULT             0x00000000

/* UFE_ANA :: ADC_CNTL4 :: CALDAC_output_current [27:25] */
#define BCHP_UFE_ANA_ADC_CNTL4_CALDAC_output_current_MASK          0x0e000000
#define BCHP_UFE_ANA_ADC_CNTL4_CALDAC_output_current_SHIFT         25
#define BCHP_UFE_ANA_ADC_CNTL4_CALDAC_output_current_DEFAULT       0x00000003

/* UFE_ANA :: ADC_CNTL4 :: CALDAC_data_sync [24:24] */
#define BCHP_UFE_ANA_ADC_CNTL4_CALDAC_data_sync_MASK               0x01000000
#define BCHP_UFE_ANA_ADC_CNTL4_CALDAC_data_sync_SHIFT              24
#define BCHP_UFE_ANA_ADC_CNTL4_CALDAC_data_sync_DEFAULT            0x00000000

/* UFE_ANA :: ADC_CNTL4 :: CALDAC_clock_divide [23:21] */
#define BCHP_UFE_ANA_ADC_CNTL4_CALDAC_clock_divide_MASK            0x00e00000
#define BCHP_UFE_ANA_ADC_CNTL4_CALDAC_clock_divide_SHIFT           21
#define BCHP_UFE_ANA_ADC_CNTL4_CALDAC_clock_divide_DEFAULT         0x00000007

/* UFE_ANA :: ADC_CNTL4 :: CALDAC_clock_phase [20:20] */
#define BCHP_UFE_ANA_ADC_CNTL4_CALDAC_clock_phase_MASK             0x00100000
#define BCHP_UFE_ANA_ADC_CNTL4_CALDAC_clock_phase_SHIFT            20
#define BCHP_UFE_ANA_ADC_CNTL4_CALDAC_clock_phase_DEFAULT          0x00000000

/* UFE_ANA :: ADC_CNTL4 :: CALDAC_data_shuffle [19:19] */
#define BCHP_UFE_ANA_ADC_CNTL4_CALDAC_data_shuffle_MASK            0x00080000
#define BCHP_UFE_ANA_ADC_CNTL4_CALDAC_data_shuffle_SHIFT           19
#define BCHP_UFE_ANA_ADC_CNTL4_CALDAC_data_shuffle_DEFAULT         0x00000000

/* UFE_ANA :: ADC_CNTL4 :: FLASH6_timing_control [18:15] */
#define BCHP_UFE_ANA_ADC_CNTL4_FLASH6_timing_control_MASK          0x00078000
#define BCHP_UFE_ANA_ADC_CNTL4_FLASH6_timing_control_SHIFT         15
#define BCHP_UFE_ANA_ADC_CNTL4_FLASH6_timing_control_DEFAULT       0x00000003

/* UFE_ANA :: ADC_CNTL4 :: MDAC3_FLASH3_timing_control [14:12] */
#define BCHP_UFE_ANA_ADC_CNTL4_MDAC3_FLASH3_timing_control_MASK    0x00007000
#define BCHP_UFE_ANA_ADC_CNTL4_MDAC3_FLASH3_timing_control_SHIFT   12
#define BCHP_UFE_ANA_ADC_CNTL4_MDAC3_FLASH3_timing_control_DEFAULT 0x00000003

/* UFE_ANA :: ADC_CNTL4 :: MDAC2_FLASH3_timing_control [11:09] */
#define BCHP_UFE_ANA_ADC_CNTL4_MDAC2_FLASH3_timing_control_MASK    0x00000e00
#define BCHP_UFE_ANA_ADC_CNTL4_MDAC2_FLASH3_timing_control_SHIFT   9
#define BCHP_UFE_ANA_ADC_CNTL4_MDAC2_FLASH3_timing_control_DEFAULT 0x00000003

/* UFE_ANA :: ADC_CNTL4 :: MDAC1_FLASH3_timing_control [08:06] */
#define BCHP_UFE_ANA_ADC_CNTL4_MDAC1_FLASH3_timing_control_MASK    0x000001c0
#define BCHP_UFE_ANA_ADC_CNTL4_MDAC1_FLASH3_timing_control_SHIFT   6
#define BCHP_UFE_ANA_ADC_CNTL4_MDAC1_FLASH3_timing_control_DEFAULT 0x00000003

/* UFE_ANA :: ADC_CNTL4 :: Non_overlap_time [05:03] */
#define BCHP_UFE_ANA_ADC_CNTL4_Non_overlap_time_MASK               0x00000038
#define BCHP_UFE_ANA_ADC_CNTL4_Non_overlap_time_SHIFT              3
#define BCHP_UFE_ANA_ADC_CNTL4_Non_overlap_time_DEFAULT            0x00000004

/* UFE_ANA :: ADC_CNTL4 :: SHA_sampling_mode [02:01] */
#define BCHP_UFE_ANA_ADC_CNTL4_SHA_sampling_mode_MASK              0x00000006
#define BCHP_UFE_ANA_ADC_CNTL4_SHA_sampling_mode_SHIFT             1
#define BCHP_UFE_ANA_ADC_CNTL4_SHA_sampling_mode_DEFAULT           0x00000000

/* UFE_ANA :: ADC_CNTL4 :: Clock_level_shifter_mode [00:00] */
#define BCHP_UFE_ANA_ADC_CNTL4_Clock_level_shifter_mode_MASK       0x00000001
#define BCHP_UFE_ANA_ADC_CNTL4_Clock_level_shifter_mode_SHIFT      0
#define BCHP_UFE_ANA_ADC_CNTL4_Clock_level_shifter_mode_DEFAULT    0x00000000

/***************************************************************************
 *ADC_CNTL5 - adc_cntl5
 ***************************************************************************/
/* UFE_ANA :: ADC_CNTL5 :: Slice0_Digisum_phaseSelMSB [31:31] */
#define BCHP_UFE_ANA_ADC_CNTL5_Slice0_Digisum_phaseSelMSB_MASK     0x80000000
#define BCHP_UFE_ANA_ADC_CNTL5_Slice0_Digisum_phaseSelMSB_SHIFT    31
#define BCHP_UFE_ANA_ADC_CNTL5_Slice0_Digisum_phaseSelMSB_DEFAULT  0x00000000

/* UFE_ANA :: ADC_CNTL5 :: Slice0_Digisum_sawcnt_inc [30:29] */
#define BCHP_UFE_ANA_ADC_CNTL5_Slice0_Digisum_sawcnt_inc_MASK      0x60000000
#define BCHP_UFE_ANA_ADC_CNTL5_Slice0_Digisum_sawcnt_inc_SHIFT     29
#define BCHP_UFE_ANA_ADC_CNTL5_Slice0_Digisum_sawcnt_inc_DEFAULT   0x00000000

/* UFE_ANA :: ADC_CNTL5 :: Slice0_Delay_decoder_control [28:26] */
#define BCHP_UFE_ANA_ADC_CNTL5_Slice0_Delay_decoder_control_MASK   0x1c000000
#define BCHP_UFE_ANA_ADC_CNTL5_Slice0_Delay_decoder_control_SHIFT  26
#define BCHP_UFE_ANA_ADC_CNTL5_Slice0_Delay_decoder_control_DEFAULT 0x00000000

/* UFE_ANA :: ADC_CNTL5 :: Slice0_Pong_delay_range [25:23] */
#define BCHP_UFE_ANA_ADC_CNTL5_Slice0_Pong_delay_range_MASK        0x03800000
#define BCHP_UFE_ANA_ADC_CNTL5_Slice0_Pong_delay_range_SHIFT       23
#define BCHP_UFE_ANA_ADC_CNTL5_Slice0_Pong_delay_range_DEFAULT     0x00000004

/* UFE_ANA :: ADC_CNTL5 :: Slice0_Pong_delay [22:16] */
#define BCHP_UFE_ANA_ADC_CNTL5_Slice0_Pong_delay_MASK              0x007f0000
#define BCHP_UFE_ANA_ADC_CNTL5_Slice0_Pong_delay_SHIFT             16
#define BCHP_UFE_ANA_ADC_CNTL5_Slice0_Pong_delay_DEFAULT           0x00000000

/* UFE_ANA :: ADC_CNTL5 :: Slice0_Ping_delay_range [15:13] */
#define BCHP_UFE_ANA_ADC_CNTL5_Slice0_Ping_delay_range_MASK        0x0000e000
#define BCHP_UFE_ANA_ADC_CNTL5_Slice0_Ping_delay_range_SHIFT       13
#define BCHP_UFE_ANA_ADC_CNTL5_Slice0_Ping_delay_range_DEFAULT     0x00000004

/* UFE_ANA :: ADC_CNTL5 :: Slice0_Ping_delay [12:06] */
#define BCHP_UFE_ANA_ADC_CNTL5_Slice0_Ping_delay_MASK              0x00001fc0
#define BCHP_UFE_ANA_ADC_CNTL5_Slice0_Ping_delay_SHIFT             6
#define BCHP_UFE_ANA_ADC_CNTL5_Slice0_Ping_delay_DEFAULT           0x00000000

/* UFE_ANA :: ADC_CNTL5 :: Slice0_Phase [05:03] */
#define BCHP_UFE_ANA_ADC_CNTL5_Slice0_Phase_MASK                   0x00000038
#define BCHP_UFE_ANA_ADC_CNTL5_Slice0_Phase_SHIFT                  3
#define BCHP_UFE_ANA_ADC_CNTL5_Slice0_Phase_DEFAULT                0x00000000

/* UFE_ANA :: ADC_CNTL5 :: Slice0_Clock_rate [02:00] */
#define BCHP_UFE_ANA_ADC_CNTL5_Slice0_Clock_rate_MASK              0x00000007
#define BCHP_UFE_ANA_ADC_CNTL5_Slice0_Clock_rate_SHIFT             0
#define BCHP_UFE_ANA_ADC_CNTL5_Slice0_Clock_rate_DEFAULT           0x00000000

/***************************************************************************
 *ADC_CNTL6 - adc_cntl6
 ***************************************************************************/
/* UFE_ANA :: ADC_CNTL6 :: Slice0_MDAC2_calibration [31:16] */
#define BCHP_UFE_ANA_ADC_CNTL6_Slice0_MDAC2_calibration_MASK       0xffff0000
#define BCHP_UFE_ANA_ADC_CNTL6_Slice0_MDAC2_calibration_SHIFT      16
#define BCHP_UFE_ANA_ADC_CNTL6_Slice0_MDAC2_calibration_DEFAULT    0x00000000

/* UFE_ANA :: ADC_CNTL6 :: Slice0_MDAC1_calibration [15:00] */
#define BCHP_UFE_ANA_ADC_CNTL6_Slice0_MDAC1_calibration_MASK       0x0000ffff
#define BCHP_UFE_ANA_ADC_CNTL6_Slice0_MDAC1_calibration_SHIFT      0
#define BCHP_UFE_ANA_ADC_CNTL6_Slice0_MDAC1_calibration_DEFAULT    0x00000000

/***************************************************************************
 *ADC_CNTL7 - adc_cntl7
 ***************************************************************************/
/* UFE_ANA :: ADC_CNTL7 :: Reserved_i_adc_cntl7_31_30 [31:30] */
#define BCHP_UFE_ANA_ADC_CNTL7_Reserved_i_adc_cntl7_31_30_MASK     0xc0000000
#define BCHP_UFE_ANA_ADC_CNTL7_Reserved_i_adc_cntl7_31_30_SHIFT    30
#define BCHP_UFE_ANA_ADC_CNTL7_Reserved_i_adc_cntl7_31_30_DEFAULT  0x00000000

/* UFE_ANA :: ADC_CNTL7 :: Slice0_Test_enable [29:29] */
#define BCHP_UFE_ANA_ADC_CNTL7_Slice0_Test_enable_MASK             0x20000000
#define BCHP_UFE_ANA_ADC_CNTL7_Slice0_Test_enable_SHIFT            29
#define BCHP_UFE_ANA_ADC_CNTL7_Slice0_Test_enable_DEFAULT          0x00000000

/* UFE_ANA :: ADC_CNTL7 :: Slice0_CALDAC_enable [28:28] */
#define BCHP_UFE_ANA_ADC_CNTL7_Slice0_CALDAC_enable_MASK           0x10000000
#define BCHP_UFE_ANA_ADC_CNTL7_Slice0_CALDAC_enable_SHIFT          28
#define BCHP_UFE_ANA_ADC_CNTL7_Slice0_CALDAC_enable_DEFAULT        0x00000000

/* UFE_ANA :: ADC_CNTL7 :: Slice0_CALDAC_data [27:18] */
#define BCHP_UFE_ANA_ADC_CNTL7_Slice0_CALDAC_data_MASK             0x0ffc0000
#define BCHP_UFE_ANA_ADC_CNTL7_Slice0_CALDAC_data_SHIFT            18
#define BCHP_UFE_ANA_ADC_CNTL7_Slice0_CALDAC_data_DEFAULT          0x00000000

/* UFE_ANA :: ADC_CNTL7 :: Slice0_BUFFER_sleep_control [17:16] */
#define BCHP_UFE_ANA_ADC_CNTL7_Slice0_BUFFER_sleep_control_MASK    0x00030000
#define BCHP_UFE_ANA_ADC_CNTL7_Slice0_BUFFER_sleep_control_SHIFT   16
#define BCHP_UFE_ANA_ADC_CNTL7_Slice0_BUFFER_sleep_control_DEFAULT 0x00000000

/* UFE_ANA :: ADC_CNTL7 :: Slice0_MDAC3_calibration [15:00] */
#define BCHP_UFE_ANA_ADC_CNTL7_Slice0_MDAC3_calibration_MASK       0x0000ffff
#define BCHP_UFE_ANA_ADC_CNTL7_Slice0_MDAC3_calibration_SHIFT      0
#define BCHP_UFE_ANA_ADC_CNTL7_Slice0_MDAC3_calibration_DEFAULT    0x00000000

/***************************************************************************
 *ADC_CNTL11 - adc_cntl11
 ***************************************************************************/
/* UFE_ANA :: ADC_CNTL11 :: UFE_PGA_TESTBUS_ENABLE [31:31] */
#define BCHP_UFE_ANA_ADC_CNTL11_UFE_PGA_TESTBUS_ENABLE_MASK        0x80000000
#define BCHP_UFE_ANA_ADC_CNTL11_UFE_PGA_TESTBUS_ENABLE_SHIFT       31
#define BCHP_UFE_ANA_ADC_CNTL11_UFE_PGA_TESTBUS_ENABLE_DEFAULT     0x00000000

/* UFE_ANA :: ADC_CNTL11 :: UFE_PGA_TESTBUS_SELECT [30:17] */
#define BCHP_UFE_ANA_ADC_CNTL11_UFE_PGA_TESTBUS_SELECT_MASK        0x7ffe0000
#define BCHP_UFE_ANA_ADC_CNTL11_UFE_PGA_TESTBUS_SELECT_SHIFT       17
#define BCHP_UFE_ANA_ADC_CNTL11_UFE_PGA_TESTBUS_SELECT_DEFAULT     0x00000000

/* UFE_ANA :: ADC_CNTL11 :: Reserved_ADC_control_register_11_TBD [16:15] */
#define BCHP_UFE_ANA_ADC_CNTL11_Reserved_ADC_control_register_11_TBD_MASK 0x00018000
#define BCHP_UFE_ANA_ADC_CNTL11_Reserved_ADC_control_register_11_TBD_SHIFT 15
#define BCHP_UFE_ANA_ADC_CNTL11_Reserved_ADC_control_register_11_TBD_DEFAULT 0x00000000

/* UFE_ANA :: ADC_CNTL11 :: ADC_FILTER_CAP_TUNE [14:12] */
#define BCHP_UFE_ANA_ADC_CNTL11_ADC_FILTER_CAP_TUNE_MASK           0x00007000
#define BCHP_UFE_ANA_ADC_CNTL11_ADC_FILTER_CAP_TUNE_SHIFT          12
#define BCHP_UFE_ANA_ADC_CNTL11_ADC_FILTER_CAP_TUNE_DEFAULT        0x00000001

/* UFE_ANA :: ADC_CNTL11 :: UFE_FB_DIST_CAN [11:08] */
#define BCHP_UFE_ANA_ADC_CNTL11_UFE_FB_DIST_CAN_MASK               0x00000f00
#define BCHP_UFE_ANA_ADC_CNTL11_UFE_FB_DIST_CAN_SHIFT              8
#define BCHP_UFE_ANA_ADC_CNTL11_UFE_FB_DIST_CAN_DEFAULT            0x00000000

/* UFE_ANA :: ADC_CNTL11 :: UFE_PGA_GMCUR_DIODE_SEL [07:04] */
#define BCHP_UFE_ANA_ADC_CNTL11_UFE_PGA_GMCUR_DIODE_SEL_MASK       0x000000f0
#define BCHP_UFE_ANA_ADC_CNTL11_UFE_PGA_GMCUR_DIODE_SEL_SHIFT      4
#define BCHP_UFE_ANA_ADC_CNTL11_UFE_PGA_GMCUR_DIODE_SEL_DEFAULT    0x00000000

/* UFE_ANA :: ADC_CNTL11 :: UFE_PGA_TIACUR_DIODE_SEL [03:00] */
#define BCHP_UFE_ANA_ADC_CNTL11_UFE_PGA_TIACUR_DIODE_SEL_MASK      0x0000000f
#define BCHP_UFE_ANA_ADC_CNTL11_UFE_PGA_TIACUR_DIODE_SEL_SHIFT     0
#define BCHP_UFE_ANA_ADC_CNTL11_UFE_PGA_TIACUR_DIODE_SEL_DEFAULT   0x00000000

/***************************************************************************
 *PGA_CNTL - pga_cntl
 ***************************************************************************/
/* UFE_ANA :: PGA_CNTL :: Reserved_i_pga_cntl_31_31 [31:31] */
#define BCHP_UFE_ANA_PGA_CNTL_Reserved_i_pga_cntl_31_31_MASK       0x80000000
#define BCHP_UFE_ANA_PGA_CNTL_Reserved_i_pga_cntl_31_31_SHIFT      31
#define BCHP_UFE_ANA_PGA_CNTL_Reserved_i_pga_cntl_31_31_DEFAULT    0x00000000

/* UFE_ANA :: PGA_CNTL :: Reserved_i_pga_cntl_31_24 [30:24] */
#define BCHP_UFE_ANA_PGA_CNTL_Reserved_i_pga_cntl_31_24_MASK       0x7f000000
#define BCHP_UFE_ANA_PGA_CNTL_Reserved_i_pga_cntl_31_24_SHIFT      24
#define BCHP_UFE_ANA_PGA_CNTL_Reserved_i_pga_cntl_31_24_DEFAULT    0x00000000

/* UFE_ANA :: PGA_CNTL :: PGA_cmo_tune [23:20] */
#define BCHP_UFE_ANA_PGA_CNTL_PGA_cmo_tune_MASK                    0x00f00000
#define BCHP_UFE_ANA_PGA_CNTL_PGA_cmo_tune_SHIFT                   20
#define BCHP_UFE_ANA_PGA_CNTL_PGA_cmo_tune_DEFAULT                 0x00000008

/* UFE_ANA :: PGA_CNTL :: ibias_tune_i_pga_cntl [19:17] */
#define BCHP_UFE_ANA_PGA_CNTL_ibias_tune_i_pga_cntl_MASK           0x000e0000
#define BCHP_UFE_ANA_PGA_CNTL_ibias_tune_i_pga_cntl_SHIFT          17
#define BCHP_UFE_ANA_PGA_CNTL_ibias_tune_i_pga_cntl_DEFAULT        0x00000004

/* UFE_ANA :: PGA_CNTL :: PGA_RLOAD_GAIN_CNTL [16:13] */
#define BCHP_UFE_ANA_PGA_CNTL_PGA_RLOAD_GAIN_CNTL_MASK             0x0001e000
#define BCHP_UFE_ANA_PGA_CNTL_PGA_RLOAD_GAIN_CNTL_SHIFT            13
#define BCHP_UFE_ANA_PGA_CNTL_PGA_RLOAD_GAIN_CNTL_DEFAULT          0x00000000

/* UFE_ANA :: PGA_CNTL :: bypass_RFPGA [12:12] */
#define BCHP_UFE_ANA_PGA_CNTL_bypass_RFPGA_MASK                    0x00001000
#define BCHP_UFE_ANA_PGA_CNTL_bypass_RFPGA_SHIFT                   12
#define BCHP_UFE_ANA_PGA_CNTL_bypass_RFPGA_DEFAULT                 0x00000000

/* UFE_ANA :: PGA_CNTL :: Rladder_Vcm_cntl [11:08] */
#define BCHP_UFE_ANA_PGA_CNTL_Rladder_Vcm_cntl_MASK                0x00000f00
#define BCHP_UFE_ANA_PGA_CNTL_Rladder_Vcm_cntl_SHIFT               8
#define BCHP_UFE_ANA_PGA_CNTL_Rladder_Vcm_cntl_DEFAULT             0x00000000

/* UFE_ANA :: PGA_CNTL :: PGA_R_ATTEN_GAIN_CNTL [07:00] */
#define BCHP_UFE_ANA_PGA_CNTL_PGA_R_ATTEN_GAIN_CNTL_MASK           0x000000ff
#define BCHP_UFE_ANA_PGA_CNTL_PGA_R_ATTEN_GAIN_CNTL_SHIFT          0
#define BCHP_UFE_ANA_PGA_CNTL_PGA_R_ATTEN_GAIN_CNTL_DEFAULT        0x00000000

/***************************************************************************
 *SYS_CNTL - sys_cntl
 ***************************************************************************/
/* UFE_ANA :: SYS_CNTL :: Reserved_i_sys_cntl_31_21 [31:21] */
#define BCHP_UFE_ANA_SYS_CNTL_Reserved_i_sys_cntl_31_21_MASK       0xffe00000
#define BCHP_UFE_ANA_SYS_CNTL_Reserved_i_sys_cntl_31_21_SHIFT      21
#define BCHP_UFE_ANA_SYS_CNTL_Reserved_i_sys_cntl_31_21_DEFAULT    0x00000000

/* UFE_ANA :: SYS_CNTL :: ADC_digisum_resetb [20:20] */
#define BCHP_UFE_ANA_SYS_CNTL_ADC_digisum_resetb_MASK              0x00100000
#define BCHP_UFE_ANA_SYS_CNTL_ADC_digisum_resetb_SHIFT             20
#define BCHP_UFE_ANA_SYS_CNTL_ADC_digisum_resetb_DEFAULT           0x00000000

/* UFE_ANA :: SYS_CNTL :: ADC_resetb [19:19] */
#define BCHP_UFE_ANA_SYS_CNTL_ADC_resetb_MASK                      0x00080000
#define BCHP_UFE_ANA_SYS_CNTL_ADC_resetb_SHIFT                     19
#define BCHP_UFE_ANA_SYS_CNTL_ADC_resetb_DEFAULT                   0x00000000

/* UFE_ANA :: SYS_CNTL :: Reserved_i_sys_cntl_18_16 [18:16] */
#define BCHP_UFE_ANA_SYS_CNTL_Reserved_i_sys_cntl_18_16_MASK       0x00070000
#define BCHP_UFE_ANA_SYS_CNTL_Reserved_i_sys_cntl_18_16_SHIFT      16
#define BCHP_UFE_ANA_SYS_CNTL_Reserved_i_sys_cntl_18_16_DEFAULT    0x00000000

/* UFE_ANA :: SYS_CNTL :: Reserved_i_sys_cntl_15_12 [15:12] */
#define BCHP_UFE_ANA_SYS_CNTL_Reserved_i_sys_cntl_15_12_MASK       0x0000f000
#define BCHP_UFE_ANA_SYS_CNTL_Reserved_i_sys_cntl_15_12_SHIFT      12
#define BCHP_UFE_ANA_SYS_CNTL_Reserved_i_sys_cntl_15_12_DEFAULT    0x00000000

/* UFE_ANA :: SYS_CNTL :: Reserved_i_sys_cntl_11_9 [11:09] */
#define BCHP_UFE_ANA_SYS_CNTL_Reserved_i_sys_cntl_11_9_MASK        0x00000e00
#define BCHP_UFE_ANA_SYS_CNTL_Reserved_i_sys_cntl_11_9_SHIFT       9
#define BCHP_UFE_ANA_SYS_CNTL_Reserved_i_sys_cntl_11_9_DEFAULT     0x00000000

/* UFE_ANA :: SYS_CNTL :: PGA_power_up [08:08] */
#define BCHP_UFE_ANA_SYS_CNTL_PGA_power_up_MASK                    0x00000100
#define BCHP_UFE_ANA_SYS_CNTL_PGA_power_up_SHIFT                   8
#define BCHP_UFE_ANA_SYS_CNTL_PGA_power_up_DEFAULT                 0x00000000

/* UFE_ANA :: SYS_CNTL :: Reserved_i_sys_cntl_7_7 [07:07] */
#define BCHP_UFE_ANA_SYS_CNTL_Reserved_i_sys_cntl_7_7_MASK         0x00000080
#define BCHP_UFE_ANA_SYS_CNTL_Reserved_i_sys_cntl_7_7_SHIFT        7
#define BCHP_UFE_ANA_SYS_CNTL_Reserved_i_sys_cntl_7_7_DEFAULT      0x00000000

/* UFE_ANA :: SYS_CNTL :: Reserved_i_sys_cntl_6_6 [06:06] */
#define BCHP_UFE_ANA_SYS_CNTL_Reserved_i_sys_cntl_6_6_MASK         0x00000040
#define BCHP_UFE_ANA_SYS_CNTL_Reserved_i_sys_cntl_6_6_SHIFT        6
#define BCHP_UFE_ANA_SYS_CNTL_Reserved_i_sys_cntl_6_6_DEFAULT      0x00000000

/* UFE_ANA :: SYS_CNTL :: Reserved_i_sys_cntl_5_5 [05:05] */
#define BCHP_UFE_ANA_SYS_CNTL_Reserved_i_sys_cntl_5_5_MASK         0x00000020
#define BCHP_UFE_ANA_SYS_CNTL_Reserved_i_sys_cntl_5_5_SHIFT        5
#define BCHP_UFE_ANA_SYS_CNTL_Reserved_i_sys_cntl_5_5_DEFAULT      0x00000000

/* UFE_ANA :: SYS_CNTL :: ADC_power_up [04:04] */
#define BCHP_UFE_ANA_SYS_CNTL_ADC_power_up_MASK                    0x00000010
#define BCHP_UFE_ANA_SYS_CNTL_ADC_power_up_SHIFT                   4
#define BCHP_UFE_ANA_SYS_CNTL_ADC_power_up_DEFAULT                 0x00000000

/* UFE_ANA :: SYS_CNTL :: ADC_clock_power_up [03:03] */
#define BCHP_UFE_ANA_SYS_CNTL_ADC_clock_power_up_MASK              0x00000008
#define BCHP_UFE_ANA_SYS_CNTL_ADC_clock_power_up_SHIFT             3
#define BCHP_UFE_ANA_SYS_CNTL_ADC_clock_power_up_DEFAULT           0x00000000

/* UFE_ANA :: SYS_CNTL :: ADC_bandgap_power_up [02:02] */
#define BCHP_UFE_ANA_SYS_CNTL_ADC_bandgap_power_up_MASK            0x00000004
#define BCHP_UFE_ANA_SYS_CNTL_ADC_bandgap_power_up_SHIFT           2
#define BCHP_UFE_ANA_SYS_CNTL_ADC_bandgap_power_up_DEFAULT         0x00000000

/* UFE_ANA :: SYS_CNTL :: Reserved_i_sys_cntl_1_0 [01:00] */
#define BCHP_UFE_ANA_SYS_CNTL_Reserved_i_sys_cntl_1_0_MASK         0x00000003
#define BCHP_UFE_ANA_SYS_CNTL_Reserved_i_sys_cntl_1_0_SHIFT        0
#define BCHP_UFE_ANA_SYS_CNTL_Reserved_i_sys_cntl_1_0_DEFAULT      0x00000000

/***************************************************************************
 *CLK_CTRL - UFE core clock control
 ***************************************************************************/
/* UFE_ANA :: CLK_CTRL :: reserved0 [31:08] */
#define BCHP_UFE_ANA_CLK_CTRL_reserved0_MASK                       0xffffff00
#define BCHP_UFE_ANA_CLK_CTRL_reserved0_SHIFT                      8

/* UFE_ANA :: CLK_CTRL :: RSVD [07:02] */
#define BCHP_UFE_ANA_CLK_CTRL_RSVD_MASK                            0x000000fc
#define BCHP_UFE_ANA_CLK_CTRL_RSVD_SHIFT                           2
#define BCHP_UFE_ANA_CLK_CTRL_RSVD_DEFAULT                         0x00000000

/* UFE_ANA :: CLK_CTRL :: rst_soft [01:01] */
#define BCHP_UFE_ANA_CLK_CTRL_rst_soft_MASK                        0x00000002
#define BCHP_UFE_ANA_CLK_CTRL_rst_soft_SHIFT                       1
#define BCHP_UFE_ANA_CLK_CTRL_rst_soft_DEFAULT                     0x00000000

/* UFE_ANA :: CLK_CTRL :: ufe_en [00:00] */
#define BCHP_UFE_ANA_CLK_CTRL_ufe_en_MASK                          0x00000001
#define BCHP_UFE_ANA_CLK_CTRL_ufe_en_SHIFT                         0
#define BCHP_UFE_ANA_CLK_CTRL_ufe_en_DEFAULT                       0x00000001

/***************************************************************************
 *SW_SPARE0 - sw_spare0
 ***************************************************************************/
/* UFE_ANA :: SW_SPARE0 :: RSVD [31:00] */
#define BCHP_UFE_ANA_SW_SPARE0_RSVD_MASK                           0xffffffff
#define BCHP_UFE_ANA_SW_SPARE0_RSVD_SHIFT                          0
#define BCHP_UFE_ANA_SW_SPARE0_RSVD_DEFAULT                        0x00000000

/***************************************************************************
 *SW_SPARE1 - sw_spare1
 ***************************************************************************/
/* UFE_ANA :: SW_SPARE1 :: RSVD [31:00] */
#define BCHP_UFE_ANA_SW_SPARE1_RSVD_MASK                           0xffffffff
#define BCHP_UFE_ANA_SW_SPARE1_RSVD_SHIFT                          0
#define BCHP_UFE_ANA_SW_SPARE1_RSVD_DEFAULT                        0x00000000

#endif /* #ifndef BCHP_UFE_ANA_H__ */

/* End of File */
