# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../62711 PWA.srcs/sources_1/new/Logic_B_1Bit.vhd" \
"../../../../62711 PWA.srcs/sim_1/new/Logic_B_1Bit_TB.vhd" \

# Do not sort compile order
nosort
