{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622475375303 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622475375303 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 01 00:36:15 2021 " "Processing started: Tue Jun 01 00:36:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622475375303 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622475375303 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off digital_clock -c digital_clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off digital_clock -c digital_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622475375303 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1622475375776 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1622475375776 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dip_sw DIP_SW digital_clock.v(12) " "Verilog HDL Declaration information at digital_clock.v(12): object \"dip_sw\" differs only in case from object \"DIP_SW\" in the same scope" {  } { { "digital_clock.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second_2/digital_clock.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1622475384362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digital_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file digital_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 digital_clock " "Found entity 1: digital_clock" {  } { { "digital_clock.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second_2/digital_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622475384362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622475384362 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "date.v " "Can't analyze file -- file date.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1622475384362 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "watch_date.v(85) " "Verilog HDL warning at watch_date.v(85): extended using \"x\" or \"z\"" {  } { { "watch_date.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second_2/watch_date.v" 85 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1622475384362 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "watch_date.v(94) " "Verilog HDL warning at watch_date.v(94): extended using \"x\" or \"z\"" {  } { { "watch_date.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second_2/watch_date.v" 94 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1622475384362 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "watch_date.v(103) " "Verilog HDL warning at watch_date.v(103): extended using \"x\" or \"z\"" {  } { { "watch_date.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second_2/watch_date.v" 103 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1622475384362 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "watch_date.v(112) " "Verilog HDL warning at watch_date.v(112): extended using \"x\" or \"z\"" {  } { { "watch_date.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second_2/watch_date.v" 112 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1622475384362 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "watch_date.v(121) " "Verilog HDL warning at watch_date.v(121): extended using \"x\" or \"z\"" {  } { { "watch_date.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second_2/watch_date.v" 121 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1622475384362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "watch_date.v 1 1 " "Found 1 design units, including 1 entities, in source file watch_date.v" { { "Info" "ISGN_ENTITY_NAME" "1 watch_date " "Found entity 1: watch_date" {  } { { "watch_date.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second_2/watch_date.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622475384362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622475384362 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bin2bcd.v(18) " "Verilog HDL information at bin2bcd.v(18): always construct contains both blocking and non-blocking assignments" {  } { { "bin2bcd.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second_2/bin2bcd.v" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1622475384377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "bin2bcd.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second_2/bin2bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622475384377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622475384377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second_2/fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622475384377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622475384377 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rstn digital_clock.v(32) " "Verilog HDL Implicit Net warning at digital_clock.v(32): created implicit net for \"rstn\"" {  } { { "digital_clock.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second_2/digital_clock.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622475384377 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bin_time digital_clock.v(55) " "Verilog HDL Implicit Net warning at digital_clock.v(55): created implicit net for \"bin_time\"" {  } { { "digital_clock.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second_2/digital_clock.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622475384377 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "digital_clock " "Elaborating entity \"digital_clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1622475384409 ""}
{ "Warning" "WSGN_SEARCH_FILE" "en_clk.v 1 1 " "Using design file en_clk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 en_clk " "Found entity 1: en_clk" {  } { { "en_clk.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second_2/en_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622475384431 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622475384431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "en_clk en_clk:U0 " "Elaborating entity \"en_clk\" for hierarchy \"en_clk:U0\"" {  } { { "digital_clock.v" "U0" { Text "C:/intelFPGA_lite/Verilog_watch_second_2/digital_clock.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622475384432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "watch_date watch_date:TIME1 " "Elaborating entity \"watch_date\" for hierarchy \"watch_date:TIME1\"" {  } { { "digital_clock.v" "TIME1" { Text "C:/intelFPGA_lite/Verilog_watch_second_2/digital_clock.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622475384434 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "watch_date.v(75) " "Verilog HDL Case Statement warning at watch_date.v(75): can't check case statement for completeness because the case expression has too many possible states" {  } { { "watch_date.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second_2/watch_date.v" 75 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1622475384436 "|digital_clock|watch_date:TIME1"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "watch_date.v(112) " "Verilog HDL Casex/Casez warning at watch_date.v(112): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "watch_date.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second_2/watch_date.v" 112 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1622475384436 "|digital_clock|watch_date:TIME1"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "watch_date.v(121) " "Verilog HDL Casex/Casez warning at watch_date.v(121): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "watch_date.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second_2/watch_date.v" 121 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1622475384436 "|digital_clock|watch_date:TIME1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "bin_time watch_date.v(18) " "Output port \"bin_time\" at watch_date.v(18) has no driver" {  } { { "watch_date.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second_2/watch_date.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1622475384439 "|digital_clock|watch_date:TIME1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:DIP_SW " "Elaborating entity \"fsm\" for hierarchy \"fsm:DIP_SW\"" {  } { { "digital_clock.v" "DIP_SW" { Text "C:/intelFPGA_lite/Verilog_watch_second_2/digital_clock.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622475384451 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "year_set fsm.v(19) " "Verilog HDL or VHDL warning at fsm.v(19): object \"year_set\" assigned a value but never read" {  } { { "fsm.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second_2/fsm.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622475384451 "|digital_clock|fsm:DIP_SW"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "month_set fsm.v(19) " "Verilog HDL or VHDL warning at fsm.v(19): object \"month_set\" assigned a value but never read" {  } { { "fsm.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second_2/fsm.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622475384451 "|digital_clock|fsm:DIP_SW"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "day_set fsm.v(19) " "Verilog HDL or VHDL warning at fsm.v(19): object \"day_set\" assigned a value but never read" {  } { { "fsm.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second_2/fsm.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622475384451 "|digital_clock|fsm:DIP_SW"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hour_set fsm.v(19) " "Verilog HDL or VHDL warning at fsm.v(19): object \"hour_set\" assigned a value but never read" {  } { { "fsm.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second_2/fsm.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622475384451 "|digital_clock|fsm:DIP_SW"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "minute_set fsm.v(19) " "Verilog HDL or VHDL warning at fsm.v(19): object \"minute_set\" assigned a value but never read" {  } { { "fsm.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second_2/fsm.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622475384451 "|digital_clock|fsm:DIP_SW"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sec_set fsm.v(19) " "Verilog HDL or VHDL warning at fsm.v(19): object \"sec_set\" assigned a value but never read" {  } { { "fsm.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second_2/fsm.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622475384451 "|digital_clock|fsm:DIP_SW"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rst fsm.v(40) " "Verilog HDL Always Construct warning at fsm.v(40): variable \"rst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second_2/fsm.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1622475384451 "|digital_clock|fsm:DIP_SW"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw_in fsm.v(43) " "Verilog HDL Always Construct warning at fsm.v(43): variable \"sw_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second_2/fsm.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1622475384451 "|digital_clock|fsm:DIP_SW"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cursor fsm.v(44) " "Verilog HDL Always Construct warning at fsm.v(44): variable \"cursor\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second_2/fsm.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1622475384451 "|digital_clock|fsm:DIP_SW"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cursor fsm.v(47) " "Verilog HDL Always Construct warning at fsm.v(47): variable \"cursor\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second_2/fsm.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1622475384451 "|digital_clock|fsm:DIP_SW"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw_in fsm.v(48) " "Verilog HDL Always Construct warning at fsm.v(48): variable \"sw_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second_2/fsm.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1622475384451 "|digital_clock|fsm:DIP_SW"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cursor fsm.v(49) " "Verilog HDL Always Construct warning at fsm.v(49): variable \"cursor\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second_2/fsm.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1622475384451 "|digital_clock|fsm:DIP_SW"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cursor fsm.v(52) " "Verilog HDL Always Construct warning at fsm.v(52): variable \"cursor\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second_2/fsm.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1622475384451 "|digital_clock|fsm:DIP_SW"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cursor fsm.v(39) " "Verilog HDL Always Construct warning at fsm.v(39): inferring latch(es) for variable \"cursor\", which holds its previous value in one or more paths through the always construct" {  } { { "fsm.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second_2/fsm.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1622475384451 "|digital_clock|fsm:DIP_SW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cursor\[0\] fsm.v(39) " "Inferred latch for \"cursor\[0\]\" at fsm.v(39)" {  } { { "fsm.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second_2/fsm.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622475384451 "|digital_clock|fsm:DIP_SW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cursor\[1\] fsm.v(39) " "Inferred latch for \"cursor\[1\]\" at fsm.v(39)" {  } { { "fsm.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second_2/fsm.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622475384451 "|digital_clock|fsm:DIP_SW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cursor\[2\] fsm.v(39) " "Inferred latch for \"cursor\[2\]\" at fsm.v(39)" {  } { { "fsm.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second_2/fsm.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622475384451 "|digital_clock|fsm:DIP_SW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cursor\[3\] fsm.v(39) " "Inferred latch for \"cursor\[3\]\" at fsm.v(39)" {  } { { "fsm.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second_2/fsm.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622475384451 "|digital_clock|fsm:DIP_SW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cursor\[4\] fsm.v(39) " "Inferred latch for \"cursor\[4\]\" at fsm.v(39)" {  } { { "fsm.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second_2/fsm.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622475384451 "|digital_clock|fsm:DIP_SW"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd bin2bcd:CVT_second " "Elaborating entity \"bin2bcd\" for hierarchy \"bin2bcd:CVT_second\"" {  } { { "digital_clock.v" "CVT_second" { Text "C:/intelFPGA_lite/Verilog_watch_second_2/digital_clock.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622475384451 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.v(35) " "Verilog HDL assignment warning at bin2bcd.v(35): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second_2/bin2bcd.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622475384451 "|digital_clock|bin2bcd:CVT_second"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.v(33) " "Verilog HDL assignment warning at bin2bcd.v(33): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second_2/bin2bcd.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622475384451 "|digital_clock|bin2bcd:CVT_second"}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_display_list.v 1 1 " "Using design file lcd_display_list.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_display_list " "Found entity 1: lcd_display_list" {  } { { "lcd_display_list.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second_2/lcd_display_list.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622475384466 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622475384466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_list lcd_display_list:STL " "Elaborating entity \"lcd_display_list\" for hierarchy \"lcd_display_list:STL\"" {  } { { "digital_clock.v" "STL" { Text "C:/intelFPGA_lite/Verilog_watch_second_2/digital_clock.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622475384466 ""}
{ "Warning" "WSGN_SEARCH_FILE" "en_clk_lcd.v 1 1 " "Using design file en_clk_lcd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 en_clk_lcd " "Found entity 1: en_clk_lcd" {  } { { "en_clk_lcd.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second_2/en_clk_lcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622475384482 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622475384482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "en_clk_lcd en_clk_lcd:LCLK " "Elaborating entity \"en_clk_lcd\" for hierarchy \"en_clk_lcd:LCLK\"" {  } { { "digital_clock.v" "LCLK" { Text "C:/intelFPGA_lite/Verilog_watch_second_2/digital_clock.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622475384482 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "state STATE lcd_driver.v(34) " "Verilog HDL Declaration information at lcd_driver.v(34): object \"state\" differs only in case from object \"STATE\" in the same scope" {  } { { "lcd_driver.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second_2/lcd_driver.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1622475384498 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_driver.v 1 1 " "Using design file lcd_driver.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_driver " "Found entity 1: lcd_driver" {  } { { "lcd_driver.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second_2/lcd_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622475384498 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622475384498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_driver lcd_driver:DRV " "Elaborating entity \"lcd_driver\" for hierarchy \"lcd_driver:DRV\"" {  } { { "digital_clock.v" "DRV" { Text "C:/intelFPGA_lite/Verilog_watch_second_2/digital_clock.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622475384513 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "STATE lcd_driver.v(201) " "Verilog HDL or VHDL warning at lcd_driver.v(201): object \"STATE\" assigned a value but never read" {  } { { "lcd_driver.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second_2/lcd_driver.v" 201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622475384513 "|digital_clock|lcd_driver:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 lcd_driver.v(48) " "Verilog HDL assignment warning at lcd_driver.v(48): truncated value with size 32 to match size of target (22)" {  } { { "lcd_driver.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second_2/lcd_driver.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622475384513 "|digital_clock|lcd_driver:comb_4"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1622475385206 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "watch_date.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second_2/watch_date.v" 59 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1622475385206 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1622475385206 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "digital_clock.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second_2/digital_clock.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622475387001 "|digital_clock|lcd_rw"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1622475387001 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1622475387090 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1622475388287 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/Verilog_watch_second_2/output_files/digital_clock.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/Verilog_watch_second_2/output_files/digital_clock.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622475388328 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1622475388428 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622475388428 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_sw\[1\] " "No output dependent on input pin \"dip_sw\[1\]\"" {  } { { "digital_clock.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second_2/digital_clock.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622475388478 "|digital_clock|dip_sw[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_in\[2\] " "No output dependent on input pin \"sw_in\[2\]\"" {  } { { "digital_clock.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second_2/digital_clock.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622475388478 "|digital_clock|sw_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_in\[3\] " "No output dependent on input pin \"sw_in\[3\]\"" {  } { { "digital_clock.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second_2/digital_clock.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622475388478 "|digital_clock|sw_in[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1622475388478 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "528 " "Implemented 528 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1622475388478 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1622475388478 ""} { "Info" "ICUT_CUT_TM_LCELLS" "509 " "Implemented 509 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1622475388478 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1622475388478 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622475388498 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 01 00:36:28 2021 " "Processing ended: Tue Jun 01 00:36:28 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622475388498 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622475388498 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622475388498 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1622475388498 ""}
