// Test du module registres (rst, clk, areg[3..0], breg[3..0], dreg[3..0],  datain[31..0] : a[31..0], b[31..0], ir[31..0]) 

set rst 1
set clk 0
set rst 0

// TEST R0
set areg[3..0] 0000
set breg[3..0] 0000
set dreg[3..0] 0000

check a[31..0] 00000000000000000000000000000000
check b[31..0] 00000000000000000000000000000000

set datain[31..0] 01100111010101111011011000111000
set clk 1
set clk 0

check a[31..0] 00000000000000000000000000000000
check b[31..0] 00000000000000000000000000000000


// TEST R1
set areg[3..0] 0001
set breg[3..0] 0001
set dreg[3..0] 0001

check a[31..0] 00000000000000000000000000000001
check b[31..0] 00000000000000000000000000000001

set datain[31..0] 01100111010101111011011000111000
set clk 1
set clk 0

check a[31..0] 00000000000000000000000000000001
check b[31..0] 00000000000000000000000000000001

// TEST R2
set areg[3..0] 0010
set breg[3..0] 0010
set dreg[3..0] 0010
set datain[31..0] 01100111010101111011011000110010
set clk 1
set clk 0
check a[31..0] 01100111010101111011011000110010
check b[31..0] 01100111010101111011011000110010

// TEST R3
set areg[3..0] 0011
set breg[3..0] 0011
set dreg[3..0] 0011
set datain[31..0] 01100111010101111011011000110011
set clk 1
set clk 0
check a[31..0] 01100111010101111011011000110011
check b[31..0] 01100111010101111011011000110011

// TEST R4
set areg[3..0] 0100
set breg[3..0] 0100
set dreg[3..0] 0100
set datain[31..0] 01100111010101111011011000110100
set clk 1
set clk 0
check a[31..0] 01100111010101111011011000110100
check b[31..0] 01100111010101111011011000110100

// TEST R5
set areg[3..0] 0101
set breg[3..0] 0101
set dreg[3..0] 0101
set datain[31..0] 01100111010101111011011000110101
set clk 1
set clk 0
check a[31..0] 01100111010101111011011000110101
check b[31..0] 01100111010101111011011000110101

// TEST R6
set areg[3..0] 0110
set breg[3..0] 0110
set dreg[3..0] 0110
set datain[31..0] 01100111010101111011011000110110
set clk 1
set clk 0
check a[31..0] 01100111010101111011011000110110
check b[31..0] 01100111010101111011011000110110

// TEST R7
set areg[3..0] 0111
set breg[3..0] 0111
set dreg[3..0] 0111
set datain[31..0] 01100111010101111011011000110111
set clk 1
set clk 0
check a[31..0] 01100111010101111011011000110111
check b[31..0] 01100111010101111011011000110111

// TEST R12
set areg[3..0] 1100
set breg[3..0] 1100
set dreg[3..0] 1100
set datain[31..0] 01100111010101111011011000111100
set clk 1
set clk 0
check a[31..0] 01100111010101111011011000111100
check b[31..0] 01100111010101111011011000111100

// TEST R13
set areg[3..0] 1101
set breg[3..0] 1101
set dreg[3..0] 1101
set datain[31..0] 01100111010101111011011000111101
set clk 1
set clk 0
check a[31..0] 01100111010101111011011000111101
check b[31..0] 01100111010101111011011000111101

// TEST R14
set areg[3..0] 1110
set breg[3..0] 1110
set dreg[3..0] 1110
set datain[31..0] 01100111010101111011011000111110
set clk 1
set clk 0
check a[31..0] 01100111010101111011011000111110
check b[31..0] 01100111010101111011011000111110

// TEST R15 - IR
set areg[3..0] 1111
set breg[3..0] 1111
set dreg[3..0] 1111
set datain[31..0] 01100111010101111011011000111111
set clk 1
set clk 0
check a[31..0] 01100111010101111011011000111111
check b[31..0] 01100111010101111011011000111111
check ir[31..0] 01100111010101111011011000111111


