Analysis & Synthesis report for top
Tue Nov 28 08:25:52 2023
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |top|mips:mips1|controller:c|maindec:md|state
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Registers Added for RAM Pass-Through Logic
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for mips:mips1|datapath:dp|regfile:rf|altsyncram:rf_rtl_0|altsyncram_trd1:auto_generated
 15. Source assignments for mips:mips1|datapath:dp|regfile:rf|altsyncram:rf_rtl_1|altsyncram_trd1:auto_generated
 16. Parameter Settings for User Entity Instance: mips:mips1|datapath:dp|flopre:pc_reg
 17. Parameter Settings for User Entity Instance: mips:mips1|datapath:dp|mux2:memadrmux
 18. Parameter Settings for User Entity Instance: mips:mips1|datapath:dp|flopre:inst_reg
 19. Parameter Settings for User Entity Instance: mips:mips1|datapath:dp|flopr:data_reg
 20. Parameter Settings for User Entity Instance: mips:mips1|datapath:dp|mux2:regdst_mux
 21. Parameter Settings for User Entity Instance: mips:mips1|datapath:dp|mux2:memtoreg_mux
 22. Parameter Settings for User Entity Instance: mips:mips1|datapath:dp|flopr:rd1_reg
 23. Parameter Settings for User Entity Instance: mips:mips1|datapath:dp|flopr:rd2_reg
 24. Parameter Settings for User Entity Instance: mips:mips1|datapath:dp|mux2:srca_mux
 25. Parameter Settings for User Entity Instance: mips:mips1|datapath:dp|mux4:srcb_mux
 26. Parameter Settings for User Entity Instance: mips:mips1|datapath:dp|alu:alu
 27. Parameter Settings for User Entity Instance: mips:mips1|datapath:dp|flopr:aluout_reg
 28. Parameter Settings for User Entity Instance: mips:mips1|datapath:dp|pcsrcmux:pcsrc_mux
 29. Parameter Settings for Inferred Entity Instance: mips:mips1|datapath:dp|regfile:rf|altsyncram:rf_rtl_0
 30. Parameter Settings for Inferred Entity Instance: mips:mips1|datapath:dp|regfile:rf|altsyncram:rf_rtl_1
 31. altsyncram Parameter Settings by Entity Instance
 32. Port Connectivity Checks: "mips:mips1|datapath:dp|pcsrcmux:pcsrc_mux"
 33. Port Connectivity Checks: "mips:mips1|datapath:dp|mux4:srcb_mux"
 34. Port Connectivity Checks: "mips:mips1|datapath:dp"
 35. Post-Synthesis Netlist Statistics for Top Partition
 36. Elapsed Time Per Partition
 37. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Nov 28 08:25:51 2023       ;
; Quartus Prime Version              ; 21.1.1 Build 850 06/23/2022 SJ Lite Edition ;
; Revision Name                      ; top                                         ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 4,072                                       ;
;     Total combinational functions  ; 2,044                                       ;
;     Dedicated logic registers      ; 2,404                                       ;
; Total registers                    ; 2404                                        ;
; Total pins                         ; 67                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 2,048                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                            ; top                ; top                ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
;     Processor 7            ;   0.1%      ;
;     Processor 8            ;   0.1%      ;
;     Processors 9-12        ;   0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                 ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                             ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------+---------+
; top.sv                           ; yes             ; User SystemVerilog HDL File  ; D:/labs/lab5/top.sv                                                      ;         ;
; memfile.dat                      ; yes             ; Auto-Found Unspecified File  ; D:/labs/lab5/memfile.dat                                                 ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; d:/quartus/quartus/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; d:/quartus/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; d:/quartus/quartus/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; d:/quartus/quartus/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal211.inc                   ; yes             ; Megafunction                 ; d:/quartus/quartus/quartus/libraries/megafunctions/aglobal211.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; d:/quartus/quartus/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; d:/quartus/quartus/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; d:/quartus/quartus/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; d:/quartus/quartus/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_trd1.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/labs/lab5/db/altsyncram_trd1.tdf                                      ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 4,072     ;
;                                             ;           ;
; Total combinational functions               ; 2044      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 1632      ;
;     -- 3 input functions                    ; 235       ;
;     -- <=2 input functions                  ; 177       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 2012      ;
;     -- arithmetic mode                      ; 32        ;
;                                             ;           ;
; Total registers                             ; 2404      ;
;     -- Dedicated logic registers            ; 2404      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 67        ;
; Total memory bits                           ; 2048      ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 2468      ;
; Total fan-out                               ; 15900     ;
; Average fan-out                             ; 3.42      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                     ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                       ; Entity Name     ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------+-----------------+--------------+
; |top                                            ; 2044 (0)            ; 2404 (0)                  ; 2048        ; 0            ; 0       ; 0         ; 67   ; 0            ; |top                                                                                      ; top             ; work         ;
;    |dmem:dmem1|                                 ; 1593 (1593)         ; 2048 (2048)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|dmem:dmem1                                                                           ; dmem            ; work         ;
;    |mips:mips1|                                 ; 451 (0)             ; 356 (0)                   ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mips:mips1                                                                           ; mips            ; work         ;
;       |controller:c|                            ; 28 (0)              ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mips:mips1|controller:c                                                              ; controller      ; work         ;
;          |aludec:ad|                            ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mips:mips1|controller:c|aludec:ad                                                    ; aludec          ; work         ;
;          |maindec:md|                           ; 21 (21)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mips:mips1|controller:c|maindec:md                                                   ; maindec         ; work         ;
;       |datapath:dp|                             ; 423 (17)            ; 344 (0)                   ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mips:mips1|datapath:dp                                                               ; datapath        ; work         ;
;          |alu:alu|                              ; 194 (194)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mips:mips1|datapath:dp|alu:alu                                                       ; alu             ; work         ;
;          |flopr:aluout_reg|                     ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mips:mips1|datapath:dp|flopr:aluout_reg                                              ; flopr           ; work         ;
;          |flopr:data_reg|                       ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mips:mips1|datapath:dp|flopr:data_reg                                                ; flopr           ; work         ;
;          |flopr:rd1_reg|                        ; 32 (32)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mips:mips1|datapath:dp|flopr:rd1_reg                                                 ; flopr           ; work         ;
;          |flopr:rd2_reg|                        ; 32 (32)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mips:mips1|datapath:dp|flopr:rd2_reg                                                 ; flopr           ; work         ;
;          |flopre:inst_reg|                      ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mips:mips1|datapath:dp|flopre:inst_reg                                               ; flopre          ; work         ;
;          |flopre:pc_reg|                        ; 1 (1)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mips:mips1|datapath:dp|flopre:pc_reg                                                 ; flopre          ; work         ;
;          |mux2:memadrmux|                       ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mips:mips1|datapath:dp|mux2:memadrmux                                                ; mux2            ; work         ;
;          |mux2:memtoreg_mux|                    ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mips:mips1|datapath:dp|mux2:memtoreg_mux                                             ; mux2            ; work         ;
;          |mux2:regdst_mux|                      ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mips:mips1|datapath:dp|mux2:regdst_mux                                               ; mux2            ; work         ;
;          |mux2:srca_mux|                        ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mips:mips1|datapath:dp|mux2:srca_mux                                                 ; mux2            ; work         ;
;          |pcsrcmux:pcsrc_mux|                   ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mips:mips1|datapath:dp|pcsrcmux:pcsrc_mux                                            ; pcsrcmux        ; work         ;
;          |regfile:rf|                           ; 14 (14)             ; 152 (152)                 ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mips:mips1|datapath:dp|regfile:rf                                                    ; regfile         ; work         ;
;             |altsyncram:rf_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mips:mips1|datapath:dp|regfile:rf|altsyncram:rf_rtl_0                                ; altsyncram      ; work         ;
;                |altsyncram_trd1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mips:mips1|datapath:dp|regfile:rf|altsyncram:rf_rtl_0|altsyncram_trd1:auto_generated ; altsyncram_trd1 ; work         ;
;             |altsyncram:rf_rtl_1|               ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mips:mips1|datapath:dp|regfile:rf|altsyncram:rf_rtl_1                                ; altsyncram      ; work         ;
;                |altsyncram_trd1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mips:mips1|datapath:dp|regfile:rf|altsyncram:rf_rtl_1|altsyncram_trd1:auto_generated ; altsyncram_trd1 ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; mips:mips1|datapath:dp|regfile:rf|altsyncram:rf_rtl_0|altsyncram_trd1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None ;
; mips:mips1|datapath:dp|regfile:rf|altsyncram:rf_rtl_1|altsyncram_trd1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None ;
+-------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|mips:mips1|controller:c|maindec:md|state                                                                                                                                                                                                              ;
+-------------------------+----------------+-------------------------+----------------------+-----------------+-----------------------+------------------+-------------------+-----------------------+------------------+-----------------+-----------------+----------------+
; Name                    ; state.S11_Jump ; state.S10_ADDIWriteback ; state.S9_ADDIExecute ; state.S8_Branch ; state.S7_ALUWriteback ; state.S6_Execute ; state.S5_MemWrite ; state.S4_MemWriteback ; state.S3_MemRead ; state.S2_MemAdr ; state.S1_Decode ; state.S0_Fetch ;
+-------------------------+----------------+-------------------------+----------------------+-----------------+-----------------------+------------------+-------------------+-----------------------+------------------+-----------------+-----------------+----------------+
; state.S0_Fetch          ; 0              ; 0                       ; 0                    ; 0               ; 0                     ; 0                ; 0                 ; 0                     ; 0                ; 0               ; 0               ; 0              ;
; state.S1_Decode         ; 0              ; 0                       ; 0                    ; 0               ; 0                     ; 0                ; 0                 ; 0                     ; 0                ; 0               ; 1               ; 1              ;
; state.S2_MemAdr         ; 0              ; 0                       ; 0                    ; 0               ; 0                     ; 0                ; 0                 ; 0                     ; 0                ; 1               ; 0               ; 1              ;
; state.S3_MemRead        ; 0              ; 0                       ; 0                    ; 0               ; 0                     ; 0                ; 0                 ; 0                     ; 1                ; 0               ; 0               ; 1              ;
; state.S4_MemWriteback   ; 0              ; 0                       ; 0                    ; 0               ; 0                     ; 0                ; 0                 ; 1                     ; 0                ; 0               ; 0               ; 1              ;
; state.S5_MemWrite       ; 0              ; 0                       ; 0                    ; 0               ; 0                     ; 0                ; 1                 ; 0                     ; 0                ; 0               ; 0               ; 1              ;
; state.S6_Execute        ; 0              ; 0                       ; 0                    ; 0               ; 0                     ; 1                ; 0                 ; 0                     ; 0                ; 0               ; 0               ; 1              ;
; state.S7_ALUWriteback   ; 0              ; 0                       ; 0                    ; 0               ; 1                     ; 0                ; 0                 ; 0                     ; 0                ; 0               ; 0               ; 1              ;
; state.S8_Branch         ; 0              ; 0                       ; 0                    ; 1               ; 0                     ; 0                ; 0                 ; 0                     ; 0                ; 0               ; 0               ; 1              ;
; state.S9_ADDIExecute    ; 0              ; 0                       ; 1                    ; 0               ; 0                     ; 0                ; 0                 ; 0                     ; 0                ; 0               ; 0               ; 1              ;
; state.S10_ADDIWriteback ; 0              ; 1                       ; 0                    ; 0               ; 0                     ; 0                ; 0                 ; 0                     ; 0                ; 0               ; 0               ; 1              ;
; state.S11_Jump          ; 1              ; 0                       ; 0                    ; 0               ; 0                     ; 0                ; 0                 ; 0                     ; 0                ; 0               ; 0               ; 1              ;
+-------------------------+----------------+-------------------------+----------------------+-----------------+-----------------------+------------------+-------------------+-----------------------+------------------+-----------------+-----------------+----------------+


+-----------------------------------------------------------------+
; Registers Removed During Synthesis                              ;
+--------------------------------------------+--------------------+
; Register name                              ; Reason for Removal ;
+--------------------------------------------+--------------------+
; mips:mips1|controller:c|maindec:md|state~4 ; Lost fanout        ;
; mips:mips1|controller:c|maindec:md|state~5 ; Lost fanout        ;
; mips:mips1|controller:c|maindec:md|state~6 ; Lost fanout        ;
; mips:mips1|controller:c|maindec:md|state~7 ; Lost fanout        ;
; Total Number of Removed Registers = 4      ;                    ;
+--------------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2404  ;
; Number of registers using Synchronous Clear  ; 66    ;
; Number of registers using Synchronous Load   ; 90    ;
; Number of registers using Asynchronous Clear ; 216   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2188  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                         ;
+-------------------------------------------------------+--------------------------------------------+
; Register Name                                         ; RAM Name                                   ;
+-------------------------------------------------------+--------------------------------------------+
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0_bypass[0]  ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0_bypass[1]  ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0_bypass[2]  ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0_bypass[3]  ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0_bypass[4]  ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0_bypass[5]  ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0_bypass[6]  ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0_bypass[7]  ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0_bypass[8]  ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0_bypass[9]  ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0_bypass[10] ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0_bypass[11] ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0_bypass[12] ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0_bypass[13] ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0_bypass[14] ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0_bypass[15] ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0_bypass[16] ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0_bypass[17] ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0_bypass[18] ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0_bypass[19] ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0_bypass[20] ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0_bypass[21] ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0_bypass[22] ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0_bypass[23] ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0_bypass[24] ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0_bypass[25] ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0_bypass[26] ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0_bypass[27] ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0_bypass[28] ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0_bypass[29] ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0_bypass[30] ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0_bypass[31] ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0_bypass[32] ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0_bypass[33] ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0_bypass[34] ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0_bypass[35] ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0_bypass[36] ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0_bypass[37] ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0_bypass[38] ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0_bypass[39] ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0_bypass[40] ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0_bypass[41] ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0_bypass[42] ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1_bypass[0]  ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1_bypass[1]  ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1_bypass[2]  ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1_bypass[3]  ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1_bypass[4]  ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1_bypass[5]  ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1_bypass[6]  ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1_bypass[7]  ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1_bypass[8]  ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1_bypass[9]  ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1_bypass[10] ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1_bypass[11] ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1_bypass[12] ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1_bypass[13] ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1_bypass[14] ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1_bypass[15] ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1_bypass[16] ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1_bypass[17] ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1_bypass[18] ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1_bypass[19] ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1_bypass[20] ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1_bypass[21] ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1_bypass[22] ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1_bypass[23] ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1_bypass[24] ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1_bypass[25] ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1_bypass[26] ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1_bypass[27] ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1_bypass[28] ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1_bypass[29] ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1_bypass[30] ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1_bypass[31] ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1_bypass[32] ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1_bypass[33] ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1_bypass[34] ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1_bypass[35] ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1_bypass[36] ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1_bypass[37] ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1_bypass[38] ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1_bypass[39] ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1_bypass[40] ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1_bypass[41] ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1_bypass[42] ; mips:mips1|datapath:dp|regfile:rf|rf_rtl_1 ;
+-------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|mips:mips1|datapath:dp|flopre:pc_reg|q[27]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|mips:mips1|datapath:dp|flopre:pc_reg|q[31]        ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |top|mips:mips1|datapath:dp|flopre:pc_reg|q[23]        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top|mips:mips1|datapath:dp|flopr:rd1_reg|q[31]        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top|mips:mips1|datapath:dp|flopr:rd2_reg|q[29]        ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |top|mips:mips1|datapath:dp|alu:alu|Mux14              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|mips:mips1|datapath:dp|alu:alu|maybeinvertedB[1]  ;
; 6:1                ; 15 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |top|mips:mips1|datapath:dp|alu:alu|maybeinvertedB[23] ;
; 8:1                ; 15 bits   ; 75 LEs        ; 60 LEs               ; 15 LEs                 ; No         ; |top|mips:mips1|datapath:dp|alu:alu|maybeinvertedB[3]  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for mips:mips1|datapath:dp|regfile:rf|altsyncram:rf_rtl_0|altsyncram_trd1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for mips:mips1|datapath:dp|regfile:rf|altsyncram:rf_rtl_1|altsyncram_trd1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips:mips1|datapath:dp|flopre:pc_reg ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips:mips1|datapath:dp|mux2:memadrmux ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips:mips1|datapath:dp|flopre:inst_reg ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips:mips1|datapath:dp|flopr:data_reg ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips:mips1|datapath:dp|mux2:regdst_mux ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; WIDTH          ; 5     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips:mips1|datapath:dp|mux2:memtoreg_mux ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips:mips1|datapath:dp|flopr:rd1_reg ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips:mips1|datapath:dp|flopr:rd2_reg ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips:mips1|datapath:dp|mux2:srca_mux ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips:mips1|datapath:dp|mux4:srcb_mux ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips:mips1|datapath:dp|alu:alu ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips:mips1|datapath:dp|flopr:aluout_reg ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips:mips1|datapath:dp|pcsrcmux:pcsrc_mux ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mips:mips1|datapath:dp|regfile:rf|altsyncram:rf_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                    ;
; WIDTH_A                            ; 32                   ; Untyped                                    ;
; WIDTHAD_A                          ; 5                    ; Untyped                                    ;
; NUMWORDS_A                         ; 32                   ; Untyped                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 32                   ; Untyped                                    ;
; WIDTHAD_B                          ; 5                    ; Untyped                                    ;
; NUMWORDS_B                         ; 32                   ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_trd1      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mips:mips1|datapath:dp|regfile:rf|altsyncram:rf_rtl_1 ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                    ;
; WIDTH_A                            ; 32                   ; Untyped                                    ;
; WIDTHAD_A                          ; 5                    ; Untyped                                    ;
; NUMWORDS_A                         ; 32                   ; Untyped                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 32                   ; Untyped                                    ;
; WIDTHAD_B                          ; 5                    ; Untyped                                    ;
; NUMWORDS_B                         ; 32                   ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_trd1      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                  ;
+-------------------------------------------+-------------------------------------------------------+
; Name                                      ; Value                                                 ;
+-------------------------------------------+-------------------------------------------------------+
; Number of entity instances                ; 2                                                     ;
; Entity Instance                           ; mips:mips1|datapath:dp|regfile:rf|altsyncram:rf_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                             ;
;     -- WIDTH_A                            ; 32                                                    ;
;     -- NUMWORDS_A                         ; 32                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                          ;
;     -- WIDTH_B                            ; 32                                                    ;
;     -- NUMWORDS_B                         ; 32                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
; Entity Instance                           ; mips:mips1|datapath:dp|regfile:rf|altsyncram:rf_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                             ;
;     -- WIDTH_A                            ; 32                                                    ;
;     -- NUMWORDS_A                         ; 32                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                          ;
;     -- WIDTH_B                            ; 32                                                    ;
;     -- NUMWORDS_B                         ; 32                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
+-------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "mips:mips1|datapath:dp|pcsrcmux:pcsrc_mux" ;
+------------+-------+----------+---------------------------------------+
; Port       ; Type  ; Severity ; Details                               ;
+------------+-------+----------+---------------------------------------+
; d2[27..26] ; Input ; Info     ; Stuck at GND                          ;
+------------+-------+----------+---------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "mips:mips1|datapath:dp|mux4:srcb_mux" ;
+------------+-------+----------+----------------------------------+
; Port       ; Type  ; Severity ; Details                          ;
+------------+-------+----------+----------------------------------+
; d01[31..3] ; Input ; Info     ; Stuck at GND                     ;
; d01[1..0]  ; Input ; Info     ; Stuck at GND                     ;
; d01[2]     ; Input ; Info     ; Stuck at VCC                     ;
+------------+-------+----------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mips:mips1|datapath:dp"                                                                     ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; instr[25..6] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 67                          ;
; cycloneiii_ff         ; 2404                        ;
;     CLR               ; 76                          ;
;     CLR SCLR SLD      ; 64                          ;
;     ENA               ; 2112                        ;
;     ENA CLR           ; 48                          ;
;     ENA CLR SCLR      ; 2                           ;
;     ENA CLR SLD       ; 26                          ;
;     plain             ; 76                          ;
; cycloneiii_lcell_comb ; 2044                        ;
;     arith             ; 32                          ;
;         2 data inputs ; 1                           ;
;         3 data inputs ; 31                          ;
;     normal            ; 2012                        ;
;         1 data inputs ; 171                         ;
;         2 data inputs ; 5                           ;
;         3 data inputs ; 204                         ;
;         4 data inputs ; 1632                        ;
; cycloneiii_ram_block  ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 13.10                       ;
; Average LUT depth     ; 5.05                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition
    Info: Processing started: Tue Nov 28 08:25:35 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 17 design units, including 17 entities, in source file top.sv
    Info (12023): Found entity 1: regfile File: D:/labs/lab5/top.sv Line: 1
    Info (12023): Found entity 2: adder File: D:/labs/lab5/top.sv Line: 26
    Info (12023): Found entity 3: sl2 File: D:/labs/lab5/top.sv Line: 35
    Info (12023): Found entity 4: signext File: D:/labs/lab5/top.sv Line: 45
    Info (12023): Found entity 5: flopr File: D:/labs/lab5/top.sv Line: 54
    Info (12023): Found entity 6: flopre File: D:/labs/lab5/top.sv Line: 68
    Info (12023): Found entity 7: mux2 File: D:/labs/lab5/top.sv Line: 82
    Info (12023): Found entity 8: pcsrcmux File: D:/labs/lab5/top.sv Line: 92
    Info (12023): Found entity 9: mux4 File: D:/labs/lab5/top.sv Line: 108
    Info (12023): Found entity 10: alu File: D:/labs/lab5/top.sv Line: 125
    Info (12023): Found entity 11: maindec File: D:/labs/lab5/top.sv Line: 150
    Info (12023): Found entity 12: aludec File: D:/labs/lab5/top.sv Line: 241
    Info (12023): Found entity 13: controller File: D:/labs/lab5/top.sv Line: 263
    Info (12023): Found entity 14: datapath File: D:/labs/lab5/top.sv Line: 287
    Info (12023): Found entity 15: mips File: D:/labs/lab5/top.sv Line: 334
    Info (12023): Found entity 16: dmem File: D:/labs/lab5/top.sv Line: 362
    Info (12023): Found entity 17: top File: D:/labs/lab5/top.sv Line: 381
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "mips" for hierarchy "mips:mips1" File: D:/labs/lab5/top.sv Line: 389
Info (12128): Elaborating entity "controller" for hierarchy "mips:mips1|controller:c" File: D:/labs/lab5/top.sv Line: 352
Info (12128): Elaborating entity "maindec" for hierarchy "mips:mips1|controller:c|maindec:md" File: D:/labs/lab5/top.sv Line: 281
Info (12128): Elaborating entity "aludec" for hierarchy "mips:mips1|controller:c|aludec:ad" File: D:/labs/lab5/top.sv Line: 283
Info (12128): Elaborating entity "datapath" for hierarchy "mips:mips1|datapath:dp" File: D:/labs/lab5/top.sv Line: 357
Warning (10230): Verilog HDL assignment warning at top.sv(311): truncated value with size 26 to match size of target (2) File: D:/labs/lab5/top.sv Line: 311
Info (12128): Elaborating entity "flopre" for hierarchy "mips:mips1|datapath:dp|flopre:pc_reg" File: D:/labs/lab5/top.sv Line: 314
Info (12128): Elaborating entity "mux2" for hierarchy "mips:mips1|datapath:dp|mux2:memadrmux" File: D:/labs/lab5/top.sv Line: 315
Info (12128): Elaborating entity "flopr" for hierarchy "mips:mips1|datapath:dp|flopr:data_reg" File: D:/labs/lab5/top.sv Line: 317
Info (12128): Elaborating entity "mux2" for hierarchy "mips:mips1|datapath:dp|mux2:regdst_mux" File: D:/labs/lab5/top.sv Line: 318
Info (12128): Elaborating entity "regfile" for hierarchy "mips:mips1|datapath:dp|regfile:rf" File: D:/labs/lab5/top.sv Line: 320
Info (12128): Elaborating entity "signext" for hierarchy "mips:mips1|datapath:dp|signext:se" File: D:/labs/lab5/top.sv Line: 323
Info (12128): Elaborating entity "mux4" for hierarchy "mips:mips1|datapath:dp|mux4:srcb_mux" File: D:/labs/lab5/top.sv Line: 325
Info (12128): Elaborating entity "alu" for hierarchy "mips:mips1|datapath:dp|alu:alu" File: D:/labs/lab5/top.sv Line: 326
Info (12128): Elaborating entity "sl2" for hierarchy "mips:mips1|datapath:dp|sl2:sl2" File: D:/labs/lab5/top.sv Line: 328
Info (12128): Elaborating entity "pcsrcmux" for hierarchy "mips:mips1|datapath:dp|pcsrcmux:pcsrc_mux" File: D:/labs/lab5/top.sv Line: 329
Info (12128): Elaborating entity "dmem" for hierarchy "dmem:dmem1" File: D:/labs/lab5/top.sv Line: 390
Warning (10850): Verilog HDL warning at top.sv(371): number of words (21) in memory file does not match the number of elements in the address range [0:63] File: D:/labs/lab5/top.sv Line: 371
Warning (276020): Inferred RAM node "mips:mips1|datapath:dp|regfile:rf|rf_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "mips:mips1|datapath:dp|regfile:rf|rf_rtl_1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "dmem:dmem1|RAM" is uninferred due to asynchronous read logic File: D:/labs/lab5/top.sv Line: 368
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/labs/lab5/db/top.ram0_dmem_351e6b.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mips:mips1|datapath:dp|regfile:rf|rf_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mips:mips1|datapath:dp|regfile:rf|rf_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "mips:mips1|datapath:dp|regfile:rf|altsyncram:rf_rtl_0"
Info (12133): Instantiated megafunction "mips:mips1|datapath:dp|regfile:rf|altsyncram:rf_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_trd1.tdf
    Info (12023): Found entity 1: altsyncram_trd1 File: D:/labs/lab5/db/altsyncram_trd1.tdf Line: 28
Info (286030): Timing-Driven Synthesis is running
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4305 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 65 output pins
    Info (21061): Implemented 4174 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4859 megabytes
    Info: Processing ended: Tue Nov 28 08:25:52 2023
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:21


