FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0
/* bench 371.2.0 a5cda02dbf9f */
/* bench 10496.3.0 f22e0430840d */
/* bench 10496.3.1 e1e3d839b2d2 */
/* bench 10496.3.2 ac7b6e11a923 */
/* bench 10496.3.3 7cb5f0a651c5 */
/* bench 371.2.3 7ec85d9d240b */
/* bench 371.2.4 a72e5310023d */
/* bench 371.2.5 bfbc089cfefb */
 * include/asm-sh/cpu-sh4/mmu_context.h
 *
 * Copyright (C) 1999 Niibe Yutaka
 */
/* bench 2585.1.0 774df1b00411 */
/* bench 2585.1.1 46a8750b3a66 */
/* bench 2585.1.2 e5385e4bdc70 */
/* bench 2585.1.3 139a46337d5e */

#define MMU_PTEH	0xFF000000	/* Page table entry register HIGH */
#define MMU_PTEL	0xFF000004	/* Page table entry register LOW */
#define MMU_TTB		0xFF000008	/* Translation table base register */
#define MMU_TEA		0xFF00000C	/* TLB Exception Address */
#define MMU_PTEA	0xFF000034	/* PTE assistance register */
#define MMU_PTEAEX	0xFF00007C	/* PTE ASID extension register */

#define MMUCR		0xFF000010	/* MMU Control Register */

#define MMU_TLB_ENTRY_SHIFT	8

#define MMU_ITLB_ADDRESS_ARRAY  0xF2000000
#define MMU_ITLB_ADDRESS_ARRAY2	0xF2800000
#define MMU_ITLB_DATA_ARRAY	0xF3000000
#define MMU_ITLB_DATA_ARRAY2	0xF3800000

#define MMU_UTLB_ADDRESS_ARRAY	0xF6000000
#define MMU_UTLB_ADDRESS_ARRAY2	0xF6800000
#define MMU_UTLB_DATA_ARRAY	0xF7000000
#define MMU_UTLB_DATA_ARRAY2	0xF7800000
#define MMU_PAGE_ASSOC_BIT	0x80

#ifdef CONFIG_MMU
#define MMUCR_AT		(1 << 0)
#else
#define MMUCR_AT		(0)
#endif

#define MMUCR_TI		(1 << 2)

#define MMUCR_URB		0x00FC0000
#define MMUCR_URB_SHIFT		18
#define MMUCR_URB_NENTRIES	64
#define MMUCR_URC		0x0000FC00
#define MMUCR_URC_SHIFT		10

#if defined(CONFIG_32BIT) && defined(CONFIG_CPU_SUBTYPE_ST40)
#define MMUCR_SE		(1 << 4)
#else
#define MMUCR_SE		(0)
#endif

#ifdef CONFIG_CPU_HAS_PTEAEX
#define MMUCR_AEX		(1 << 6)
#else
#define MMUCR_AEX		(0)
#endif

#ifdef CONFIG_X2TLB
#define MMUCR_ME		(1 << 7)
#else
#define MMUCR_ME		(0)
#endif

#ifdef CONFIG_SH_STORE_QUEUES
#define MMUCR_SQMD		(1 << 9)
#else
#define MMUCR_SQMD		(0)
#endif

#define MMU_NTLB_ENTRIES	64
#define MMU_CONTROL_INIT	(MMUCR_AT | MMUCR_TI | MMUCR_SQMD | \
				 MMUCR_ME | MMUCR_SE | MMUCR_AEX)
/* bench 2074.0.0 fbf389eba6d6 */
/* bench 2074.0.1 b2f549a8d3b6 */
/* bench 2074.0.2 5bfef6f9a9d5 */
/* bench 2074.0.3 19bc0d3188f4 */
/* bench 2074.0.4 e77c83feee70 */
/* bench 2074.0.5 08001dbdbbeb */
/* bench 2074.0.6 d7b7d26249fa */
/* bench 2074.0.7 15383bb01879 */
/* bench 4158.2.0 10616b9f7ac0 */
/* bench 4158.2.1 97b931bc3661 */
/* bench 4158.2.2 4d1e498f452d */
/* bench 4158.2.3 fdbc8dfa15eb */
/* bench 4158.2.4 d5bd2645b010 */
/* bench 4158.2.5 f79a0b96590b */
/* bench 2074.0.10 4a518cbc5cc1 */
#define TRA	0xff000020
#define EXPEVT	0xff000024
#define INTEVT	0xff000028

#endif /* __ASM_CPU_SH4_MMU_CONTEXT_H */

