
# ğŸ“ é¡¹ç›®ç›®å½•ç»“æ„
```cs
prj/
â”œâ”€â”€ tb.sv                  # é¡¶å±‚æµ‹è¯•å¹³å°
â”œâ”€â”€ clock_div.v            # åˆ†é¢‘
â””â”€â”€ sims/
    â”œâ”€â”€ filelist.f         # æ‰€æœ‰æºæ–‡ä»¶æ¸…å•
    â”œâ”€â”€ Makefile           # ä¸€é”®ç¼–è¯‘ä¸ä»¿çœŸè„šæœ¬
    â””â”€â”€ run.do             # ModelSim è‡ªåŠ¨è¿è¡Œè„šæœ¬
```

# ğŸ“„ filelist.f
åˆ—å‡ºå¤´æ–‡ä»¶å’Œå‚ä¸ä»¿çœŸçš„æ‰€æœ‰æºæ–‡ä»¶è·¯å¾„ï¼š
```shell
+incdir+../
../clock_div.v
../tb.sv
```

# ğŸ“ run.doï¼ˆModelSim æ‰¹å¤„ç†è„šæœ¬ï¼‰
```shell
vsim -voptargs=+acc work.tb
add wave -position insertpoint sim:/tb/*
run 10ms
```

# ğŸ› ï¸ Makefile è‡ªåŠ¨æ„å»ºç³»ç»Ÿ
```shell
# è®¾ç½®å˜é‡
work     = work
output   = ./
vsimbatch0 = -do "run -all"

# ç¼–è¯‘æµç¨‹
all: compile vsim

lib:
	@echo "Start compile for Questasim 10.6c"
	vlib $(work)
	vmap work $(work)

vlog:
	vlog -f filelist.f -l $(output)/compile.log

compile: lib vlog

run:
	modelsim -do ./run.do

# æ¸…ç†ç”Ÿæˆæ–‡ä»¶
clean:
	del *.wlf
	del vsim_stacktrace.vstf
	del transcript
	del compile.log
	del modelsim.ini
	rmdir /s /q work
```
# clock_div.v
```verilog
`timescale 1ns / 1ps
module clock_div#(
    parameter P_CLK_DIV_CNT = 2 //MAX = 65535
)(
    input    i_clk     ,
    input    i_rst_n     ,
    output   o_clk_div
    );
reg         ro_clk_div ;

reg  [15:0] r_cnt      ;
assign o_clk_div = ro_clk_div;

localparam L_COMPARE_CNT = P_CLK_DIV_CNT/2 - 1;

always @(posedge i_clk or negedge i_rst_n)begin
    if(!i_rst_n)
        r_cnt <= 'd0;
    else if(r_cnt == L_COMPARE_CNT)
        r_cnt <= 'd0;
    else
        r_cnt <= r_cnt + 1;
end

always @(posedge i_clk or negedge i_rst_n)begin
    if(!i_rst_n)
        ro_clk_div <= 'd0;
    else if(r_cnt == L_COMPARE_CNT)
        ro_clk_div <= ~ro_clk_div;
    else
        ro_clk_div <= ro_clk_div;
end

endmodule


```
# tb.sv 
```verilog
`timescale 1ns / 1ps

module tb;

    // ---------------------------------
    // å‚æ•°ï¼šåˆ†é¢‘ç³»æ•°
    // å¯å°è¯• 3ï¼ˆå¥‡æ•°ï¼‰ï¼Œ4ï¼ˆå¶æ•°ï¼‰ï¼Œ5ï¼ˆå¥‡æ•°ï¼‰ç­‰
    // ---------------------------------
    parameter P_CLK_DIV_CNT = 2;

    // ---------------------------------
    // ä¿¡å·å£°æ˜
    // ---------------------------------
    reg  i_clk;
    reg  i_rstn;
    wire o_clk_div;

    // ---------------------------------
    // å®ä¾‹åŒ–è¢«æµ‹æ¨¡å—
    // ---------------------------------
    clock_div #(
        .P_CLK_DIV_CNT(P_CLK_DIV_CNT)
    ) dut (
        .i_clk     (!i_clk),
        .i_rst_n     (i_rstn),
        .o_clk_div (o_clk_div)
    );

    // ---------------------------------
    // ç”Ÿæˆæ—¶é’Ÿï¼š50MHz (å‘¨æœŸ = 20ns)
    // ---------------------------------
    initial i_clk = 0;
    always #10 i_clk = ~i_clk;

    // ---------------------------------
    // å¤ä½è¿‡ç¨‹
    // ---------------------------------
    initial begin
        i_rstn = 0;
        #100;           // ä¿æŒå¤ä½ 100ns
        i_rstn = 1;
    end

    // ---------------------------------
    // ä»¿çœŸæ—¶é—´æ§åˆ¶
    // ---------------------------------
    initial begin
        $display("===== Start clk_div_50duty simulation (N = %0d) =====", P_CLK_DIV_CNT);
        #2000;          // ä»¿çœŸ 2000ns
        $display("===== End clk_div_50duty simulation =====");
        $stop;
    end

endmodule
```

# ğŸ–¥ï¸ ç¼–è¯‘ä¸ä»¿çœŸæµç¨‹
âœ… åˆæ¬¡æ‰§è¡Œï¼ˆWindows DOS æ§åˆ¶å°ï¼‰ï¼š
```shell
cd sims
make
make run

```
# ğŸ” ä¿®æ”¹ä»£ç åï¼Œåœ¨ ModelSim æ§åˆ¶å°æ‰§è¡Œï¼š
```shell
vlog -f filelist.f; restart -f; run 1ms
```