###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            1   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         2048   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =          256   # Number of REF commands
num_read_row_hits              =         1956   # Number of read row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =           92   # Number of ACT commands
num_pre_cmds                   =           92   # Number of PRE commands
num_ondemand_pres              =           24   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        61917   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =       938083   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =            1   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            0   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2047   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =         1837   # Read request latency (cycles)
read_latency[20-39]            =           49   # Read request latency (cycles)
read_latency[40-59]            =           32   # Read request latency (cycles)
read_latency[60-79]            =            9   # Read request latency (cycles)
read_latency[80-99]            =           14   # Read request latency (cycles)
read_latency[100-119]          =            8   # Read request latency (cycles)
read_latency[120-139]          =            8   # Read request latency (cycles)
read_latency[140-159]          =           13   # Read request latency (cycles)
read_latency[160-179]          =            9   # Read request latency (cycles)
read_latency[180-199]          =            8   # Read request latency (cycles)
read_latency[200-]             =           61   # Read request latency (cycles)
ref_energy                     =   1.5575e+07   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =        76176   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =   4.5028e+07   # Precharge standby energy rank.0
act_stb_energy.0               =  4.08652e+06   # Active standby energy rank.0
average_read_latency           =      28.5181   # Average read request latency (cycles)
average_interarrival           =      31.9849   # Average request interarrival latency (cycles)
total_energy                   =  6.64123e+07   # Total energy (pJ)
average_power                  =      66.4123   # Average power (mW)
average_bandwidth              =     0.131072   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            1   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         2048   # Number of read requests issued
hbm_dual_cmds                  =            2   # Number of cycles dual cmds issued
num_ref_cmds                   =          256   # Number of REF commands
num_read_row_hits              =         1956   # Number of read row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =           92   # Number of ACT commands
num_pre_cmds                   =           92   # Number of PRE commands
num_ondemand_pres              =           24   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        61916   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =       938084   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =            1   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            0   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2047   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =         1838   # Read request latency (cycles)
read_latency[20-39]            =           49   # Read request latency (cycles)
read_latency[40-59]            =           31   # Read request latency (cycles)
read_latency[60-79]            =           12   # Read request latency (cycles)
read_latency[80-99]            =           11   # Read request latency (cycles)
read_latency[100-119]          =            8   # Read request latency (cycles)
read_latency[120-139]          =           12   # Read request latency (cycles)
read_latency[140-159]          =           10   # Read request latency (cycles)
read_latency[160-179]          =            8   # Read request latency (cycles)
read_latency[180-199]          =           12   # Read request latency (cycles)
read_latency[200-]             =           57   # Read request latency (cycles)
ref_energy                     =   1.5575e+07   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =        76176   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =   4.5028e+07   # Precharge standby energy rank.0
act_stb_energy.0               =  4.08646e+06   # Active standby energy rank.0
average_read_latency           =      28.4521   # Average read request latency (cycles)
average_interarrival           =      31.9854   # Average request interarrival latency (cycles)
total_energy                   =  6.64123e+07   # Total energy (pJ)
average_power                  =      66.4123   # Average power (mW)
average_bandwidth              =     0.131072   # Average bandwidth
###########################################
## Statistics of Channel 2
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            1   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         2048   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =          256   # Number of REF commands
num_read_row_hits              =         1956   # Number of read row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =           92   # Number of ACT commands
num_pre_cmds                   =           92   # Number of PRE commands
num_ondemand_pres              =           24   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        61915   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =       938085   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =            1   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            0   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2047   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =         1836   # Read request latency (cycles)
read_latency[20-39]            =           49   # Read request latency (cycles)
read_latency[40-59]            =           31   # Read request latency (cycles)
read_latency[60-79]            =           12   # Read request latency (cycles)
read_latency[80-99]            =           11   # Read request latency (cycles)
read_latency[100-119]          =            8   # Read request latency (cycles)
read_latency[120-139]          =           12   # Read request latency (cycles)
read_latency[140-159]          =           10   # Read request latency (cycles)
read_latency[160-179]          =            8   # Read request latency (cycles)
read_latency[180-199]          =           12   # Read request latency (cycles)
read_latency[200-]             =           59   # Read request latency (cycles)
ref_energy                     =   1.5575e+07   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =        76176   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.50281e+07   # Precharge standby energy rank.0
act_stb_energy.0               =  4.08639e+06   # Active standby energy rank.0
average_read_latency           =      28.6704   # Average read request latency (cycles)
average_interarrival           =      31.9858   # Average request interarrival latency (cycles)
total_energy                   =  6.64123e+07   # Total energy (pJ)
average_power                  =      66.4123   # Average power (mW)
average_bandwidth              =     0.131072   # Average bandwidth
###########################################
## Statistics of Channel 3
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            1   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         2048   # Number of read requests issued
hbm_dual_cmds                  =            1   # Number of cycles dual cmds issued
num_ref_cmds                   =          256   # Number of REF commands
num_read_row_hits              =         1956   # Number of read row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =           92   # Number of ACT commands
num_pre_cmds                   =           92   # Number of PRE commands
num_ondemand_pres              =           24   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        61914   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =       938086   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =            1   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            0   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2047   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =         1836   # Read request latency (cycles)
read_latency[20-39]            =           49   # Read request latency (cycles)
read_latency[40-59]            =           32   # Read request latency (cycles)
read_latency[60-79]            =           12   # Read request latency (cycles)
read_latency[80-99]            =           10   # Read request latency (cycles)
read_latency[100-119]          =            9   # Read request latency (cycles)
read_latency[120-139]          =           13   # Read request latency (cycles)
read_latency[140-159]          =            8   # Read request latency (cycles)
read_latency[160-179]          =            9   # Read request latency (cycles)
read_latency[180-199]          =           14   # Read request latency (cycles)
read_latency[200-]             =           56   # Read request latency (cycles)
ref_energy                     =   1.5575e+07   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =        76176   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.50281e+07   # Precharge standby energy rank.0
act_stb_energy.0               =  4.08632e+06   # Active standby energy rank.0
average_read_latency           =      28.5947   # Average read request latency (cycles)
average_interarrival           =      31.9863   # Average request interarrival latency (cycles)
total_energy                   =  6.64123e+07   # Total energy (pJ)
average_power                  =      66.4123   # Average power (mW)
average_bandwidth              =     0.131072   # Average bandwidth
###########################################
## Statistics of Channel 4
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            1   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         2048   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =          256   # Number of REF commands
num_read_row_hits              =         1956   # Number of read row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =           92   # Number of ACT commands
num_pre_cmds                   =           92   # Number of PRE commands
num_ondemand_pres              =           24   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        61913   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =       938087   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =            1   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            0   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2047   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =         1836   # Read request latency (cycles)
read_latency[20-39]            =           49   # Read request latency (cycles)
read_latency[40-59]            =           32   # Read request latency (cycles)
read_latency[60-79]            =           12   # Read request latency (cycles)
read_latency[80-99]            =           10   # Read request latency (cycles)
read_latency[100-119]          =            9   # Read request latency (cycles)
read_latency[120-139]          =           13   # Read request latency (cycles)
read_latency[140-159]          =            8   # Read request latency (cycles)
read_latency[160-179]          =            9   # Read request latency (cycles)
read_latency[180-199]          =           14   # Read request latency (cycles)
read_latency[200-]             =           56   # Read request latency (cycles)
ref_energy                     =   1.5575e+07   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =        76176   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.50282e+07   # Precharge standby energy rank.0
act_stb_energy.0               =  4.08626e+06   # Active standby energy rank.0
average_read_latency           =      28.5195   # Average read request latency (cycles)
average_interarrival           =      31.9868   # Average request interarrival latency (cycles)
total_energy                   =  6.64122e+07   # Total energy (pJ)
average_power                  =      66.4122   # Average power (mW)
average_bandwidth              =     0.131072   # Average bandwidth
###########################################
## Statistics of Channel 5
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            1   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         2048   # Number of read requests issued
hbm_dual_cmds                  =            1   # Number of cycles dual cmds issued
num_ref_cmds                   =          256   # Number of REF commands
num_read_row_hits              =         1956   # Number of read row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =           92   # Number of ACT commands
num_pre_cmds                   =           92   # Number of PRE commands
num_ondemand_pres              =           24   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        61912   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =       938088   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =            1   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            0   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2047   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =         1840   # Read request latency (cycles)
read_latency[20-39]            =           45   # Read request latency (cycles)
read_latency[40-59]            =           33   # Read request latency (cycles)
read_latency[60-79]            =           14   # Read request latency (cycles)
read_latency[80-99]            =            7   # Read request latency (cycles)
read_latency[100-119]          =           10   # Read request latency (cycles)
read_latency[120-139]          =           13   # Read request latency (cycles)
read_latency[140-159]          =            7   # Read request latency (cycles)
read_latency[160-179]          =           11   # Read request latency (cycles)
read_latency[180-199]          =           12   # Read request latency (cycles)
read_latency[200-]             =           56   # Read request latency (cycles)
ref_energy                     =   1.5575e+07   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =        76176   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.50282e+07   # Precharge standby energy rank.0
act_stb_energy.0               =  4.08619e+06   # Active standby energy rank.0
average_read_latency           =      28.4531   # Average read request latency (cycles)
average_interarrival           =      31.9873   # Average request interarrival latency (cycles)
total_energy                   =  6.64122e+07   # Total energy (pJ)
average_power                  =      66.4122   # Average power (mW)
average_bandwidth              =     0.131072   # Average bandwidth
###########################################
## Statistics of Channel 6
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            1   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         2048   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =          256   # Number of REF commands
num_read_row_hits              =         1956   # Number of read row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =           92   # Number of ACT commands
num_pre_cmds                   =           92   # Number of PRE commands
num_ondemand_pres              =           24   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        61911   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =       938089   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =            1   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            0   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2047   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =         1838   # Read request latency (cycles)
read_latency[20-39]            =           45   # Read request latency (cycles)
read_latency[40-59]            =           34   # Read request latency (cycles)
read_latency[60-79]            =           13   # Read request latency (cycles)
read_latency[80-99]            =            7   # Read request latency (cycles)
read_latency[100-119]          =           11   # Read request latency (cycles)
read_latency[120-139]          =           12   # Read request latency (cycles)
read_latency[140-159]          =            7   # Read request latency (cycles)
read_latency[160-179]          =           11   # Read request latency (cycles)
read_latency[180-199]          =           12   # Read request latency (cycles)
read_latency[200-]             =           58   # Read request latency (cycles)
ref_energy                     =   1.5575e+07   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =        76176   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.50283e+07   # Precharge standby energy rank.0
act_stb_energy.0               =  4.08613e+06   # Active standby energy rank.0
average_read_latency           =      28.6714   # Average read request latency (cycles)
average_interarrival           =      31.9878   # Average request interarrival latency (cycles)
total_energy                   =  6.64122e+07   # Total energy (pJ)
average_power                  =      66.4122   # Average power (mW)
average_bandwidth              =     0.131072   # Average bandwidth
###########################################
## Statistics of Channel 7
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            1   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         2048   # Number of read requests issued
hbm_dual_cmds                  =            1   # Number of cycles dual cmds issued
num_ref_cmds                   =          256   # Number of REF commands
num_read_row_hits              =         1956   # Number of read row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =           92   # Number of ACT commands
num_pre_cmds                   =           92   # Number of PRE commands
num_ondemand_pres              =           24   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        61910   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =       938090   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =            1   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            0   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2047   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =         1838   # Read request latency (cycles)
read_latency[20-39]            =           45   # Read request latency (cycles)
read_latency[40-59]            =           36   # Read request latency (cycles)
read_latency[60-79]            =           11   # Read request latency (cycles)
read_latency[80-99]            =            7   # Read request latency (cycles)
read_latency[100-119]          =           13   # Read request latency (cycles)
read_latency[120-139]          =           10   # Read request latency (cycles)
read_latency[140-159]          =            7   # Read request latency (cycles)
read_latency[160-179]          =           12   # Read request latency (cycles)
read_latency[180-199]          =           11   # Read request latency (cycles)
read_latency[200-]             =           58   # Read request latency (cycles)
ref_energy                     =   1.5575e+07   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =        76176   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.50283e+07   # Precharge standby energy rank.0
act_stb_energy.0               =  4.08606e+06   # Active standby energy rank.0
average_read_latency           =      28.5957   # Average read request latency (cycles)
average_interarrival           =      31.9883   # Average request interarrival latency (cycles)
total_energy                   =  6.64122e+07   # Total energy (pJ)
average_power                  =      66.4122   # Average power (mW)
average_bandwidth              =     0.131072   # Average bandwidth
###########################################
## Statistics of Channel 8
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            1   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         2048   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =          256   # Number of REF commands
num_read_row_hits              =         1956   # Number of read row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =           92   # Number of ACT commands
num_pre_cmds                   =           92   # Number of PRE commands
num_ondemand_pres              =           24   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        61909   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =       938091   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =            1   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            0   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2047   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =         1838   # Read request latency (cycles)
read_latency[20-39]            =           45   # Read request latency (cycles)
read_latency[40-59]            =           36   # Read request latency (cycles)
read_latency[60-79]            =           11   # Read request latency (cycles)
read_latency[80-99]            =            7   # Read request latency (cycles)
read_latency[100-119]          =           13   # Read request latency (cycles)
read_latency[120-139]          =           10   # Read request latency (cycles)
read_latency[140-159]          =            7   # Read request latency (cycles)
read_latency[160-179]          =           12   # Read request latency (cycles)
read_latency[180-199]          =           11   # Read request latency (cycles)
read_latency[200-]             =           58   # Read request latency (cycles)
ref_energy                     =   1.5575e+07   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =        76176   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.50284e+07   # Precharge standby energy rank.0
act_stb_energy.0               =  4.08599e+06   # Active standby energy rank.0
average_read_latency           =       28.521   # Average read request latency (cycles)
average_interarrival           =      31.9888   # Average request interarrival latency (cycles)
total_energy                   =  6.64122e+07   # Total energy (pJ)
average_power                  =      66.4122   # Average power (mW)
average_bandwidth              =     0.131072   # Average bandwidth
###########################################
## Statistics of Channel 9
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            1   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         2048   # Number of read requests issued
hbm_dual_cmds                  =            1   # Number of cycles dual cmds issued
num_ref_cmds                   =          256   # Number of REF commands
num_read_row_hits              =         1956   # Number of read row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =           92   # Number of ACT commands
num_pre_cmds                   =           92   # Number of PRE commands
num_ondemand_pres              =           24   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        61908   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =       938092   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =            0   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            1   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2047   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =         1839   # Read request latency (cycles)
read_latency[20-39]            =           45   # Read request latency (cycles)
read_latency[40-59]            =           37   # Read request latency (cycles)
read_latency[60-79]            =            9   # Read request latency (cycles)
read_latency[80-99]            =            8   # Read request latency (cycles)
read_latency[100-119]          =           14   # Read request latency (cycles)
read_latency[120-139]          =            8   # Read request latency (cycles)
read_latency[140-159]          =            8   # Read request latency (cycles)
read_latency[160-179]          =           13   # Read request latency (cycles)
read_latency[180-199]          =            9   # Read request latency (cycles)
read_latency[200-]             =           58   # Read request latency (cycles)
ref_energy                     =   1.5575e+07   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =        76176   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.50284e+07   # Precharge standby energy rank.0
act_stb_energy.0               =  4.08593e+06   # Active standby energy rank.0
average_read_latency           =      28.4551   # Average read request latency (cycles)
average_interarrival           =      31.9893   # Average request interarrival latency (cycles)
total_energy                   =  6.64122e+07   # Total energy (pJ)
average_power                  =      66.4122   # Average power (mW)
average_bandwidth              =     0.131072   # Average bandwidth
###########################################
## Statistics of Channel 10
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            1   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         2048   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =          256   # Number of REF commands
num_read_row_hits              =         1956   # Number of read row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =           92   # Number of ACT commands
num_pre_cmds                   =           92   # Number of PRE commands
num_ondemand_pres              =           24   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        61907   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =       938093   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =            0   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            1   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2047   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =         1837   # Read request latency (cycles)
read_latency[20-39]            =           45   # Read request latency (cycles)
read_latency[40-59]            =           37   # Read request latency (cycles)
read_latency[60-79]            =            9   # Read request latency (cycles)
read_latency[80-99]            =            8   # Read request latency (cycles)
read_latency[100-119]          =           14   # Read request latency (cycles)
read_latency[120-139]          =            8   # Read request latency (cycles)
read_latency[140-159]          =            8   # Read request latency (cycles)
read_latency[160-179]          =           13   # Read request latency (cycles)
read_latency[180-199]          =            9   # Read request latency (cycles)
read_latency[200-]             =           60   # Read request latency (cycles)
ref_energy                     =   1.5575e+07   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =        76176   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.50285e+07   # Precharge standby energy rank.0
act_stb_energy.0               =  4.08586e+06   # Active standby energy rank.0
average_read_latency           =      28.6733   # Average read request latency (cycles)
average_interarrival           =      31.9897   # Average request interarrival latency (cycles)
total_energy                   =  6.64121e+07   # Total energy (pJ)
average_power                  =      66.4121   # Average power (mW)
average_bandwidth              =     0.131072   # Average bandwidth
###########################################
## Statistics of Channel 11
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            1   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         2048   # Number of read requests issued
hbm_dual_cmds                  =            1   # Number of cycles dual cmds issued
num_ref_cmds                   =          256   # Number of REF commands
num_read_row_hits              =         1956   # Number of read row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =           92   # Number of ACT commands
num_pre_cmds                   =           92   # Number of PRE commands
num_ondemand_pres              =           24   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        61906   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =       938094   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =            0   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            1   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2047   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =         1837   # Read request latency (cycles)
read_latency[20-39]            =           46   # Read request latency (cycles)
read_latency[40-59]            =           37   # Read request latency (cycles)
read_latency[60-79]            =            8   # Read request latency (cycles)
read_latency[80-99]            =           10   # Read request latency (cycles)
read_latency[100-119]          =           12   # Read request latency (cycles)
read_latency[120-139]          =            8   # Read request latency (cycles)
read_latency[140-159]          =           10   # Read request latency (cycles)
read_latency[160-179]          =           12   # Read request latency (cycles)
read_latency[180-199]          =            8   # Read request latency (cycles)
read_latency[200-]             =           60   # Read request latency (cycles)
ref_energy                     =   1.5575e+07   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =        76176   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.50285e+07   # Precharge standby energy rank.0
act_stb_energy.0               =   4.0858e+06   # Active standby energy rank.0
average_read_latency           =      28.5977   # Average read request latency (cycles)
average_interarrival           =      31.9902   # Average request interarrival latency (cycles)
total_energy                   =  6.64121e+07   # Total energy (pJ)
average_power                  =      66.4121   # Average power (mW)
average_bandwidth              =     0.131072   # Average bandwidth
###########################################
## Statistics of Channel 12
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            1   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         2048   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =          256   # Number of REF commands
num_read_row_hits              =         1956   # Number of read row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =           92   # Number of ACT commands
num_pre_cmds                   =           92   # Number of PRE commands
num_ondemand_pres              =           24   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        61905   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =       938095   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =            0   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            1   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2047   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =         1837   # Read request latency (cycles)
read_latency[20-39]            =           46   # Read request latency (cycles)
read_latency[40-59]            =           37   # Read request latency (cycles)
read_latency[60-79]            =            8   # Read request latency (cycles)
read_latency[80-99]            =           10   # Read request latency (cycles)
read_latency[100-119]          =           12   # Read request latency (cycles)
read_latency[120-139]          =            8   # Read request latency (cycles)
read_latency[140-159]          =           11   # Read request latency (cycles)
read_latency[160-179]          =           11   # Read request latency (cycles)
read_latency[180-199]          =            8   # Read request latency (cycles)
read_latency[200-]             =           60   # Read request latency (cycles)
ref_energy                     =   1.5575e+07   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =        76176   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.50286e+07   # Precharge standby energy rank.0
act_stb_energy.0               =  4.08573e+06   # Active standby energy rank.0
average_read_latency           =      28.5229   # Average read request latency (cycles)
average_interarrival           =      31.9907   # Average request interarrival latency (cycles)
total_energy                   =  6.64121e+07   # Total energy (pJ)
average_power                  =      66.4121   # Average power (mW)
average_bandwidth              =     0.131072   # Average bandwidth
###########################################
## Statistics of Channel 13
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            1   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         2048   # Number of read requests issued
hbm_dual_cmds                  =            1   # Number of cycles dual cmds issued
num_ref_cmds                   =          256   # Number of REF commands
num_read_row_hits              =         1956   # Number of read row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =           92   # Number of ACT commands
num_pre_cmds                   =           92   # Number of PRE commands
num_ondemand_pres              =           24   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        61904   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =       938096   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =            0   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            1   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2047   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =         1837   # Read request latency (cycles)
read_latency[20-39]            =           48   # Read request latency (cycles)
read_latency[40-59]            =           35   # Read request latency (cycles)
read_latency[60-79]            =            9   # Read request latency (cycles)
read_latency[80-99]            =           12   # Read request latency (cycles)
read_latency[100-119]          =            9   # Read request latency (cycles)
read_latency[120-139]          =            9   # Read request latency (cycles)
read_latency[140-159]          =           13   # Read request latency (cycles)
read_latency[160-179]          =            8   # Read request latency (cycles)
read_latency[180-199]          =            9   # Read request latency (cycles)
read_latency[200-]             =           59   # Read request latency (cycles)
ref_energy                     =   1.5575e+07   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =        76176   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.50286e+07   # Precharge standby energy rank.0
act_stb_energy.0               =  4.08566e+06   # Active standby energy rank.0
average_read_latency           =       28.457   # Average read request latency (cycles)
average_interarrival           =      31.9912   # Average request interarrival latency (cycles)
total_energy                   =  6.64121e+07   # Total energy (pJ)
average_power                  =      66.4121   # Average power (mW)
average_bandwidth              =     0.131072   # Average bandwidth
###########################################
## Statistics of Channel 14
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            1   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         2048   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =          256   # Number of REF commands
num_read_row_hits              =         1955   # Number of read row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =           93   # Number of ACT commands
num_pre_cmds                   =           93   # Number of PRE commands
num_ondemand_pres              =           25   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        61903   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =       938097   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =            0   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            1   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2047   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =         1835   # Read request latency (cycles)
read_latency[20-39]            =           47   # Read request latency (cycles)
read_latency[40-59]            =           36   # Read request latency (cycles)
read_latency[60-79]            =            9   # Read request latency (cycles)
read_latency[80-99]            =           12   # Read request latency (cycles)
read_latency[100-119]          =            9   # Read request latency (cycles)
read_latency[120-139]          =            9   # Read request latency (cycles)
read_latency[140-159]          =           13   # Read request latency (cycles)
read_latency[160-179]          =            8   # Read request latency (cycles)
read_latency[180-199]          =            9   # Read request latency (cycles)
read_latency[200-]             =           61   # Read request latency (cycles)
ref_energy                     =   1.5575e+07   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =        77004   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.50287e+07   # Precharge standby energy rank.0
act_stb_energy.0               =   4.0856e+06   # Active standby energy rank.0
average_read_latency           =      28.6821   # Average read request latency (cycles)
average_interarrival           =      31.9917   # Average request interarrival latency (cycles)
total_energy                   =  6.64129e+07   # Total energy (pJ)
average_power                  =      66.4129   # Average power (mW)
average_bandwidth              =     0.131072   # Average bandwidth
###########################################
## Statistics of Channel 15
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            1   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         2048   # Number of read requests issued
hbm_dual_cmds                  =            1   # Number of cycles dual cmds issued
num_ref_cmds                   =          256   # Number of REF commands
num_read_row_hits              =         1955   # Number of read row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =           93   # Number of ACT commands
num_pre_cmds                   =           93   # Number of PRE commands
num_ondemand_pres              =           25   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        61902   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =       938098   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =            0   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            1   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2047   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =         1835   # Read request latency (cycles)
read_latency[20-39]            =           49   # Read request latency (cycles)
read_latency[40-59]            =           34   # Read request latency (cycles)
read_latency[60-79]            =           10   # Read request latency (cycles)
read_latency[80-99]            =           13   # Read request latency (cycles)
read_latency[100-119]          =            7   # Read request latency (cycles)
read_latency[120-139]          =           10   # Read request latency (cycles)
read_latency[140-159]          =           13   # Read request latency (cycles)
read_latency[160-179]          =            7   # Read request latency (cycles)
read_latency[180-199]          =           10   # Read request latency (cycles)
read_latency[200-]             =           60   # Read request latency (cycles)
ref_energy                     =   1.5575e+07   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =        77004   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.50287e+07   # Precharge standby energy rank.0
act_stb_energy.0               =  4.08553e+06   # Active standby energy rank.0
average_read_latency           =      28.6064   # Average read request latency (cycles)
average_interarrival           =      31.9922   # Average request interarrival latency (cycles)
total_energy                   =  6.64129e+07   # Total energy (pJ)
average_power                  =      66.4129   # Average power (mW)
average_bandwidth              =     0.131072   # Average bandwidth
###########################################
## Statistics of Channel 16
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            1   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         2048   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =          256   # Number of REF commands
num_read_row_hits              =         1955   # Number of read row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =           93   # Number of ACT commands
num_pre_cmds                   =           93   # Number of PRE commands
num_ondemand_pres              =           25   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        61901   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =       938099   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =            0   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            1   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2047   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =         1835   # Read request latency (cycles)
read_latency[20-39]            =           49   # Read request latency (cycles)
read_latency[40-59]            =           34   # Read request latency (cycles)
read_latency[60-79]            =           10   # Read request latency (cycles)
read_latency[80-99]            =           13   # Read request latency (cycles)
read_latency[100-119]          =            7   # Read request latency (cycles)
read_latency[120-139]          =           10   # Read request latency (cycles)
read_latency[140-159]          =           13   # Read request latency (cycles)
read_latency[160-179]          =            7   # Read request latency (cycles)
read_latency[180-199]          =           10   # Read request latency (cycles)
read_latency[200-]             =           60   # Read request latency (cycles)
ref_energy                     =   1.5575e+07   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =        77004   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.50288e+07   # Precharge standby energy rank.0
act_stb_energy.0               =  4.08547e+06   # Active standby energy rank.0
average_read_latency           =      28.5317   # Average read request latency (cycles)
average_interarrival           =      31.9927   # Average request interarrival latency (cycles)
total_energy                   =  6.64129e+07   # Total energy (pJ)
average_power                  =      66.4129   # Average power (mW)
average_bandwidth              =     0.131072   # Average bandwidth
###########################################
## Statistics of Channel 17
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            1   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         2048   # Number of read requests issued
hbm_dual_cmds                  =            2   # Number of cycles dual cmds issued
num_ref_cmds                   =          256   # Number of REF commands
num_read_row_hits              =         1955   # Number of read row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =           93   # Number of ACT commands
num_pre_cmds                   =           93   # Number of PRE commands
num_ondemand_pres              =           25   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        61900   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =       938100   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =            0   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            1   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2047   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =         1838   # Read request latency (cycles)
read_latency[20-39]            =           47   # Read request latency (cycles)
read_latency[40-59]            =           33   # Read request latency (cycles)
read_latency[60-79]            =           14   # Read request latency (cycles)
read_latency[80-99]            =            9   # Read request latency (cycles)
read_latency[100-119]          =            7   # Read request latency (cycles)
read_latency[120-139]          =           14   # Read request latency (cycles)
read_latency[140-159]          =            9   # Read request latency (cycles)
read_latency[160-179]          =            7   # Read request latency (cycles)
read_latency[180-199]          =           13   # Read request latency (cycles)
read_latency[200-]             =           57   # Read request latency (cycles)
ref_energy                     =   1.5575e+07   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =        77004   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.50288e+07   # Precharge standby energy rank.0
act_stb_energy.0               =   4.0854e+06   # Active standby energy rank.0
average_read_latency           =      28.4658   # Average read request latency (cycles)
average_interarrival           =      31.9932   # Average request interarrival latency (cycles)
total_energy                   =  6.64128e+07   # Total energy (pJ)
average_power                  =      66.4128   # Average power (mW)
average_bandwidth              =     0.131072   # Average bandwidth
###########################################
## Statistics of Channel 18
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            1   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         2048   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =          256   # Number of REF commands
num_read_row_hits              =         1955   # Number of read row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =           93   # Number of ACT commands
num_pre_cmds                   =           93   # Number of PRE commands
num_ondemand_pres              =           25   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        61899   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =       938101   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =            0   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            1   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2047   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =         1836   # Read request latency (cycles)
read_latency[20-39]            =           47   # Read request latency (cycles)
read_latency[40-59]            =           33   # Read request latency (cycles)
read_latency[60-79]            =           14   # Read request latency (cycles)
read_latency[80-99]            =            9   # Read request latency (cycles)
read_latency[100-119]          =            7   # Read request latency (cycles)
read_latency[120-139]          =           14   # Read request latency (cycles)
read_latency[140-159]          =            9   # Read request latency (cycles)
read_latency[160-179]          =            7   # Read request latency (cycles)
read_latency[180-199]          =           13   # Read request latency (cycles)
read_latency[200-]             =           59   # Read request latency (cycles)
ref_energy                     =   1.5575e+07   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =        77004   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.50288e+07   # Precharge standby energy rank.0
act_stb_energy.0               =  4.08533e+06   # Active standby energy rank.0
average_read_latency           =      28.6841   # Average read request latency (cycles)
average_interarrival           =      31.9937   # Average request interarrival latency (cycles)
total_energy                   =  6.64128e+07   # Total energy (pJ)
average_power                  =      66.4128   # Average power (mW)
average_bandwidth              =     0.131072   # Average bandwidth
###########################################
## Statistics of Channel 19
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            1   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         2048   # Number of read requests issued
hbm_dual_cmds                  =            1   # Number of cycles dual cmds issued
num_ref_cmds                   =          256   # Number of REF commands
num_read_row_hits              =         1955   # Number of read row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =           93   # Number of ACT commands
num_pre_cmds                   =           93   # Number of PRE commands
num_ondemand_pres              =           25   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        61898   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =       938102   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =            0   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            0   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            1   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2047   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =         1837   # Read request latency (cycles)
read_latency[20-39]            =           46   # Read request latency (cycles)
read_latency[40-59]            =           34   # Read request latency (cycles)
read_latency[60-79]            =           13   # Read request latency (cycles)
read_latency[80-99]            =            9   # Read request latency (cycles)
read_latency[100-119]          =            8   # Read request latency (cycles)
read_latency[120-139]          =           14   # Read request latency (cycles)
read_latency[140-159]          =            8   # Read request latency (cycles)
read_latency[160-179]          =            8   # Read request latency (cycles)
read_latency[180-199]          =           14   # Read request latency (cycles)
read_latency[200-]             =           57   # Read request latency (cycles)
ref_energy                     =   1.5575e+07   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =        77004   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.50289e+07   # Precharge standby energy rank.0
act_stb_energy.0               =  4.08527e+06   # Active standby energy rank.0
average_read_latency           =      28.6084   # Average read request latency (cycles)
average_interarrival           =      31.9941   # Average request interarrival latency (cycles)
total_energy                   =  6.64128e+07   # Total energy (pJ)
average_power                  =      66.4128   # Average power (mW)
average_bandwidth              =     0.131072   # Average bandwidth
###########################################
## Statistics of Channel 20
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            1   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         2048   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =          256   # Number of REF commands
num_read_row_hits              =         1955   # Number of read row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =           93   # Number of ACT commands
num_pre_cmds                   =           93   # Number of PRE commands
num_ondemand_pres              =           25   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        61897   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =       938103   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =            0   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            0   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            1   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2047   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =         1837   # Read request latency (cycles)
read_latency[20-39]            =           46   # Read request latency (cycles)
read_latency[40-59]            =           34   # Read request latency (cycles)
read_latency[60-79]            =           13   # Read request latency (cycles)
read_latency[80-99]            =            9   # Read request latency (cycles)
read_latency[100-119]          =            8   # Read request latency (cycles)
read_latency[120-139]          =           14   # Read request latency (cycles)
read_latency[140-159]          =            8   # Read request latency (cycles)
read_latency[160-179]          =            8   # Read request latency (cycles)
read_latency[180-199]          =           14   # Read request latency (cycles)
read_latency[200-]             =           57   # Read request latency (cycles)
ref_energy                     =   1.5575e+07   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =        77004   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.50289e+07   # Precharge standby energy rank.0
act_stb_energy.0               =   4.0852e+06   # Active standby energy rank.0
average_read_latency           =      28.5332   # Average read request latency (cycles)
average_interarrival           =      31.9946   # Average request interarrival latency (cycles)
total_energy                   =  6.64128e+07   # Total energy (pJ)
average_power                  =      66.4128   # Average power (mW)
average_bandwidth              =     0.131072   # Average bandwidth
###########################################
## Statistics of Channel 21
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            1   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         2048   # Number of read requests issued
hbm_dual_cmds                  =            1   # Number of cycles dual cmds issued
num_ref_cmds                   =          256   # Number of REF commands
num_read_row_hits              =         1955   # Number of read row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =           93   # Number of ACT commands
num_pre_cmds                   =           93   # Number of PRE commands
num_ondemand_pres              =           25   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        61896   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =       938104   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =            0   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            0   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            1   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2047   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =         1840   # Read request latency (cycles)
read_latency[20-39]            =           43   # Read request latency (cycles)
read_latency[40-59]            =           35   # Read request latency (cycles)
read_latency[60-79]            =           13   # Read request latency (cycles)
read_latency[80-99]            =            8   # Read request latency (cycles)
read_latency[100-119]          =            9   # Read request latency (cycles)
read_latency[120-139]          =           13   # Read request latency (cycles)
read_latency[140-159]          =            8   # Read request latency (cycles)
read_latency[160-179]          =           10   # Read request latency (cycles)
read_latency[180-199]          =           12   # Read request latency (cycles)
read_latency[200-]             =           57   # Read request latency (cycles)
ref_energy                     =   1.5575e+07   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =        77004   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =   4.5029e+07   # Precharge standby energy rank.0
act_stb_energy.0               =  4.08514e+06   # Active standby energy rank.0
average_read_latency           =      28.4668   # Average read request latency (cycles)
average_interarrival           =      31.9951   # Average request interarrival latency (cycles)
total_energy                   =  6.64128e+07   # Total energy (pJ)
average_power                  =      66.4128   # Average power (mW)
average_bandwidth              =     0.131072   # Average bandwidth
###########################################
## Statistics of Channel 22
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            1   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         2048   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =          256   # Number of REF commands
num_read_row_hits              =         1955   # Number of read row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =           93   # Number of ACT commands
num_pre_cmds                   =           93   # Number of PRE commands
num_ondemand_pres              =           25   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        61895   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =       938105   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =            0   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            0   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            1   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2047   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =         1838   # Read request latency (cycles)
read_latency[20-39]            =           43   # Read request latency (cycles)
read_latency[40-59]            =           36   # Read request latency (cycles)
read_latency[60-79]            =           12   # Read request latency (cycles)
read_latency[80-99]            =            8   # Read request latency (cycles)
read_latency[100-119]          =           10   # Read request latency (cycles)
read_latency[120-139]          =           12   # Read request latency (cycles)
read_latency[140-159]          =            8   # Read request latency (cycles)
read_latency[160-179]          =           10   # Read request latency (cycles)
read_latency[180-199]          =           12   # Read request latency (cycles)
read_latency[200-]             =           59   # Read request latency (cycles)
ref_energy                     =   1.5575e+07   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =        77004   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =   4.5029e+07   # Precharge standby energy rank.0
act_stb_energy.0               =  4.08507e+06   # Active standby energy rank.0
average_read_latency           =      28.6851   # Average read request latency (cycles)
average_interarrival           =      31.9956   # Average request interarrival latency (cycles)
total_energy                   =  6.64127e+07   # Total energy (pJ)
average_power                  =      66.4127   # Average power (mW)
average_bandwidth              =     0.131072   # Average bandwidth
###########################################
## Statistics of Channel 23
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            1   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         2048   # Number of read requests issued
hbm_dual_cmds                  =            1   # Number of cycles dual cmds issued
num_ref_cmds                   =          256   # Number of REF commands
num_read_row_hits              =         1955   # Number of read row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =           93   # Number of ACT commands
num_pre_cmds                   =           93   # Number of PRE commands
num_ondemand_pres              =           25   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        61894   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =       938106   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =            0   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            0   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            1   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2047   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =         1838   # Read request latency (cycles)
read_latency[20-39]            =           43   # Read request latency (cycles)
read_latency[40-59]            =           38   # Read request latency (cycles)
read_latency[60-79]            =           10   # Read request latency (cycles)
read_latency[80-99]            =            9   # Read request latency (cycles)
read_latency[100-119]          =           12   # Read request latency (cycles)
read_latency[120-139]          =            9   # Read request latency (cycles)
read_latency[140-159]          =            9   # Read request latency (cycles)
read_latency[160-179]          =           12   # Read request latency (cycles)
read_latency[180-199]          =            9   # Read request latency (cycles)
read_latency[200-]             =           59   # Read request latency (cycles)
ref_energy                     =   1.5575e+07   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =        77004   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.50291e+07   # Precharge standby energy rank.0
act_stb_energy.0               =    4.085e+06   # Active standby energy rank.0
average_read_latency           =      28.6094   # Average read request latency (cycles)
average_interarrival           =      31.9961   # Average request interarrival latency (cycles)
total_energy                   =  6.64127e+07   # Total energy (pJ)
average_power                  =      66.4127   # Average power (mW)
average_bandwidth              =     0.131072   # Average bandwidth
###########################################
## Statistics of Channel 24
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            1   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         2048   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =          256   # Number of REF commands
num_read_row_hits              =         1955   # Number of read row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =           93   # Number of ACT commands
num_pre_cmds                   =           93   # Number of PRE commands
num_ondemand_pres              =           25   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        61893   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =       938107   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =            0   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            0   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            1   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2047   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =         1838   # Read request latency (cycles)
read_latency[20-39]            =           43   # Read request latency (cycles)
read_latency[40-59]            =           38   # Read request latency (cycles)
read_latency[60-79]            =           10   # Read request latency (cycles)
read_latency[80-99]            =            9   # Read request latency (cycles)
read_latency[100-119]          =           12   # Read request latency (cycles)
read_latency[120-139]          =            9   # Read request latency (cycles)
read_latency[140-159]          =            9   # Read request latency (cycles)
read_latency[160-179]          =           12   # Read request latency (cycles)
read_latency[180-199]          =            9   # Read request latency (cycles)
read_latency[200-]             =           59   # Read request latency (cycles)
ref_energy                     =   1.5575e+07   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =        77004   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.50291e+07   # Precharge standby energy rank.0
act_stb_energy.0               =  4.08494e+06   # Active standby energy rank.0
average_read_latency           =      28.5347   # Average read request latency (cycles)
average_interarrival           =      31.9966   # Average request interarrival latency (cycles)
total_energy                   =  6.64127e+07   # Total energy (pJ)
average_power                  =      66.4127   # Average power (mW)
average_bandwidth              =     0.131072   # Average bandwidth
###########################################
## Statistics of Channel 25
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            1   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         2048   # Number of read requests issued
hbm_dual_cmds                  =            1   # Number of cycles dual cmds issued
num_ref_cmds                   =          256   # Number of REF commands
num_read_row_hits              =         1955   # Number of read row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =           93   # Number of ACT commands
num_pre_cmds                   =           93   # Number of PRE commands
num_ondemand_pres              =           25   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        61892   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =       938108   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =            0   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            0   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            1   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2047   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =         1838   # Read request latency (cycles)
read_latency[20-39]            =           45   # Read request latency (cycles)
read_latency[40-59]            =           38   # Read request latency (cycles)
read_latency[60-79]            =            8   # Read request latency (cycles)
read_latency[80-99]            =           11   # Read request latency (cycles)
read_latency[100-119]          =           12   # Read request latency (cycles)
read_latency[120-139]          =            7   # Read request latency (cycles)
read_latency[140-159]          =           11   # Read request latency (cycles)
read_latency[160-179]          =           12   # Read request latency (cycles)
read_latency[180-199]          =            7   # Read request latency (cycles)
read_latency[200-]             =           59   # Read request latency (cycles)
ref_energy                     =   1.5575e+07   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =        77004   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.50292e+07   # Precharge standby energy rank.0
act_stb_energy.0               =  4.08487e+06   # Active standby energy rank.0
average_read_latency           =      28.4688   # Average read request latency (cycles)
average_interarrival           =      31.9971   # Average request interarrival latency (cycles)
total_energy                   =  6.64127e+07   # Total energy (pJ)
average_power                  =      66.4127   # Average power (mW)
average_bandwidth              =     0.131072   # Average bandwidth
###########################################
## Statistics of Channel 26
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            1   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         2048   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =          256   # Number of REF commands
num_read_row_hits              =         1955   # Number of read row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =           93   # Number of ACT commands
num_pre_cmds                   =           93   # Number of PRE commands
num_ondemand_pres              =           25   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        61891   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =       938109   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =            0   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            0   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            1   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2047   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =         1836   # Read request latency (cycles)
read_latency[20-39]            =           45   # Read request latency (cycles)
read_latency[40-59]            =           38   # Read request latency (cycles)
read_latency[60-79]            =            8   # Read request latency (cycles)
read_latency[80-99]            =           11   # Read request latency (cycles)
read_latency[100-119]          =           12   # Read request latency (cycles)
read_latency[120-139]          =            7   # Read request latency (cycles)
read_latency[140-159]          =           11   # Read request latency (cycles)
read_latency[160-179]          =           12   # Read request latency (cycles)
read_latency[180-199]          =            7   # Read request latency (cycles)
read_latency[200-]             =           61   # Read request latency (cycles)
ref_energy                     =   1.5575e+07   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =        77004   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.50292e+07   # Precharge standby energy rank.0
act_stb_energy.0               =  4.08481e+06   # Active standby energy rank.0
average_read_latency           =       28.687   # Average read request latency (cycles)
average_interarrival           =      31.9976   # Average request interarrival latency (cycles)
total_energy                   =  6.64127e+07   # Total energy (pJ)
average_power                  =      66.4127   # Average power (mW)
average_bandwidth              =     0.131072   # Average bandwidth
###########################################
## Statistics of Channel 27
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            1   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         2048   # Number of read requests issued
hbm_dual_cmds                  =            1   # Number of cycles dual cmds issued
num_ref_cmds                   =          256   # Number of REF commands
num_read_row_hits              =         1955   # Number of read row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =           93   # Number of ACT commands
num_pre_cmds                   =           93   # Number of PRE commands
num_ondemand_pres              =           25   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        61890   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =       938110   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =            0   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            0   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            1   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2047   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =         1836   # Read request latency (cycles)
read_latency[20-39]            =           48   # Read request latency (cycles)
read_latency[40-59]            =           36   # Read request latency (cycles)
read_latency[60-79]            =            7   # Read request latency (cycles)
read_latency[80-99]            =           13   # Read request latency (cycles)
read_latency[100-119]          =           10   # Read request latency (cycles)
read_latency[120-139]          =            7   # Read request latency (cycles)
read_latency[140-159]          =           12   # Read request latency (cycles)
read_latency[160-179]          =           11   # Read request latency (cycles)
read_latency[180-199]          =            7   # Read request latency (cycles)
read_latency[200-]             =           61   # Read request latency (cycles)
ref_energy                     =   1.5575e+07   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =        77004   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.50293e+07   # Precharge standby energy rank.0
act_stb_energy.0               =  4.08474e+06   # Active standby energy rank.0
average_read_latency           =      28.6113   # Average read request latency (cycles)
average_interarrival           =       31.998   # Average request interarrival latency (cycles)
total_energy                   =  6.64127e+07   # Total energy (pJ)
average_power                  =      66.4127   # Average power (mW)
average_bandwidth              =     0.131072   # Average bandwidth
###########################################
## Statistics of Channel 28
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            1   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         2048   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =          256   # Number of REF commands
num_read_row_hits              =         1955   # Number of read row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =           93   # Number of ACT commands
num_pre_cmds                   =           93   # Number of PRE commands
num_ondemand_pres              =           25   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        61889   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =       938111   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =            0   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            0   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            1   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2047   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =         1836   # Read request latency (cycles)
read_latency[20-39]            =           48   # Read request latency (cycles)
read_latency[40-59]            =           36   # Read request latency (cycles)
read_latency[60-79]            =            7   # Read request latency (cycles)
read_latency[80-99]            =           13   # Read request latency (cycles)
read_latency[100-119]          =           10   # Read request latency (cycles)
read_latency[120-139]          =            7   # Read request latency (cycles)
read_latency[140-159]          =           12   # Read request latency (cycles)
read_latency[160-179]          =           11   # Read request latency (cycles)
read_latency[180-199]          =            7   # Read request latency (cycles)
read_latency[200-]             =           61   # Read request latency (cycles)
ref_energy                     =   1.5575e+07   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =        77004   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.50293e+07   # Precharge standby energy rank.0
act_stb_energy.0               =  4.08467e+06   # Active standby energy rank.0
average_read_latency           =      28.5366   # Average read request latency (cycles)
average_interarrival           =      31.9985   # Average request interarrival latency (cycles)
total_energy                   =  6.64126e+07   # Total energy (pJ)
average_power                  =      66.4126   # Average power (mW)
average_bandwidth              =     0.131072   # Average bandwidth
###########################################
## Statistics of Channel 29
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            1   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         2048   # Number of read requests issued
hbm_dual_cmds                  =            1   # Number of cycles dual cmds issued
num_ref_cmds                   =          256   # Number of REF commands
num_read_row_hits              =         1955   # Number of read row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =           93   # Number of ACT commands
num_pre_cmds                   =           93   # Number of PRE commands
num_ondemand_pres              =           25   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        61888   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =       938112   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =            0   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            0   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2048   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =         1836   # Read request latency (cycles)
read_latency[20-39]            =           50   # Read request latency (cycles)
read_latency[40-59]            =           34   # Read request latency (cycles)
read_latency[60-79]            =            8   # Read request latency (cycles)
read_latency[80-99]            =           14   # Read request latency (cycles)
read_latency[100-119]          =            8   # Read request latency (cycles)
read_latency[120-139]          =            8   # Read request latency (cycles)
read_latency[140-159]          =           13   # Read request latency (cycles)
read_latency[160-179]          =            9   # Read request latency (cycles)
read_latency[180-199]          =            8   # Read request latency (cycles)
read_latency[200-]             =           60   # Read request latency (cycles)
ref_energy                     =   1.5575e+07   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =        77004   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.50294e+07   # Precharge standby energy rank.0
act_stb_energy.0               =  4.08461e+06   # Active standby energy rank.0
average_read_latency           =      28.4707   # Average read request latency (cycles)
average_interarrival           =       31.999   # Average request interarrival latency (cycles)
total_energy                   =  6.64126e+07   # Total energy (pJ)
average_power                  =      66.4126   # Average power (mW)
average_bandwidth              =     0.131072   # Average bandwidth
###########################################
## Statistics of Channel 30
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            1   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         2048   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =          256   # Number of REF commands
num_read_row_hits              =         1955   # Number of read row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =           93   # Number of ACT commands
num_pre_cmds                   =           93   # Number of PRE commands
num_ondemand_pres              =           25   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        61887   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =       938113   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =            0   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            0   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2048   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =         1834   # Read request latency (cycles)
read_latency[20-39]            =           50   # Read request latency (cycles)
read_latency[40-59]            =           34   # Read request latency (cycles)
read_latency[60-79]            =            8   # Read request latency (cycles)
read_latency[80-99]            =           14   # Read request latency (cycles)
read_latency[100-119]          =            8   # Read request latency (cycles)
read_latency[120-139]          =            8   # Read request latency (cycles)
read_latency[140-159]          =           13   # Read request latency (cycles)
read_latency[160-179]          =            9   # Read request latency (cycles)
read_latency[180-199]          =            8   # Read request latency (cycles)
read_latency[200-]             =           62   # Read request latency (cycles)
ref_energy                     =   1.5575e+07   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =        77004   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.50294e+07   # Precharge standby energy rank.0
act_stb_energy.0               =  4.08454e+06   # Active standby energy rank.0
average_read_latency           =       28.689   # Average read request latency (cycles)
average_interarrival           =      31.9995   # Average request interarrival latency (cycles)
total_energy                   =  6.64126e+07   # Total energy (pJ)
average_power                  =      66.4126   # Average power (mW)
average_bandwidth              =     0.131072   # Average bandwidth
###########################################
## Statistics of Channel 31
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            1   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         2049   # Number of read requests issued
hbm_dual_cmds                  =            1   # Number of cycles dual cmds issued
num_ref_cmds                   =          256   # Number of REF commands
num_read_row_hits              =         1955   # Number of read row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =           93   # Number of ACT commands
num_pre_cmds                   =           93   # Number of PRE commands
num_ondemand_pres              =           25   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        61886   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =       938114   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =            1   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            0   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2048   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =         1835   # Read request latency (cycles)
read_latency[20-39]            =           51   # Read request latency (cycles)
read_latency[40-59]            =           33   # Read request latency (cycles)
read_latency[60-79]            =           10   # Read request latency (cycles)
read_latency[80-99]            =           12   # Read request latency (cycles)
read_latency[100-119]          =            8   # Read request latency (cycles)
read_latency[120-139]          =           11   # Read request latency (cycles)
read_latency[140-159]          =           11   # Read request latency (cycles)
read_latency[160-179]          =            8   # Read request latency (cycles)
read_latency[180-199]          =           12   # Read request latency (cycles)
read_latency[200-]             =           58   # Read request latency (cycles)
ref_energy                     =   1.5575e+07   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =        77004   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.50295e+07   # Precharge standby energy rank.0
act_stb_energy.0               =  4.08448e+06   # Active standby energy rank.0
average_read_latency           =      28.6071   # Average read request latency (cycles)
average_interarrival           =      31.9849   # Average request interarrival latency (cycles)
total_energy                   =  6.64126e+07   # Total energy (pJ)
average_power                  =      66.4126   # Average power (mW)
average_bandwidth              =     0.131136   # Average bandwidth
