LSE_CPS_ID_1 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_2 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_3 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_4 "verilog/TinyFPGA_B.v:88[9] 103[5]"
LSE_CPS_ID_5 "verilog/TinyFPGA_B.v:88[9] 103[5]"
LSE_CPS_ID_6 "verilog/TinyFPGA_B.v:102[17:28]"
LSE_CPS_ID_7 "verilog/TinyFPGA_B.v:88[9] 103[5]"
LSE_CPS_ID_8 "verilog/TinyFPGA_B.v:102[17:28]"
LSE_CPS_ID_9 "verilog/TinyFPGA_B.v:3[9:12]"
LSE_CPS_ID_10 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_11 "verilog/TinyFPGA_B.v:102[17:28]"
LSE_CPS_ID_12 "verilog/TinyFPGA_B.v:86[19:28]"
LSE_CPS_ID_13 "verilog/TinyFPGA_B.v:102[17:28]"
LSE_CPS_ID_14 "verilog/TinyFPGA_B.v:88[9] 103[5]"
LSE_CPS_ID_15 "verilog/TinyFPGA_B.v:102[17:28]"
LSE_CPS_ID_16 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_17 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_18 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_19 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_20 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_21 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_22 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_23 "verilog/TinyFPGA_B.v:86[19:28]"
LSE_CPS_ID_24 "verilog/TinyFPGA_B.v:102[17:28]"
LSE_CPS_ID_25 "verilog/TinyFPGA_B.v:102[17:28]"
LSE_CPS_ID_26 "verilog/TinyFPGA_B.v:102[17:28]"
LSE_CPS_ID_27 "verilog/TinyFPGA_B.v:102[17:28]"
