!Device
part_number: LPC5410x
architecture: ARM Cortex-M
bit_width: 32
endianness: little
modules:
- !Module
  name: GPIO
  description: 'General Purpose I/O '
  base_addr: 0x1c000000
  size: 0x2308
  registers:
  - !Register
    name: B0
    addr: 0x1c000000
    size_bits: 1
    description: Byte pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PBYTE
      bit_offset: 0
      bit_width: 1
      description: "Read: state of the pin PIOm_n, regardless of direction,\n\t\t\t\t\t\t\t\tmasking,
        or alternate function, except that pins configured as\n\t\t\t\t\t\t\t\tanalog
        I/O always read as 0. One register for each port pin.\n\t\t\t\t\t\t\t\tSupported
        pins depends on the specific device and package. Write:\n\t\t\t\t\t\t\t\tloads
        the pins output bit. One register for each port pin. Supported\n\t\t\t\t\t\t\t\tpins
        depends on the specific device and package."
  - !Register
    name: B1
    addr: 0x1c000001
    size_bits: 1
    description: Byte pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PBYTE
      bit_offset: 0
      bit_width: 1
      description: "Read: state of the pin PIOm_n, regardless of direction,\n\t\t\t\t\t\t\t\tmasking,
        or alternate function, except that pins configured as\n\t\t\t\t\t\t\t\tanalog
        I/O always read as 0. One register for each port pin.\n\t\t\t\t\t\t\t\tSupported
        pins depends on the specific device and package. Write:\n\t\t\t\t\t\t\t\tloads
        the pins output bit. One register for each port pin. Supported\n\t\t\t\t\t\t\t\tpins
        depends on the specific device and package."
  - !Register
    name: B2
    addr: 0x1c000002
    size_bits: 1
    description: Byte pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PBYTE
      bit_offset: 0
      bit_width: 1
      description: "Read: state of the pin PIOm_n, regardless of direction,\n\t\t\t\t\t\t\t\tmasking,
        or alternate function, except that pins configured as\n\t\t\t\t\t\t\t\tanalog
        I/O always read as 0. One register for each port pin.\n\t\t\t\t\t\t\t\tSupported
        pins depends on the specific device and package. Write:\n\t\t\t\t\t\t\t\tloads
        the pins output bit. One register for each port pin. Supported\n\t\t\t\t\t\t\t\tpins
        depends on the specific device and package."
  - !Register
    name: B3
    addr: 0x1c000003
    size_bits: 1
    description: Byte pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PBYTE
      bit_offset: 0
      bit_width: 1
      description: "Read: state of the pin PIOm_n, regardless of direction,\n\t\t\t\t\t\t\t\tmasking,
        or alternate function, except that pins configured as\n\t\t\t\t\t\t\t\tanalog
        I/O always read as 0. One register for each port pin.\n\t\t\t\t\t\t\t\tSupported
        pins depends on the specific device and package. Write:\n\t\t\t\t\t\t\t\tloads
        the pins output bit. One register for each port pin. Supported\n\t\t\t\t\t\t\t\tpins
        depends on the specific device and package."
  - !Register
    name: B4
    addr: 0x1c000004
    size_bits: 1
    description: Byte pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PBYTE
      bit_offset: 0
      bit_width: 1
      description: "Read: state of the pin PIOm_n, regardless of direction,\n\t\t\t\t\t\t\t\tmasking,
        or alternate function, except that pins configured as\n\t\t\t\t\t\t\t\tanalog
        I/O always read as 0. One register for each port pin.\n\t\t\t\t\t\t\t\tSupported
        pins depends on the specific device and package. Write:\n\t\t\t\t\t\t\t\tloads
        the pins output bit. One register for each port pin. Supported\n\t\t\t\t\t\t\t\tpins
        depends on the specific device and package."
  - !Register
    name: B5
    addr: 0x1c000005
    size_bits: 1
    description: Byte pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PBYTE
      bit_offset: 0
      bit_width: 1
      description: "Read: state of the pin PIOm_n, regardless of direction,\n\t\t\t\t\t\t\t\tmasking,
        or alternate function, except that pins configured as\n\t\t\t\t\t\t\t\tanalog
        I/O always read as 0. One register for each port pin.\n\t\t\t\t\t\t\t\tSupported
        pins depends on the specific device and package. Write:\n\t\t\t\t\t\t\t\tloads
        the pins output bit. One register for each port pin. Supported\n\t\t\t\t\t\t\t\tpins
        depends on the specific device and package."
  - !Register
    name: B6
    addr: 0x1c000006
    size_bits: 1
    description: Byte pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PBYTE
      bit_offset: 0
      bit_width: 1
      description: "Read: state of the pin PIOm_n, regardless of direction,\n\t\t\t\t\t\t\t\tmasking,
        or alternate function, except that pins configured as\n\t\t\t\t\t\t\t\tanalog
        I/O always read as 0. One register for each port pin.\n\t\t\t\t\t\t\t\tSupported
        pins depends on the specific device and package. Write:\n\t\t\t\t\t\t\t\tloads
        the pins output bit. One register for each port pin. Supported\n\t\t\t\t\t\t\t\tpins
        depends on the specific device and package."
  - !Register
    name: B7
    addr: 0x1c000007
    size_bits: 1
    description: Byte pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PBYTE
      bit_offset: 0
      bit_width: 1
      description: "Read: state of the pin PIOm_n, regardless of direction,\n\t\t\t\t\t\t\t\tmasking,
        or alternate function, except that pins configured as\n\t\t\t\t\t\t\t\tanalog
        I/O always read as 0. One register for each port pin.\n\t\t\t\t\t\t\t\tSupported
        pins depends on the specific device and package. Write:\n\t\t\t\t\t\t\t\tloads
        the pins output bit. One register for each port pin. Supported\n\t\t\t\t\t\t\t\tpins
        depends on the specific device and package."
  - !Register
    name: B8
    addr: 0x1c000008
    size_bits: 1
    description: Byte pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PBYTE
      bit_offset: 0
      bit_width: 1
      description: "Read: state of the pin PIOm_n, regardless of direction,\n\t\t\t\t\t\t\t\tmasking,
        or alternate function, except that pins configured as\n\t\t\t\t\t\t\t\tanalog
        I/O always read as 0. One register for each port pin.\n\t\t\t\t\t\t\t\tSupported
        pins depends on the specific device and package. Write:\n\t\t\t\t\t\t\t\tloads
        the pins output bit. One register for each port pin. Supported\n\t\t\t\t\t\t\t\tpins
        depends on the specific device and package."
  - !Register
    name: B9
    addr: 0x1c000009
    size_bits: 1
    description: Byte pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PBYTE
      bit_offset: 0
      bit_width: 1
      description: "Read: state of the pin PIOm_n, regardless of direction,\n\t\t\t\t\t\t\t\tmasking,
        or alternate function, except that pins configured as\n\t\t\t\t\t\t\t\tanalog
        I/O always read as 0. One register for each port pin.\n\t\t\t\t\t\t\t\tSupported
        pins depends on the specific device and package. Write:\n\t\t\t\t\t\t\t\tloads
        the pins output bit. One register for each port pin. Supported\n\t\t\t\t\t\t\t\tpins
        depends on the specific device and package."
  - !Register
    name: B10
    addr: 0x1c00000a
    size_bits: 1
    description: Byte pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PBYTE
      bit_offset: 0
      bit_width: 1
      description: "Read: state of the pin PIOm_n, regardless of direction,\n\t\t\t\t\t\t\t\tmasking,
        or alternate function, except that pins configured as\n\t\t\t\t\t\t\t\tanalog
        I/O always read as 0. One register for each port pin.\n\t\t\t\t\t\t\t\tSupported
        pins depends on the specific device and package. Write:\n\t\t\t\t\t\t\t\tloads
        the pins output bit. One register for each port pin. Supported\n\t\t\t\t\t\t\t\tpins
        depends on the specific device and package."
  - !Register
    name: B11
    addr: 0x1c00000b
    size_bits: 1
    description: Byte pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PBYTE
      bit_offset: 0
      bit_width: 1
      description: "Read: state of the pin PIOm_n, regardless of direction,\n\t\t\t\t\t\t\t\tmasking,
        or alternate function, except that pins configured as\n\t\t\t\t\t\t\t\tanalog
        I/O always read as 0. One register for each port pin.\n\t\t\t\t\t\t\t\tSupported
        pins depends on the specific device and package. Write:\n\t\t\t\t\t\t\t\tloads
        the pins output bit. One register for each port pin. Supported\n\t\t\t\t\t\t\t\tpins
        depends on the specific device and package."
  - !Register
    name: B12
    addr: 0x1c00000c
    size_bits: 1
    description: Byte pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PBYTE
      bit_offset: 0
      bit_width: 1
      description: "Read: state of the pin PIOm_n, regardless of direction,\n\t\t\t\t\t\t\t\tmasking,
        or alternate function, except that pins configured as\n\t\t\t\t\t\t\t\tanalog
        I/O always read as 0. One register for each port pin.\n\t\t\t\t\t\t\t\tSupported
        pins depends on the specific device and package. Write:\n\t\t\t\t\t\t\t\tloads
        the pins output bit. One register for each port pin. Supported\n\t\t\t\t\t\t\t\tpins
        depends on the specific device and package."
  - !Register
    name: B13
    addr: 0x1c00000d
    size_bits: 1
    description: Byte pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PBYTE
      bit_offset: 0
      bit_width: 1
      description: "Read: state of the pin PIOm_n, regardless of direction,\n\t\t\t\t\t\t\t\tmasking,
        or alternate function, except that pins configured as\n\t\t\t\t\t\t\t\tanalog
        I/O always read as 0. One register for each port pin.\n\t\t\t\t\t\t\t\tSupported
        pins depends on the specific device and package. Write:\n\t\t\t\t\t\t\t\tloads
        the pins output bit. One register for each port pin. Supported\n\t\t\t\t\t\t\t\tpins
        depends on the specific device and package."
  - !Register
    name: B14
    addr: 0x1c00000e
    size_bits: 1
    description: Byte pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PBYTE
      bit_offset: 0
      bit_width: 1
      description: "Read: state of the pin PIOm_n, regardless of direction,\n\t\t\t\t\t\t\t\tmasking,
        or alternate function, except that pins configured as\n\t\t\t\t\t\t\t\tanalog
        I/O always read as 0. One register for each port pin.\n\t\t\t\t\t\t\t\tSupported
        pins depends on the specific device and package. Write:\n\t\t\t\t\t\t\t\tloads
        the pins output bit. One register for each port pin. Supported\n\t\t\t\t\t\t\t\tpins
        depends on the specific device and package."
  - !Register
    name: B15
    addr: 0x1c00000f
    size_bits: 1
    description: Byte pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PBYTE
      bit_offset: 0
      bit_width: 1
      description: "Read: state of the pin PIOm_n, regardless of direction,\n\t\t\t\t\t\t\t\tmasking,
        or alternate function, except that pins configured as\n\t\t\t\t\t\t\t\tanalog
        I/O always read as 0. One register for each port pin.\n\t\t\t\t\t\t\t\tSupported
        pins depends on the specific device and package. Write:\n\t\t\t\t\t\t\t\tloads
        the pins output bit. One register for each port pin. Supported\n\t\t\t\t\t\t\t\tpins
        depends on the specific device and package."
  - !Register
    name: B16
    addr: 0x1c000010
    size_bits: 1
    description: Byte pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PBYTE
      bit_offset: 0
      bit_width: 1
      description: "Read: state of the pin PIOm_n, regardless of direction,\n\t\t\t\t\t\t\t\tmasking,
        or alternate function, except that pins configured as\n\t\t\t\t\t\t\t\tanalog
        I/O always read as 0. One register for each port pin.\n\t\t\t\t\t\t\t\tSupported
        pins depends on the specific device and package. Write:\n\t\t\t\t\t\t\t\tloads
        the pins output bit. One register for each port pin. Supported\n\t\t\t\t\t\t\t\tpins
        depends on the specific device and package."
  - !Register
    name: B17
    addr: 0x1c000011
    size_bits: 1
    description: Byte pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PBYTE
      bit_offset: 0
      bit_width: 1
      description: "Read: state of the pin PIOm_n, regardless of direction,\n\t\t\t\t\t\t\t\tmasking,
        or alternate function, except that pins configured as\n\t\t\t\t\t\t\t\tanalog
        I/O always read as 0. One register for each port pin.\n\t\t\t\t\t\t\t\tSupported
        pins depends on the specific device and package. Write:\n\t\t\t\t\t\t\t\tloads
        the pins output bit. One register for each port pin. Supported\n\t\t\t\t\t\t\t\tpins
        depends on the specific device and package."
  - !Register
    name: B18
    addr: 0x1c000012
    size_bits: 1
    description: Byte pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PBYTE
      bit_offset: 0
      bit_width: 1
      description: "Read: state of the pin PIOm_n, regardless of direction,\n\t\t\t\t\t\t\t\tmasking,
        or alternate function, except that pins configured as\n\t\t\t\t\t\t\t\tanalog
        I/O always read as 0. One register for each port pin.\n\t\t\t\t\t\t\t\tSupported
        pins depends on the specific device and package. Write:\n\t\t\t\t\t\t\t\tloads
        the pins output bit. One register for each port pin. Supported\n\t\t\t\t\t\t\t\tpins
        depends on the specific device and package."
  - !Register
    name: B19
    addr: 0x1c000013
    size_bits: 1
    description: Byte pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PBYTE
      bit_offset: 0
      bit_width: 1
      description: "Read: state of the pin PIOm_n, regardless of direction,\n\t\t\t\t\t\t\t\tmasking,
        or alternate function, except that pins configured as\n\t\t\t\t\t\t\t\tanalog
        I/O always read as 0. One register for each port pin.\n\t\t\t\t\t\t\t\tSupported
        pins depends on the specific device and package. Write:\n\t\t\t\t\t\t\t\tloads
        the pins output bit. One register for each port pin. Supported\n\t\t\t\t\t\t\t\tpins
        depends on the specific device and package."
  - !Register
    name: B20
    addr: 0x1c000014
    size_bits: 1
    description: Byte pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PBYTE
      bit_offset: 0
      bit_width: 1
      description: "Read: state of the pin PIOm_n, regardless of direction,\n\t\t\t\t\t\t\t\tmasking,
        or alternate function, except that pins configured as\n\t\t\t\t\t\t\t\tanalog
        I/O always read as 0. One register for each port pin.\n\t\t\t\t\t\t\t\tSupported
        pins depends on the specific device and package. Write:\n\t\t\t\t\t\t\t\tloads
        the pins output bit. One register for each port pin. Supported\n\t\t\t\t\t\t\t\tpins
        depends on the specific device and package."
  - !Register
    name: B21
    addr: 0x1c000015
    size_bits: 1
    description: Byte pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PBYTE
      bit_offset: 0
      bit_width: 1
      description: "Read: state of the pin PIOm_n, regardless of direction,\n\t\t\t\t\t\t\t\tmasking,
        or alternate function, except that pins configured as\n\t\t\t\t\t\t\t\tanalog
        I/O always read as 0. One register for each port pin.\n\t\t\t\t\t\t\t\tSupported
        pins depends on the specific device and package. Write:\n\t\t\t\t\t\t\t\tloads
        the pins output bit. One register for each port pin. Supported\n\t\t\t\t\t\t\t\tpins
        depends on the specific device and package."
  - !Register
    name: B22
    addr: 0x1c000016
    size_bits: 1
    description: Byte pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PBYTE
      bit_offset: 0
      bit_width: 1
      description: "Read: state of the pin PIOm_n, regardless of direction,\n\t\t\t\t\t\t\t\tmasking,
        or alternate function, except that pins configured as\n\t\t\t\t\t\t\t\tanalog
        I/O always read as 0. One register for each port pin.\n\t\t\t\t\t\t\t\tSupported
        pins depends on the specific device and package. Write:\n\t\t\t\t\t\t\t\tloads
        the pins output bit. One register for each port pin. Supported\n\t\t\t\t\t\t\t\tpins
        depends on the specific device and package."
  - !Register
    name: B23
    addr: 0x1c000017
    size_bits: 1
    description: Byte pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PBYTE
      bit_offset: 0
      bit_width: 1
      description: "Read: state of the pin PIOm_n, regardless of direction,\n\t\t\t\t\t\t\t\tmasking,
        or alternate function, except that pins configured as\n\t\t\t\t\t\t\t\tanalog
        I/O always read as 0. One register for each port pin.\n\t\t\t\t\t\t\t\tSupported
        pins depends on the specific device and package. Write:\n\t\t\t\t\t\t\t\tloads
        the pins output bit. One register for each port pin. Supported\n\t\t\t\t\t\t\t\tpins
        depends on the specific device and package."
  - !Register
    name: B24
    addr: 0x1c000018
    size_bits: 1
    description: Byte pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PBYTE
      bit_offset: 0
      bit_width: 1
      description: "Read: state of the pin PIOm_n, regardless of direction,\n\t\t\t\t\t\t\t\tmasking,
        or alternate function, except that pins configured as\n\t\t\t\t\t\t\t\tanalog
        I/O always read as 0. One register for each port pin.\n\t\t\t\t\t\t\t\tSupported
        pins depends on the specific device and package. Write:\n\t\t\t\t\t\t\t\tloads
        the pins output bit. One register for each port pin. Supported\n\t\t\t\t\t\t\t\tpins
        depends on the specific device and package."
  - !Register
    name: B25
    addr: 0x1c000019
    size_bits: 1
    description: Byte pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PBYTE
      bit_offset: 0
      bit_width: 1
      description: "Read: state of the pin PIOm_n, regardless of direction,\n\t\t\t\t\t\t\t\tmasking,
        or alternate function, except that pins configured as\n\t\t\t\t\t\t\t\tanalog
        I/O always read as 0. One register for each port pin.\n\t\t\t\t\t\t\t\tSupported
        pins depends on the specific device and package. Write:\n\t\t\t\t\t\t\t\tloads
        the pins output bit. One register for each port pin. Supported\n\t\t\t\t\t\t\t\tpins
        depends on the specific device and package."
  - !Register
    name: B26
    addr: 0x1c00001a
    size_bits: 1
    description: Byte pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PBYTE
      bit_offset: 0
      bit_width: 1
      description: "Read: state of the pin PIOm_n, regardless of direction,\n\t\t\t\t\t\t\t\tmasking,
        or alternate function, except that pins configured as\n\t\t\t\t\t\t\t\tanalog
        I/O always read as 0. One register for each port pin.\n\t\t\t\t\t\t\t\tSupported
        pins depends on the specific device and package. Write:\n\t\t\t\t\t\t\t\tloads
        the pins output bit. One register for each port pin. Supported\n\t\t\t\t\t\t\t\tpins
        depends on the specific device and package."
  - !Register
    name: B27
    addr: 0x1c00001b
    size_bits: 1
    description: Byte pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PBYTE
      bit_offset: 0
      bit_width: 1
      description: "Read: state of the pin PIOm_n, regardless of direction,\n\t\t\t\t\t\t\t\tmasking,
        or alternate function, except that pins configured as\n\t\t\t\t\t\t\t\tanalog
        I/O always read as 0. One register for each port pin.\n\t\t\t\t\t\t\t\tSupported
        pins depends on the specific device and package. Write:\n\t\t\t\t\t\t\t\tloads
        the pins output bit. One register for each port pin. Supported\n\t\t\t\t\t\t\t\tpins
        depends on the specific device and package."
  - !Register
    name: B28
    addr: 0x1c00001c
    size_bits: 1
    description: Byte pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PBYTE
      bit_offset: 0
      bit_width: 1
      description: "Read: state of the pin PIOm_n, regardless of direction,\n\t\t\t\t\t\t\t\tmasking,
        or alternate function, except that pins configured as\n\t\t\t\t\t\t\t\tanalog
        I/O always read as 0. One register for each port pin.\n\t\t\t\t\t\t\t\tSupported
        pins depends on the specific device and package. Write:\n\t\t\t\t\t\t\t\tloads
        the pins output bit. One register for each port pin. Supported\n\t\t\t\t\t\t\t\tpins
        depends on the specific device and package."
  - !Register
    name: B29
    addr: 0x1c00001d
    size_bits: 1
    description: Byte pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PBYTE
      bit_offset: 0
      bit_width: 1
      description: "Read: state of the pin PIOm_n, regardless of direction,\n\t\t\t\t\t\t\t\tmasking,
        or alternate function, except that pins configured as\n\t\t\t\t\t\t\t\tanalog
        I/O always read as 0. One register for each port pin.\n\t\t\t\t\t\t\t\tSupported
        pins depends on the specific device and package. Write:\n\t\t\t\t\t\t\t\tloads
        the pins output bit. One register for each port pin. Supported\n\t\t\t\t\t\t\t\tpins
        depends on the specific device and package."
  - !Register
    name: B30
    addr: 0x1c00001e
    size_bits: 1
    description: Byte pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PBYTE
      bit_offset: 0
      bit_width: 1
      description: "Read: state of the pin PIOm_n, regardless of direction,\n\t\t\t\t\t\t\t\tmasking,
        or alternate function, except that pins configured as\n\t\t\t\t\t\t\t\tanalog
        I/O always read as 0. One register for each port pin.\n\t\t\t\t\t\t\t\tSupported
        pins depends on the specific device and package. Write:\n\t\t\t\t\t\t\t\tloads
        the pins output bit. One register for each port pin. Supported\n\t\t\t\t\t\t\t\tpins
        depends on the specific device and package."
  - !Register
    name: B31
    addr: 0x1c00001f
    size_bits: 1
    description: Byte pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PBYTE
      bit_offset: 0
      bit_width: 1
      description: "Read: state of the pin PIOm_n, regardless of direction,\n\t\t\t\t\t\t\t\tmasking,
        or alternate function, except that pins configured as\n\t\t\t\t\t\t\t\tanalog
        I/O always read as 0. One register for each port pin.\n\t\t\t\t\t\t\t\tSupported
        pins depends on the specific device and package. Write:\n\t\t\t\t\t\t\t\tloads
        the pins output bit. One register for each port pin. Supported\n\t\t\t\t\t\t\t\tpins
        depends on the specific device and package."
  - !Register
    name: B32
    addr: 0x1c000020
    size_bits: 1
    description: Byte pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PBYTE
      bit_offset: 0
      bit_width: 1
      description: "Read: state of the pin PIOm_n, regardless of direction,\n\t\t\t\t\t\t\t\tmasking,
        or alternate function, except that pins configured as\n\t\t\t\t\t\t\t\tanalog
        I/O always read as 0. One register for each port pin.\n\t\t\t\t\t\t\t\tSupported
        pins depends on the specific device and package. Write:\n\t\t\t\t\t\t\t\tloads
        the pins output bit. One register for each port pin. Supported\n\t\t\t\t\t\t\t\tpins
        depends on the specific device and package."
  - !Register
    name: B33
    addr: 0x1c000021
    size_bits: 1
    description: Byte pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PBYTE
      bit_offset: 0
      bit_width: 1
      description: "Read: state of the pin PIOm_n, regardless of direction,\n\t\t\t\t\t\t\t\tmasking,
        or alternate function, except that pins configured as\n\t\t\t\t\t\t\t\tanalog
        I/O always read as 0. One register for each port pin.\n\t\t\t\t\t\t\t\tSupported
        pins depends on the specific device and package. Write:\n\t\t\t\t\t\t\t\tloads
        the pins output bit. One register for each port pin. Supported\n\t\t\t\t\t\t\t\tpins
        depends on the specific device and package."
  - !Register
    name: B34
    addr: 0x1c000022
    size_bits: 1
    description: Byte pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PBYTE
      bit_offset: 0
      bit_width: 1
      description: "Read: state of the pin PIOm_n, regardless of direction,\n\t\t\t\t\t\t\t\tmasking,
        or alternate function, except that pins configured as\n\t\t\t\t\t\t\t\tanalog
        I/O always read as 0. One register for each port pin.\n\t\t\t\t\t\t\t\tSupported
        pins depends on the specific device and package. Write:\n\t\t\t\t\t\t\t\tloads
        the pins output bit. One register for each port pin. Supported\n\t\t\t\t\t\t\t\tpins
        depends on the specific device and package."
  - !Register
    name: B35
    addr: 0x1c000023
    size_bits: 1
    description: Byte pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PBYTE
      bit_offset: 0
      bit_width: 1
      description: "Read: state of the pin PIOm_n, regardless of direction,\n\t\t\t\t\t\t\t\tmasking,
        or alternate function, except that pins configured as\n\t\t\t\t\t\t\t\tanalog
        I/O always read as 0. One register for each port pin.\n\t\t\t\t\t\t\t\tSupported
        pins depends on the specific device and package. Write:\n\t\t\t\t\t\t\t\tloads
        the pins output bit. One register for each port pin. Supported\n\t\t\t\t\t\t\t\tpins
        depends on the specific device and package."
  - !Register
    name: B36
    addr: 0x1c000024
    size_bits: 1
    description: Byte pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PBYTE
      bit_offset: 0
      bit_width: 1
      description: "Read: state of the pin PIOm_n, regardless of direction,\n\t\t\t\t\t\t\t\tmasking,
        or alternate function, except that pins configured as\n\t\t\t\t\t\t\t\tanalog
        I/O always read as 0. One register for each port pin.\n\t\t\t\t\t\t\t\tSupported
        pins depends on the specific device and package. Write:\n\t\t\t\t\t\t\t\tloads
        the pins output bit. One register for each port pin. Supported\n\t\t\t\t\t\t\t\tpins
        depends on the specific device and package."
  - !Register
    name: B37
    addr: 0x1c000025
    size_bits: 1
    description: Byte pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PBYTE
      bit_offset: 0
      bit_width: 1
      description: "Read: state of the pin PIOm_n, regardless of direction,\n\t\t\t\t\t\t\t\tmasking,
        or alternate function, except that pins configured as\n\t\t\t\t\t\t\t\tanalog
        I/O always read as 0. One register for each port pin.\n\t\t\t\t\t\t\t\tSupported
        pins depends on the specific device and package. Write:\n\t\t\t\t\t\t\t\tloads
        the pins output bit. One register for each port pin. Supported\n\t\t\t\t\t\t\t\tpins
        depends on the specific device and package."
  - !Register
    name: B38
    addr: 0x1c000026
    size_bits: 1
    description: Byte pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PBYTE
      bit_offset: 0
      bit_width: 1
      description: "Read: state of the pin PIOm_n, regardless of direction,\n\t\t\t\t\t\t\t\tmasking,
        or alternate function, except that pins configured as\n\t\t\t\t\t\t\t\tanalog
        I/O always read as 0. One register for each port pin.\n\t\t\t\t\t\t\t\tSupported
        pins depends on the specific device and package. Write:\n\t\t\t\t\t\t\t\tloads
        the pins output bit. One register for each port pin. Supported\n\t\t\t\t\t\t\t\tpins
        depends on the specific device and package."
  - !Register
    name: B39
    addr: 0x1c000027
    size_bits: 1
    description: Byte pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PBYTE
      bit_offset: 0
      bit_width: 1
      description: "Read: state of the pin PIOm_n, regardless of direction,\n\t\t\t\t\t\t\t\tmasking,
        or alternate function, except that pins configured as\n\t\t\t\t\t\t\t\tanalog
        I/O always read as 0. One register for each port pin.\n\t\t\t\t\t\t\t\tSupported
        pins depends on the specific device and package. Write:\n\t\t\t\t\t\t\t\tloads
        the pins output bit. One register for each port pin. Supported\n\t\t\t\t\t\t\t\tpins
        depends on the specific device and package."
  - !Register
    name: B40
    addr: 0x1c000028
    size_bits: 1
    description: Byte pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PBYTE
      bit_offset: 0
      bit_width: 1
      description: "Read: state of the pin PIOm_n, regardless of direction,\n\t\t\t\t\t\t\t\tmasking,
        or alternate function, except that pins configured as\n\t\t\t\t\t\t\t\tanalog
        I/O always read as 0. One register for each port pin.\n\t\t\t\t\t\t\t\tSupported
        pins depends on the specific device and package. Write:\n\t\t\t\t\t\t\t\tloads
        the pins output bit. One register for each port pin. Supported\n\t\t\t\t\t\t\t\tpins
        depends on the specific device and package."
  - !Register
    name: B41
    addr: 0x1c000029
    size_bits: 1
    description: Byte pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PBYTE
      bit_offset: 0
      bit_width: 1
      description: "Read: state of the pin PIOm_n, regardless of direction,\n\t\t\t\t\t\t\t\tmasking,
        or alternate function, except that pins configured as\n\t\t\t\t\t\t\t\tanalog
        I/O always read as 0. One register for each port pin.\n\t\t\t\t\t\t\t\tSupported
        pins depends on the specific device and package. Write:\n\t\t\t\t\t\t\t\tloads
        the pins output bit. One register for each port pin. Supported\n\t\t\t\t\t\t\t\tpins
        depends on the specific device and package."
  - !Register
    name: B42
    addr: 0x1c00002a
    size_bits: 1
    description: Byte pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PBYTE
      bit_offset: 0
      bit_width: 1
      description: "Read: state of the pin PIOm_n, regardless of direction,\n\t\t\t\t\t\t\t\tmasking,
        or alternate function, except that pins configured as\n\t\t\t\t\t\t\t\tanalog
        I/O always read as 0. One register for each port pin.\n\t\t\t\t\t\t\t\tSupported
        pins depends on the specific device and package. Write:\n\t\t\t\t\t\t\t\tloads
        the pins output bit. One register for each port pin. Supported\n\t\t\t\t\t\t\t\tpins
        depends on the specific device and package."
  - !Register
    name: B43
    addr: 0x1c00002b
    size_bits: 1
    description: Byte pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PBYTE
      bit_offset: 0
      bit_width: 1
      description: "Read: state of the pin PIOm_n, regardless of direction,\n\t\t\t\t\t\t\t\tmasking,
        or alternate function, except that pins configured as\n\t\t\t\t\t\t\t\tanalog
        I/O always read as 0. One register for each port pin.\n\t\t\t\t\t\t\t\tSupported
        pins depends on the specific device and package. Write:\n\t\t\t\t\t\t\t\tloads
        the pins output bit. One register for each port pin. Supported\n\t\t\t\t\t\t\t\tpins
        depends on the specific device and package."
  - !Register
    name: B44
    addr: 0x1c00002c
    size_bits: 1
    description: Byte pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PBYTE
      bit_offset: 0
      bit_width: 1
      description: "Read: state of the pin PIOm_n, regardless of direction,\n\t\t\t\t\t\t\t\tmasking,
        or alternate function, except that pins configured as\n\t\t\t\t\t\t\t\tanalog
        I/O always read as 0. One register for each port pin.\n\t\t\t\t\t\t\t\tSupported
        pins depends on the specific device and package. Write:\n\t\t\t\t\t\t\t\tloads
        the pins output bit. One register for each port pin. Supported\n\t\t\t\t\t\t\t\tpins
        depends on the specific device and package."
  - !Register
    name: B45
    addr: 0x1c00002d
    size_bits: 1
    description: Byte pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PBYTE
      bit_offset: 0
      bit_width: 1
      description: "Read: state of the pin PIOm_n, regardless of direction,\n\t\t\t\t\t\t\t\tmasking,
        or alternate function, except that pins configured as\n\t\t\t\t\t\t\t\tanalog
        I/O always read as 0. One register for each port pin.\n\t\t\t\t\t\t\t\tSupported
        pins depends on the specific device and package. Write:\n\t\t\t\t\t\t\t\tloads
        the pins output bit. One register for each port pin. Supported\n\t\t\t\t\t\t\t\tpins
        depends on the specific device and package."
  - !Register
    name: B46
    addr: 0x1c00002e
    size_bits: 1
    description: Byte pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PBYTE
      bit_offset: 0
      bit_width: 1
      description: "Read: state of the pin PIOm_n, regardless of direction,\n\t\t\t\t\t\t\t\tmasking,
        or alternate function, except that pins configured as\n\t\t\t\t\t\t\t\tanalog
        I/O always read as 0. One register for each port pin.\n\t\t\t\t\t\t\t\tSupported
        pins depends on the specific device and package. Write:\n\t\t\t\t\t\t\t\tloads
        the pins output bit. One register for each port pin. Supported\n\t\t\t\t\t\t\t\tpins
        depends on the specific device and package."
  - !Register
    name: B47
    addr: 0x1c00002f
    size_bits: 1
    description: Byte pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PBYTE
      bit_offset: 0
      bit_width: 1
      description: "Read: state of the pin PIOm_n, regardless of direction,\n\t\t\t\t\t\t\t\tmasking,
        or alternate function, except that pins configured as\n\t\t\t\t\t\t\t\tanalog
        I/O always read as 0. One register for each port pin.\n\t\t\t\t\t\t\t\tSupported
        pins depends on the specific device and package. Write:\n\t\t\t\t\t\t\t\tloads
        the pins output bit. One register for each port pin. Supported\n\t\t\t\t\t\t\t\tpins
        depends on the specific device and package."
  - !Register
    name: B48
    addr: 0x1c000030
    size_bits: 1
    description: Byte pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PBYTE
      bit_offset: 0
      bit_width: 1
      description: "Read: state of the pin PIOm_n, regardless of direction,\n\t\t\t\t\t\t\t\tmasking,
        or alternate function, except that pins configured as\n\t\t\t\t\t\t\t\tanalog
        I/O always read as 0. One register for each port pin.\n\t\t\t\t\t\t\t\tSupported
        pins depends on the specific device and package. Write:\n\t\t\t\t\t\t\t\tloads
        the pins output bit. One register for each port pin. Supported\n\t\t\t\t\t\t\t\tpins
        depends on the specific device and package."
  - !Register
    name: B49
    addr: 0x1c000031
    size_bits: 1
    description: Byte pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PBYTE
      bit_offset: 0
      bit_width: 1
      description: "Read: state of the pin PIOm_n, regardless of direction,\n\t\t\t\t\t\t\t\tmasking,
        or alternate function, except that pins configured as\n\t\t\t\t\t\t\t\tanalog
        I/O always read as 0. One register for each port pin.\n\t\t\t\t\t\t\t\tSupported
        pins depends on the specific device and package. Write:\n\t\t\t\t\t\t\t\tloads
        the pins output bit. One register for each port pin. Supported\n\t\t\t\t\t\t\t\tpins
        depends on the specific device and package."
  - !Register
    name: W0
    addr: 0x1c001000
    description: Word pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PWORD
      bit_offset: 0
      bit_width: 32
      description: "Read 0: pin PIOm_n is LOW. Write 0: clear output bit. Read\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: pin PIOm_n is HIGH. Write any value 0x0000 0001 to\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: set output bit. Only 0 or 0xFFFF FFFF can be read.\n\t\t\t\t\t\t\t\tWriting
        any value other than 0 will set the output bit. One register\n\t\t\t\t\t\t\t\tfor
        each port pin. Supported pins depends on the specific device and\n\t\t\t\t\t\t\t\tpackage."
  - !Register
    name: W1
    addr: 0x1c001004
    description: Word pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PWORD
      bit_offset: 0
      bit_width: 32
      description: "Read 0: pin PIOm_n is LOW. Write 0: clear output bit. Read\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: pin PIOm_n is HIGH. Write any value 0x0000 0001 to\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: set output bit. Only 0 or 0xFFFF FFFF can be read.\n\t\t\t\t\t\t\t\tWriting
        any value other than 0 will set the output bit. One register\n\t\t\t\t\t\t\t\tfor
        each port pin. Supported pins depends on the specific device and\n\t\t\t\t\t\t\t\tpackage."
  - !Register
    name: W2
    addr: 0x1c001008
    description: Word pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PWORD
      bit_offset: 0
      bit_width: 32
      description: "Read 0: pin PIOm_n is LOW. Write 0: clear output bit. Read\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: pin PIOm_n is HIGH. Write any value 0x0000 0001 to\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: set output bit. Only 0 or 0xFFFF FFFF can be read.\n\t\t\t\t\t\t\t\tWriting
        any value other than 0 will set the output bit. One register\n\t\t\t\t\t\t\t\tfor
        each port pin. Supported pins depends on the specific device and\n\t\t\t\t\t\t\t\tpackage."
  - !Register
    name: W3
    addr: 0x1c00100c
    description: Word pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PWORD
      bit_offset: 0
      bit_width: 32
      description: "Read 0: pin PIOm_n is LOW. Write 0: clear output bit. Read\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: pin PIOm_n is HIGH. Write any value 0x0000 0001 to\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: set output bit. Only 0 or 0xFFFF FFFF can be read.\n\t\t\t\t\t\t\t\tWriting
        any value other than 0 will set the output bit. One register\n\t\t\t\t\t\t\t\tfor
        each port pin. Supported pins depends on the specific device and\n\t\t\t\t\t\t\t\tpackage."
  - !Register
    name: W4
    addr: 0x1c001010
    description: Word pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PWORD
      bit_offset: 0
      bit_width: 32
      description: "Read 0: pin PIOm_n is LOW. Write 0: clear output bit. Read\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: pin PIOm_n is HIGH. Write any value 0x0000 0001 to\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: set output bit. Only 0 or 0xFFFF FFFF can be read.\n\t\t\t\t\t\t\t\tWriting
        any value other than 0 will set the output bit. One register\n\t\t\t\t\t\t\t\tfor
        each port pin. Supported pins depends on the specific device and\n\t\t\t\t\t\t\t\tpackage."
  - !Register
    name: W5
    addr: 0x1c001014
    description: Word pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PWORD
      bit_offset: 0
      bit_width: 32
      description: "Read 0: pin PIOm_n is LOW. Write 0: clear output bit. Read\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: pin PIOm_n is HIGH. Write any value 0x0000 0001 to\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: set output bit. Only 0 or 0xFFFF FFFF can be read.\n\t\t\t\t\t\t\t\tWriting
        any value other than 0 will set the output bit. One register\n\t\t\t\t\t\t\t\tfor
        each port pin. Supported pins depends on the specific device and\n\t\t\t\t\t\t\t\tpackage."
  - !Register
    name: W6
    addr: 0x1c001018
    description: Word pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PWORD
      bit_offset: 0
      bit_width: 32
      description: "Read 0: pin PIOm_n is LOW. Write 0: clear output bit. Read\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: pin PIOm_n is HIGH. Write any value 0x0000 0001 to\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: set output bit. Only 0 or 0xFFFF FFFF can be read.\n\t\t\t\t\t\t\t\tWriting
        any value other than 0 will set the output bit. One register\n\t\t\t\t\t\t\t\tfor
        each port pin. Supported pins depends on the specific device and\n\t\t\t\t\t\t\t\tpackage."
  - !Register
    name: W7
    addr: 0x1c00101c
    description: Word pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PWORD
      bit_offset: 0
      bit_width: 32
      description: "Read 0: pin PIOm_n is LOW. Write 0: clear output bit. Read\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: pin PIOm_n is HIGH. Write any value 0x0000 0001 to\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: set output bit. Only 0 or 0xFFFF FFFF can be read.\n\t\t\t\t\t\t\t\tWriting
        any value other than 0 will set the output bit. One register\n\t\t\t\t\t\t\t\tfor
        each port pin. Supported pins depends on the specific device and\n\t\t\t\t\t\t\t\tpackage."
  - !Register
    name: W8
    addr: 0x1c001020
    description: Word pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PWORD
      bit_offset: 0
      bit_width: 32
      description: "Read 0: pin PIOm_n is LOW. Write 0: clear output bit. Read\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: pin PIOm_n is HIGH. Write any value 0x0000 0001 to\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: set output bit. Only 0 or 0xFFFF FFFF can be read.\n\t\t\t\t\t\t\t\tWriting
        any value other than 0 will set the output bit. One register\n\t\t\t\t\t\t\t\tfor
        each port pin. Supported pins depends on the specific device and\n\t\t\t\t\t\t\t\tpackage."
  - !Register
    name: W9
    addr: 0x1c001024
    description: Word pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PWORD
      bit_offset: 0
      bit_width: 32
      description: "Read 0: pin PIOm_n is LOW. Write 0: clear output bit. Read\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: pin PIOm_n is HIGH. Write any value 0x0000 0001 to\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: set output bit. Only 0 or 0xFFFF FFFF can be read.\n\t\t\t\t\t\t\t\tWriting
        any value other than 0 will set the output bit. One register\n\t\t\t\t\t\t\t\tfor
        each port pin. Supported pins depends on the specific device and\n\t\t\t\t\t\t\t\tpackage."
  - !Register
    name: W10
    addr: 0x1c001028
    description: Word pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PWORD
      bit_offset: 0
      bit_width: 32
      description: "Read 0: pin PIOm_n is LOW. Write 0: clear output bit. Read\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: pin PIOm_n is HIGH. Write any value 0x0000 0001 to\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: set output bit. Only 0 or 0xFFFF FFFF can be read.\n\t\t\t\t\t\t\t\tWriting
        any value other than 0 will set the output bit. One register\n\t\t\t\t\t\t\t\tfor
        each port pin. Supported pins depends on the specific device and\n\t\t\t\t\t\t\t\tpackage."
  - !Register
    name: W11
    addr: 0x1c00102c
    description: Word pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PWORD
      bit_offset: 0
      bit_width: 32
      description: "Read 0: pin PIOm_n is LOW. Write 0: clear output bit. Read\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: pin PIOm_n is HIGH. Write any value 0x0000 0001 to\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: set output bit. Only 0 or 0xFFFF FFFF can be read.\n\t\t\t\t\t\t\t\tWriting
        any value other than 0 will set the output bit. One register\n\t\t\t\t\t\t\t\tfor
        each port pin. Supported pins depends on the specific device and\n\t\t\t\t\t\t\t\tpackage."
  - !Register
    name: W12
    addr: 0x1c001030
    description: Word pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PWORD
      bit_offset: 0
      bit_width: 32
      description: "Read 0: pin PIOm_n is LOW. Write 0: clear output bit. Read\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: pin PIOm_n is HIGH. Write any value 0x0000 0001 to\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: set output bit. Only 0 or 0xFFFF FFFF can be read.\n\t\t\t\t\t\t\t\tWriting
        any value other than 0 will set the output bit. One register\n\t\t\t\t\t\t\t\tfor
        each port pin. Supported pins depends on the specific device and\n\t\t\t\t\t\t\t\tpackage."
  - !Register
    name: W13
    addr: 0x1c001034
    description: Word pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PWORD
      bit_offset: 0
      bit_width: 32
      description: "Read 0: pin PIOm_n is LOW. Write 0: clear output bit. Read\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: pin PIOm_n is HIGH. Write any value 0x0000 0001 to\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: set output bit. Only 0 or 0xFFFF FFFF can be read.\n\t\t\t\t\t\t\t\tWriting
        any value other than 0 will set the output bit. One register\n\t\t\t\t\t\t\t\tfor
        each port pin. Supported pins depends on the specific device and\n\t\t\t\t\t\t\t\tpackage."
  - !Register
    name: W14
    addr: 0x1c001038
    description: Word pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PWORD
      bit_offset: 0
      bit_width: 32
      description: "Read 0: pin PIOm_n is LOW. Write 0: clear output bit. Read\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: pin PIOm_n is HIGH. Write any value 0x0000 0001 to\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: set output bit. Only 0 or 0xFFFF FFFF can be read.\n\t\t\t\t\t\t\t\tWriting
        any value other than 0 will set the output bit. One register\n\t\t\t\t\t\t\t\tfor
        each port pin. Supported pins depends on the specific device and\n\t\t\t\t\t\t\t\tpackage."
  - !Register
    name: W15
    addr: 0x1c00103c
    description: Word pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PWORD
      bit_offset: 0
      bit_width: 32
      description: "Read 0: pin PIOm_n is LOW. Write 0: clear output bit. Read\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: pin PIOm_n is HIGH. Write any value 0x0000 0001 to\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: set output bit. Only 0 or 0xFFFF FFFF can be read.\n\t\t\t\t\t\t\t\tWriting
        any value other than 0 will set the output bit. One register\n\t\t\t\t\t\t\t\tfor
        each port pin. Supported pins depends on the specific device and\n\t\t\t\t\t\t\t\tpackage."
  - !Register
    name: W16
    addr: 0x1c001040
    description: Word pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PWORD
      bit_offset: 0
      bit_width: 32
      description: "Read 0: pin PIOm_n is LOW. Write 0: clear output bit. Read\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: pin PIOm_n is HIGH. Write any value 0x0000 0001 to\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: set output bit. Only 0 or 0xFFFF FFFF can be read.\n\t\t\t\t\t\t\t\tWriting
        any value other than 0 will set the output bit. One register\n\t\t\t\t\t\t\t\tfor
        each port pin. Supported pins depends on the specific device and\n\t\t\t\t\t\t\t\tpackage."
  - !Register
    name: W17
    addr: 0x1c001044
    description: Word pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PWORD
      bit_offset: 0
      bit_width: 32
      description: "Read 0: pin PIOm_n is LOW. Write 0: clear output bit. Read\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: pin PIOm_n is HIGH. Write any value 0x0000 0001 to\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: set output bit. Only 0 or 0xFFFF FFFF can be read.\n\t\t\t\t\t\t\t\tWriting
        any value other than 0 will set the output bit. One register\n\t\t\t\t\t\t\t\tfor
        each port pin. Supported pins depends on the specific device and\n\t\t\t\t\t\t\t\tpackage."
  - !Register
    name: W18
    addr: 0x1c001048
    description: Word pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PWORD
      bit_offset: 0
      bit_width: 32
      description: "Read 0: pin PIOm_n is LOW. Write 0: clear output bit. Read\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: pin PIOm_n is HIGH. Write any value 0x0000 0001 to\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: set output bit. Only 0 or 0xFFFF FFFF can be read.\n\t\t\t\t\t\t\t\tWriting
        any value other than 0 will set the output bit. One register\n\t\t\t\t\t\t\t\tfor
        each port pin. Supported pins depends on the specific device and\n\t\t\t\t\t\t\t\tpackage."
  - !Register
    name: W19
    addr: 0x1c00104c
    description: Word pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PWORD
      bit_offset: 0
      bit_width: 32
      description: "Read 0: pin PIOm_n is LOW. Write 0: clear output bit. Read\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: pin PIOm_n is HIGH. Write any value 0x0000 0001 to\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: set output bit. Only 0 or 0xFFFF FFFF can be read.\n\t\t\t\t\t\t\t\tWriting
        any value other than 0 will set the output bit. One register\n\t\t\t\t\t\t\t\tfor
        each port pin. Supported pins depends on the specific device and\n\t\t\t\t\t\t\t\tpackage."
  - !Register
    name: W20
    addr: 0x1c001050
    description: Word pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PWORD
      bit_offset: 0
      bit_width: 32
      description: "Read 0: pin PIOm_n is LOW. Write 0: clear output bit. Read\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: pin PIOm_n is HIGH. Write any value 0x0000 0001 to\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: set output bit. Only 0 or 0xFFFF FFFF can be read.\n\t\t\t\t\t\t\t\tWriting
        any value other than 0 will set the output bit. One register\n\t\t\t\t\t\t\t\tfor
        each port pin. Supported pins depends on the specific device and\n\t\t\t\t\t\t\t\tpackage."
  - !Register
    name: W21
    addr: 0x1c001054
    description: Word pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PWORD
      bit_offset: 0
      bit_width: 32
      description: "Read 0: pin PIOm_n is LOW. Write 0: clear output bit. Read\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: pin PIOm_n is HIGH. Write any value 0x0000 0001 to\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: set output bit. Only 0 or 0xFFFF FFFF can be read.\n\t\t\t\t\t\t\t\tWriting
        any value other than 0 will set the output bit. One register\n\t\t\t\t\t\t\t\tfor
        each port pin. Supported pins depends on the specific device and\n\t\t\t\t\t\t\t\tpackage."
  - !Register
    name: W22
    addr: 0x1c001058
    description: Word pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PWORD
      bit_offset: 0
      bit_width: 32
      description: "Read 0: pin PIOm_n is LOW. Write 0: clear output bit. Read\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: pin PIOm_n is HIGH. Write any value 0x0000 0001 to\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: set output bit. Only 0 or 0xFFFF FFFF can be read.\n\t\t\t\t\t\t\t\tWriting
        any value other than 0 will set the output bit. One register\n\t\t\t\t\t\t\t\tfor
        each port pin. Supported pins depends on the specific device and\n\t\t\t\t\t\t\t\tpackage."
  - !Register
    name: W23
    addr: 0x1c00105c
    description: Word pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PWORD
      bit_offset: 0
      bit_width: 32
      description: "Read 0: pin PIOm_n is LOW. Write 0: clear output bit. Read\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: pin PIOm_n is HIGH. Write any value 0x0000 0001 to\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: set output bit. Only 0 or 0xFFFF FFFF can be read.\n\t\t\t\t\t\t\t\tWriting
        any value other than 0 will set the output bit. One register\n\t\t\t\t\t\t\t\tfor
        each port pin. Supported pins depends on the specific device and\n\t\t\t\t\t\t\t\tpackage."
  - !Register
    name: W24
    addr: 0x1c001060
    description: Word pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PWORD
      bit_offset: 0
      bit_width: 32
      description: "Read 0: pin PIOm_n is LOW. Write 0: clear output bit. Read\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: pin PIOm_n is HIGH. Write any value 0x0000 0001 to\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: set output bit. Only 0 or 0xFFFF FFFF can be read.\n\t\t\t\t\t\t\t\tWriting
        any value other than 0 will set the output bit. One register\n\t\t\t\t\t\t\t\tfor
        each port pin. Supported pins depends on the specific device and\n\t\t\t\t\t\t\t\tpackage."
  - !Register
    name: W25
    addr: 0x1c001064
    description: Word pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PWORD
      bit_offset: 0
      bit_width: 32
      description: "Read 0: pin PIOm_n is LOW. Write 0: clear output bit. Read\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: pin PIOm_n is HIGH. Write any value 0x0000 0001 to\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: set output bit. Only 0 or 0xFFFF FFFF can be read.\n\t\t\t\t\t\t\t\tWriting
        any value other than 0 will set the output bit. One register\n\t\t\t\t\t\t\t\tfor
        each port pin. Supported pins depends on the specific device and\n\t\t\t\t\t\t\t\tpackage."
  - !Register
    name: W26
    addr: 0x1c001068
    description: Word pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PWORD
      bit_offset: 0
      bit_width: 32
      description: "Read 0: pin PIOm_n is LOW. Write 0: clear output bit. Read\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: pin PIOm_n is HIGH. Write any value 0x0000 0001 to\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: set output bit. Only 0 or 0xFFFF FFFF can be read.\n\t\t\t\t\t\t\t\tWriting
        any value other than 0 will set the output bit. One register\n\t\t\t\t\t\t\t\tfor
        each port pin. Supported pins depends on the specific device and\n\t\t\t\t\t\t\t\tpackage."
  - !Register
    name: W27
    addr: 0x1c00106c
    description: Word pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PWORD
      bit_offset: 0
      bit_width: 32
      description: "Read 0: pin PIOm_n is LOW. Write 0: clear output bit. Read\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: pin PIOm_n is HIGH. Write any value 0x0000 0001 to\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: set output bit. Only 0 or 0xFFFF FFFF can be read.\n\t\t\t\t\t\t\t\tWriting
        any value other than 0 will set the output bit. One register\n\t\t\t\t\t\t\t\tfor
        each port pin. Supported pins depends on the specific device and\n\t\t\t\t\t\t\t\tpackage."
  - !Register
    name: W28
    addr: 0x1c001070
    description: Word pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PWORD
      bit_offset: 0
      bit_width: 32
      description: "Read 0: pin PIOm_n is LOW. Write 0: clear output bit. Read\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: pin PIOm_n is HIGH. Write any value 0x0000 0001 to\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: set output bit. Only 0 or 0xFFFF FFFF can be read.\n\t\t\t\t\t\t\t\tWriting
        any value other than 0 will set the output bit. One register\n\t\t\t\t\t\t\t\tfor
        each port pin. Supported pins depends on the specific device and\n\t\t\t\t\t\t\t\tpackage."
  - !Register
    name: W29
    addr: 0x1c001074
    description: Word pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PWORD
      bit_offset: 0
      bit_width: 32
      description: "Read 0: pin PIOm_n is LOW. Write 0: clear output bit. Read\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: pin PIOm_n is HIGH. Write any value 0x0000 0001 to\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: set output bit. Only 0 or 0xFFFF FFFF can be read.\n\t\t\t\t\t\t\t\tWriting
        any value other than 0 will set the output bit. One register\n\t\t\t\t\t\t\t\tfor
        each port pin. Supported pins depends on the specific device and\n\t\t\t\t\t\t\t\tpackage."
  - !Register
    name: W30
    addr: 0x1c001078
    description: Word pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PWORD
      bit_offset: 0
      bit_width: 32
      description: "Read 0: pin PIOm_n is LOW. Write 0: clear output bit. Read\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: pin PIOm_n is HIGH. Write any value 0x0000 0001 to\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: set output bit. Only 0 or 0xFFFF FFFF can be read.\n\t\t\t\t\t\t\t\tWriting
        any value other than 0 will set the output bit. One register\n\t\t\t\t\t\t\t\tfor
        each port pin. Supported pins depends on the specific device and\n\t\t\t\t\t\t\t\tpackage."
  - !Register
    name: W31
    addr: 0x1c00107c
    description: Word pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PWORD
      bit_offset: 0
      bit_width: 32
      description: "Read 0: pin PIOm_n is LOW. Write 0: clear output bit. Read\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: pin PIOm_n is HIGH. Write any value 0x0000 0001 to\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: set output bit. Only 0 or 0xFFFF FFFF can be read.\n\t\t\t\t\t\t\t\tWriting
        any value other than 0 will set the output bit. One register\n\t\t\t\t\t\t\t\tfor
        each port pin. Supported pins depends on the specific device and\n\t\t\t\t\t\t\t\tpackage."
  - !Register
    name: W32
    addr: 0x1c001080
    description: Word pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PWORD
      bit_offset: 0
      bit_width: 32
      description: "Read 0: pin PIOm_n is LOW. Write 0: clear output bit. Read\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: pin PIOm_n is HIGH. Write any value 0x0000 0001 to\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: set output bit. Only 0 or 0xFFFF FFFF can be read.\n\t\t\t\t\t\t\t\tWriting
        any value other than 0 will set the output bit. One register\n\t\t\t\t\t\t\t\tfor
        each port pin. Supported pins depends on the specific device and\n\t\t\t\t\t\t\t\tpackage."
  - !Register
    name: W33
    addr: 0x1c001084
    description: Word pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PWORD
      bit_offset: 0
      bit_width: 32
      description: "Read 0: pin PIOm_n is LOW. Write 0: clear output bit. Read\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: pin PIOm_n is HIGH. Write any value 0x0000 0001 to\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: set output bit. Only 0 or 0xFFFF FFFF can be read.\n\t\t\t\t\t\t\t\tWriting
        any value other than 0 will set the output bit. One register\n\t\t\t\t\t\t\t\tfor
        each port pin. Supported pins depends on the specific device and\n\t\t\t\t\t\t\t\tpackage."
  - !Register
    name: W34
    addr: 0x1c001088
    description: Word pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PWORD
      bit_offset: 0
      bit_width: 32
      description: "Read 0: pin PIOm_n is LOW. Write 0: clear output bit. Read\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: pin PIOm_n is HIGH. Write any value 0x0000 0001 to\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: set output bit. Only 0 or 0xFFFF FFFF can be read.\n\t\t\t\t\t\t\t\tWriting
        any value other than 0 will set the output bit. One register\n\t\t\t\t\t\t\t\tfor
        each port pin. Supported pins depends on the specific device and\n\t\t\t\t\t\t\t\tpackage."
  - !Register
    name: W35
    addr: 0x1c00108c
    description: Word pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PWORD
      bit_offset: 0
      bit_width: 32
      description: "Read 0: pin PIOm_n is LOW. Write 0: clear output bit. Read\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: pin PIOm_n is HIGH. Write any value 0x0000 0001 to\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: set output bit. Only 0 or 0xFFFF FFFF can be read.\n\t\t\t\t\t\t\t\tWriting
        any value other than 0 will set the output bit. One register\n\t\t\t\t\t\t\t\tfor
        each port pin. Supported pins depends on the specific device and\n\t\t\t\t\t\t\t\tpackage."
  - !Register
    name: W36
    addr: 0x1c001090
    description: Word pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PWORD
      bit_offset: 0
      bit_width: 32
      description: "Read 0: pin PIOm_n is LOW. Write 0: clear output bit. Read\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: pin PIOm_n is HIGH. Write any value 0x0000 0001 to\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: set output bit. Only 0 or 0xFFFF FFFF can be read.\n\t\t\t\t\t\t\t\tWriting
        any value other than 0 will set the output bit. One register\n\t\t\t\t\t\t\t\tfor
        each port pin. Supported pins depends on the specific device and\n\t\t\t\t\t\t\t\tpackage."
  - !Register
    name: W37
    addr: 0x1c001094
    description: Word pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PWORD
      bit_offset: 0
      bit_width: 32
      description: "Read 0: pin PIOm_n is LOW. Write 0: clear output bit. Read\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: pin PIOm_n is HIGH. Write any value 0x0000 0001 to\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: set output bit. Only 0 or 0xFFFF FFFF can be read.\n\t\t\t\t\t\t\t\tWriting
        any value other than 0 will set the output bit. One register\n\t\t\t\t\t\t\t\tfor
        each port pin. Supported pins depends on the specific device and\n\t\t\t\t\t\t\t\tpackage."
  - !Register
    name: W38
    addr: 0x1c001098
    description: Word pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PWORD
      bit_offset: 0
      bit_width: 32
      description: "Read 0: pin PIOm_n is LOW. Write 0: clear output bit. Read\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: pin PIOm_n is HIGH. Write any value 0x0000 0001 to\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: set output bit. Only 0 or 0xFFFF FFFF can be read.\n\t\t\t\t\t\t\t\tWriting
        any value other than 0 will set the output bit. One register\n\t\t\t\t\t\t\t\tfor
        each port pin. Supported pins depends on the specific device and\n\t\t\t\t\t\t\t\tpackage."
  - !Register
    name: W39
    addr: 0x1c00109c
    description: Word pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PWORD
      bit_offset: 0
      bit_width: 32
      description: "Read 0: pin PIOm_n is LOW. Write 0: clear output bit. Read\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: pin PIOm_n is HIGH. Write any value 0x0000 0001 to\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: set output bit. Only 0 or 0xFFFF FFFF can be read.\n\t\t\t\t\t\t\t\tWriting
        any value other than 0 will set the output bit. One register\n\t\t\t\t\t\t\t\tfor
        each port pin. Supported pins depends on the specific device and\n\t\t\t\t\t\t\t\tpackage."
  - !Register
    name: W40
    addr: 0x1c0010a0
    description: Word pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PWORD
      bit_offset: 0
      bit_width: 32
      description: "Read 0: pin PIOm_n is LOW. Write 0: clear output bit. Read\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: pin PIOm_n is HIGH. Write any value 0x0000 0001 to\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: set output bit. Only 0 or 0xFFFF FFFF can be read.\n\t\t\t\t\t\t\t\tWriting
        any value other than 0 will set the output bit. One register\n\t\t\t\t\t\t\t\tfor
        each port pin. Supported pins depends on the specific device and\n\t\t\t\t\t\t\t\tpackage."
  - !Register
    name: W41
    addr: 0x1c0010a4
    description: Word pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PWORD
      bit_offset: 0
      bit_width: 32
      description: "Read 0: pin PIOm_n is LOW. Write 0: clear output bit. Read\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: pin PIOm_n is HIGH. Write any value 0x0000 0001 to\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: set output bit. Only 0 or 0xFFFF FFFF can be read.\n\t\t\t\t\t\t\t\tWriting
        any value other than 0 will set the output bit. One register\n\t\t\t\t\t\t\t\tfor
        each port pin. Supported pins depends on the specific device and\n\t\t\t\t\t\t\t\tpackage."
  - !Register
    name: W42
    addr: 0x1c0010a8
    description: Word pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PWORD
      bit_offset: 0
      bit_width: 32
      description: "Read 0: pin PIOm_n is LOW. Write 0: clear output bit. Read\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: pin PIOm_n is HIGH. Write any value 0x0000 0001 to\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: set output bit. Only 0 or 0xFFFF FFFF can be read.\n\t\t\t\t\t\t\t\tWriting
        any value other than 0 will set the output bit. One register\n\t\t\t\t\t\t\t\tfor
        each port pin. Supported pins depends on the specific device and\n\t\t\t\t\t\t\t\tpackage."
  - !Register
    name: W43
    addr: 0x1c0010ac
    description: Word pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PWORD
      bit_offset: 0
      bit_width: 32
      description: "Read 0: pin PIOm_n is LOW. Write 0: clear output bit. Read\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: pin PIOm_n is HIGH. Write any value 0x0000 0001 to\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: set output bit. Only 0 or 0xFFFF FFFF can be read.\n\t\t\t\t\t\t\t\tWriting
        any value other than 0 will set the output bit. One register\n\t\t\t\t\t\t\t\tfor
        each port pin. Supported pins depends on the specific device and\n\t\t\t\t\t\t\t\tpackage."
  - !Register
    name: W44
    addr: 0x1c0010b0
    description: Word pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PWORD
      bit_offset: 0
      bit_width: 32
      description: "Read 0: pin PIOm_n is LOW. Write 0: clear output bit. Read\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: pin PIOm_n is HIGH. Write any value 0x0000 0001 to\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: set output bit. Only 0 or 0xFFFF FFFF can be read.\n\t\t\t\t\t\t\t\tWriting
        any value other than 0 will set the output bit. One register\n\t\t\t\t\t\t\t\tfor
        each port pin. Supported pins depends on the specific device and\n\t\t\t\t\t\t\t\tpackage."
  - !Register
    name: W45
    addr: 0x1c0010b4
    description: Word pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PWORD
      bit_offset: 0
      bit_width: 32
      description: "Read 0: pin PIOm_n is LOW. Write 0: clear output bit. Read\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: pin PIOm_n is HIGH. Write any value 0x0000 0001 to\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: set output bit. Only 0 or 0xFFFF FFFF can be read.\n\t\t\t\t\t\t\t\tWriting
        any value other than 0 will set the output bit. One register\n\t\t\t\t\t\t\t\tfor
        each port pin. Supported pins depends on the specific device and\n\t\t\t\t\t\t\t\tpackage."
  - !Register
    name: W46
    addr: 0x1c0010b8
    description: Word pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PWORD
      bit_offset: 0
      bit_width: 32
      description: "Read 0: pin PIOm_n is LOW. Write 0: clear output bit. Read\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: pin PIOm_n is HIGH. Write any value 0x0000 0001 to\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: set output bit. Only 0 or 0xFFFF FFFF can be read.\n\t\t\t\t\t\t\t\tWriting
        any value other than 0 will set the output bit. One register\n\t\t\t\t\t\t\t\tfor
        each port pin. Supported pins depends on the specific device and\n\t\t\t\t\t\t\t\tpackage."
  - !Register
    name: W47
    addr: 0x1c0010bc
    description: Word pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PWORD
      bit_offset: 0
      bit_width: 32
      description: "Read 0: pin PIOm_n is LOW. Write 0: clear output bit. Read\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: pin PIOm_n is HIGH. Write any value 0x0000 0001 to\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: set output bit. Only 0 or 0xFFFF FFFF can be read.\n\t\t\t\t\t\t\t\tWriting
        any value other than 0 will set the output bit. One register\n\t\t\t\t\t\t\t\tfor
        each port pin. Supported pins depends on the specific device and\n\t\t\t\t\t\t\t\tpackage."
  - !Register
    name: W48
    addr: 0x1c0010c0
    description: Word pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PWORD
      bit_offset: 0
      bit_width: 32
      description: "Read 0: pin PIOm_n is LOW. Write 0: clear output bit. Read\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: pin PIOm_n is HIGH. Write any value 0x0000 0001 to\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: set output bit. Only 0 or 0xFFFF FFFF can be read.\n\t\t\t\t\t\t\t\tWriting
        any value other than 0 will set the output bit. One register\n\t\t\t\t\t\t\t\tfor
        each port pin. Supported pins depends on the specific device and\n\t\t\t\t\t\t\t\tpackage."
  - !Register
    name: W49
    addr: 0x1c0010c4
    description: Word pin registers port 0/1; pins PIO0_0 to PIO1_8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PWORD
      bit_offset: 0
      bit_width: 32
      description: "Read 0: pin PIOm_n is LOW. Write 0: clear output bit. Read\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: pin PIOm_n is HIGH. Write any value 0x0000 0001 to\n\t\t\t\t\t\t\t\t0xFFFF
        FFFF: set output bit. Only 0 or 0xFFFF FFFF can be read.\n\t\t\t\t\t\t\t\tWriting
        any value other than 0 will set the output bit. One register\n\t\t\t\t\t\t\t\tfor
        each port pin. Supported pins depends on the specific device and\n\t\t\t\t\t\t\t\tpackage."
  - !Register
    name: DIR0
    addr: 0x1c002000
    description: Direction registers port 0/1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DIRP
      bit_offset: 0
      bit_width: 32
      description: "Selects pin direction for pin PIOm_n. Supported pins\n\t\t\t\t\t\t\t\tdepends
        on the specific device and package. 0 = input. 1 =\n\t\t\t\t\t\t\t\toutput."
  - !Register
    name: DIR1
    addr: 0x1c002004
    description: Direction registers port 0/1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DIRP
      bit_offset: 0
      bit_width: 32
      description: "Selects pin direction for pin PIOm_n. Supported pins\n\t\t\t\t\t\t\t\tdepends
        on the specific device and package. 0 = input. 1 =\n\t\t\t\t\t\t\t\toutput."
  - !Register
    name: MASK0
    addr: 0x1c002080
    description: Mask register port 0/1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MASKP
      bit_offset: 0
      bit_width: 32
      description: "Controls which bits corresponding to PIOm_n are active in\n\t\t\t\t\t\t\t\tthe
        MPORT register. Supported pins depends on the specific device\n\t\t\t\t\t\t\t\tand
        package. 0 = Read MPORT: pin state; write MPORT: load output\n\t\t\t\t\t\t\t\tbit.
        1 = Read MPORT: 0; write MPORT: output bit not\n\t\t\t\t\t\t\t\taffected."
  - !Register
    name: MASK1
    addr: 0x1c002084
    description: Mask register port 0/1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MASKP
      bit_offset: 0
      bit_width: 32
      description: "Controls which bits corresponding to PIOm_n are active in\n\t\t\t\t\t\t\t\tthe
        MPORT register. Supported pins depends on the specific device\n\t\t\t\t\t\t\t\tand
        package. 0 = Read MPORT: pin state; write MPORT: load output\n\t\t\t\t\t\t\t\tbit.
        1 = Read MPORT: 0; write MPORT: output bit not\n\t\t\t\t\t\t\t\taffected."
  - !Register
    name: PIN0
    addr: 0x1c002100
    description: Port pin register port 0/1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PORT
      bit_offset: 0
      bit_width: 32
      description: "Reads pin states or loads output bits. Supported pins\n\t\t\t\t\t\t\t\tdepends
        on the specific device and package. 0 = Read: pin is low;\n\t\t\t\t\t\t\t\twrite:
        clear output bit. 1 = Read: pin is high; write: set output\n\t\t\t\t\t\t\t\tbit."
  - !Register
    name: PIN1
    addr: 0x1c002104
    description: Port pin register port 0/1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PORT
      bit_offset: 0
      bit_width: 32
      description: "Reads pin states or loads output bits. Supported pins\n\t\t\t\t\t\t\t\tdepends
        on the specific device and package. 0 = Read: pin is low;\n\t\t\t\t\t\t\t\twrite:
        clear output bit. 1 = Read: pin is high; write: set output\n\t\t\t\t\t\t\t\tbit."
  - !Register
    name: MPIN0
    addr: 0x1c002180
    description: Masked port register port 0/1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MPORTP
      bit_offset: 0
      bit_width: 32
      description: "Masked port register. Supported pins depends on the\n\t\t\t\t\t\t\t\tspecific
        device and package. 0 = Read: pin is LOW and/or the\n\t\t\t\t\t\t\t\tcorresponding
        bit in the MASK register is 1; write: clear output bit\n\t\t\t\t\t\t\t\tif
        the corresponding bit in the MASK register is 0. 1 = Read: pin is\n\t\t\t\t\t\t\t\tHIGH
        and the corresponding bit in the MASK register is 0; write: set\n\t\t\t\t\t\t\t\toutput
        bit if the corresponding bit in the MASK register is\n\t\t\t\t\t\t\t\t0."
  - !Register
    name: MPIN1
    addr: 0x1c002184
    description: Masked port register port 0/1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MPORTP
      bit_offset: 0
      bit_width: 32
      description: "Masked port register. Supported pins depends on the\n\t\t\t\t\t\t\t\tspecific
        device and package. 0 = Read: pin is LOW and/or the\n\t\t\t\t\t\t\t\tcorresponding
        bit in the MASK register is 1; write: clear output bit\n\t\t\t\t\t\t\t\tif
        the corresponding bit in the MASK register is 0. 1 = Read: pin is\n\t\t\t\t\t\t\t\tHIGH
        and the corresponding bit in the MASK register is 0; write: set\n\t\t\t\t\t\t\t\toutput
        bit if the corresponding bit in the MASK register is\n\t\t\t\t\t\t\t\t0."
  - !Register
    name: SET0
    addr: 0x1c002200
    description: "Write: Set register for port 0/1 Read: output bits for port\n\t\t\t\t\t\t0/1"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SETP
      bit_offset: 0
      bit_width: 32
      description: "Read or set output bits. Supported pins depends on the\n\t\t\t\t\t\t\t\tspecific
        device and package. 0 = Read: output bit: write: no\n\t\t\t\t\t\t\t\toperation.
        1 = Read: output bit; write: set output\n\t\t\t\t\t\t\t\tbit."
  - !Register
    name: SET1
    addr: 0x1c002204
    description: "Write: Set register for port 0/1 Read: output bits for port\n\t\t\t\t\t\t0/1"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SETP
      bit_offset: 0
      bit_width: 32
      description: "Read or set output bits. Supported pins depends on the\n\t\t\t\t\t\t\t\tspecific
        device and package. 0 = Read: output bit: write: no\n\t\t\t\t\t\t\t\toperation.
        1 = Read: output bit; write: set output\n\t\t\t\t\t\t\t\tbit."
  - !Register
    name: CLR0
    addr: 0x1c002280
    description: Clear port 0/1
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CLRP
      bit_offset: 0
      bit_width: 32
      description: "Clear output bits. Supported pins depends on the specific\n\t\t\t\t\t\t\t\tdevice
        and package. 0 = No operation. 1 = Clear output\n\t\t\t\t\t\t\t\tbit."
  - !Register
    name: CLR1
    addr: 0x1c002284
    description: Clear port 0/1
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CLRP
      bit_offset: 0
      bit_width: 32
      description: "Clear output bits. Supported pins depends on the specific\n\t\t\t\t\t\t\t\tdevice
        and package. 0 = No operation. 1 = Clear output\n\t\t\t\t\t\t\t\tbit."
  - !Register
    name: NOT0
    addr: 0x1c002300
    description: Toggle port 0/1
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: NOTP
      bit_offset: 0
      bit_width: 32
      description: "Toggle output bits. Supported pins depends on the specific\n\t\t\t\t\t\t\t\tdevice
        and package. 0 = no operation. 1 = Toggle output\n\t\t\t\t\t\t\t\tbit."
  - !Register
    name: NOT1
    addr: 0x1c002304
    description: Toggle port 0/1
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: NOTP
      bit_offset: 0
      bit_width: 32
      description: "Toggle output bits. Supported pins depends on the specific\n\t\t\t\t\t\t\t\tdevice
        and package. 0 = no operation. 1 = Toggle output\n\t\t\t\t\t\t\t\tbit."
- !Module
  name: DMA
  description: DMA controller
  base_addr: 0x1c004000
  size: 0x55c
  registers:
  - !Register
    name: CTRL
    addr: 0x1c004000
    size_bits: 32
    description: DMA control.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ENABLE
      bit_offset: 0
      bit_width: 1
      description: DMA controller master enable.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: RESERVED
      bit_offset: 1
      bit_width: 31
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: INTSTAT
    addr: 0x1c004004
    size_bits: 32
    description: Interrupt status.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RESERVED
      bit_offset: 0
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: ACTIVEINT
      bit_offset: 1
      bit_width: 1
      description: "Summarizes whether any enabled interrupts (other than error\n\t\t\t\t\t\t\t\tinterrupts)
        are pending."
      enum_values:
        0: NOT_PENDING
        1: PENDING
    - !Field
      name: ACTIVEERRINT
      bit_offset: 2
      bit_width: 1
      description: "Summarizes whether any error interrupts are\n\t\t\t\t\t\t\t\tpending."
      enum_values:
        0: NOT_PENDING
        1: PENDING
    - !Field
      name: RESERVED
      bit_offset: 3
      bit_width: 29
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: SRAMBASE
    addr: 0x1c004008
    size_bits: 32
    description: SRAM address of the channel configuration table.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RESERVED
      bit_offset: 0
      bit_width: 9
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: OFFSET
      bit_offset: 9
      bit_width: 23
      description: "Address bits 31:9 of the beginning of the DMA descriptor\n\t\t\t\t\t\t\t\ttable.
        For 18 channels, the table must begin on a 512 byte\n\t\t\t\t\t\t\t\tboundary."
  - !Register
    name: ENABLESET0
    addr: 0x1c004020
    size_bits: 32
    description: Channel Enable read and Set for all DMA channels.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ENA
      bit_offset: 0
      bit_width: 22
      description: "Enable for DMA channels. Bit n enables or disables DMA\n\t\t\t\t\t\t\t\tchannel
        n. 0 = disabled. 1 = enabled."
    - !Field
      name: RESERVED
      bit_offset: 22
      bit_width: 10
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: ENABLECLR0
    addr: 0x1c004028
    size_bits: 32
    description: Channel Enable Clear for all DMA channels.
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CLR
      bit_offset: 0
      bit_width: 22
      description: "Writing ones to this register clears the corresponding bits\n\t\t\t\t\t\t\t\tin
        ENABLESET0. Bit n clears the channel enable bit n."
    - !Field
      name: RESERVED
      bit_offset: 22
      bit_width: 10
      description: Reserved.
  - !Register
    name: ACTIVE0
    addr: 0x1c004030
    size_bits: 32
    description: Channel Active status for all DMA channels.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ACT
      bit_offset: 0
      bit_width: 22
      description: "Active flag for DMA channel n. Bit n corresponds to DMA\n\t\t\t\t\t\t\t\tchannel
        n. 0 = not active. 1 = active."
    - !Field
      name: RESERVED
      bit_offset: 22
      bit_width: 10
      description: Reserved.
  - !Register
    name: BUSY0
    addr: 0x1c004038
    size_bits: 32
    description: Channel Busy status for all DMA channels.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: BSY
      bit_offset: 0
      bit_width: 22
      description: "Busy flag for DMA channel n. Bit n corresponds to DMA\n\t\t\t\t\t\t\t\tchannel
        n. 0 = not busy. 1 = busy."
    - !Field
      name: RESERVED
      bit_offset: 22
      bit_width: 10
      description: Reserved.
  - !Register
    name: ERRINT0
    addr: 0x1c004040
    size_bits: 32
    description: Error Interrupt status for all DMA channels.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ERR
      bit_offset: 0
      bit_width: 22
      description: "Error Interrupt flag for DMA channel n. Bit n corresponds\n\t\t\t\t\t\t\t\tto
        DMA channel n. 0 = error interrupt is not active. 1 = error\n\t\t\t\t\t\t\t\tinterrupt
        is active."
    - !Field
      name: RESERVED
      bit_offset: 22
      bit_width: 10
      description: Reserved.
  - !Register
    name: INTENSET0
    addr: 0x1c004048
    size_bits: 32
    description: Interrupt Enable read and Set for all DMA channels.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INTEN
      bit_offset: 0
      bit_width: 22
      description: "Interrupt Enable read and set for DMA channel n. Bit n\n\t\t\t\t\t\t\t\tcorresponds
        to DMA channel n. 0 = interrupt for DMA channel is\n\t\t\t\t\t\t\t\tdisabled.
        1 = interrupt for DMA channel is enabled."
    - !Field
      name: RESERVED
      bit_offset: 22
      bit_width: 10
      description: Reserved.
  - !Register
    name: INTENCLR0
    addr: 0x1c004050
    size_bits: 32
    description: Interrupt Enable Clear for all DMA channels.
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CLR
      bit_offset: 0
      bit_width: 22
      description: "Writing ones to this register clears corresponding bits in\n\t\t\t\t\t\t\t\tthe
        INTENSET0. Bit n corresponds to DMA channel n."
    - !Field
      name: RESERVED
      bit_offset: 22
      bit_width: 10
      description: Reserved.
  - !Register
    name: INTA0
    addr: 0x1c004058
    size_bits: 32
    description: Interrupt A status for all DMA channels.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IA
      bit_offset: 0
      bit_width: 22
      description: "Interrupt A status for DMA channel n. Bit n corresponds to\n\t\t\t\t\t\t\t\tDMA
        channel n. 0 = the DMA channel interrupt A is not active. 1 =\n\t\t\t\t\t\t\t\tthe
        DMA channel interrupt A is active."
    - !Field
      name: RESERVED
      bit_offset: 22
      bit_width: 10
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: INTB0
    addr: 0x1c004060
    size_bits: 32
    description: Interrupt B status for all DMA channels.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IB
      bit_offset: 0
      bit_width: 22
      description: "Interrupt B status for DMA channel n. Bit n corresponds to\n\t\t\t\t\t\t\t\tDMA
        channel n. 0 = the DMA channel interrupt B is not active. 1 =\n\t\t\t\t\t\t\t\tthe
        DMA channel interrupt B is active."
    - !Field
      name: RESERVED
      bit_offset: 22
      bit_width: 10
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: SETVALID0
    addr: 0x1c004068
    size_bits: 32
    description: Set ValidPending control bits for all DMA channels.
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: SV
      bit_offset: 0
      bit_width: 22
      description: "SETVALID control for DMA channel n. Bit n corresponds to\n\t\t\t\t\t\t\t\tDMA
        channel n. 0 = no effect. 1 = sets the VALIDPENDING control bit\n\t\t\t\t\t\t\t\tfor
        DMA channel n."
    - !Field
      name: RESERVED
      bit_offset: 22
      bit_width: 10
      description: Reserved.
  - !Register
    name: SETTRIG0
    addr: 0x1c004070
    size_bits: 32
    description: Set Trigger control bits for all DMA channels.
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TRIG
      bit_offset: 0
      bit_width: 22
      description: "Set Trigger control bit for DMA channel 0. Bit n\n\t\t\t\t\t\t\t\tcorresponds
        to DMA channel n. 0 = no effect. 1 = sets the TRIG bit\n\t\t\t\t\t\t\t\tfor
        DMA channel n."
    - !Field
      name: RESERVED
      bit_offset: 22
      bit_width: 10
      description: Reserved.
  - !Register
    name: ABORT0
    addr: 0x1c004078
    size_bits: 32
    description: Channel Abort control for all DMA channels.
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: ABORTCTRL
      bit_offset: 0
      bit_width: 22
      description: "Abort control for DMA channel 0. Bit n corresponds to DMA\n\t\t\t\t\t\t\t\tchannel
        n. 0 = no effect. 1 = aborts DMA operations on channel\n\t\t\t\t\t\t\t\tn."
    - !Field
      name: RESERVED
      bit_offset: 22
      bit_width: 10
      description: Reserved.
  - !Register
    name: CFG0
    addr: 0x1c004400
    description: Configuration register for DMA channel 0.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PERIPHREQEN
      bit_offset: 0
      bit_width: 1
      description: "Peripheral request Enable. If a DMA channel is used to\n\t\t\t\t\t\t\t\tperform
        a memory-to-memory move, any peripheral DMA request\n\t\t\t\t\t\t\t\tassociated
        with that channel can be disabled to prevent any\n\t\t\t\t\t\t\t\tinteraction
        between the peripheral and the DMA\n\t\t\t\t\t\t\t\tcontroller."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: HWTRIGEN
      bit_offset: 1
      bit_width: 1
      description: Hardware Triggering Enable for this channel.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: RESERVED
      bit_offset: 2
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TRIGPOL
      bit_offset: 4
      bit_width: 1
      description: "Trigger Polarity. Selects the polarity of a hardware\n\t\t\t\t\t\t\t\ttrigger
        for this channel."
      enum_values:
        0: ACTIVE_LOW__FALLING
        1: ACTIVE_HIGH__RISING
    - !Field
      name: TRIGTYPE
      bit_offset: 5
      bit_width: 1
      description: "Trigger Type. Selects hardware trigger as edge triggered or\n\t\t\t\t\t\t\t\tlevel
        triggered."
      enum_values:
        0: EDGE
        1: LEVEL
    - !Field
      name: TRIGBURST
      bit_offset: 6
      bit_width: 1
      description: "Trigger Burst. Selects whether hardware triggers cause a\n\t\t\t\t\t\t\t\tsingle
        or burst transfer."
      enum_values:
        0: SINGLE_TRANSFER
        1: BURST_TRANSFER
    - !Field
      name: RESERVED
      bit_offset: 7
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: BURSTPOWER
      bit_offset: 8
      bit_width: 4
      description: "Burst Power is used in two ways. It always selects the\n\t\t\t\t\t\t\t\taddress
        wrap size when SRCBURSTWRAP and/or DSTBURSTWRAP modes are\n\t\t\t\t\t\t\t\tselected
        (see descriptions elsewhere in this register). When the\n\t\t\t\t\t\t\t\tTRIGBURST
        field elsewhere in this register = 1, Burst Power selects\n\t\t\t\t\t\t\t\thow
        many transfers are performed for each DMA trigger. This can be\n\t\t\t\t\t\t\t\tused,
        for example, with peripherals that contain a FIFO that can\n\t\t\t\t\t\t\t\tinitiate
        a DMA operation when the FIFO reaches a certain level.\n\t\t\t\t\t\t\t\t0000:
        Burst size = 1 (20). 0001: Burst size = 2 (21). 0010: Burst\n\t\t\t\t\t\t\t\tsize
        = 4 (22). ... 1010: Burst size = 1024 (210). This corresponds\n\t\t\t\t\t\t\t\tto
        the maximum supported transfer count. others: not supported. The\n\t\t\t\t\t\t\t\ttotal
        transfer length as defined in the XFERCOUNT bits in the\n\t\t\t\t\t\t\t\tXFERCFG
        register must be an even multiple of the burst\n\t\t\t\t\t\t\t\tsize."
    - !Field
      name: RESERVED
      bit_offset: 12
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SRCBURSTWRAP
      bit_offset: 14
      bit_width: 1
      description: "Source Burst Wrap. When enabled, the source data address\n\t\t\t\t\t\t\t\tfor
        the DMA is wrapped, meaning that the source address range for\n\t\t\t\t\t\t\t\teach
        burst will be the same. As an example, this could be used to\n\t\t\t\t\t\t\t\tread
        several sequential registers from a peripheral for each DMA\n\t\t\t\t\t\t\t\tburst,
        reading the same registers again for each\n\t\t\t\t\t\t\t\tburst."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: DSTBURSTWRAP
      bit_offset: 15
      bit_width: 1
      description: "Destination Burst Wrap. When enabled, the destination data\n\t\t\t\t\t\t\t\taddress
        for the DMA is wrapped, meaning that the destination address\n\t\t\t\t\t\t\t\trange
        for each burst will be the same. As an example, this could be\n\t\t\t\t\t\t\t\tused
        to write several sequential registers to a peripheral for each\n\t\t\t\t\t\t\t\tDMA
        burst, writing the same registers again for each\n\t\t\t\t\t\t\t\tburst."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: CHPRIORITY
      bit_offset: 16
      bit_width: 3
      description: "Priority of this channel when multiple DMA requests are\n\t\t\t\t\t\t\t\tpending.
        Eight priority levels are supported. 0x0 = highest\n\t\t\t\t\t\t\t\tpriority.
        0x7 = lowest priority."
    - !Field
      name: RESERVED
      bit_offset: 19
      bit_width: 13
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: CFG1
    addr: 0x1c004410
    description: Configuration register for DMA channel 0.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PERIPHREQEN
      bit_offset: 0
      bit_width: 1
      description: "Peripheral request Enable. If a DMA channel is used to\n\t\t\t\t\t\t\t\tperform
        a memory-to-memory move, any peripheral DMA request\n\t\t\t\t\t\t\t\tassociated
        with that channel can be disabled to prevent any\n\t\t\t\t\t\t\t\tinteraction
        between the peripheral and the DMA\n\t\t\t\t\t\t\t\tcontroller."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: HWTRIGEN
      bit_offset: 1
      bit_width: 1
      description: Hardware Triggering Enable for this channel.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: RESERVED
      bit_offset: 2
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TRIGPOL
      bit_offset: 4
      bit_width: 1
      description: "Trigger Polarity. Selects the polarity of a hardware\n\t\t\t\t\t\t\t\ttrigger
        for this channel."
      enum_values:
        0: ACTIVE_LOW__FALLING
        1: ACTIVE_HIGH__RISING
    - !Field
      name: TRIGTYPE
      bit_offset: 5
      bit_width: 1
      description: "Trigger Type. Selects hardware trigger as edge triggered or\n\t\t\t\t\t\t\t\tlevel
        triggered."
      enum_values:
        0: EDGE
        1: LEVEL
    - !Field
      name: TRIGBURST
      bit_offset: 6
      bit_width: 1
      description: "Trigger Burst. Selects whether hardware triggers cause a\n\t\t\t\t\t\t\t\tsingle
        or burst transfer."
      enum_values:
        0: SINGLE_TRANSFER
        1: BURST_TRANSFER
    - !Field
      name: RESERVED
      bit_offset: 7
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: BURSTPOWER
      bit_offset: 8
      bit_width: 4
      description: "Burst Power is used in two ways. It always selects the\n\t\t\t\t\t\t\t\taddress
        wrap size when SRCBURSTWRAP and/or DSTBURSTWRAP modes are\n\t\t\t\t\t\t\t\tselected
        (see descriptions elsewhere in this register). When the\n\t\t\t\t\t\t\t\tTRIGBURST
        field elsewhere in this register = 1, Burst Power selects\n\t\t\t\t\t\t\t\thow
        many transfers are performed for each DMA trigger. This can be\n\t\t\t\t\t\t\t\tused,
        for example, with peripherals that contain a FIFO that can\n\t\t\t\t\t\t\t\tinitiate
        a DMA operation when the FIFO reaches a certain level.\n\t\t\t\t\t\t\t\t0000:
        Burst size = 1 (20). 0001: Burst size = 2 (21). 0010: Burst\n\t\t\t\t\t\t\t\tsize
        = 4 (22). ... 1010: Burst size = 1024 (210). This corresponds\n\t\t\t\t\t\t\t\tto
        the maximum supported transfer count. others: not supported. The\n\t\t\t\t\t\t\t\ttotal
        transfer length as defined in the XFERCOUNT bits in the\n\t\t\t\t\t\t\t\tXFERCFG
        register must be an even multiple of the burst\n\t\t\t\t\t\t\t\tsize."
    - !Field
      name: RESERVED
      bit_offset: 12
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SRCBURSTWRAP
      bit_offset: 14
      bit_width: 1
      description: "Source Burst Wrap. When enabled, the source data address\n\t\t\t\t\t\t\t\tfor
        the DMA is wrapped, meaning that the source address range for\n\t\t\t\t\t\t\t\teach
        burst will be the same. As an example, this could be used to\n\t\t\t\t\t\t\t\tread
        several sequential registers from a peripheral for each DMA\n\t\t\t\t\t\t\t\tburst,
        reading the same registers again for each\n\t\t\t\t\t\t\t\tburst."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: DSTBURSTWRAP
      bit_offset: 15
      bit_width: 1
      description: "Destination Burst Wrap. When enabled, the destination data\n\t\t\t\t\t\t\t\taddress
        for the DMA is wrapped, meaning that the destination address\n\t\t\t\t\t\t\t\trange
        for each burst will be the same. As an example, this could be\n\t\t\t\t\t\t\t\tused
        to write several sequential registers to a peripheral for each\n\t\t\t\t\t\t\t\tDMA
        burst, writing the same registers again for each\n\t\t\t\t\t\t\t\tburst."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: CHPRIORITY
      bit_offset: 16
      bit_width: 3
      description: "Priority of this channel when multiple DMA requests are\n\t\t\t\t\t\t\t\tpending.
        Eight priority levels are supported. 0x0 = highest\n\t\t\t\t\t\t\t\tpriority.
        0x7 = lowest priority."
    - !Field
      name: RESERVED
      bit_offset: 19
      bit_width: 13
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: CFG2
    addr: 0x1c004420
    description: Configuration register for DMA channel 0.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PERIPHREQEN
      bit_offset: 0
      bit_width: 1
      description: "Peripheral request Enable. If a DMA channel is used to\n\t\t\t\t\t\t\t\tperform
        a memory-to-memory move, any peripheral DMA request\n\t\t\t\t\t\t\t\tassociated
        with that channel can be disabled to prevent any\n\t\t\t\t\t\t\t\tinteraction
        between the peripheral and the DMA\n\t\t\t\t\t\t\t\tcontroller."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: HWTRIGEN
      bit_offset: 1
      bit_width: 1
      description: Hardware Triggering Enable for this channel.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: RESERVED
      bit_offset: 2
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TRIGPOL
      bit_offset: 4
      bit_width: 1
      description: "Trigger Polarity. Selects the polarity of a hardware\n\t\t\t\t\t\t\t\ttrigger
        for this channel."
      enum_values:
        0: ACTIVE_LOW__FALLING
        1: ACTIVE_HIGH__RISING
    - !Field
      name: TRIGTYPE
      bit_offset: 5
      bit_width: 1
      description: "Trigger Type. Selects hardware trigger as edge triggered or\n\t\t\t\t\t\t\t\tlevel
        triggered."
      enum_values:
        0: EDGE
        1: LEVEL
    - !Field
      name: TRIGBURST
      bit_offset: 6
      bit_width: 1
      description: "Trigger Burst. Selects whether hardware triggers cause a\n\t\t\t\t\t\t\t\tsingle
        or burst transfer."
      enum_values:
        0: SINGLE_TRANSFER
        1: BURST_TRANSFER
    - !Field
      name: RESERVED
      bit_offset: 7
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: BURSTPOWER
      bit_offset: 8
      bit_width: 4
      description: "Burst Power is used in two ways. It always selects the\n\t\t\t\t\t\t\t\taddress
        wrap size when SRCBURSTWRAP and/or DSTBURSTWRAP modes are\n\t\t\t\t\t\t\t\tselected
        (see descriptions elsewhere in this register). When the\n\t\t\t\t\t\t\t\tTRIGBURST
        field elsewhere in this register = 1, Burst Power selects\n\t\t\t\t\t\t\t\thow
        many transfers are performed for each DMA trigger. This can be\n\t\t\t\t\t\t\t\tused,
        for example, with peripherals that contain a FIFO that can\n\t\t\t\t\t\t\t\tinitiate
        a DMA operation when the FIFO reaches a certain level.\n\t\t\t\t\t\t\t\t0000:
        Burst size = 1 (20). 0001: Burst size = 2 (21). 0010: Burst\n\t\t\t\t\t\t\t\tsize
        = 4 (22). ... 1010: Burst size = 1024 (210). This corresponds\n\t\t\t\t\t\t\t\tto
        the maximum supported transfer count. others: not supported. The\n\t\t\t\t\t\t\t\ttotal
        transfer length as defined in the XFERCOUNT bits in the\n\t\t\t\t\t\t\t\tXFERCFG
        register must be an even multiple of the burst\n\t\t\t\t\t\t\t\tsize."
    - !Field
      name: RESERVED
      bit_offset: 12
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SRCBURSTWRAP
      bit_offset: 14
      bit_width: 1
      description: "Source Burst Wrap. When enabled, the source data address\n\t\t\t\t\t\t\t\tfor
        the DMA is wrapped, meaning that the source address range for\n\t\t\t\t\t\t\t\teach
        burst will be the same. As an example, this could be used to\n\t\t\t\t\t\t\t\tread
        several sequential registers from a peripheral for each DMA\n\t\t\t\t\t\t\t\tburst,
        reading the same registers again for each\n\t\t\t\t\t\t\t\tburst."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: DSTBURSTWRAP
      bit_offset: 15
      bit_width: 1
      description: "Destination Burst Wrap. When enabled, the destination data\n\t\t\t\t\t\t\t\taddress
        for the DMA is wrapped, meaning that the destination address\n\t\t\t\t\t\t\t\trange
        for each burst will be the same. As an example, this could be\n\t\t\t\t\t\t\t\tused
        to write several sequential registers to a peripheral for each\n\t\t\t\t\t\t\t\tDMA
        burst, writing the same registers again for each\n\t\t\t\t\t\t\t\tburst."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: CHPRIORITY
      bit_offset: 16
      bit_width: 3
      description: "Priority of this channel when multiple DMA requests are\n\t\t\t\t\t\t\t\tpending.
        Eight priority levels are supported. 0x0 = highest\n\t\t\t\t\t\t\t\tpriority.
        0x7 = lowest priority."
    - !Field
      name: RESERVED
      bit_offset: 19
      bit_width: 13
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: CFG3
    addr: 0x1c004430
    description: Configuration register for DMA channel 0.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PERIPHREQEN
      bit_offset: 0
      bit_width: 1
      description: "Peripheral request Enable. If a DMA channel is used to\n\t\t\t\t\t\t\t\tperform
        a memory-to-memory move, any peripheral DMA request\n\t\t\t\t\t\t\t\tassociated
        with that channel can be disabled to prevent any\n\t\t\t\t\t\t\t\tinteraction
        between the peripheral and the DMA\n\t\t\t\t\t\t\t\tcontroller."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: HWTRIGEN
      bit_offset: 1
      bit_width: 1
      description: Hardware Triggering Enable for this channel.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: RESERVED
      bit_offset: 2
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TRIGPOL
      bit_offset: 4
      bit_width: 1
      description: "Trigger Polarity. Selects the polarity of a hardware\n\t\t\t\t\t\t\t\ttrigger
        for this channel."
      enum_values:
        0: ACTIVE_LOW__FALLING
        1: ACTIVE_HIGH__RISING
    - !Field
      name: TRIGTYPE
      bit_offset: 5
      bit_width: 1
      description: "Trigger Type. Selects hardware trigger as edge triggered or\n\t\t\t\t\t\t\t\tlevel
        triggered."
      enum_values:
        0: EDGE
        1: LEVEL
    - !Field
      name: TRIGBURST
      bit_offset: 6
      bit_width: 1
      description: "Trigger Burst. Selects whether hardware triggers cause a\n\t\t\t\t\t\t\t\tsingle
        or burst transfer."
      enum_values:
        0: SINGLE_TRANSFER
        1: BURST_TRANSFER
    - !Field
      name: RESERVED
      bit_offset: 7
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: BURSTPOWER
      bit_offset: 8
      bit_width: 4
      description: "Burst Power is used in two ways. It always selects the\n\t\t\t\t\t\t\t\taddress
        wrap size when SRCBURSTWRAP and/or DSTBURSTWRAP modes are\n\t\t\t\t\t\t\t\tselected
        (see descriptions elsewhere in this register). When the\n\t\t\t\t\t\t\t\tTRIGBURST
        field elsewhere in this register = 1, Burst Power selects\n\t\t\t\t\t\t\t\thow
        many transfers are performed for each DMA trigger. This can be\n\t\t\t\t\t\t\t\tused,
        for example, with peripherals that contain a FIFO that can\n\t\t\t\t\t\t\t\tinitiate
        a DMA operation when the FIFO reaches a certain level.\n\t\t\t\t\t\t\t\t0000:
        Burst size = 1 (20). 0001: Burst size = 2 (21). 0010: Burst\n\t\t\t\t\t\t\t\tsize
        = 4 (22). ... 1010: Burst size = 1024 (210). This corresponds\n\t\t\t\t\t\t\t\tto
        the maximum supported transfer count. others: not supported. The\n\t\t\t\t\t\t\t\ttotal
        transfer length as defined in the XFERCOUNT bits in the\n\t\t\t\t\t\t\t\tXFERCFG
        register must be an even multiple of the burst\n\t\t\t\t\t\t\t\tsize."
    - !Field
      name: RESERVED
      bit_offset: 12
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SRCBURSTWRAP
      bit_offset: 14
      bit_width: 1
      description: "Source Burst Wrap. When enabled, the source data address\n\t\t\t\t\t\t\t\tfor
        the DMA is wrapped, meaning that the source address range for\n\t\t\t\t\t\t\t\teach
        burst will be the same. As an example, this could be used to\n\t\t\t\t\t\t\t\tread
        several sequential registers from a peripheral for each DMA\n\t\t\t\t\t\t\t\tburst,
        reading the same registers again for each\n\t\t\t\t\t\t\t\tburst."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: DSTBURSTWRAP
      bit_offset: 15
      bit_width: 1
      description: "Destination Burst Wrap. When enabled, the destination data\n\t\t\t\t\t\t\t\taddress
        for the DMA is wrapped, meaning that the destination address\n\t\t\t\t\t\t\t\trange
        for each burst will be the same. As an example, this could be\n\t\t\t\t\t\t\t\tused
        to write several sequential registers to a peripheral for each\n\t\t\t\t\t\t\t\tDMA
        burst, writing the same registers again for each\n\t\t\t\t\t\t\t\tburst."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: CHPRIORITY
      bit_offset: 16
      bit_width: 3
      description: "Priority of this channel when multiple DMA requests are\n\t\t\t\t\t\t\t\tpending.
        Eight priority levels are supported. 0x0 = highest\n\t\t\t\t\t\t\t\tpriority.
        0x7 = lowest priority."
    - !Field
      name: RESERVED
      bit_offset: 19
      bit_width: 13
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: CFG4
    addr: 0x1c004440
    description: Configuration register for DMA channel 0.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PERIPHREQEN
      bit_offset: 0
      bit_width: 1
      description: "Peripheral request Enable. If a DMA channel is used to\n\t\t\t\t\t\t\t\tperform
        a memory-to-memory move, any peripheral DMA request\n\t\t\t\t\t\t\t\tassociated
        with that channel can be disabled to prevent any\n\t\t\t\t\t\t\t\tinteraction
        between the peripheral and the DMA\n\t\t\t\t\t\t\t\tcontroller."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: HWTRIGEN
      bit_offset: 1
      bit_width: 1
      description: Hardware Triggering Enable for this channel.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: RESERVED
      bit_offset: 2
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TRIGPOL
      bit_offset: 4
      bit_width: 1
      description: "Trigger Polarity. Selects the polarity of a hardware\n\t\t\t\t\t\t\t\ttrigger
        for this channel."
      enum_values:
        0: ACTIVE_LOW__FALLING
        1: ACTIVE_HIGH__RISING
    - !Field
      name: TRIGTYPE
      bit_offset: 5
      bit_width: 1
      description: "Trigger Type. Selects hardware trigger as edge triggered or\n\t\t\t\t\t\t\t\tlevel
        triggered."
      enum_values:
        0: EDGE
        1: LEVEL
    - !Field
      name: TRIGBURST
      bit_offset: 6
      bit_width: 1
      description: "Trigger Burst. Selects whether hardware triggers cause a\n\t\t\t\t\t\t\t\tsingle
        or burst transfer."
      enum_values:
        0: SINGLE_TRANSFER
        1: BURST_TRANSFER
    - !Field
      name: RESERVED
      bit_offset: 7
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: BURSTPOWER
      bit_offset: 8
      bit_width: 4
      description: "Burst Power is used in two ways. It always selects the\n\t\t\t\t\t\t\t\taddress
        wrap size when SRCBURSTWRAP and/or DSTBURSTWRAP modes are\n\t\t\t\t\t\t\t\tselected
        (see descriptions elsewhere in this register). When the\n\t\t\t\t\t\t\t\tTRIGBURST
        field elsewhere in this register = 1, Burst Power selects\n\t\t\t\t\t\t\t\thow
        many transfers are performed for each DMA trigger. This can be\n\t\t\t\t\t\t\t\tused,
        for example, with peripherals that contain a FIFO that can\n\t\t\t\t\t\t\t\tinitiate
        a DMA operation when the FIFO reaches a certain level.\n\t\t\t\t\t\t\t\t0000:
        Burst size = 1 (20). 0001: Burst size = 2 (21). 0010: Burst\n\t\t\t\t\t\t\t\tsize
        = 4 (22). ... 1010: Burst size = 1024 (210). This corresponds\n\t\t\t\t\t\t\t\tto
        the maximum supported transfer count. others: not supported. The\n\t\t\t\t\t\t\t\ttotal
        transfer length as defined in the XFERCOUNT bits in the\n\t\t\t\t\t\t\t\tXFERCFG
        register must be an even multiple of the burst\n\t\t\t\t\t\t\t\tsize."
    - !Field
      name: RESERVED
      bit_offset: 12
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SRCBURSTWRAP
      bit_offset: 14
      bit_width: 1
      description: "Source Burst Wrap. When enabled, the source data address\n\t\t\t\t\t\t\t\tfor
        the DMA is wrapped, meaning that the source address range for\n\t\t\t\t\t\t\t\teach
        burst will be the same. As an example, this could be used to\n\t\t\t\t\t\t\t\tread
        several sequential registers from a peripheral for each DMA\n\t\t\t\t\t\t\t\tburst,
        reading the same registers again for each\n\t\t\t\t\t\t\t\tburst."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: DSTBURSTWRAP
      bit_offset: 15
      bit_width: 1
      description: "Destination Burst Wrap. When enabled, the destination data\n\t\t\t\t\t\t\t\taddress
        for the DMA is wrapped, meaning that the destination address\n\t\t\t\t\t\t\t\trange
        for each burst will be the same. As an example, this could be\n\t\t\t\t\t\t\t\tused
        to write several sequential registers to a peripheral for each\n\t\t\t\t\t\t\t\tDMA
        burst, writing the same registers again for each\n\t\t\t\t\t\t\t\tburst."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: CHPRIORITY
      bit_offset: 16
      bit_width: 3
      description: "Priority of this channel when multiple DMA requests are\n\t\t\t\t\t\t\t\tpending.
        Eight priority levels are supported. 0x0 = highest\n\t\t\t\t\t\t\t\tpriority.
        0x7 = lowest priority."
    - !Field
      name: RESERVED
      bit_offset: 19
      bit_width: 13
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: CFG5
    addr: 0x1c004450
    description: Configuration register for DMA channel 0.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PERIPHREQEN
      bit_offset: 0
      bit_width: 1
      description: "Peripheral request Enable. If a DMA channel is used to\n\t\t\t\t\t\t\t\tperform
        a memory-to-memory move, any peripheral DMA request\n\t\t\t\t\t\t\t\tassociated
        with that channel can be disabled to prevent any\n\t\t\t\t\t\t\t\tinteraction
        between the peripheral and the DMA\n\t\t\t\t\t\t\t\tcontroller."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: HWTRIGEN
      bit_offset: 1
      bit_width: 1
      description: Hardware Triggering Enable for this channel.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: RESERVED
      bit_offset: 2
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TRIGPOL
      bit_offset: 4
      bit_width: 1
      description: "Trigger Polarity. Selects the polarity of a hardware\n\t\t\t\t\t\t\t\ttrigger
        for this channel."
      enum_values:
        0: ACTIVE_LOW__FALLING
        1: ACTIVE_HIGH__RISING
    - !Field
      name: TRIGTYPE
      bit_offset: 5
      bit_width: 1
      description: "Trigger Type. Selects hardware trigger as edge triggered or\n\t\t\t\t\t\t\t\tlevel
        triggered."
      enum_values:
        0: EDGE
        1: LEVEL
    - !Field
      name: TRIGBURST
      bit_offset: 6
      bit_width: 1
      description: "Trigger Burst. Selects whether hardware triggers cause a\n\t\t\t\t\t\t\t\tsingle
        or burst transfer."
      enum_values:
        0: SINGLE_TRANSFER
        1: BURST_TRANSFER
    - !Field
      name: RESERVED
      bit_offset: 7
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: BURSTPOWER
      bit_offset: 8
      bit_width: 4
      description: "Burst Power is used in two ways. It always selects the\n\t\t\t\t\t\t\t\taddress
        wrap size when SRCBURSTWRAP and/or DSTBURSTWRAP modes are\n\t\t\t\t\t\t\t\tselected
        (see descriptions elsewhere in this register). When the\n\t\t\t\t\t\t\t\tTRIGBURST
        field elsewhere in this register = 1, Burst Power selects\n\t\t\t\t\t\t\t\thow
        many transfers are performed for each DMA trigger. This can be\n\t\t\t\t\t\t\t\tused,
        for example, with peripherals that contain a FIFO that can\n\t\t\t\t\t\t\t\tinitiate
        a DMA operation when the FIFO reaches a certain level.\n\t\t\t\t\t\t\t\t0000:
        Burst size = 1 (20). 0001: Burst size = 2 (21). 0010: Burst\n\t\t\t\t\t\t\t\tsize
        = 4 (22). ... 1010: Burst size = 1024 (210). This corresponds\n\t\t\t\t\t\t\t\tto
        the maximum supported transfer count. others: not supported. The\n\t\t\t\t\t\t\t\ttotal
        transfer length as defined in the XFERCOUNT bits in the\n\t\t\t\t\t\t\t\tXFERCFG
        register must be an even multiple of the burst\n\t\t\t\t\t\t\t\tsize."
    - !Field
      name: RESERVED
      bit_offset: 12
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SRCBURSTWRAP
      bit_offset: 14
      bit_width: 1
      description: "Source Burst Wrap. When enabled, the source data address\n\t\t\t\t\t\t\t\tfor
        the DMA is wrapped, meaning that the source address range for\n\t\t\t\t\t\t\t\teach
        burst will be the same. As an example, this could be used to\n\t\t\t\t\t\t\t\tread
        several sequential registers from a peripheral for each DMA\n\t\t\t\t\t\t\t\tburst,
        reading the same registers again for each\n\t\t\t\t\t\t\t\tburst."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: DSTBURSTWRAP
      bit_offset: 15
      bit_width: 1
      description: "Destination Burst Wrap. When enabled, the destination data\n\t\t\t\t\t\t\t\taddress
        for the DMA is wrapped, meaning that the destination address\n\t\t\t\t\t\t\t\trange
        for each burst will be the same. As an example, this could be\n\t\t\t\t\t\t\t\tused
        to write several sequential registers to a peripheral for each\n\t\t\t\t\t\t\t\tDMA
        burst, writing the same registers again for each\n\t\t\t\t\t\t\t\tburst."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: CHPRIORITY
      bit_offset: 16
      bit_width: 3
      description: "Priority of this channel when multiple DMA requests are\n\t\t\t\t\t\t\t\tpending.
        Eight priority levels are supported. 0x0 = highest\n\t\t\t\t\t\t\t\tpriority.
        0x7 = lowest priority."
    - !Field
      name: RESERVED
      bit_offset: 19
      bit_width: 13
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: CFG6
    addr: 0x1c004460
    description: Configuration register for DMA channel 0.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PERIPHREQEN
      bit_offset: 0
      bit_width: 1
      description: "Peripheral request Enable. If a DMA channel is used to\n\t\t\t\t\t\t\t\tperform
        a memory-to-memory move, any peripheral DMA request\n\t\t\t\t\t\t\t\tassociated
        with that channel can be disabled to prevent any\n\t\t\t\t\t\t\t\tinteraction
        between the peripheral and the DMA\n\t\t\t\t\t\t\t\tcontroller."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: HWTRIGEN
      bit_offset: 1
      bit_width: 1
      description: Hardware Triggering Enable for this channel.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: RESERVED
      bit_offset: 2
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TRIGPOL
      bit_offset: 4
      bit_width: 1
      description: "Trigger Polarity. Selects the polarity of a hardware\n\t\t\t\t\t\t\t\ttrigger
        for this channel."
      enum_values:
        0: ACTIVE_LOW__FALLING
        1: ACTIVE_HIGH__RISING
    - !Field
      name: TRIGTYPE
      bit_offset: 5
      bit_width: 1
      description: "Trigger Type. Selects hardware trigger as edge triggered or\n\t\t\t\t\t\t\t\tlevel
        triggered."
      enum_values:
        0: EDGE
        1: LEVEL
    - !Field
      name: TRIGBURST
      bit_offset: 6
      bit_width: 1
      description: "Trigger Burst. Selects whether hardware triggers cause a\n\t\t\t\t\t\t\t\tsingle
        or burst transfer."
      enum_values:
        0: SINGLE_TRANSFER
        1: BURST_TRANSFER
    - !Field
      name: RESERVED
      bit_offset: 7
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: BURSTPOWER
      bit_offset: 8
      bit_width: 4
      description: "Burst Power is used in two ways. It always selects the\n\t\t\t\t\t\t\t\taddress
        wrap size when SRCBURSTWRAP and/or DSTBURSTWRAP modes are\n\t\t\t\t\t\t\t\tselected
        (see descriptions elsewhere in this register). When the\n\t\t\t\t\t\t\t\tTRIGBURST
        field elsewhere in this register = 1, Burst Power selects\n\t\t\t\t\t\t\t\thow
        many transfers are performed for each DMA trigger. This can be\n\t\t\t\t\t\t\t\tused,
        for example, with peripherals that contain a FIFO that can\n\t\t\t\t\t\t\t\tinitiate
        a DMA operation when the FIFO reaches a certain level.\n\t\t\t\t\t\t\t\t0000:
        Burst size = 1 (20). 0001: Burst size = 2 (21). 0010: Burst\n\t\t\t\t\t\t\t\tsize
        = 4 (22). ... 1010: Burst size = 1024 (210). This corresponds\n\t\t\t\t\t\t\t\tto
        the maximum supported transfer count. others: not supported. The\n\t\t\t\t\t\t\t\ttotal
        transfer length as defined in the XFERCOUNT bits in the\n\t\t\t\t\t\t\t\tXFERCFG
        register must be an even multiple of the burst\n\t\t\t\t\t\t\t\tsize."
    - !Field
      name: RESERVED
      bit_offset: 12
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SRCBURSTWRAP
      bit_offset: 14
      bit_width: 1
      description: "Source Burst Wrap. When enabled, the source data address\n\t\t\t\t\t\t\t\tfor
        the DMA is wrapped, meaning that the source address range for\n\t\t\t\t\t\t\t\teach
        burst will be the same. As an example, this could be used to\n\t\t\t\t\t\t\t\tread
        several sequential registers from a peripheral for each DMA\n\t\t\t\t\t\t\t\tburst,
        reading the same registers again for each\n\t\t\t\t\t\t\t\tburst."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: DSTBURSTWRAP
      bit_offset: 15
      bit_width: 1
      description: "Destination Burst Wrap. When enabled, the destination data\n\t\t\t\t\t\t\t\taddress
        for the DMA is wrapped, meaning that the destination address\n\t\t\t\t\t\t\t\trange
        for each burst will be the same. As an example, this could be\n\t\t\t\t\t\t\t\tused
        to write several sequential registers to a peripheral for each\n\t\t\t\t\t\t\t\tDMA
        burst, writing the same registers again for each\n\t\t\t\t\t\t\t\tburst."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: CHPRIORITY
      bit_offset: 16
      bit_width: 3
      description: "Priority of this channel when multiple DMA requests are\n\t\t\t\t\t\t\t\tpending.
        Eight priority levels are supported. 0x0 = highest\n\t\t\t\t\t\t\t\tpriority.
        0x7 = lowest priority."
    - !Field
      name: RESERVED
      bit_offset: 19
      bit_width: 13
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: CFG7
    addr: 0x1c004470
    description: Configuration register for DMA channel 0.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PERIPHREQEN
      bit_offset: 0
      bit_width: 1
      description: "Peripheral request Enable. If a DMA channel is used to\n\t\t\t\t\t\t\t\tperform
        a memory-to-memory move, any peripheral DMA request\n\t\t\t\t\t\t\t\tassociated
        with that channel can be disabled to prevent any\n\t\t\t\t\t\t\t\tinteraction
        between the peripheral and the DMA\n\t\t\t\t\t\t\t\tcontroller."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: HWTRIGEN
      bit_offset: 1
      bit_width: 1
      description: Hardware Triggering Enable for this channel.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: RESERVED
      bit_offset: 2
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TRIGPOL
      bit_offset: 4
      bit_width: 1
      description: "Trigger Polarity. Selects the polarity of a hardware\n\t\t\t\t\t\t\t\ttrigger
        for this channel."
      enum_values:
        0: ACTIVE_LOW__FALLING
        1: ACTIVE_HIGH__RISING
    - !Field
      name: TRIGTYPE
      bit_offset: 5
      bit_width: 1
      description: "Trigger Type. Selects hardware trigger as edge triggered or\n\t\t\t\t\t\t\t\tlevel
        triggered."
      enum_values:
        0: EDGE
        1: LEVEL
    - !Field
      name: TRIGBURST
      bit_offset: 6
      bit_width: 1
      description: "Trigger Burst. Selects whether hardware triggers cause a\n\t\t\t\t\t\t\t\tsingle
        or burst transfer."
      enum_values:
        0: SINGLE_TRANSFER
        1: BURST_TRANSFER
    - !Field
      name: RESERVED
      bit_offset: 7
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: BURSTPOWER
      bit_offset: 8
      bit_width: 4
      description: "Burst Power is used in two ways. It always selects the\n\t\t\t\t\t\t\t\taddress
        wrap size when SRCBURSTWRAP and/or DSTBURSTWRAP modes are\n\t\t\t\t\t\t\t\tselected
        (see descriptions elsewhere in this register). When the\n\t\t\t\t\t\t\t\tTRIGBURST
        field elsewhere in this register = 1, Burst Power selects\n\t\t\t\t\t\t\t\thow
        many transfers are performed for each DMA trigger. This can be\n\t\t\t\t\t\t\t\tused,
        for example, with peripherals that contain a FIFO that can\n\t\t\t\t\t\t\t\tinitiate
        a DMA operation when the FIFO reaches a certain level.\n\t\t\t\t\t\t\t\t0000:
        Burst size = 1 (20). 0001: Burst size = 2 (21). 0010: Burst\n\t\t\t\t\t\t\t\tsize
        = 4 (22). ... 1010: Burst size = 1024 (210). This corresponds\n\t\t\t\t\t\t\t\tto
        the maximum supported transfer count. others: not supported. The\n\t\t\t\t\t\t\t\ttotal
        transfer length as defined in the XFERCOUNT bits in the\n\t\t\t\t\t\t\t\tXFERCFG
        register must be an even multiple of the burst\n\t\t\t\t\t\t\t\tsize."
    - !Field
      name: RESERVED
      bit_offset: 12
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SRCBURSTWRAP
      bit_offset: 14
      bit_width: 1
      description: "Source Burst Wrap. When enabled, the source data address\n\t\t\t\t\t\t\t\tfor
        the DMA is wrapped, meaning that the source address range for\n\t\t\t\t\t\t\t\teach
        burst will be the same. As an example, this could be used to\n\t\t\t\t\t\t\t\tread
        several sequential registers from a peripheral for each DMA\n\t\t\t\t\t\t\t\tburst,
        reading the same registers again for each\n\t\t\t\t\t\t\t\tburst."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: DSTBURSTWRAP
      bit_offset: 15
      bit_width: 1
      description: "Destination Burst Wrap. When enabled, the destination data\n\t\t\t\t\t\t\t\taddress
        for the DMA is wrapped, meaning that the destination address\n\t\t\t\t\t\t\t\trange
        for each burst will be the same. As an example, this could be\n\t\t\t\t\t\t\t\tused
        to write several sequential registers to a peripheral for each\n\t\t\t\t\t\t\t\tDMA
        burst, writing the same registers again for each\n\t\t\t\t\t\t\t\tburst."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: CHPRIORITY
      bit_offset: 16
      bit_width: 3
      description: "Priority of this channel when multiple DMA requests are\n\t\t\t\t\t\t\t\tpending.
        Eight priority levels are supported. 0x0 = highest\n\t\t\t\t\t\t\t\tpriority.
        0x7 = lowest priority."
    - !Field
      name: RESERVED
      bit_offset: 19
      bit_width: 13
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: CFG8
    addr: 0x1c004480
    description: Configuration register for DMA channel 0.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PERIPHREQEN
      bit_offset: 0
      bit_width: 1
      description: "Peripheral request Enable. If a DMA channel is used to\n\t\t\t\t\t\t\t\tperform
        a memory-to-memory move, any peripheral DMA request\n\t\t\t\t\t\t\t\tassociated
        with that channel can be disabled to prevent any\n\t\t\t\t\t\t\t\tinteraction
        between the peripheral and the DMA\n\t\t\t\t\t\t\t\tcontroller."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: HWTRIGEN
      bit_offset: 1
      bit_width: 1
      description: Hardware Triggering Enable for this channel.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: RESERVED
      bit_offset: 2
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TRIGPOL
      bit_offset: 4
      bit_width: 1
      description: "Trigger Polarity. Selects the polarity of a hardware\n\t\t\t\t\t\t\t\ttrigger
        for this channel."
      enum_values:
        0: ACTIVE_LOW__FALLING
        1: ACTIVE_HIGH__RISING
    - !Field
      name: TRIGTYPE
      bit_offset: 5
      bit_width: 1
      description: "Trigger Type. Selects hardware trigger as edge triggered or\n\t\t\t\t\t\t\t\tlevel
        triggered."
      enum_values:
        0: EDGE
        1: LEVEL
    - !Field
      name: TRIGBURST
      bit_offset: 6
      bit_width: 1
      description: "Trigger Burst. Selects whether hardware triggers cause a\n\t\t\t\t\t\t\t\tsingle
        or burst transfer."
      enum_values:
        0: SINGLE_TRANSFER
        1: BURST_TRANSFER
    - !Field
      name: RESERVED
      bit_offset: 7
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: BURSTPOWER
      bit_offset: 8
      bit_width: 4
      description: "Burst Power is used in two ways. It always selects the\n\t\t\t\t\t\t\t\taddress
        wrap size when SRCBURSTWRAP and/or DSTBURSTWRAP modes are\n\t\t\t\t\t\t\t\tselected
        (see descriptions elsewhere in this register). When the\n\t\t\t\t\t\t\t\tTRIGBURST
        field elsewhere in this register = 1, Burst Power selects\n\t\t\t\t\t\t\t\thow
        many transfers are performed for each DMA trigger. This can be\n\t\t\t\t\t\t\t\tused,
        for example, with peripherals that contain a FIFO that can\n\t\t\t\t\t\t\t\tinitiate
        a DMA operation when the FIFO reaches a certain level.\n\t\t\t\t\t\t\t\t0000:
        Burst size = 1 (20). 0001: Burst size = 2 (21). 0010: Burst\n\t\t\t\t\t\t\t\tsize
        = 4 (22). ... 1010: Burst size = 1024 (210). This corresponds\n\t\t\t\t\t\t\t\tto
        the maximum supported transfer count. others: not supported. The\n\t\t\t\t\t\t\t\ttotal
        transfer length as defined in the XFERCOUNT bits in the\n\t\t\t\t\t\t\t\tXFERCFG
        register must be an even multiple of the burst\n\t\t\t\t\t\t\t\tsize."
    - !Field
      name: RESERVED
      bit_offset: 12
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SRCBURSTWRAP
      bit_offset: 14
      bit_width: 1
      description: "Source Burst Wrap. When enabled, the source data address\n\t\t\t\t\t\t\t\tfor
        the DMA is wrapped, meaning that the source address range for\n\t\t\t\t\t\t\t\teach
        burst will be the same. As an example, this could be used to\n\t\t\t\t\t\t\t\tread
        several sequential registers from a peripheral for each DMA\n\t\t\t\t\t\t\t\tburst,
        reading the same registers again for each\n\t\t\t\t\t\t\t\tburst."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: DSTBURSTWRAP
      bit_offset: 15
      bit_width: 1
      description: "Destination Burst Wrap. When enabled, the destination data\n\t\t\t\t\t\t\t\taddress
        for the DMA is wrapped, meaning that the destination address\n\t\t\t\t\t\t\t\trange
        for each burst will be the same. As an example, this could be\n\t\t\t\t\t\t\t\tused
        to write several sequential registers to a peripheral for each\n\t\t\t\t\t\t\t\tDMA
        burst, writing the same registers again for each\n\t\t\t\t\t\t\t\tburst."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: CHPRIORITY
      bit_offset: 16
      bit_width: 3
      description: "Priority of this channel when multiple DMA requests are\n\t\t\t\t\t\t\t\tpending.
        Eight priority levels are supported. 0x0 = highest\n\t\t\t\t\t\t\t\tpriority.
        0x7 = lowest priority."
    - !Field
      name: RESERVED
      bit_offset: 19
      bit_width: 13
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: CFG9
    addr: 0x1c004490
    description: Configuration register for DMA channel 0.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PERIPHREQEN
      bit_offset: 0
      bit_width: 1
      description: "Peripheral request Enable. If a DMA channel is used to\n\t\t\t\t\t\t\t\tperform
        a memory-to-memory move, any peripheral DMA request\n\t\t\t\t\t\t\t\tassociated
        with that channel can be disabled to prevent any\n\t\t\t\t\t\t\t\tinteraction
        between the peripheral and the DMA\n\t\t\t\t\t\t\t\tcontroller."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: HWTRIGEN
      bit_offset: 1
      bit_width: 1
      description: Hardware Triggering Enable for this channel.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: RESERVED
      bit_offset: 2
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TRIGPOL
      bit_offset: 4
      bit_width: 1
      description: "Trigger Polarity. Selects the polarity of a hardware\n\t\t\t\t\t\t\t\ttrigger
        for this channel."
      enum_values:
        0: ACTIVE_LOW__FALLING
        1: ACTIVE_HIGH__RISING
    - !Field
      name: TRIGTYPE
      bit_offset: 5
      bit_width: 1
      description: "Trigger Type. Selects hardware trigger as edge triggered or\n\t\t\t\t\t\t\t\tlevel
        triggered."
      enum_values:
        0: EDGE
        1: LEVEL
    - !Field
      name: TRIGBURST
      bit_offset: 6
      bit_width: 1
      description: "Trigger Burst. Selects whether hardware triggers cause a\n\t\t\t\t\t\t\t\tsingle
        or burst transfer."
      enum_values:
        0: SINGLE_TRANSFER
        1: BURST_TRANSFER
    - !Field
      name: RESERVED
      bit_offset: 7
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: BURSTPOWER
      bit_offset: 8
      bit_width: 4
      description: "Burst Power is used in two ways. It always selects the\n\t\t\t\t\t\t\t\taddress
        wrap size when SRCBURSTWRAP and/or DSTBURSTWRAP modes are\n\t\t\t\t\t\t\t\tselected
        (see descriptions elsewhere in this register). When the\n\t\t\t\t\t\t\t\tTRIGBURST
        field elsewhere in this register = 1, Burst Power selects\n\t\t\t\t\t\t\t\thow
        many transfers are performed for each DMA trigger. This can be\n\t\t\t\t\t\t\t\tused,
        for example, with peripherals that contain a FIFO that can\n\t\t\t\t\t\t\t\tinitiate
        a DMA operation when the FIFO reaches a certain level.\n\t\t\t\t\t\t\t\t0000:
        Burst size = 1 (20). 0001: Burst size = 2 (21). 0010: Burst\n\t\t\t\t\t\t\t\tsize
        = 4 (22). ... 1010: Burst size = 1024 (210). This corresponds\n\t\t\t\t\t\t\t\tto
        the maximum supported transfer count. others: not supported. The\n\t\t\t\t\t\t\t\ttotal
        transfer length as defined in the XFERCOUNT bits in the\n\t\t\t\t\t\t\t\tXFERCFG
        register must be an even multiple of the burst\n\t\t\t\t\t\t\t\tsize."
    - !Field
      name: RESERVED
      bit_offset: 12
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SRCBURSTWRAP
      bit_offset: 14
      bit_width: 1
      description: "Source Burst Wrap. When enabled, the source data address\n\t\t\t\t\t\t\t\tfor
        the DMA is wrapped, meaning that the source address range for\n\t\t\t\t\t\t\t\teach
        burst will be the same. As an example, this could be used to\n\t\t\t\t\t\t\t\tread
        several sequential registers from a peripheral for each DMA\n\t\t\t\t\t\t\t\tburst,
        reading the same registers again for each\n\t\t\t\t\t\t\t\tburst."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: DSTBURSTWRAP
      bit_offset: 15
      bit_width: 1
      description: "Destination Burst Wrap. When enabled, the destination data\n\t\t\t\t\t\t\t\taddress
        for the DMA is wrapped, meaning that the destination address\n\t\t\t\t\t\t\t\trange
        for each burst will be the same. As an example, this could be\n\t\t\t\t\t\t\t\tused
        to write several sequential registers to a peripheral for each\n\t\t\t\t\t\t\t\tDMA
        burst, writing the same registers again for each\n\t\t\t\t\t\t\t\tburst."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: CHPRIORITY
      bit_offset: 16
      bit_width: 3
      description: "Priority of this channel when multiple DMA requests are\n\t\t\t\t\t\t\t\tpending.
        Eight priority levels are supported. 0x0 = highest\n\t\t\t\t\t\t\t\tpriority.
        0x7 = lowest priority."
    - !Field
      name: RESERVED
      bit_offset: 19
      bit_width: 13
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: CFG10
    addr: 0x1c0044a0
    description: Configuration register for DMA channel 0.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PERIPHREQEN
      bit_offset: 0
      bit_width: 1
      description: "Peripheral request Enable. If a DMA channel is used to\n\t\t\t\t\t\t\t\tperform
        a memory-to-memory move, any peripheral DMA request\n\t\t\t\t\t\t\t\tassociated
        with that channel can be disabled to prevent any\n\t\t\t\t\t\t\t\tinteraction
        between the peripheral and the DMA\n\t\t\t\t\t\t\t\tcontroller."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: HWTRIGEN
      bit_offset: 1
      bit_width: 1
      description: Hardware Triggering Enable for this channel.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: RESERVED
      bit_offset: 2
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TRIGPOL
      bit_offset: 4
      bit_width: 1
      description: "Trigger Polarity. Selects the polarity of a hardware\n\t\t\t\t\t\t\t\ttrigger
        for this channel."
      enum_values:
        0: ACTIVE_LOW__FALLING
        1: ACTIVE_HIGH__RISING
    - !Field
      name: TRIGTYPE
      bit_offset: 5
      bit_width: 1
      description: "Trigger Type. Selects hardware trigger as edge triggered or\n\t\t\t\t\t\t\t\tlevel
        triggered."
      enum_values:
        0: EDGE
        1: LEVEL
    - !Field
      name: TRIGBURST
      bit_offset: 6
      bit_width: 1
      description: "Trigger Burst. Selects whether hardware triggers cause a\n\t\t\t\t\t\t\t\tsingle
        or burst transfer."
      enum_values:
        0: SINGLE_TRANSFER
        1: BURST_TRANSFER
    - !Field
      name: RESERVED
      bit_offset: 7
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: BURSTPOWER
      bit_offset: 8
      bit_width: 4
      description: "Burst Power is used in two ways. It always selects the\n\t\t\t\t\t\t\t\taddress
        wrap size when SRCBURSTWRAP and/or DSTBURSTWRAP modes are\n\t\t\t\t\t\t\t\tselected
        (see descriptions elsewhere in this register). When the\n\t\t\t\t\t\t\t\tTRIGBURST
        field elsewhere in this register = 1, Burst Power selects\n\t\t\t\t\t\t\t\thow
        many transfers are performed for each DMA trigger. This can be\n\t\t\t\t\t\t\t\tused,
        for example, with peripherals that contain a FIFO that can\n\t\t\t\t\t\t\t\tinitiate
        a DMA operation when the FIFO reaches a certain level.\n\t\t\t\t\t\t\t\t0000:
        Burst size = 1 (20). 0001: Burst size = 2 (21). 0010: Burst\n\t\t\t\t\t\t\t\tsize
        = 4 (22). ... 1010: Burst size = 1024 (210). This corresponds\n\t\t\t\t\t\t\t\tto
        the maximum supported transfer count. others: not supported. The\n\t\t\t\t\t\t\t\ttotal
        transfer length as defined in the XFERCOUNT bits in the\n\t\t\t\t\t\t\t\tXFERCFG
        register must be an even multiple of the burst\n\t\t\t\t\t\t\t\tsize."
    - !Field
      name: RESERVED
      bit_offset: 12
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SRCBURSTWRAP
      bit_offset: 14
      bit_width: 1
      description: "Source Burst Wrap. When enabled, the source data address\n\t\t\t\t\t\t\t\tfor
        the DMA is wrapped, meaning that the source address range for\n\t\t\t\t\t\t\t\teach
        burst will be the same. As an example, this could be used to\n\t\t\t\t\t\t\t\tread
        several sequential registers from a peripheral for each DMA\n\t\t\t\t\t\t\t\tburst,
        reading the same registers again for each\n\t\t\t\t\t\t\t\tburst."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: DSTBURSTWRAP
      bit_offset: 15
      bit_width: 1
      description: "Destination Burst Wrap. When enabled, the destination data\n\t\t\t\t\t\t\t\taddress
        for the DMA is wrapped, meaning that the destination address\n\t\t\t\t\t\t\t\trange
        for each burst will be the same. As an example, this could be\n\t\t\t\t\t\t\t\tused
        to write several sequential registers to a peripheral for each\n\t\t\t\t\t\t\t\tDMA
        burst, writing the same registers again for each\n\t\t\t\t\t\t\t\tburst."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: CHPRIORITY
      bit_offset: 16
      bit_width: 3
      description: "Priority of this channel when multiple DMA requests are\n\t\t\t\t\t\t\t\tpending.
        Eight priority levels are supported. 0x0 = highest\n\t\t\t\t\t\t\t\tpriority.
        0x7 = lowest priority."
    - !Field
      name: RESERVED
      bit_offset: 19
      bit_width: 13
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: CFG11
    addr: 0x1c0044b0
    description: Configuration register for DMA channel 0.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PERIPHREQEN
      bit_offset: 0
      bit_width: 1
      description: "Peripheral request Enable. If a DMA channel is used to\n\t\t\t\t\t\t\t\tperform
        a memory-to-memory move, any peripheral DMA request\n\t\t\t\t\t\t\t\tassociated
        with that channel can be disabled to prevent any\n\t\t\t\t\t\t\t\tinteraction
        between the peripheral and the DMA\n\t\t\t\t\t\t\t\tcontroller."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: HWTRIGEN
      bit_offset: 1
      bit_width: 1
      description: Hardware Triggering Enable for this channel.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: RESERVED
      bit_offset: 2
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TRIGPOL
      bit_offset: 4
      bit_width: 1
      description: "Trigger Polarity. Selects the polarity of a hardware\n\t\t\t\t\t\t\t\ttrigger
        for this channel."
      enum_values:
        0: ACTIVE_LOW__FALLING
        1: ACTIVE_HIGH__RISING
    - !Field
      name: TRIGTYPE
      bit_offset: 5
      bit_width: 1
      description: "Trigger Type. Selects hardware trigger as edge triggered or\n\t\t\t\t\t\t\t\tlevel
        triggered."
      enum_values:
        0: EDGE
        1: LEVEL
    - !Field
      name: TRIGBURST
      bit_offset: 6
      bit_width: 1
      description: "Trigger Burst. Selects whether hardware triggers cause a\n\t\t\t\t\t\t\t\tsingle
        or burst transfer."
      enum_values:
        0: SINGLE_TRANSFER
        1: BURST_TRANSFER
    - !Field
      name: RESERVED
      bit_offset: 7
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: BURSTPOWER
      bit_offset: 8
      bit_width: 4
      description: "Burst Power is used in two ways. It always selects the\n\t\t\t\t\t\t\t\taddress
        wrap size when SRCBURSTWRAP and/or DSTBURSTWRAP modes are\n\t\t\t\t\t\t\t\tselected
        (see descriptions elsewhere in this register). When the\n\t\t\t\t\t\t\t\tTRIGBURST
        field elsewhere in this register = 1, Burst Power selects\n\t\t\t\t\t\t\t\thow
        many transfers are performed for each DMA trigger. This can be\n\t\t\t\t\t\t\t\tused,
        for example, with peripherals that contain a FIFO that can\n\t\t\t\t\t\t\t\tinitiate
        a DMA operation when the FIFO reaches a certain level.\n\t\t\t\t\t\t\t\t0000:
        Burst size = 1 (20). 0001: Burst size = 2 (21). 0010: Burst\n\t\t\t\t\t\t\t\tsize
        = 4 (22). ... 1010: Burst size = 1024 (210). This corresponds\n\t\t\t\t\t\t\t\tto
        the maximum supported transfer count. others: not supported. The\n\t\t\t\t\t\t\t\ttotal
        transfer length as defined in the XFERCOUNT bits in the\n\t\t\t\t\t\t\t\tXFERCFG
        register must be an even multiple of the burst\n\t\t\t\t\t\t\t\tsize."
    - !Field
      name: RESERVED
      bit_offset: 12
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SRCBURSTWRAP
      bit_offset: 14
      bit_width: 1
      description: "Source Burst Wrap. When enabled, the source data address\n\t\t\t\t\t\t\t\tfor
        the DMA is wrapped, meaning that the source address range for\n\t\t\t\t\t\t\t\teach
        burst will be the same. As an example, this could be used to\n\t\t\t\t\t\t\t\tread
        several sequential registers from a peripheral for each DMA\n\t\t\t\t\t\t\t\tburst,
        reading the same registers again for each\n\t\t\t\t\t\t\t\tburst."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: DSTBURSTWRAP
      bit_offset: 15
      bit_width: 1
      description: "Destination Burst Wrap. When enabled, the destination data\n\t\t\t\t\t\t\t\taddress
        for the DMA is wrapped, meaning that the destination address\n\t\t\t\t\t\t\t\trange
        for each burst will be the same. As an example, this could be\n\t\t\t\t\t\t\t\tused
        to write several sequential registers to a peripheral for each\n\t\t\t\t\t\t\t\tDMA
        burst, writing the same registers again for each\n\t\t\t\t\t\t\t\tburst."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: CHPRIORITY
      bit_offset: 16
      bit_width: 3
      description: "Priority of this channel when multiple DMA requests are\n\t\t\t\t\t\t\t\tpending.
        Eight priority levels are supported. 0x0 = highest\n\t\t\t\t\t\t\t\tpriority.
        0x7 = lowest priority."
    - !Field
      name: RESERVED
      bit_offset: 19
      bit_width: 13
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: CFG12
    addr: 0x1c0044c0
    description: Configuration register for DMA channel 0.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PERIPHREQEN
      bit_offset: 0
      bit_width: 1
      description: "Peripheral request Enable. If a DMA channel is used to\n\t\t\t\t\t\t\t\tperform
        a memory-to-memory move, any peripheral DMA request\n\t\t\t\t\t\t\t\tassociated
        with that channel can be disabled to prevent any\n\t\t\t\t\t\t\t\tinteraction
        between the peripheral and the DMA\n\t\t\t\t\t\t\t\tcontroller."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: HWTRIGEN
      bit_offset: 1
      bit_width: 1
      description: Hardware Triggering Enable for this channel.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: RESERVED
      bit_offset: 2
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TRIGPOL
      bit_offset: 4
      bit_width: 1
      description: "Trigger Polarity. Selects the polarity of a hardware\n\t\t\t\t\t\t\t\ttrigger
        for this channel."
      enum_values:
        0: ACTIVE_LOW__FALLING
        1: ACTIVE_HIGH__RISING
    - !Field
      name: TRIGTYPE
      bit_offset: 5
      bit_width: 1
      description: "Trigger Type. Selects hardware trigger as edge triggered or\n\t\t\t\t\t\t\t\tlevel
        triggered."
      enum_values:
        0: EDGE
        1: LEVEL
    - !Field
      name: TRIGBURST
      bit_offset: 6
      bit_width: 1
      description: "Trigger Burst. Selects whether hardware triggers cause a\n\t\t\t\t\t\t\t\tsingle
        or burst transfer."
      enum_values:
        0: SINGLE_TRANSFER
        1: BURST_TRANSFER
    - !Field
      name: RESERVED
      bit_offset: 7
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: BURSTPOWER
      bit_offset: 8
      bit_width: 4
      description: "Burst Power is used in two ways. It always selects the\n\t\t\t\t\t\t\t\taddress
        wrap size when SRCBURSTWRAP and/or DSTBURSTWRAP modes are\n\t\t\t\t\t\t\t\tselected
        (see descriptions elsewhere in this register). When the\n\t\t\t\t\t\t\t\tTRIGBURST
        field elsewhere in this register = 1, Burst Power selects\n\t\t\t\t\t\t\t\thow
        many transfers are performed for each DMA trigger. This can be\n\t\t\t\t\t\t\t\tused,
        for example, with peripherals that contain a FIFO that can\n\t\t\t\t\t\t\t\tinitiate
        a DMA operation when the FIFO reaches a certain level.\n\t\t\t\t\t\t\t\t0000:
        Burst size = 1 (20). 0001: Burst size = 2 (21). 0010: Burst\n\t\t\t\t\t\t\t\tsize
        = 4 (22). ... 1010: Burst size = 1024 (210). This corresponds\n\t\t\t\t\t\t\t\tto
        the maximum supported transfer count. others: not supported. The\n\t\t\t\t\t\t\t\ttotal
        transfer length as defined in the XFERCOUNT bits in the\n\t\t\t\t\t\t\t\tXFERCFG
        register must be an even multiple of the burst\n\t\t\t\t\t\t\t\tsize."
    - !Field
      name: RESERVED
      bit_offset: 12
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SRCBURSTWRAP
      bit_offset: 14
      bit_width: 1
      description: "Source Burst Wrap. When enabled, the source data address\n\t\t\t\t\t\t\t\tfor
        the DMA is wrapped, meaning that the source address range for\n\t\t\t\t\t\t\t\teach
        burst will be the same. As an example, this could be used to\n\t\t\t\t\t\t\t\tread
        several sequential registers from a peripheral for each DMA\n\t\t\t\t\t\t\t\tburst,
        reading the same registers again for each\n\t\t\t\t\t\t\t\tburst."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: DSTBURSTWRAP
      bit_offset: 15
      bit_width: 1
      description: "Destination Burst Wrap. When enabled, the destination data\n\t\t\t\t\t\t\t\taddress
        for the DMA is wrapped, meaning that the destination address\n\t\t\t\t\t\t\t\trange
        for each burst will be the same. As an example, this could be\n\t\t\t\t\t\t\t\tused
        to write several sequential registers to a peripheral for each\n\t\t\t\t\t\t\t\tDMA
        burst, writing the same registers again for each\n\t\t\t\t\t\t\t\tburst."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: CHPRIORITY
      bit_offset: 16
      bit_width: 3
      description: "Priority of this channel when multiple DMA requests are\n\t\t\t\t\t\t\t\tpending.
        Eight priority levels are supported. 0x0 = highest\n\t\t\t\t\t\t\t\tpriority.
        0x7 = lowest priority."
    - !Field
      name: RESERVED
      bit_offset: 19
      bit_width: 13
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: CFG13
    addr: 0x1c0044d0
    description: Configuration register for DMA channel 0.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PERIPHREQEN
      bit_offset: 0
      bit_width: 1
      description: "Peripheral request Enable. If a DMA channel is used to\n\t\t\t\t\t\t\t\tperform
        a memory-to-memory move, any peripheral DMA request\n\t\t\t\t\t\t\t\tassociated
        with that channel can be disabled to prevent any\n\t\t\t\t\t\t\t\tinteraction
        between the peripheral and the DMA\n\t\t\t\t\t\t\t\tcontroller."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: HWTRIGEN
      bit_offset: 1
      bit_width: 1
      description: Hardware Triggering Enable for this channel.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: RESERVED
      bit_offset: 2
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TRIGPOL
      bit_offset: 4
      bit_width: 1
      description: "Trigger Polarity. Selects the polarity of a hardware\n\t\t\t\t\t\t\t\ttrigger
        for this channel."
      enum_values:
        0: ACTIVE_LOW__FALLING
        1: ACTIVE_HIGH__RISING
    - !Field
      name: TRIGTYPE
      bit_offset: 5
      bit_width: 1
      description: "Trigger Type. Selects hardware trigger as edge triggered or\n\t\t\t\t\t\t\t\tlevel
        triggered."
      enum_values:
        0: EDGE
        1: LEVEL
    - !Field
      name: TRIGBURST
      bit_offset: 6
      bit_width: 1
      description: "Trigger Burst. Selects whether hardware triggers cause a\n\t\t\t\t\t\t\t\tsingle
        or burst transfer."
      enum_values:
        0: SINGLE_TRANSFER
        1: BURST_TRANSFER
    - !Field
      name: RESERVED
      bit_offset: 7
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: BURSTPOWER
      bit_offset: 8
      bit_width: 4
      description: "Burst Power is used in two ways. It always selects the\n\t\t\t\t\t\t\t\taddress
        wrap size when SRCBURSTWRAP and/or DSTBURSTWRAP modes are\n\t\t\t\t\t\t\t\tselected
        (see descriptions elsewhere in this register). When the\n\t\t\t\t\t\t\t\tTRIGBURST
        field elsewhere in this register = 1, Burst Power selects\n\t\t\t\t\t\t\t\thow
        many transfers are performed for each DMA trigger. This can be\n\t\t\t\t\t\t\t\tused,
        for example, with peripherals that contain a FIFO that can\n\t\t\t\t\t\t\t\tinitiate
        a DMA operation when the FIFO reaches a certain level.\n\t\t\t\t\t\t\t\t0000:
        Burst size = 1 (20). 0001: Burst size = 2 (21). 0010: Burst\n\t\t\t\t\t\t\t\tsize
        = 4 (22). ... 1010: Burst size = 1024 (210). This corresponds\n\t\t\t\t\t\t\t\tto
        the maximum supported transfer count. others: not supported. The\n\t\t\t\t\t\t\t\ttotal
        transfer length as defined in the XFERCOUNT bits in the\n\t\t\t\t\t\t\t\tXFERCFG
        register must be an even multiple of the burst\n\t\t\t\t\t\t\t\tsize."
    - !Field
      name: RESERVED
      bit_offset: 12
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SRCBURSTWRAP
      bit_offset: 14
      bit_width: 1
      description: "Source Burst Wrap. When enabled, the source data address\n\t\t\t\t\t\t\t\tfor
        the DMA is wrapped, meaning that the source address range for\n\t\t\t\t\t\t\t\teach
        burst will be the same. As an example, this could be used to\n\t\t\t\t\t\t\t\tread
        several sequential registers from a peripheral for each DMA\n\t\t\t\t\t\t\t\tburst,
        reading the same registers again for each\n\t\t\t\t\t\t\t\tburst."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: DSTBURSTWRAP
      bit_offset: 15
      bit_width: 1
      description: "Destination Burst Wrap. When enabled, the destination data\n\t\t\t\t\t\t\t\taddress
        for the DMA is wrapped, meaning that the destination address\n\t\t\t\t\t\t\t\trange
        for each burst will be the same. As an example, this could be\n\t\t\t\t\t\t\t\tused
        to write several sequential registers to a peripheral for each\n\t\t\t\t\t\t\t\tDMA
        burst, writing the same registers again for each\n\t\t\t\t\t\t\t\tburst."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: CHPRIORITY
      bit_offset: 16
      bit_width: 3
      description: "Priority of this channel when multiple DMA requests are\n\t\t\t\t\t\t\t\tpending.
        Eight priority levels are supported. 0x0 = highest\n\t\t\t\t\t\t\t\tpriority.
        0x7 = lowest priority."
    - !Field
      name: RESERVED
      bit_offset: 19
      bit_width: 13
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: CFG14
    addr: 0x1c0044e0
    description: Configuration register for DMA channel 0.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PERIPHREQEN
      bit_offset: 0
      bit_width: 1
      description: "Peripheral request Enable. If a DMA channel is used to\n\t\t\t\t\t\t\t\tperform
        a memory-to-memory move, any peripheral DMA request\n\t\t\t\t\t\t\t\tassociated
        with that channel can be disabled to prevent any\n\t\t\t\t\t\t\t\tinteraction
        between the peripheral and the DMA\n\t\t\t\t\t\t\t\tcontroller."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: HWTRIGEN
      bit_offset: 1
      bit_width: 1
      description: Hardware Triggering Enable for this channel.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: RESERVED
      bit_offset: 2
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TRIGPOL
      bit_offset: 4
      bit_width: 1
      description: "Trigger Polarity. Selects the polarity of a hardware\n\t\t\t\t\t\t\t\ttrigger
        for this channel."
      enum_values:
        0: ACTIVE_LOW__FALLING
        1: ACTIVE_HIGH__RISING
    - !Field
      name: TRIGTYPE
      bit_offset: 5
      bit_width: 1
      description: "Trigger Type. Selects hardware trigger as edge triggered or\n\t\t\t\t\t\t\t\tlevel
        triggered."
      enum_values:
        0: EDGE
        1: LEVEL
    - !Field
      name: TRIGBURST
      bit_offset: 6
      bit_width: 1
      description: "Trigger Burst. Selects whether hardware triggers cause a\n\t\t\t\t\t\t\t\tsingle
        or burst transfer."
      enum_values:
        0: SINGLE_TRANSFER
        1: BURST_TRANSFER
    - !Field
      name: RESERVED
      bit_offset: 7
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: BURSTPOWER
      bit_offset: 8
      bit_width: 4
      description: "Burst Power is used in two ways. It always selects the\n\t\t\t\t\t\t\t\taddress
        wrap size when SRCBURSTWRAP and/or DSTBURSTWRAP modes are\n\t\t\t\t\t\t\t\tselected
        (see descriptions elsewhere in this register). When the\n\t\t\t\t\t\t\t\tTRIGBURST
        field elsewhere in this register = 1, Burst Power selects\n\t\t\t\t\t\t\t\thow
        many transfers are performed for each DMA trigger. This can be\n\t\t\t\t\t\t\t\tused,
        for example, with peripherals that contain a FIFO that can\n\t\t\t\t\t\t\t\tinitiate
        a DMA operation when the FIFO reaches a certain level.\n\t\t\t\t\t\t\t\t0000:
        Burst size = 1 (20). 0001: Burst size = 2 (21). 0010: Burst\n\t\t\t\t\t\t\t\tsize
        = 4 (22). ... 1010: Burst size = 1024 (210). This corresponds\n\t\t\t\t\t\t\t\tto
        the maximum supported transfer count. others: not supported. The\n\t\t\t\t\t\t\t\ttotal
        transfer length as defined in the XFERCOUNT bits in the\n\t\t\t\t\t\t\t\tXFERCFG
        register must be an even multiple of the burst\n\t\t\t\t\t\t\t\tsize."
    - !Field
      name: RESERVED
      bit_offset: 12
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SRCBURSTWRAP
      bit_offset: 14
      bit_width: 1
      description: "Source Burst Wrap. When enabled, the source data address\n\t\t\t\t\t\t\t\tfor
        the DMA is wrapped, meaning that the source address range for\n\t\t\t\t\t\t\t\teach
        burst will be the same. As an example, this could be used to\n\t\t\t\t\t\t\t\tread
        several sequential registers from a peripheral for each DMA\n\t\t\t\t\t\t\t\tburst,
        reading the same registers again for each\n\t\t\t\t\t\t\t\tburst."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: DSTBURSTWRAP
      bit_offset: 15
      bit_width: 1
      description: "Destination Burst Wrap. When enabled, the destination data\n\t\t\t\t\t\t\t\taddress
        for the DMA is wrapped, meaning that the destination address\n\t\t\t\t\t\t\t\trange
        for each burst will be the same. As an example, this could be\n\t\t\t\t\t\t\t\tused
        to write several sequential registers to a peripheral for each\n\t\t\t\t\t\t\t\tDMA
        burst, writing the same registers again for each\n\t\t\t\t\t\t\t\tburst."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: CHPRIORITY
      bit_offset: 16
      bit_width: 3
      description: "Priority of this channel when multiple DMA requests are\n\t\t\t\t\t\t\t\tpending.
        Eight priority levels are supported. 0x0 = highest\n\t\t\t\t\t\t\t\tpriority.
        0x7 = lowest priority."
    - !Field
      name: RESERVED
      bit_offset: 19
      bit_width: 13
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: CFG15
    addr: 0x1c0044f0
    description: Configuration register for DMA channel 0.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PERIPHREQEN
      bit_offset: 0
      bit_width: 1
      description: "Peripheral request Enable. If a DMA channel is used to\n\t\t\t\t\t\t\t\tperform
        a memory-to-memory move, any peripheral DMA request\n\t\t\t\t\t\t\t\tassociated
        with that channel can be disabled to prevent any\n\t\t\t\t\t\t\t\tinteraction
        between the peripheral and the DMA\n\t\t\t\t\t\t\t\tcontroller."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: HWTRIGEN
      bit_offset: 1
      bit_width: 1
      description: Hardware Triggering Enable for this channel.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: RESERVED
      bit_offset: 2
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TRIGPOL
      bit_offset: 4
      bit_width: 1
      description: "Trigger Polarity. Selects the polarity of a hardware\n\t\t\t\t\t\t\t\ttrigger
        for this channel."
      enum_values:
        0: ACTIVE_LOW__FALLING
        1: ACTIVE_HIGH__RISING
    - !Field
      name: TRIGTYPE
      bit_offset: 5
      bit_width: 1
      description: "Trigger Type. Selects hardware trigger as edge triggered or\n\t\t\t\t\t\t\t\tlevel
        triggered."
      enum_values:
        0: EDGE
        1: LEVEL
    - !Field
      name: TRIGBURST
      bit_offset: 6
      bit_width: 1
      description: "Trigger Burst. Selects whether hardware triggers cause a\n\t\t\t\t\t\t\t\tsingle
        or burst transfer."
      enum_values:
        0: SINGLE_TRANSFER
        1: BURST_TRANSFER
    - !Field
      name: RESERVED
      bit_offset: 7
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: BURSTPOWER
      bit_offset: 8
      bit_width: 4
      description: "Burst Power is used in two ways. It always selects the\n\t\t\t\t\t\t\t\taddress
        wrap size when SRCBURSTWRAP and/or DSTBURSTWRAP modes are\n\t\t\t\t\t\t\t\tselected
        (see descriptions elsewhere in this register). When the\n\t\t\t\t\t\t\t\tTRIGBURST
        field elsewhere in this register = 1, Burst Power selects\n\t\t\t\t\t\t\t\thow
        many transfers are performed for each DMA trigger. This can be\n\t\t\t\t\t\t\t\tused,
        for example, with peripherals that contain a FIFO that can\n\t\t\t\t\t\t\t\tinitiate
        a DMA operation when the FIFO reaches a certain level.\n\t\t\t\t\t\t\t\t0000:
        Burst size = 1 (20). 0001: Burst size = 2 (21). 0010: Burst\n\t\t\t\t\t\t\t\tsize
        = 4 (22). ... 1010: Burst size = 1024 (210). This corresponds\n\t\t\t\t\t\t\t\tto
        the maximum supported transfer count. others: not supported. The\n\t\t\t\t\t\t\t\ttotal
        transfer length as defined in the XFERCOUNT bits in the\n\t\t\t\t\t\t\t\tXFERCFG
        register must be an even multiple of the burst\n\t\t\t\t\t\t\t\tsize."
    - !Field
      name: RESERVED
      bit_offset: 12
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SRCBURSTWRAP
      bit_offset: 14
      bit_width: 1
      description: "Source Burst Wrap. When enabled, the source data address\n\t\t\t\t\t\t\t\tfor
        the DMA is wrapped, meaning that the source address range for\n\t\t\t\t\t\t\t\teach
        burst will be the same. As an example, this could be used to\n\t\t\t\t\t\t\t\tread
        several sequential registers from a peripheral for each DMA\n\t\t\t\t\t\t\t\tburst,
        reading the same registers again for each\n\t\t\t\t\t\t\t\tburst."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: DSTBURSTWRAP
      bit_offset: 15
      bit_width: 1
      description: "Destination Burst Wrap. When enabled, the destination data\n\t\t\t\t\t\t\t\taddress
        for the DMA is wrapped, meaning that the destination address\n\t\t\t\t\t\t\t\trange
        for each burst will be the same. As an example, this could be\n\t\t\t\t\t\t\t\tused
        to write several sequential registers to a peripheral for each\n\t\t\t\t\t\t\t\tDMA
        burst, writing the same registers again for each\n\t\t\t\t\t\t\t\tburst."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: CHPRIORITY
      bit_offset: 16
      bit_width: 3
      description: "Priority of this channel when multiple DMA requests are\n\t\t\t\t\t\t\t\tpending.
        Eight priority levels are supported. 0x0 = highest\n\t\t\t\t\t\t\t\tpriority.
        0x7 = lowest priority."
    - !Field
      name: RESERVED
      bit_offset: 19
      bit_width: 13
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: CFG16
    addr: 0x1c004500
    description: Configuration register for DMA channel 0.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PERIPHREQEN
      bit_offset: 0
      bit_width: 1
      description: "Peripheral request Enable. If a DMA channel is used to\n\t\t\t\t\t\t\t\tperform
        a memory-to-memory move, any peripheral DMA request\n\t\t\t\t\t\t\t\tassociated
        with that channel can be disabled to prevent any\n\t\t\t\t\t\t\t\tinteraction
        between the peripheral and the DMA\n\t\t\t\t\t\t\t\tcontroller."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: HWTRIGEN
      bit_offset: 1
      bit_width: 1
      description: Hardware Triggering Enable for this channel.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: RESERVED
      bit_offset: 2
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TRIGPOL
      bit_offset: 4
      bit_width: 1
      description: "Trigger Polarity. Selects the polarity of a hardware\n\t\t\t\t\t\t\t\ttrigger
        for this channel."
      enum_values:
        0: ACTIVE_LOW__FALLING
        1: ACTIVE_HIGH__RISING
    - !Field
      name: TRIGTYPE
      bit_offset: 5
      bit_width: 1
      description: "Trigger Type. Selects hardware trigger as edge triggered or\n\t\t\t\t\t\t\t\tlevel
        triggered."
      enum_values:
        0: EDGE
        1: LEVEL
    - !Field
      name: TRIGBURST
      bit_offset: 6
      bit_width: 1
      description: "Trigger Burst. Selects whether hardware triggers cause a\n\t\t\t\t\t\t\t\tsingle
        or burst transfer."
      enum_values:
        0: SINGLE_TRANSFER
        1: BURST_TRANSFER
    - !Field
      name: RESERVED
      bit_offset: 7
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: BURSTPOWER
      bit_offset: 8
      bit_width: 4
      description: "Burst Power is used in two ways. It always selects the\n\t\t\t\t\t\t\t\taddress
        wrap size when SRCBURSTWRAP and/or DSTBURSTWRAP modes are\n\t\t\t\t\t\t\t\tselected
        (see descriptions elsewhere in this register). When the\n\t\t\t\t\t\t\t\tTRIGBURST
        field elsewhere in this register = 1, Burst Power selects\n\t\t\t\t\t\t\t\thow
        many transfers are performed for each DMA trigger. This can be\n\t\t\t\t\t\t\t\tused,
        for example, with peripherals that contain a FIFO that can\n\t\t\t\t\t\t\t\tinitiate
        a DMA operation when the FIFO reaches a certain level.\n\t\t\t\t\t\t\t\t0000:
        Burst size = 1 (20). 0001: Burst size = 2 (21). 0010: Burst\n\t\t\t\t\t\t\t\tsize
        = 4 (22). ... 1010: Burst size = 1024 (210). This corresponds\n\t\t\t\t\t\t\t\tto
        the maximum supported transfer count. others: not supported. The\n\t\t\t\t\t\t\t\ttotal
        transfer length as defined in the XFERCOUNT bits in the\n\t\t\t\t\t\t\t\tXFERCFG
        register must be an even multiple of the burst\n\t\t\t\t\t\t\t\tsize."
    - !Field
      name: RESERVED
      bit_offset: 12
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SRCBURSTWRAP
      bit_offset: 14
      bit_width: 1
      description: "Source Burst Wrap. When enabled, the source data address\n\t\t\t\t\t\t\t\tfor
        the DMA is wrapped, meaning that the source address range for\n\t\t\t\t\t\t\t\teach
        burst will be the same. As an example, this could be used to\n\t\t\t\t\t\t\t\tread
        several sequential registers from a peripheral for each DMA\n\t\t\t\t\t\t\t\tburst,
        reading the same registers again for each\n\t\t\t\t\t\t\t\tburst."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: DSTBURSTWRAP
      bit_offset: 15
      bit_width: 1
      description: "Destination Burst Wrap. When enabled, the destination data\n\t\t\t\t\t\t\t\taddress
        for the DMA is wrapped, meaning that the destination address\n\t\t\t\t\t\t\t\trange
        for each burst will be the same. As an example, this could be\n\t\t\t\t\t\t\t\tused
        to write several sequential registers to a peripheral for each\n\t\t\t\t\t\t\t\tDMA
        burst, writing the same registers again for each\n\t\t\t\t\t\t\t\tburst."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: CHPRIORITY
      bit_offset: 16
      bit_width: 3
      description: "Priority of this channel when multiple DMA requests are\n\t\t\t\t\t\t\t\tpending.
        Eight priority levels are supported. 0x0 = highest\n\t\t\t\t\t\t\t\tpriority.
        0x7 = lowest priority."
    - !Field
      name: RESERVED
      bit_offset: 19
      bit_width: 13
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: CFG17
    addr: 0x1c004510
    description: Configuration register for DMA channel 0.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PERIPHREQEN
      bit_offset: 0
      bit_width: 1
      description: "Peripheral request Enable. If a DMA channel is used to\n\t\t\t\t\t\t\t\tperform
        a memory-to-memory move, any peripheral DMA request\n\t\t\t\t\t\t\t\tassociated
        with that channel can be disabled to prevent any\n\t\t\t\t\t\t\t\tinteraction
        between the peripheral and the DMA\n\t\t\t\t\t\t\t\tcontroller."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: HWTRIGEN
      bit_offset: 1
      bit_width: 1
      description: Hardware Triggering Enable for this channel.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: RESERVED
      bit_offset: 2
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TRIGPOL
      bit_offset: 4
      bit_width: 1
      description: "Trigger Polarity. Selects the polarity of a hardware\n\t\t\t\t\t\t\t\ttrigger
        for this channel."
      enum_values:
        0: ACTIVE_LOW__FALLING
        1: ACTIVE_HIGH__RISING
    - !Field
      name: TRIGTYPE
      bit_offset: 5
      bit_width: 1
      description: "Trigger Type. Selects hardware trigger as edge triggered or\n\t\t\t\t\t\t\t\tlevel
        triggered."
      enum_values:
        0: EDGE
        1: LEVEL
    - !Field
      name: TRIGBURST
      bit_offset: 6
      bit_width: 1
      description: "Trigger Burst. Selects whether hardware triggers cause a\n\t\t\t\t\t\t\t\tsingle
        or burst transfer."
      enum_values:
        0: SINGLE_TRANSFER
        1: BURST_TRANSFER
    - !Field
      name: RESERVED
      bit_offset: 7
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: BURSTPOWER
      bit_offset: 8
      bit_width: 4
      description: "Burst Power is used in two ways. It always selects the\n\t\t\t\t\t\t\t\taddress
        wrap size when SRCBURSTWRAP and/or DSTBURSTWRAP modes are\n\t\t\t\t\t\t\t\tselected
        (see descriptions elsewhere in this register). When the\n\t\t\t\t\t\t\t\tTRIGBURST
        field elsewhere in this register = 1, Burst Power selects\n\t\t\t\t\t\t\t\thow
        many transfers are performed for each DMA trigger. This can be\n\t\t\t\t\t\t\t\tused,
        for example, with peripherals that contain a FIFO that can\n\t\t\t\t\t\t\t\tinitiate
        a DMA operation when the FIFO reaches a certain level.\n\t\t\t\t\t\t\t\t0000:
        Burst size = 1 (20). 0001: Burst size = 2 (21). 0010: Burst\n\t\t\t\t\t\t\t\tsize
        = 4 (22). ... 1010: Burst size = 1024 (210). This corresponds\n\t\t\t\t\t\t\t\tto
        the maximum supported transfer count. others: not supported. The\n\t\t\t\t\t\t\t\ttotal
        transfer length as defined in the XFERCOUNT bits in the\n\t\t\t\t\t\t\t\tXFERCFG
        register must be an even multiple of the burst\n\t\t\t\t\t\t\t\tsize."
    - !Field
      name: RESERVED
      bit_offset: 12
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SRCBURSTWRAP
      bit_offset: 14
      bit_width: 1
      description: "Source Burst Wrap. When enabled, the source data address\n\t\t\t\t\t\t\t\tfor
        the DMA is wrapped, meaning that the source address range for\n\t\t\t\t\t\t\t\teach
        burst will be the same. As an example, this could be used to\n\t\t\t\t\t\t\t\tread
        several sequential registers from a peripheral for each DMA\n\t\t\t\t\t\t\t\tburst,
        reading the same registers again for each\n\t\t\t\t\t\t\t\tburst."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: DSTBURSTWRAP
      bit_offset: 15
      bit_width: 1
      description: "Destination Burst Wrap. When enabled, the destination data\n\t\t\t\t\t\t\t\taddress
        for the DMA is wrapped, meaning that the destination address\n\t\t\t\t\t\t\t\trange
        for each burst will be the same. As an example, this could be\n\t\t\t\t\t\t\t\tused
        to write several sequential registers to a peripheral for each\n\t\t\t\t\t\t\t\tDMA
        burst, writing the same registers again for each\n\t\t\t\t\t\t\t\tburst."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: CHPRIORITY
      bit_offset: 16
      bit_width: 3
      description: "Priority of this channel when multiple DMA requests are\n\t\t\t\t\t\t\t\tpending.
        Eight priority levels are supported. 0x0 = highest\n\t\t\t\t\t\t\t\tpriority.
        0x7 = lowest priority."
    - !Field
      name: RESERVED
      bit_offset: 19
      bit_width: 13
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: CFG18
    addr: 0x1c004520
    description: Configuration register for DMA channel 0.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PERIPHREQEN
      bit_offset: 0
      bit_width: 1
      description: "Peripheral request Enable. If a DMA channel is used to\n\t\t\t\t\t\t\t\tperform
        a memory-to-memory move, any peripheral DMA request\n\t\t\t\t\t\t\t\tassociated
        with that channel can be disabled to prevent any\n\t\t\t\t\t\t\t\tinteraction
        between the peripheral and the DMA\n\t\t\t\t\t\t\t\tcontroller."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: HWTRIGEN
      bit_offset: 1
      bit_width: 1
      description: Hardware Triggering Enable for this channel.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: RESERVED
      bit_offset: 2
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TRIGPOL
      bit_offset: 4
      bit_width: 1
      description: "Trigger Polarity. Selects the polarity of a hardware\n\t\t\t\t\t\t\t\ttrigger
        for this channel."
      enum_values:
        0: ACTIVE_LOW__FALLING
        1: ACTIVE_HIGH__RISING
    - !Field
      name: TRIGTYPE
      bit_offset: 5
      bit_width: 1
      description: "Trigger Type. Selects hardware trigger as edge triggered or\n\t\t\t\t\t\t\t\tlevel
        triggered."
      enum_values:
        0: EDGE
        1: LEVEL
    - !Field
      name: TRIGBURST
      bit_offset: 6
      bit_width: 1
      description: "Trigger Burst. Selects whether hardware triggers cause a\n\t\t\t\t\t\t\t\tsingle
        or burst transfer."
      enum_values:
        0: SINGLE_TRANSFER
        1: BURST_TRANSFER
    - !Field
      name: RESERVED
      bit_offset: 7
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: BURSTPOWER
      bit_offset: 8
      bit_width: 4
      description: "Burst Power is used in two ways. It always selects the\n\t\t\t\t\t\t\t\taddress
        wrap size when SRCBURSTWRAP and/or DSTBURSTWRAP modes are\n\t\t\t\t\t\t\t\tselected
        (see descriptions elsewhere in this register). When the\n\t\t\t\t\t\t\t\tTRIGBURST
        field elsewhere in this register = 1, Burst Power selects\n\t\t\t\t\t\t\t\thow
        many transfers are performed for each DMA trigger. This can be\n\t\t\t\t\t\t\t\tused,
        for example, with peripherals that contain a FIFO that can\n\t\t\t\t\t\t\t\tinitiate
        a DMA operation when the FIFO reaches a certain level.\n\t\t\t\t\t\t\t\t0000:
        Burst size = 1 (20). 0001: Burst size = 2 (21). 0010: Burst\n\t\t\t\t\t\t\t\tsize
        = 4 (22). ... 1010: Burst size = 1024 (210). This corresponds\n\t\t\t\t\t\t\t\tto
        the maximum supported transfer count. others: not supported. The\n\t\t\t\t\t\t\t\ttotal
        transfer length as defined in the XFERCOUNT bits in the\n\t\t\t\t\t\t\t\tXFERCFG
        register must be an even multiple of the burst\n\t\t\t\t\t\t\t\tsize."
    - !Field
      name: RESERVED
      bit_offset: 12
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SRCBURSTWRAP
      bit_offset: 14
      bit_width: 1
      description: "Source Burst Wrap. When enabled, the source data address\n\t\t\t\t\t\t\t\tfor
        the DMA is wrapped, meaning that the source address range for\n\t\t\t\t\t\t\t\teach
        burst will be the same. As an example, this could be used to\n\t\t\t\t\t\t\t\tread
        several sequential registers from a peripheral for each DMA\n\t\t\t\t\t\t\t\tburst,
        reading the same registers again for each\n\t\t\t\t\t\t\t\tburst."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: DSTBURSTWRAP
      bit_offset: 15
      bit_width: 1
      description: "Destination Burst Wrap. When enabled, the destination data\n\t\t\t\t\t\t\t\taddress
        for the DMA is wrapped, meaning that the destination address\n\t\t\t\t\t\t\t\trange
        for each burst will be the same. As an example, this could be\n\t\t\t\t\t\t\t\tused
        to write several sequential registers to a peripheral for each\n\t\t\t\t\t\t\t\tDMA
        burst, writing the same registers again for each\n\t\t\t\t\t\t\t\tburst."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: CHPRIORITY
      bit_offset: 16
      bit_width: 3
      description: "Priority of this channel when multiple DMA requests are\n\t\t\t\t\t\t\t\tpending.
        Eight priority levels are supported. 0x0 = highest\n\t\t\t\t\t\t\t\tpriority.
        0x7 = lowest priority."
    - !Field
      name: RESERVED
      bit_offset: 19
      bit_width: 13
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: CFG19
    addr: 0x1c004530
    description: Configuration register for DMA channel 0.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PERIPHREQEN
      bit_offset: 0
      bit_width: 1
      description: "Peripheral request Enable. If a DMA channel is used to\n\t\t\t\t\t\t\t\tperform
        a memory-to-memory move, any peripheral DMA request\n\t\t\t\t\t\t\t\tassociated
        with that channel can be disabled to prevent any\n\t\t\t\t\t\t\t\tinteraction
        between the peripheral and the DMA\n\t\t\t\t\t\t\t\tcontroller."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: HWTRIGEN
      bit_offset: 1
      bit_width: 1
      description: Hardware Triggering Enable for this channel.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: RESERVED
      bit_offset: 2
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TRIGPOL
      bit_offset: 4
      bit_width: 1
      description: "Trigger Polarity. Selects the polarity of a hardware\n\t\t\t\t\t\t\t\ttrigger
        for this channel."
      enum_values:
        0: ACTIVE_LOW__FALLING
        1: ACTIVE_HIGH__RISING
    - !Field
      name: TRIGTYPE
      bit_offset: 5
      bit_width: 1
      description: "Trigger Type. Selects hardware trigger as edge triggered or\n\t\t\t\t\t\t\t\tlevel
        triggered."
      enum_values:
        0: EDGE
        1: LEVEL
    - !Field
      name: TRIGBURST
      bit_offset: 6
      bit_width: 1
      description: "Trigger Burst. Selects whether hardware triggers cause a\n\t\t\t\t\t\t\t\tsingle
        or burst transfer."
      enum_values:
        0: SINGLE_TRANSFER
        1: BURST_TRANSFER
    - !Field
      name: RESERVED
      bit_offset: 7
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: BURSTPOWER
      bit_offset: 8
      bit_width: 4
      description: "Burst Power is used in two ways. It always selects the\n\t\t\t\t\t\t\t\taddress
        wrap size when SRCBURSTWRAP and/or DSTBURSTWRAP modes are\n\t\t\t\t\t\t\t\tselected
        (see descriptions elsewhere in this register). When the\n\t\t\t\t\t\t\t\tTRIGBURST
        field elsewhere in this register = 1, Burst Power selects\n\t\t\t\t\t\t\t\thow
        many transfers are performed for each DMA trigger. This can be\n\t\t\t\t\t\t\t\tused,
        for example, with peripherals that contain a FIFO that can\n\t\t\t\t\t\t\t\tinitiate
        a DMA operation when the FIFO reaches a certain level.\n\t\t\t\t\t\t\t\t0000:
        Burst size = 1 (20). 0001: Burst size = 2 (21). 0010: Burst\n\t\t\t\t\t\t\t\tsize
        = 4 (22). ... 1010: Burst size = 1024 (210). This corresponds\n\t\t\t\t\t\t\t\tto
        the maximum supported transfer count. others: not supported. The\n\t\t\t\t\t\t\t\ttotal
        transfer length as defined in the XFERCOUNT bits in the\n\t\t\t\t\t\t\t\tXFERCFG
        register must be an even multiple of the burst\n\t\t\t\t\t\t\t\tsize."
    - !Field
      name: RESERVED
      bit_offset: 12
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SRCBURSTWRAP
      bit_offset: 14
      bit_width: 1
      description: "Source Burst Wrap. When enabled, the source data address\n\t\t\t\t\t\t\t\tfor
        the DMA is wrapped, meaning that the source address range for\n\t\t\t\t\t\t\t\teach
        burst will be the same. As an example, this could be used to\n\t\t\t\t\t\t\t\tread
        several sequential registers from a peripheral for each DMA\n\t\t\t\t\t\t\t\tburst,
        reading the same registers again for each\n\t\t\t\t\t\t\t\tburst."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: DSTBURSTWRAP
      bit_offset: 15
      bit_width: 1
      description: "Destination Burst Wrap. When enabled, the destination data\n\t\t\t\t\t\t\t\taddress
        for the DMA is wrapped, meaning that the destination address\n\t\t\t\t\t\t\t\trange
        for each burst will be the same. As an example, this could be\n\t\t\t\t\t\t\t\tused
        to write several sequential registers to a peripheral for each\n\t\t\t\t\t\t\t\tDMA
        burst, writing the same registers again for each\n\t\t\t\t\t\t\t\tburst."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: CHPRIORITY
      bit_offset: 16
      bit_width: 3
      description: "Priority of this channel when multiple DMA requests are\n\t\t\t\t\t\t\t\tpending.
        Eight priority levels are supported. 0x0 = highest\n\t\t\t\t\t\t\t\tpriority.
        0x7 = lowest priority."
    - !Field
      name: RESERVED
      bit_offset: 19
      bit_width: 13
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: CFG20
    addr: 0x1c004540
    description: Configuration register for DMA channel 0.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PERIPHREQEN
      bit_offset: 0
      bit_width: 1
      description: "Peripheral request Enable. If a DMA channel is used to\n\t\t\t\t\t\t\t\tperform
        a memory-to-memory move, any peripheral DMA request\n\t\t\t\t\t\t\t\tassociated
        with that channel can be disabled to prevent any\n\t\t\t\t\t\t\t\tinteraction
        between the peripheral and the DMA\n\t\t\t\t\t\t\t\tcontroller."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: HWTRIGEN
      bit_offset: 1
      bit_width: 1
      description: Hardware Triggering Enable for this channel.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: RESERVED
      bit_offset: 2
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TRIGPOL
      bit_offset: 4
      bit_width: 1
      description: "Trigger Polarity. Selects the polarity of a hardware\n\t\t\t\t\t\t\t\ttrigger
        for this channel."
      enum_values:
        0: ACTIVE_LOW__FALLING
        1: ACTIVE_HIGH__RISING
    - !Field
      name: TRIGTYPE
      bit_offset: 5
      bit_width: 1
      description: "Trigger Type. Selects hardware trigger as edge triggered or\n\t\t\t\t\t\t\t\tlevel
        triggered."
      enum_values:
        0: EDGE
        1: LEVEL
    - !Field
      name: TRIGBURST
      bit_offset: 6
      bit_width: 1
      description: "Trigger Burst. Selects whether hardware triggers cause a\n\t\t\t\t\t\t\t\tsingle
        or burst transfer."
      enum_values:
        0: SINGLE_TRANSFER
        1: BURST_TRANSFER
    - !Field
      name: RESERVED
      bit_offset: 7
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: BURSTPOWER
      bit_offset: 8
      bit_width: 4
      description: "Burst Power is used in two ways. It always selects the\n\t\t\t\t\t\t\t\taddress
        wrap size when SRCBURSTWRAP and/or DSTBURSTWRAP modes are\n\t\t\t\t\t\t\t\tselected
        (see descriptions elsewhere in this register). When the\n\t\t\t\t\t\t\t\tTRIGBURST
        field elsewhere in this register = 1, Burst Power selects\n\t\t\t\t\t\t\t\thow
        many transfers are performed for each DMA trigger. This can be\n\t\t\t\t\t\t\t\tused,
        for example, with peripherals that contain a FIFO that can\n\t\t\t\t\t\t\t\tinitiate
        a DMA operation when the FIFO reaches a certain level.\n\t\t\t\t\t\t\t\t0000:
        Burst size = 1 (20). 0001: Burst size = 2 (21). 0010: Burst\n\t\t\t\t\t\t\t\tsize
        = 4 (22). ... 1010: Burst size = 1024 (210). This corresponds\n\t\t\t\t\t\t\t\tto
        the maximum supported transfer count. others: not supported. The\n\t\t\t\t\t\t\t\ttotal
        transfer length as defined in the XFERCOUNT bits in the\n\t\t\t\t\t\t\t\tXFERCFG
        register must be an even multiple of the burst\n\t\t\t\t\t\t\t\tsize."
    - !Field
      name: RESERVED
      bit_offset: 12
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SRCBURSTWRAP
      bit_offset: 14
      bit_width: 1
      description: "Source Burst Wrap. When enabled, the source data address\n\t\t\t\t\t\t\t\tfor
        the DMA is wrapped, meaning that the source address range for\n\t\t\t\t\t\t\t\teach
        burst will be the same. As an example, this could be used to\n\t\t\t\t\t\t\t\tread
        several sequential registers from a peripheral for each DMA\n\t\t\t\t\t\t\t\tburst,
        reading the same registers again for each\n\t\t\t\t\t\t\t\tburst."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: DSTBURSTWRAP
      bit_offset: 15
      bit_width: 1
      description: "Destination Burst Wrap. When enabled, the destination data\n\t\t\t\t\t\t\t\taddress
        for the DMA is wrapped, meaning that the destination address\n\t\t\t\t\t\t\t\trange
        for each burst will be the same. As an example, this could be\n\t\t\t\t\t\t\t\tused
        to write several sequential registers to a peripheral for each\n\t\t\t\t\t\t\t\tDMA
        burst, writing the same registers again for each\n\t\t\t\t\t\t\t\tburst."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: CHPRIORITY
      bit_offset: 16
      bit_width: 3
      description: "Priority of this channel when multiple DMA requests are\n\t\t\t\t\t\t\t\tpending.
        Eight priority levels are supported. 0x0 = highest\n\t\t\t\t\t\t\t\tpriority.
        0x7 = lowest priority."
    - !Field
      name: RESERVED
      bit_offset: 19
      bit_width: 13
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: CFG21
    addr: 0x1c004550
    description: Configuration register for DMA channel 0.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PERIPHREQEN
      bit_offset: 0
      bit_width: 1
      description: "Peripheral request Enable. If a DMA channel is used to\n\t\t\t\t\t\t\t\tperform
        a memory-to-memory move, any peripheral DMA request\n\t\t\t\t\t\t\t\tassociated
        with that channel can be disabled to prevent any\n\t\t\t\t\t\t\t\tinteraction
        between the peripheral and the DMA\n\t\t\t\t\t\t\t\tcontroller."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: HWTRIGEN
      bit_offset: 1
      bit_width: 1
      description: Hardware Triggering Enable for this channel.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: RESERVED
      bit_offset: 2
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TRIGPOL
      bit_offset: 4
      bit_width: 1
      description: "Trigger Polarity. Selects the polarity of a hardware\n\t\t\t\t\t\t\t\ttrigger
        for this channel."
      enum_values:
        0: ACTIVE_LOW__FALLING
        1: ACTIVE_HIGH__RISING
    - !Field
      name: TRIGTYPE
      bit_offset: 5
      bit_width: 1
      description: "Trigger Type. Selects hardware trigger as edge triggered or\n\t\t\t\t\t\t\t\tlevel
        triggered."
      enum_values:
        0: EDGE
        1: LEVEL
    - !Field
      name: TRIGBURST
      bit_offset: 6
      bit_width: 1
      description: "Trigger Burst. Selects whether hardware triggers cause a\n\t\t\t\t\t\t\t\tsingle
        or burst transfer."
      enum_values:
        0: SINGLE_TRANSFER
        1: BURST_TRANSFER
    - !Field
      name: RESERVED
      bit_offset: 7
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: BURSTPOWER
      bit_offset: 8
      bit_width: 4
      description: "Burst Power is used in two ways. It always selects the\n\t\t\t\t\t\t\t\taddress
        wrap size when SRCBURSTWRAP and/or DSTBURSTWRAP modes are\n\t\t\t\t\t\t\t\tselected
        (see descriptions elsewhere in this register). When the\n\t\t\t\t\t\t\t\tTRIGBURST
        field elsewhere in this register = 1, Burst Power selects\n\t\t\t\t\t\t\t\thow
        many transfers are performed for each DMA trigger. This can be\n\t\t\t\t\t\t\t\tused,
        for example, with peripherals that contain a FIFO that can\n\t\t\t\t\t\t\t\tinitiate
        a DMA operation when the FIFO reaches a certain level.\n\t\t\t\t\t\t\t\t0000:
        Burst size = 1 (20). 0001: Burst size = 2 (21). 0010: Burst\n\t\t\t\t\t\t\t\tsize
        = 4 (22). ... 1010: Burst size = 1024 (210). This corresponds\n\t\t\t\t\t\t\t\tto
        the maximum supported transfer count. others: not supported. The\n\t\t\t\t\t\t\t\ttotal
        transfer length as defined in the XFERCOUNT bits in the\n\t\t\t\t\t\t\t\tXFERCFG
        register must be an even multiple of the burst\n\t\t\t\t\t\t\t\tsize."
    - !Field
      name: RESERVED
      bit_offset: 12
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SRCBURSTWRAP
      bit_offset: 14
      bit_width: 1
      description: "Source Burst Wrap. When enabled, the source data address\n\t\t\t\t\t\t\t\tfor
        the DMA is wrapped, meaning that the source address range for\n\t\t\t\t\t\t\t\teach
        burst will be the same. As an example, this could be used to\n\t\t\t\t\t\t\t\tread
        several sequential registers from a peripheral for each DMA\n\t\t\t\t\t\t\t\tburst,
        reading the same registers again for each\n\t\t\t\t\t\t\t\tburst."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: DSTBURSTWRAP
      bit_offset: 15
      bit_width: 1
      description: "Destination Burst Wrap. When enabled, the destination data\n\t\t\t\t\t\t\t\taddress
        for the DMA is wrapped, meaning that the destination address\n\t\t\t\t\t\t\t\trange
        for each burst will be the same. As an example, this could be\n\t\t\t\t\t\t\t\tused
        to write several sequential registers to a peripheral for each\n\t\t\t\t\t\t\t\tDMA
        burst, writing the same registers again for each\n\t\t\t\t\t\t\t\tburst."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: CHPRIORITY
      bit_offset: 16
      bit_width: 3
      description: "Priority of this channel when multiple DMA requests are\n\t\t\t\t\t\t\t\tpending.
        Eight priority levels are supported. 0x0 = highest\n\t\t\t\t\t\t\t\tpriority.
        0x7 = lowest priority."
    - !Field
      name: RESERVED
      bit_offset: 19
      bit_width: 13
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: CTLSTAT0
    addr: 0x1c004404
    description: Control and status register for DMA channel 0.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: VALIDPENDING
      bit_offset: 0
      bit_width: 1
      description: "Valid pending flag for this channel. This bit is set when a\n\t\t\t\t\t\t\t\t1
        is written to the corresponding bit in the related SETVALID\n\t\t\t\t\t\t\t\tregister
        when CFGVALID = 1 for the same channel."
      enum_values:
        0: NO_EFFECT
        1: VALID_PENDING
    - !Field
      name: RESERVED
      bit_offset: 1
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TRIG
      bit_offset: 2
      bit_width: 1
      description: "Trigger flag. Indicates that the trigger for this channel\n\t\t\t\t\t\t\t\tis
        currently set. This bit is cleared at the end of an entire\n\t\t\t\t\t\t\t\ttransfer
        or upon reload when CLRTRIG = 1."
      enum_values:
        0: NOT_TRIGGERED
        1: TRIGGERED
    - !Field
      name: RESERVED
      bit_offset: 3
      bit_width: 29
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: CTLSTAT1
    addr: 0x1c004414
    description: Control and status register for DMA channel 0.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: VALIDPENDING
      bit_offset: 0
      bit_width: 1
      description: "Valid pending flag for this channel. This bit is set when a\n\t\t\t\t\t\t\t\t1
        is written to the corresponding bit in the related SETVALID\n\t\t\t\t\t\t\t\tregister
        when CFGVALID = 1 for the same channel."
      enum_values:
        0: NO_EFFECT
        1: VALID_PENDING
    - !Field
      name: RESERVED
      bit_offset: 1
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TRIG
      bit_offset: 2
      bit_width: 1
      description: "Trigger flag. Indicates that the trigger for this channel\n\t\t\t\t\t\t\t\tis
        currently set. This bit is cleared at the end of an entire\n\t\t\t\t\t\t\t\ttransfer
        or upon reload when CLRTRIG = 1."
      enum_values:
        0: NOT_TRIGGERED
        1: TRIGGERED
    - !Field
      name: RESERVED
      bit_offset: 3
      bit_width: 29
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: CTLSTAT2
    addr: 0x1c004424
    description: Control and status register for DMA channel 0.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: VALIDPENDING
      bit_offset: 0
      bit_width: 1
      description: "Valid pending flag for this channel. This bit is set when a\n\t\t\t\t\t\t\t\t1
        is written to the corresponding bit in the related SETVALID\n\t\t\t\t\t\t\t\tregister
        when CFGVALID = 1 for the same channel."
      enum_values:
        0: NO_EFFECT
        1: VALID_PENDING
    - !Field
      name: RESERVED
      bit_offset: 1
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TRIG
      bit_offset: 2
      bit_width: 1
      description: "Trigger flag. Indicates that the trigger for this channel\n\t\t\t\t\t\t\t\tis
        currently set. This bit is cleared at the end of an entire\n\t\t\t\t\t\t\t\ttransfer
        or upon reload when CLRTRIG = 1."
      enum_values:
        0: NOT_TRIGGERED
        1: TRIGGERED
    - !Field
      name: RESERVED
      bit_offset: 3
      bit_width: 29
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: CTLSTAT3
    addr: 0x1c004434
    description: Control and status register for DMA channel 0.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: VALIDPENDING
      bit_offset: 0
      bit_width: 1
      description: "Valid pending flag for this channel. This bit is set when a\n\t\t\t\t\t\t\t\t1
        is written to the corresponding bit in the related SETVALID\n\t\t\t\t\t\t\t\tregister
        when CFGVALID = 1 for the same channel."
      enum_values:
        0: NO_EFFECT
        1: VALID_PENDING
    - !Field
      name: RESERVED
      bit_offset: 1
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TRIG
      bit_offset: 2
      bit_width: 1
      description: "Trigger flag. Indicates that the trigger for this channel\n\t\t\t\t\t\t\t\tis
        currently set. This bit is cleared at the end of an entire\n\t\t\t\t\t\t\t\ttransfer
        or upon reload when CLRTRIG = 1."
      enum_values:
        0: NOT_TRIGGERED
        1: TRIGGERED
    - !Field
      name: RESERVED
      bit_offset: 3
      bit_width: 29
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: CTLSTAT4
    addr: 0x1c004444
    description: Control and status register for DMA channel 0.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: VALIDPENDING
      bit_offset: 0
      bit_width: 1
      description: "Valid pending flag for this channel. This bit is set when a\n\t\t\t\t\t\t\t\t1
        is written to the corresponding bit in the related SETVALID\n\t\t\t\t\t\t\t\tregister
        when CFGVALID = 1 for the same channel."
      enum_values:
        0: NO_EFFECT
        1: VALID_PENDING
    - !Field
      name: RESERVED
      bit_offset: 1
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TRIG
      bit_offset: 2
      bit_width: 1
      description: "Trigger flag. Indicates that the trigger for this channel\n\t\t\t\t\t\t\t\tis
        currently set. This bit is cleared at the end of an entire\n\t\t\t\t\t\t\t\ttransfer
        or upon reload when CLRTRIG = 1."
      enum_values:
        0: NOT_TRIGGERED
        1: TRIGGERED
    - !Field
      name: RESERVED
      bit_offset: 3
      bit_width: 29
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: CTLSTAT5
    addr: 0x1c004454
    description: Control and status register for DMA channel 0.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: VALIDPENDING
      bit_offset: 0
      bit_width: 1
      description: "Valid pending flag for this channel. This bit is set when a\n\t\t\t\t\t\t\t\t1
        is written to the corresponding bit in the related SETVALID\n\t\t\t\t\t\t\t\tregister
        when CFGVALID = 1 for the same channel."
      enum_values:
        0: NO_EFFECT
        1: VALID_PENDING
    - !Field
      name: RESERVED
      bit_offset: 1
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TRIG
      bit_offset: 2
      bit_width: 1
      description: "Trigger flag. Indicates that the trigger for this channel\n\t\t\t\t\t\t\t\tis
        currently set. This bit is cleared at the end of an entire\n\t\t\t\t\t\t\t\ttransfer
        or upon reload when CLRTRIG = 1."
      enum_values:
        0: NOT_TRIGGERED
        1: TRIGGERED
    - !Field
      name: RESERVED
      bit_offset: 3
      bit_width: 29
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: CTLSTAT6
    addr: 0x1c004464
    description: Control and status register for DMA channel 0.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: VALIDPENDING
      bit_offset: 0
      bit_width: 1
      description: "Valid pending flag for this channel. This bit is set when a\n\t\t\t\t\t\t\t\t1
        is written to the corresponding bit in the related SETVALID\n\t\t\t\t\t\t\t\tregister
        when CFGVALID = 1 for the same channel."
      enum_values:
        0: NO_EFFECT
        1: VALID_PENDING
    - !Field
      name: RESERVED
      bit_offset: 1
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TRIG
      bit_offset: 2
      bit_width: 1
      description: "Trigger flag. Indicates that the trigger for this channel\n\t\t\t\t\t\t\t\tis
        currently set. This bit is cleared at the end of an entire\n\t\t\t\t\t\t\t\ttransfer
        or upon reload when CLRTRIG = 1."
      enum_values:
        0: NOT_TRIGGERED
        1: TRIGGERED
    - !Field
      name: RESERVED
      bit_offset: 3
      bit_width: 29
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: CTLSTAT7
    addr: 0x1c004474
    description: Control and status register for DMA channel 0.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: VALIDPENDING
      bit_offset: 0
      bit_width: 1
      description: "Valid pending flag for this channel. This bit is set when a\n\t\t\t\t\t\t\t\t1
        is written to the corresponding bit in the related SETVALID\n\t\t\t\t\t\t\t\tregister
        when CFGVALID = 1 for the same channel."
      enum_values:
        0: NO_EFFECT
        1: VALID_PENDING
    - !Field
      name: RESERVED
      bit_offset: 1
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TRIG
      bit_offset: 2
      bit_width: 1
      description: "Trigger flag. Indicates that the trigger for this channel\n\t\t\t\t\t\t\t\tis
        currently set. This bit is cleared at the end of an entire\n\t\t\t\t\t\t\t\ttransfer
        or upon reload when CLRTRIG = 1."
      enum_values:
        0: NOT_TRIGGERED
        1: TRIGGERED
    - !Field
      name: RESERVED
      bit_offset: 3
      bit_width: 29
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: CTLSTAT8
    addr: 0x1c004484
    description: Control and status register for DMA channel 0.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: VALIDPENDING
      bit_offset: 0
      bit_width: 1
      description: "Valid pending flag for this channel. This bit is set when a\n\t\t\t\t\t\t\t\t1
        is written to the corresponding bit in the related SETVALID\n\t\t\t\t\t\t\t\tregister
        when CFGVALID = 1 for the same channel."
      enum_values:
        0: NO_EFFECT
        1: VALID_PENDING
    - !Field
      name: RESERVED
      bit_offset: 1
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TRIG
      bit_offset: 2
      bit_width: 1
      description: "Trigger flag. Indicates that the trigger for this channel\n\t\t\t\t\t\t\t\tis
        currently set. This bit is cleared at the end of an entire\n\t\t\t\t\t\t\t\ttransfer
        or upon reload when CLRTRIG = 1."
      enum_values:
        0: NOT_TRIGGERED
        1: TRIGGERED
    - !Field
      name: RESERVED
      bit_offset: 3
      bit_width: 29
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: CTLSTAT9
    addr: 0x1c004494
    description: Control and status register for DMA channel 0.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: VALIDPENDING
      bit_offset: 0
      bit_width: 1
      description: "Valid pending flag for this channel. This bit is set when a\n\t\t\t\t\t\t\t\t1
        is written to the corresponding bit in the related SETVALID\n\t\t\t\t\t\t\t\tregister
        when CFGVALID = 1 for the same channel."
      enum_values:
        0: NO_EFFECT
        1: VALID_PENDING
    - !Field
      name: RESERVED
      bit_offset: 1
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TRIG
      bit_offset: 2
      bit_width: 1
      description: "Trigger flag. Indicates that the trigger for this channel\n\t\t\t\t\t\t\t\tis
        currently set. This bit is cleared at the end of an entire\n\t\t\t\t\t\t\t\ttransfer
        or upon reload when CLRTRIG = 1."
      enum_values:
        0: NOT_TRIGGERED
        1: TRIGGERED
    - !Field
      name: RESERVED
      bit_offset: 3
      bit_width: 29
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: CTLSTAT10
    addr: 0x1c0044a4
    description: Control and status register for DMA channel 0.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: VALIDPENDING
      bit_offset: 0
      bit_width: 1
      description: "Valid pending flag for this channel. This bit is set when a\n\t\t\t\t\t\t\t\t1
        is written to the corresponding bit in the related SETVALID\n\t\t\t\t\t\t\t\tregister
        when CFGVALID = 1 for the same channel."
      enum_values:
        0: NO_EFFECT
        1: VALID_PENDING
    - !Field
      name: RESERVED
      bit_offset: 1
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TRIG
      bit_offset: 2
      bit_width: 1
      description: "Trigger flag. Indicates that the trigger for this channel\n\t\t\t\t\t\t\t\tis
        currently set. This bit is cleared at the end of an entire\n\t\t\t\t\t\t\t\ttransfer
        or upon reload when CLRTRIG = 1."
      enum_values:
        0: NOT_TRIGGERED
        1: TRIGGERED
    - !Field
      name: RESERVED
      bit_offset: 3
      bit_width: 29
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: CTLSTAT11
    addr: 0x1c0044b4
    description: Control and status register for DMA channel 0.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: VALIDPENDING
      bit_offset: 0
      bit_width: 1
      description: "Valid pending flag for this channel. This bit is set when a\n\t\t\t\t\t\t\t\t1
        is written to the corresponding bit in the related SETVALID\n\t\t\t\t\t\t\t\tregister
        when CFGVALID = 1 for the same channel."
      enum_values:
        0: NO_EFFECT
        1: VALID_PENDING
    - !Field
      name: RESERVED
      bit_offset: 1
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TRIG
      bit_offset: 2
      bit_width: 1
      description: "Trigger flag. Indicates that the trigger for this channel\n\t\t\t\t\t\t\t\tis
        currently set. This bit is cleared at the end of an entire\n\t\t\t\t\t\t\t\ttransfer
        or upon reload when CLRTRIG = 1."
      enum_values:
        0: NOT_TRIGGERED
        1: TRIGGERED
    - !Field
      name: RESERVED
      bit_offset: 3
      bit_width: 29
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: CTLSTAT12
    addr: 0x1c0044c4
    description: Control and status register for DMA channel 0.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: VALIDPENDING
      bit_offset: 0
      bit_width: 1
      description: "Valid pending flag for this channel. This bit is set when a\n\t\t\t\t\t\t\t\t1
        is written to the corresponding bit in the related SETVALID\n\t\t\t\t\t\t\t\tregister
        when CFGVALID = 1 for the same channel."
      enum_values:
        0: NO_EFFECT
        1: VALID_PENDING
    - !Field
      name: RESERVED
      bit_offset: 1
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TRIG
      bit_offset: 2
      bit_width: 1
      description: "Trigger flag. Indicates that the trigger for this channel\n\t\t\t\t\t\t\t\tis
        currently set. This bit is cleared at the end of an entire\n\t\t\t\t\t\t\t\ttransfer
        or upon reload when CLRTRIG = 1."
      enum_values:
        0: NOT_TRIGGERED
        1: TRIGGERED
    - !Field
      name: RESERVED
      bit_offset: 3
      bit_width: 29
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: CTLSTAT13
    addr: 0x1c0044d4
    description: Control and status register for DMA channel 0.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: VALIDPENDING
      bit_offset: 0
      bit_width: 1
      description: "Valid pending flag for this channel. This bit is set when a\n\t\t\t\t\t\t\t\t1
        is written to the corresponding bit in the related SETVALID\n\t\t\t\t\t\t\t\tregister
        when CFGVALID = 1 for the same channel."
      enum_values:
        0: NO_EFFECT
        1: VALID_PENDING
    - !Field
      name: RESERVED
      bit_offset: 1
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TRIG
      bit_offset: 2
      bit_width: 1
      description: "Trigger flag. Indicates that the trigger for this channel\n\t\t\t\t\t\t\t\tis
        currently set. This bit is cleared at the end of an entire\n\t\t\t\t\t\t\t\ttransfer
        or upon reload when CLRTRIG = 1."
      enum_values:
        0: NOT_TRIGGERED
        1: TRIGGERED
    - !Field
      name: RESERVED
      bit_offset: 3
      bit_width: 29
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: CTLSTAT14
    addr: 0x1c0044e4
    description: Control and status register for DMA channel 0.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: VALIDPENDING
      bit_offset: 0
      bit_width: 1
      description: "Valid pending flag for this channel. This bit is set when a\n\t\t\t\t\t\t\t\t1
        is written to the corresponding bit in the related SETVALID\n\t\t\t\t\t\t\t\tregister
        when CFGVALID = 1 for the same channel."
      enum_values:
        0: NO_EFFECT
        1: VALID_PENDING
    - !Field
      name: RESERVED
      bit_offset: 1
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TRIG
      bit_offset: 2
      bit_width: 1
      description: "Trigger flag. Indicates that the trigger for this channel\n\t\t\t\t\t\t\t\tis
        currently set. This bit is cleared at the end of an entire\n\t\t\t\t\t\t\t\ttransfer
        or upon reload when CLRTRIG = 1."
      enum_values:
        0: NOT_TRIGGERED
        1: TRIGGERED
    - !Field
      name: RESERVED
      bit_offset: 3
      bit_width: 29
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: CTLSTAT15
    addr: 0x1c0044f4
    description: Control and status register for DMA channel 0.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: VALIDPENDING
      bit_offset: 0
      bit_width: 1
      description: "Valid pending flag for this channel. This bit is set when a\n\t\t\t\t\t\t\t\t1
        is written to the corresponding bit in the related SETVALID\n\t\t\t\t\t\t\t\tregister
        when CFGVALID = 1 for the same channel."
      enum_values:
        0: NO_EFFECT
        1: VALID_PENDING
    - !Field
      name: RESERVED
      bit_offset: 1
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TRIG
      bit_offset: 2
      bit_width: 1
      description: "Trigger flag. Indicates that the trigger for this channel\n\t\t\t\t\t\t\t\tis
        currently set. This bit is cleared at the end of an entire\n\t\t\t\t\t\t\t\ttransfer
        or upon reload when CLRTRIG = 1."
      enum_values:
        0: NOT_TRIGGERED
        1: TRIGGERED
    - !Field
      name: RESERVED
      bit_offset: 3
      bit_width: 29
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: CTLSTAT16
    addr: 0x1c004504
    description: Control and status register for DMA channel 0.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: VALIDPENDING
      bit_offset: 0
      bit_width: 1
      description: "Valid pending flag for this channel. This bit is set when a\n\t\t\t\t\t\t\t\t1
        is written to the corresponding bit in the related SETVALID\n\t\t\t\t\t\t\t\tregister
        when CFGVALID = 1 for the same channel."
      enum_values:
        0: NO_EFFECT
        1: VALID_PENDING
    - !Field
      name: RESERVED
      bit_offset: 1
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TRIG
      bit_offset: 2
      bit_width: 1
      description: "Trigger flag. Indicates that the trigger for this channel\n\t\t\t\t\t\t\t\tis
        currently set. This bit is cleared at the end of an entire\n\t\t\t\t\t\t\t\ttransfer
        or upon reload when CLRTRIG = 1."
      enum_values:
        0: NOT_TRIGGERED
        1: TRIGGERED
    - !Field
      name: RESERVED
      bit_offset: 3
      bit_width: 29
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: CTLSTAT17
    addr: 0x1c004514
    description: Control and status register for DMA channel 0.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: VALIDPENDING
      bit_offset: 0
      bit_width: 1
      description: "Valid pending flag for this channel. This bit is set when a\n\t\t\t\t\t\t\t\t1
        is written to the corresponding bit in the related SETVALID\n\t\t\t\t\t\t\t\tregister
        when CFGVALID = 1 for the same channel."
      enum_values:
        0: NO_EFFECT
        1: VALID_PENDING
    - !Field
      name: RESERVED
      bit_offset: 1
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TRIG
      bit_offset: 2
      bit_width: 1
      description: "Trigger flag. Indicates that the trigger for this channel\n\t\t\t\t\t\t\t\tis
        currently set. This bit is cleared at the end of an entire\n\t\t\t\t\t\t\t\ttransfer
        or upon reload when CLRTRIG = 1."
      enum_values:
        0: NOT_TRIGGERED
        1: TRIGGERED
    - !Field
      name: RESERVED
      bit_offset: 3
      bit_width: 29
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: CTLSTAT18
    addr: 0x1c004524
    description: Control and status register for DMA channel 0.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: VALIDPENDING
      bit_offset: 0
      bit_width: 1
      description: "Valid pending flag for this channel. This bit is set when a\n\t\t\t\t\t\t\t\t1
        is written to the corresponding bit in the related SETVALID\n\t\t\t\t\t\t\t\tregister
        when CFGVALID = 1 for the same channel."
      enum_values:
        0: NO_EFFECT
        1: VALID_PENDING
    - !Field
      name: RESERVED
      bit_offset: 1
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TRIG
      bit_offset: 2
      bit_width: 1
      description: "Trigger flag. Indicates that the trigger for this channel\n\t\t\t\t\t\t\t\tis
        currently set. This bit is cleared at the end of an entire\n\t\t\t\t\t\t\t\ttransfer
        or upon reload when CLRTRIG = 1."
      enum_values:
        0: NOT_TRIGGERED
        1: TRIGGERED
    - !Field
      name: RESERVED
      bit_offset: 3
      bit_width: 29
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: CTLSTAT19
    addr: 0x1c004534
    description: Control and status register for DMA channel 0.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: VALIDPENDING
      bit_offset: 0
      bit_width: 1
      description: "Valid pending flag for this channel. This bit is set when a\n\t\t\t\t\t\t\t\t1
        is written to the corresponding bit in the related SETVALID\n\t\t\t\t\t\t\t\tregister
        when CFGVALID = 1 for the same channel."
      enum_values:
        0: NO_EFFECT
        1: VALID_PENDING
    - !Field
      name: RESERVED
      bit_offset: 1
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TRIG
      bit_offset: 2
      bit_width: 1
      description: "Trigger flag. Indicates that the trigger for this channel\n\t\t\t\t\t\t\t\tis
        currently set. This bit is cleared at the end of an entire\n\t\t\t\t\t\t\t\ttransfer
        or upon reload when CLRTRIG = 1."
      enum_values:
        0: NOT_TRIGGERED
        1: TRIGGERED
    - !Field
      name: RESERVED
      bit_offset: 3
      bit_width: 29
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: CTLSTAT20
    addr: 0x1c004544
    description: Control and status register for DMA channel 0.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: VALIDPENDING
      bit_offset: 0
      bit_width: 1
      description: "Valid pending flag for this channel. This bit is set when a\n\t\t\t\t\t\t\t\t1
        is written to the corresponding bit in the related SETVALID\n\t\t\t\t\t\t\t\tregister
        when CFGVALID = 1 for the same channel."
      enum_values:
        0: NO_EFFECT
        1: VALID_PENDING
    - !Field
      name: RESERVED
      bit_offset: 1
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TRIG
      bit_offset: 2
      bit_width: 1
      description: "Trigger flag. Indicates that the trigger for this channel\n\t\t\t\t\t\t\t\tis
        currently set. This bit is cleared at the end of an entire\n\t\t\t\t\t\t\t\ttransfer
        or upon reload when CLRTRIG = 1."
      enum_values:
        0: NOT_TRIGGERED
        1: TRIGGERED
    - !Field
      name: RESERVED
      bit_offset: 3
      bit_width: 29
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: CTLSTAT21
    addr: 0x1c004554
    description: Control and status register for DMA channel 0.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: VALIDPENDING
      bit_offset: 0
      bit_width: 1
      description: "Valid pending flag for this channel. This bit is set when a\n\t\t\t\t\t\t\t\t1
        is written to the corresponding bit in the related SETVALID\n\t\t\t\t\t\t\t\tregister
        when CFGVALID = 1 for the same channel."
      enum_values:
        0: NO_EFFECT
        1: VALID_PENDING
    - !Field
      name: RESERVED
      bit_offset: 1
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TRIG
      bit_offset: 2
      bit_width: 1
      description: "Trigger flag. Indicates that the trigger for this channel\n\t\t\t\t\t\t\t\tis
        currently set. This bit is cleared at the end of an entire\n\t\t\t\t\t\t\t\ttransfer
        or upon reload when CLRTRIG = 1."
      enum_values:
        0: NOT_TRIGGERED
        1: TRIGGERED
    - !Field
      name: RESERVED
      bit_offset: 3
      bit_width: 29
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: XFERCFG0
    addr: 0x1c004408
    description: Transfer configuration register for DMA channel 0.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CFGVALID
      bit_offset: 0
      bit_width: 1
      description: "Configuration Valid flag. This bit indicates whether the\n\t\t\t\t\t\t\t\tcurrent
        channel descriptor is valid and can potentially be acted\n\t\t\t\t\t\t\t\tupon,
        if all other activation criteria are fulfilled."
      enum_values:
        0: NOT_VALID
        1: VALID
    - !Field
      name: RELOAD
      bit_offset: 1
      bit_width: 1
      description: "Indicates whether the channel's control structure will be\n\t\t\t\t\t\t\t\treloaded
        when the current descriptor is exhausted. Reloading allows\n\t\t\t\t\t\t\t\tping-pong
        and linked transfers."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: SWTRIG
      bit_offset: 2
      bit_width: 1
      description: Software Trigger.
      enum_values:
        0: NOT_SET
        1: SET
    - !Field
      name: CLRTRIG
      bit_offset: 3
      bit_width: 1
      description: Clear Trigger.
      enum_values:
        0: NOT_CLEARED
        1: CLEARED
    - !Field
      name: SETINTA
      bit_offset: 4
      bit_width: 1
      description: "Set Interrupt flag A for this channel. There is no hardware\n\t\t\t\t\t\t\t\tdistinction
        between interrupt A and B. They can be used by software\n\t\t\t\t\t\t\t\tto
        assist with more complex descriptor usage. By convention,\n\t\t\t\t\t\t\t\tinterrupt
        A may be used when only one interrupt flag is\n\t\t\t\t\t\t\t\tneeded."
      enum_values:
        0: NO_EFFECT
        1: SET
    - !Field
      name: SETINTB
      bit_offset: 5
      bit_width: 1
      description: "Set Interrupt flag B for this channel. There is no hardware\n\t\t\t\t\t\t\t\tdistinction
        between interrupt A and B. They can be used by software\n\t\t\t\t\t\t\t\tto
        assist with more complex descriptor usage. By convention,\n\t\t\t\t\t\t\t\tinterrupt
        A may be used when only one interrupt flag is\n\t\t\t\t\t\t\t\tneeded."
      enum_values:
        0: NO_EFFECT
        1: SET
    - !Field
      name: RESERVED
      bit_offset: 6
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: WIDTH
      bit_offset: 8
      bit_width: 2
      description: Transfer width used for this DMA channel.
      enum_values:
        0: 8_BIT
        1: 16_BIT
        2: 32_BIT
        3: RESERVED
    - !Field
      name: RESERVED
      bit_offset: 10
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SRCINC
      bit_offset: 12
      bit_width: 2
      description: "Determines whether the source address is incremented for\n\t\t\t\t\t\t\t\teach
        DMA transfer."
      enum_values:
        0: NO_INCREMENT
        1: 1_X_WIDTH
        2: 2_X_WIDTH
        3: 4_X_WIDTH
    - !Field
      name: DSTINC
      bit_offset: 14
      bit_width: 2
      description: "Determines whether the destination address is incremented\n\t\t\t\t\t\t\t\tfor
        each DMA transfer."
      enum_values:
        0: NO_INCREMENT
        1: 1_X_WIDTH
        2: 2_X_WIDTH
        3: 4_X_WIDTH
    - !Field
      name: XFERCOUNT
      bit_offset: 16
      bit_width: 10
      description: "Total number of transfers to be performed, minus 1 encoded.\n\t\t\t\t\t\t\t\tThe
        number of bytes transferred is: (XFERCOUNT + 1) x data width (as\n\t\t\t\t\t\t\t\tdefined
        by the WIDTH field). The DMA controller uses this bit field\n\t\t\t\t\t\t\t\tduring
        transfer to count down. Hence, it cannot be used by software\n\t\t\t\t\t\t\t\tto
        read back the size of the transfer, for instance, in an interrupt\n\t\t\t\t\t\t\t\thandler.
        0x0 = a total of 1 transfer will be performed. 0x1 = a\n\t\t\t\t\t\t\t\ttotal
        of 2 transfers will be performed. ... 0x3FF = a total of 1,024\n\t\t\t\t\t\t\t\ttransfers
        will be performed."
    - !Field
      name: RESERVED
      bit_offset: 26
      bit_width: 6
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: XFERCFG1
    addr: 0x1c004418
    description: Transfer configuration register for DMA channel 0.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CFGVALID
      bit_offset: 0
      bit_width: 1
      description: "Configuration Valid flag. This bit indicates whether the\n\t\t\t\t\t\t\t\tcurrent
        channel descriptor is valid and can potentially be acted\n\t\t\t\t\t\t\t\tupon,
        if all other activation criteria are fulfilled."
      enum_values:
        0: NOT_VALID
        1: VALID
    - !Field
      name: RELOAD
      bit_offset: 1
      bit_width: 1
      description: "Indicates whether the channel's control structure will be\n\t\t\t\t\t\t\t\treloaded
        when the current descriptor is exhausted. Reloading allows\n\t\t\t\t\t\t\t\tping-pong
        and linked transfers."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: SWTRIG
      bit_offset: 2
      bit_width: 1
      description: Software Trigger.
      enum_values:
        0: NOT_SET
        1: SET
    - !Field
      name: CLRTRIG
      bit_offset: 3
      bit_width: 1
      description: Clear Trigger.
      enum_values:
        0: NOT_CLEARED
        1: CLEARED
    - !Field
      name: SETINTA
      bit_offset: 4
      bit_width: 1
      description: "Set Interrupt flag A for this channel. There is no hardware\n\t\t\t\t\t\t\t\tdistinction
        between interrupt A and B. They can be used by software\n\t\t\t\t\t\t\t\tto
        assist with more complex descriptor usage. By convention,\n\t\t\t\t\t\t\t\tinterrupt
        A may be used when only one interrupt flag is\n\t\t\t\t\t\t\t\tneeded."
      enum_values:
        0: NO_EFFECT
        1: SET
    - !Field
      name: SETINTB
      bit_offset: 5
      bit_width: 1
      description: "Set Interrupt flag B for this channel. There is no hardware\n\t\t\t\t\t\t\t\tdistinction
        between interrupt A and B. They can be used by software\n\t\t\t\t\t\t\t\tto
        assist with more complex descriptor usage. By convention,\n\t\t\t\t\t\t\t\tinterrupt
        A may be used when only one interrupt flag is\n\t\t\t\t\t\t\t\tneeded."
      enum_values:
        0: NO_EFFECT
        1: SET
    - !Field
      name: RESERVED
      bit_offset: 6
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: WIDTH
      bit_offset: 8
      bit_width: 2
      description: Transfer width used for this DMA channel.
      enum_values:
        0: 8_BIT
        1: 16_BIT
        2: 32_BIT
        3: RESERVED
    - !Field
      name: RESERVED
      bit_offset: 10
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SRCINC
      bit_offset: 12
      bit_width: 2
      description: "Determines whether the source address is incremented for\n\t\t\t\t\t\t\t\teach
        DMA transfer."
      enum_values:
        0: NO_INCREMENT
        1: 1_X_WIDTH
        2: 2_X_WIDTH
        3: 4_X_WIDTH
    - !Field
      name: DSTINC
      bit_offset: 14
      bit_width: 2
      description: "Determines whether the destination address is incremented\n\t\t\t\t\t\t\t\tfor
        each DMA transfer."
      enum_values:
        0: NO_INCREMENT
        1: 1_X_WIDTH
        2: 2_X_WIDTH
        3: 4_X_WIDTH
    - !Field
      name: XFERCOUNT
      bit_offset: 16
      bit_width: 10
      description: "Total number of transfers to be performed, minus 1 encoded.\n\t\t\t\t\t\t\t\tThe
        number of bytes transferred is: (XFERCOUNT + 1) x data width (as\n\t\t\t\t\t\t\t\tdefined
        by the WIDTH field). The DMA controller uses this bit field\n\t\t\t\t\t\t\t\tduring
        transfer to count down. Hence, it cannot be used by software\n\t\t\t\t\t\t\t\tto
        read back the size of the transfer, for instance, in an interrupt\n\t\t\t\t\t\t\t\thandler.
        0x0 = a total of 1 transfer will be performed. 0x1 = a\n\t\t\t\t\t\t\t\ttotal
        of 2 transfers will be performed. ... 0x3FF = a total of 1,024\n\t\t\t\t\t\t\t\ttransfers
        will be performed."
    - !Field
      name: RESERVED
      bit_offset: 26
      bit_width: 6
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: XFERCFG2
    addr: 0x1c004428
    description: Transfer configuration register for DMA channel 0.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CFGVALID
      bit_offset: 0
      bit_width: 1
      description: "Configuration Valid flag. This bit indicates whether the\n\t\t\t\t\t\t\t\tcurrent
        channel descriptor is valid and can potentially be acted\n\t\t\t\t\t\t\t\tupon,
        if all other activation criteria are fulfilled."
      enum_values:
        0: NOT_VALID
        1: VALID
    - !Field
      name: RELOAD
      bit_offset: 1
      bit_width: 1
      description: "Indicates whether the channel's control structure will be\n\t\t\t\t\t\t\t\treloaded
        when the current descriptor is exhausted. Reloading allows\n\t\t\t\t\t\t\t\tping-pong
        and linked transfers."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: SWTRIG
      bit_offset: 2
      bit_width: 1
      description: Software Trigger.
      enum_values:
        0: NOT_SET
        1: SET
    - !Field
      name: CLRTRIG
      bit_offset: 3
      bit_width: 1
      description: Clear Trigger.
      enum_values:
        0: NOT_CLEARED
        1: CLEARED
    - !Field
      name: SETINTA
      bit_offset: 4
      bit_width: 1
      description: "Set Interrupt flag A for this channel. There is no hardware\n\t\t\t\t\t\t\t\tdistinction
        between interrupt A and B. They can be used by software\n\t\t\t\t\t\t\t\tto
        assist with more complex descriptor usage. By convention,\n\t\t\t\t\t\t\t\tinterrupt
        A may be used when only one interrupt flag is\n\t\t\t\t\t\t\t\tneeded."
      enum_values:
        0: NO_EFFECT
        1: SET
    - !Field
      name: SETINTB
      bit_offset: 5
      bit_width: 1
      description: "Set Interrupt flag B for this channel. There is no hardware\n\t\t\t\t\t\t\t\tdistinction
        between interrupt A and B. They can be used by software\n\t\t\t\t\t\t\t\tto
        assist with more complex descriptor usage. By convention,\n\t\t\t\t\t\t\t\tinterrupt
        A may be used when only one interrupt flag is\n\t\t\t\t\t\t\t\tneeded."
      enum_values:
        0: NO_EFFECT
        1: SET
    - !Field
      name: RESERVED
      bit_offset: 6
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: WIDTH
      bit_offset: 8
      bit_width: 2
      description: Transfer width used for this DMA channel.
      enum_values:
        0: 8_BIT
        1: 16_BIT
        2: 32_BIT
        3: RESERVED
    - !Field
      name: RESERVED
      bit_offset: 10
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SRCINC
      bit_offset: 12
      bit_width: 2
      description: "Determines whether the source address is incremented for\n\t\t\t\t\t\t\t\teach
        DMA transfer."
      enum_values:
        0: NO_INCREMENT
        1: 1_X_WIDTH
        2: 2_X_WIDTH
        3: 4_X_WIDTH
    - !Field
      name: DSTINC
      bit_offset: 14
      bit_width: 2
      description: "Determines whether the destination address is incremented\n\t\t\t\t\t\t\t\tfor
        each DMA transfer."
      enum_values:
        0: NO_INCREMENT
        1: 1_X_WIDTH
        2: 2_X_WIDTH
        3: 4_X_WIDTH
    - !Field
      name: XFERCOUNT
      bit_offset: 16
      bit_width: 10
      description: "Total number of transfers to be performed, minus 1 encoded.\n\t\t\t\t\t\t\t\tThe
        number of bytes transferred is: (XFERCOUNT + 1) x data width (as\n\t\t\t\t\t\t\t\tdefined
        by the WIDTH field). The DMA controller uses this bit field\n\t\t\t\t\t\t\t\tduring
        transfer to count down. Hence, it cannot be used by software\n\t\t\t\t\t\t\t\tto
        read back the size of the transfer, for instance, in an interrupt\n\t\t\t\t\t\t\t\thandler.
        0x0 = a total of 1 transfer will be performed. 0x1 = a\n\t\t\t\t\t\t\t\ttotal
        of 2 transfers will be performed. ... 0x3FF = a total of 1,024\n\t\t\t\t\t\t\t\ttransfers
        will be performed."
    - !Field
      name: RESERVED
      bit_offset: 26
      bit_width: 6
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: XFERCFG3
    addr: 0x1c004438
    description: Transfer configuration register for DMA channel 0.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CFGVALID
      bit_offset: 0
      bit_width: 1
      description: "Configuration Valid flag. This bit indicates whether the\n\t\t\t\t\t\t\t\tcurrent
        channel descriptor is valid and can potentially be acted\n\t\t\t\t\t\t\t\tupon,
        if all other activation criteria are fulfilled."
      enum_values:
        0: NOT_VALID
        1: VALID
    - !Field
      name: RELOAD
      bit_offset: 1
      bit_width: 1
      description: "Indicates whether the channel's control structure will be\n\t\t\t\t\t\t\t\treloaded
        when the current descriptor is exhausted. Reloading allows\n\t\t\t\t\t\t\t\tping-pong
        and linked transfers."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: SWTRIG
      bit_offset: 2
      bit_width: 1
      description: Software Trigger.
      enum_values:
        0: NOT_SET
        1: SET
    - !Field
      name: CLRTRIG
      bit_offset: 3
      bit_width: 1
      description: Clear Trigger.
      enum_values:
        0: NOT_CLEARED
        1: CLEARED
    - !Field
      name: SETINTA
      bit_offset: 4
      bit_width: 1
      description: "Set Interrupt flag A for this channel. There is no hardware\n\t\t\t\t\t\t\t\tdistinction
        between interrupt A and B. They can be used by software\n\t\t\t\t\t\t\t\tto
        assist with more complex descriptor usage. By convention,\n\t\t\t\t\t\t\t\tinterrupt
        A may be used when only one interrupt flag is\n\t\t\t\t\t\t\t\tneeded."
      enum_values:
        0: NO_EFFECT
        1: SET
    - !Field
      name: SETINTB
      bit_offset: 5
      bit_width: 1
      description: "Set Interrupt flag B for this channel. There is no hardware\n\t\t\t\t\t\t\t\tdistinction
        between interrupt A and B. They can be used by software\n\t\t\t\t\t\t\t\tto
        assist with more complex descriptor usage. By convention,\n\t\t\t\t\t\t\t\tinterrupt
        A may be used when only one interrupt flag is\n\t\t\t\t\t\t\t\tneeded."
      enum_values:
        0: NO_EFFECT
        1: SET
    - !Field
      name: RESERVED
      bit_offset: 6
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: WIDTH
      bit_offset: 8
      bit_width: 2
      description: Transfer width used for this DMA channel.
      enum_values:
        0: 8_BIT
        1: 16_BIT
        2: 32_BIT
        3: RESERVED
    - !Field
      name: RESERVED
      bit_offset: 10
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SRCINC
      bit_offset: 12
      bit_width: 2
      description: "Determines whether the source address is incremented for\n\t\t\t\t\t\t\t\teach
        DMA transfer."
      enum_values:
        0: NO_INCREMENT
        1: 1_X_WIDTH
        2: 2_X_WIDTH
        3: 4_X_WIDTH
    - !Field
      name: DSTINC
      bit_offset: 14
      bit_width: 2
      description: "Determines whether the destination address is incremented\n\t\t\t\t\t\t\t\tfor
        each DMA transfer."
      enum_values:
        0: NO_INCREMENT
        1: 1_X_WIDTH
        2: 2_X_WIDTH
        3: 4_X_WIDTH
    - !Field
      name: XFERCOUNT
      bit_offset: 16
      bit_width: 10
      description: "Total number of transfers to be performed, minus 1 encoded.\n\t\t\t\t\t\t\t\tThe
        number of bytes transferred is: (XFERCOUNT + 1) x data width (as\n\t\t\t\t\t\t\t\tdefined
        by the WIDTH field). The DMA controller uses this bit field\n\t\t\t\t\t\t\t\tduring
        transfer to count down. Hence, it cannot be used by software\n\t\t\t\t\t\t\t\tto
        read back the size of the transfer, for instance, in an interrupt\n\t\t\t\t\t\t\t\thandler.
        0x0 = a total of 1 transfer will be performed. 0x1 = a\n\t\t\t\t\t\t\t\ttotal
        of 2 transfers will be performed. ... 0x3FF = a total of 1,024\n\t\t\t\t\t\t\t\ttransfers
        will be performed."
    - !Field
      name: RESERVED
      bit_offset: 26
      bit_width: 6
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: XFERCFG4
    addr: 0x1c004448
    description: Transfer configuration register for DMA channel 0.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CFGVALID
      bit_offset: 0
      bit_width: 1
      description: "Configuration Valid flag. This bit indicates whether the\n\t\t\t\t\t\t\t\tcurrent
        channel descriptor is valid and can potentially be acted\n\t\t\t\t\t\t\t\tupon,
        if all other activation criteria are fulfilled."
      enum_values:
        0: NOT_VALID
        1: VALID
    - !Field
      name: RELOAD
      bit_offset: 1
      bit_width: 1
      description: "Indicates whether the channel's control structure will be\n\t\t\t\t\t\t\t\treloaded
        when the current descriptor is exhausted. Reloading allows\n\t\t\t\t\t\t\t\tping-pong
        and linked transfers."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: SWTRIG
      bit_offset: 2
      bit_width: 1
      description: Software Trigger.
      enum_values:
        0: NOT_SET
        1: SET
    - !Field
      name: CLRTRIG
      bit_offset: 3
      bit_width: 1
      description: Clear Trigger.
      enum_values:
        0: NOT_CLEARED
        1: CLEARED
    - !Field
      name: SETINTA
      bit_offset: 4
      bit_width: 1
      description: "Set Interrupt flag A for this channel. There is no hardware\n\t\t\t\t\t\t\t\tdistinction
        between interrupt A and B. They can be used by software\n\t\t\t\t\t\t\t\tto
        assist with more complex descriptor usage. By convention,\n\t\t\t\t\t\t\t\tinterrupt
        A may be used when only one interrupt flag is\n\t\t\t\t\t\t\t\tneeded."
      enum_values:
        0: NO_EFFECT
        1: SET
    - !Field
      name: SETINTB
      bit_offset: 5
      bit_width: 1
      description: "Set Interrupt flag B for this channel. There is no hardware\n\t\t\t\t\t\t\t\tdistinction
        between interrupt A and B. They can be used by software\n\t\t\t\t\t\t\t\tto
        assist with more complex descriptor usage. By convention,\n\t\t\t\t\t\t\t\tinterrupt
        A may be used when only one interrupt flag is\n\t\t\t\t\t\t\t\tneeded."
      enum_values:
        0: NO_EFFECT
        1: SET
    - !Field
      name: RESERVED
      bit_offset: 6
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: WIDTH
      bit_offset: 8
      bit_width: 2
      description: Transfer width used for this DMA channel.
      enum_values:
        0: 8_BIT
        1: 16_BIT
        2: 32_BIT
        3: RESERVED
    - !Field
      name: RESERVED
      bit_offset: 10
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SRCINC
      bit_offset: 12
      bit_width: 2
      description: "Determines whether the source address is incremented for\n\t\t\t\t\t\t\t\teach
        DMA transfer."
      enum_values:
        0: NO_INCREMENT
        1: 1_X_WIDTH
        2: 2_X_WIDTH
        3: 4_X_WIDTH
    - !Field
      name: DSTINC
      bit_offset: 14
      bit_width: 2
      description: "Determines whether the destination address is incremented\n\t\t\t\t\t\t\t\tfor
        each DMA transfer."
      enum_values:
        0: NO_INCREMENT
        1: 1_X_WIDTH
        2: 2_X_WIDTH
        3: 4_X_WIDTH
    - !Field
      name: XFERCOUNT
      bit_offset: 16
      bit_width: 10
      description: "Total number of transfers to be performed, minus 1 encoded.\n\t\t\t\t\t\t\t\tThe
        number of bytes transferred is: (XFERCOUNT + 1) x data width (as\n\t\t\t\t\t\t\t\tdefined
        by the WIDTH field). The DMA controller uses this bit field\n\t\t\t\t\t\t\t\tduring
        transfer to count down. Hence, it cannot be used by software\n\t\t\t\t\t\t\t\tto
        read back the size of the transfer, for instance, in an interrupt\n\t\t\t\t\t\t\t\thandler.
        0x0 = a total of 1 transfer will be performed. 0x1 = a\n\t\t\t\t\t\t\t\ttotal
        of 2 transfers will be performed. ... 0x3FF = a total of 1,024\n\t\t\t\t\t\t\t\ttransfers
        will be performed."
    - !Field
      name: RESERVED
      bit_offset: 26
      bit_width: 6
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: XFERCFG5
    addr: 0x1c004458
    description: Transfer configuration register for DMA channel 0.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CFGVALID
      bit_offset: 0
      bit_width: 1
      description: "Configuration Valid flag. This bit indicates whether the\n\t\t\t\t\t\t\t\tcurrent
        channel descriptor is valid and can potentially be acted\n\t\t\t\t\t\t\t\tupon,
        if all other activation criteria are fulfilled."
      enum_values:
        0: NOT_VALID
        1: VALID
    - !Field
      name: RELOAD
      bit_offset: 1
      bit_width: 1
      description: "Indicates whether the channel's control structure will be\n\t\t\t\t\t\t\t\treloaded
        when the current descriptor is exhausted. Reloading allows\n\t\t\t\t\t\t\t\tping-pong
        and linked transfers."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: SWTRIG
      bit_offset: 2
      bit_width: 1
      description: Software Trigger.
      enum_values:
        0: NOT_SET
        1: SET
    - !Field
      name: CLRTRIG
      bit_offset: 3
      bit_width: 1
      description: Clear Trigger.
      enum_values:
        0: NOT_CLEARED
        1: CLEARED
    - !Field
      name: SETINTA
      bit_offset: 4
      bit_width: 1
      description: "Set Interrupt flag A for this channel. There is no hardware\n\t\t\t\t\t\t\t\tdistinction
        between interrupt A and B. They can be used by software\n\t\t\t\t\t\t\t\tto
        assist with more complex descriptor usage. By convention,\n\t\t\t\t\t\t\t\tinterrupt
        A may be used when only one interrupt flag is\n\t\t\t\t\t\t\t\tneeded."
      enum_values:
        0: NO_EFFECT
        1: SET
    - !Field
      name: SETINTB
      bit_offset: 5
      bit_width: 1
      description: "Set Interrupt flag B for this channel. There is no hardware\n\t\t\t\t\t\t\t\tdistinction
        between interrupt A and B. They can be used by software\n\t\t\t\t\t\t\t\tto
        assist with more complex descriptor usage. By convention,\n\t\t\t\t\t\t\t\tinterrupt
        A may be used when only one interrupt flag is\n\t\t\t\t\t\t\t\tneeded."
      enum_values:
        0: NO_EFFECT
        1: SET
    - !Field
      name: RESERVED
      bit_offset: 6
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: WIDTH
      bit_offset: 8
      bit_width: 2
      description: Transfer width used for this DMA channel.
      enum_values:
        0: 8_BIT
        1: 16_BIT
        2: 32_BIT
        3: RESERVED
    - !Field
      name: RESERVED
      bit_offset: 10
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SRCINC
      bit_offset: 12
      bit_width: 2
      description: "Determines whether the source address is incremented for\n\t\t\t\t\t\t\t\teach
        DMA transfer."
      enum_values:
        0: NO_INCREMENT
        1: 1_X_WIDTH
        2: 2_X_WIDTH
        3: 4_X_WIDTH
    - !Field
      name: DSTINC
      bit_offset: 14
      bit_width: 2
      description: "Determines whether the destination address is incremented\n\t\t\t\t\t\t\t\tfor
        each DMA transfer."
      enum_values:
        0: NO_INCREMENT
        1: 1_X_WIDTH
        2: 2_X_WIDTH
        3: 4_X_WIDTH
    - !Field
      name: XFERCOUNT
      bit_offset: 16
      bit_width: 10
      description: "Total number of transfers to be performed, minus 1 encoded.\n\t\t\t\t\t\t\t\tThe
        number of bytes transferred is: (XFERCOUNT + 1) x data width (as\n\t\t\t\t\t\t\t\tdefined
        by the WIDTH field). The DMA controller uses this bit field\n\t\t\t\t\t\t\t\tduring
        transfer to count down. Hence, it cannot be used by software\n\t\t\t\t\t\t\t\tto
        read back the size of the transfer, for instance, in an interrupt\n\t\t\t\t\t\t\t\thandler.
        0x0 = a total of 1 transfer will be performed. 0x1 = a\n\t\t\t\t\t\t\t\ttotal
        of 2 transfers will be performed. ... 0x3FF = a total of 1,024\n\t\t\t\t\t\t\t\ttransfers
        will be performed."
    - !Field
      name: RESERVED
      bit_offset: 26
      bit_width: 6
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: XFERCFG6
    addr: 0x1c004468
    description: Transfer configuration register for DMA channel 0.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CFGVALID
      bit_offset: 0
      bit_width: 1
      description: "Configuration Valid flag. This bit indicates whether the\n\t\t\t\t\t\t\t\tcurrent
        channel descriptor is valid and can potentially be acted\n\t\t\t\t\t\t\t\tupon,
        if all other activation criteria are fulfilled."
      enum_values:
        0: NOT_VALID
        1: VALID
    - !Field
      name: RELOAD
      bit_offset: 1
      bit_width: 1
      description: "Indicates whether the channel's control structure will be\n\t\t\t\t\t\t\t\treloaded
        when the current descriptor is exhausted. Reloading allows\n\t\t\t\t\t\t\t\tping-pong
        and linked transfers."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: SWTRIG
      bit_offset: 2
      bit_width: 1
      description: Software Trigger.
      enum_values:
        0: NOT_SET
        1: SET
    - !Field
      name: CLRTRIG
      bit_offset: 3
      bit_width: 1
      description: Clear Trigger.
      enum_values:
        0: NOT_CLEARED
        1: CLEARED
    - !Field
      name: SETINTA
      bit_offset: 4
      bit_width: 1
      description: "Set Interrupt flag A for this channel. There is no hardware\n\t\t\t\t\t\t\t\tdistinction
        between interrupt A and B. They can be used by software\n\t\t\t\t\t\t\t\tto
        assist with more complex descriptor usage. By convention,\n\t\t\t\t\t\t\t\tinterrupt
        A may be used when only one interrupt flag is\n\t\t\t\t\t\t\t\tneeded."
      enum_values:
        0: NO_EFFECT
        1: SET
    - !Field
      name: SETINTB
      bit_offset: 5
      bit_width: 1
      description: "Set Interrupt flag B for this channel. There is no hardware\n\t\t\t\t\t\t\t\tdistinction
        between interrupt A and B. They can be used by software\n\t\t\t\t\t\t\t\tto
        assist with more complex descriptor usage. By convention,\n\t\t\t\t\t\t\t\tinterrupt
        A may be used when only one interrupt flag is\n\t\t\t\t\t\t\t\tneeded."
      enum_values:
        0: NO_EFFECT
        1: SET
    - !Field
      name: RESERVED
      bit_offset: 6
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: WIDTH
      bit_offset: 8
      bit_width: 2
      description: Transfer width used for this DMA channel.
      enum_values:
        0: 8_BIT
        1: 16_BIT
        2: 32_BIT
        3: RESERVED
    - !Field
      name: RESERVED
      bit_offset: 10
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SRCINC
      bit_offset: 12
      bit_width: 2
      description: "Determines whether the source address is incremented for\n\t\t\t\t\t\t\t\teach
        DMA transfer."
      enum_values:
        0: NO_INCREMENT
        1: 1_X_WIDTH
        2: 2_X_WIDTH
        3: 4_X_WIDTH
    - !Field
      name: DSTINC
      bit_offset: 14
      bit_width: 2
      description: "Determines whether the destination address is incremented\n\t\t\t\t\t\t\t\tfor
        each DMA transfer."
      enum_values:
        0: NO_INCREMENT
        1: 1_X_WIDTH
        2: 2_X_WIDTH
        3: 4_X_WIDTH
    - !Field
      name: XFERCOUNT
      bit_offset: 16
      bit_width: 10
      description: "Total number of transfers to be performed, minus 1 encoded.\n\t\t\t\t\t\t\t\tThe
        number of bytes transferred is: (XFERCOUNT + 1) x data width (as\n\t\t\t\t\t\t\t\tdefined
        by the WIDTH field). The DMA controller uses this bit field\n\t\t\t\t\t\t\t\tduring
        transfer to count down. Hence, it cannot be used by software\n\t\t\t\t\t\t\t\tto
        read back the size of the transfer, for instance, in an interrupt\n\t\t\t\t\t\t\t\thandler.
        0x0 = a total of 1 transfer will be performed. 0x1 = a\n\t\t\t\t\t\t\t\ttotal
        of 2 transfers will be performed. ... 0x3FF = a total of 1,024\n\t\t\t\t\t\t\t\ttransfers
        will be performed."
    - !Field
      name: RESERVED
      bit_offset: 26
      bit_width: 6
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: XFERCFG7
    addr: 0x1c004478
    description: Transfer configuration register for DMA channel 0.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CFGVALID
      bit_offset: 0
      bit_width: 1
      description: "Configuration Valid flag. This bit indicates whether the\n\t\t\t\t\t\t\t\tcurrent
        channel descriptor is valid and can potentially be acted\n\t\t\t\t\t\t\t\tupon,
        if all other activation criteria are fulfilled."
      enum_values:
        0: NOT_VALID
        1: VALID
    - !Field
      name: RELOAD
      bit_offset: 1
      bit_width: 1
      description: "Indicates whether the channel's control structure will be\n\t\t\t\t\t\t\t\treloaded
        when the current descriptor is exhausted. Reloading allows\n\t\t\t\t\t\t\t\tping-pong
        and linked transfers."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: SWTRIG
      bit_offset: 2
      bit_width: 1
      description: Software Trigger.
      enum_values:
        0: NOT_SET
        1: SET
    - !Field
      name: CLRTRIG
      bit_offset: 3
      bit_width: 1
      description: Clear Trigger.
      enum_values:
        0: NOT_CLEARED
        1: CLEARED
    - !Field
      name: SETINTA
      bit_offset: 4
      bit_width: 1
      description: "Set Interrupt flag A for this channel. There is no hardware\n\t\t\t\t\t\t\t\tdistinction
        between interrupt A and B. They can be used by software\n\t\t\t\t\t\t\t\tto
        assist with more complex descriptor usage. By convention,\n\t\t\t\t\t\t\t\tinterrupt
        A may be used when only one interrupt flag is\n\t\t\t\t\t\t\t\tneeded."
      enum_values:
        0: NO_EFFECT
        1: SET
    - !Field
      name: SETINTB
      bit_offset: 5
      bit_width: 1
      description: "Set Interrupt flag B for this channel. There is no hardware\n\t\t\t\t\t\t\t\tdistinction
        between interrupt A and B. They can be used by software\n\t\t\t\t\t\t\t\tto
        assist with more complex descriptor usage. By convention,\n\t\t\t\t\t\t\t\tinterrupt
        A may be used when only one interrupt flag is\n\t\t\t\t\t\t\t\tneeded."
      enum_values:
        0: NO_EFFECT
        1: SET
    - !Field
      name: RESERVED
      bit_offset: 6
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: WIDTH
      bit_offset: 8
      bit_width: 2
      description: Transfer width used for this DMA channel.
      enum_values:
        0: 8_BIT
        1: 16_BIT
        2: 32_BIT
        3: RESERVED
    - !Field
      name: RESERVED
      bit_offset: 10
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SRCINC
      bit_offset: 12
      bit_width: 2
      description: "Determines whether the source address is incremented for\n\t\t\t\t\t\t\t\teach
        DMA transfer."
      enum_values:
        0: NO_INCREMENT
        1: 1_X_WIDTH
        2: 2_X_WIDTH
        3: 4_X_WIDTH
    - !Field
      name: DSTINC
      bit_offset: 14
      bit_width: 2
      description: "Determines whether the destination address is incremented\n\t\t\t\t\t\t\t\tfor
        each DMA transfer."
      enum_values:
        0: NO_INCREMENT
        1: 1_X_WIDTH
        2: 2_X_WIDTH
        3: 4_X_WIDTH
    - !Field
      name: XFERCOUNT
      bit_offset: 16
      bit_width: 10
      description: "Total number of transfers to be performed, minus 1 encoded.\n\t\t\t\t\t\t\t\tThe
        number of bytes transferred is: (XFERCOUNT + 1) x data width (as\n\t\t\t\t\t\t\t\tdefined
        by the WIDTH field). The DMA controller uses this bit field\n\t\t\t\t\t\t\t\tduring
        transfer to count down. Hence, it cannot be used by software\n\t\t\t\t\t\t\t\tto
        read back the size of the transfer, for instance, in an interrupt\n\t\t\t\t\t\t\t\thandler.
        0x0 = a total of 1 transfer will be performed. 0x1 = a\n\t\t\t\t\t\t\t\ttotal
        of 2 transfers will be performed. ... 0x3FF = a total of 1,024\n\t\t\t\t\t\t\t\ttransfers
        will be performed."
    - !Field
      name: RESERVED
      bit_offset: 26
      bit_width: 6
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: XFERCFG8
    addr: 0x1c004488
    description: Transfer configuration register for DMA channel 0.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CFGVALID
      bit_offset: 0
      bit_width: 1
      description: "Configuration Valid flag. This bit indicates whether the\n\t\t\t\t\t\t\t\tcurrent
        channel descriptor is valid and can potentially be acted\n\t\t\t\t\t\t\t\tupon,
        if all other activation criteria are fulfilled."
      enum_values:
        0: NOT_VALID
        1: VALID
    - !Field
      name: RELOAD
      bit_offset: 1
      bit_width: 1
      description: "Indicates whether the channel's control structure will be\n\t\t\t\t\t\t\t\treloaded
        when the current descriptor is exhausted. Reloading allows\n\t\t\t\t\t\t\t\tping-pong
        and linked transfers."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: SWTRIG
      bit_offset: 2
      bit_width: 1
      description: Software Trigger.
      enum_values:
        0: NOT_SET
        1: SET
    - !Field
      name: CLRTRIG
      bit_offset: 3
      bit_width: 1
      description: Clear Trigger.
      enum_values:
        0: NOT_CLEARED
        1: CLEARED
    - !Field
      name: SETINTA
      bit_offset: 4
      bit_width: 1
      description: "Set Interrupt flag A for this channel. There is no hardware\n\t\t\t\t\t\t\t\tdistinction
        between interrupt A and B. They can be used by software\n\t\t\t\t\t\t\t\tto
        assist with more complex descriptor usage. By convention,\n\t\t\t\t\t\t\t\tinterrupt
        A may be used when only one interrupt flag is\n\t\t\t\t\t\t\t\tneeded."
      enum_values:
        0: NO_EFFECT
        1: SET
    - !Field
      name: SETINTB
      bit_offset: 5
      bit_width: 1
      description: "Set Interrupt flag B for this channel. There is no hardware\n\t\t\t\t\t\t\t\tdistinction
        between interrupt A and B. They can be used by software\n\t\t\t\t\t\t\t\tto
        assist with more complex descriptor usage. By convention,\n\t\t\t\t\t\t\t\tinterrupt
        A may be used when only one interrupt flag is\n\t\t\t\t\t\t\t\tneeded."
      enum_values:
        0: NO_EFFECT
        1: SET
    - !Field
      name: RESERVED
      bit_offset: 6
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: WIDTH
      bit_offset: 8
      bit_width: 2
      description: Transfer width used for this DMA channel.
      enum_values:
        0: 8_BIT
        1: 16_BIT
        2: 32_BIT
        3: RESERVED
    - !Field
      name: RESERVED
      bit_offset: 10
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SRCINC
      bit_offset: 12
      bit_width: 2
      description: "Determines whether the source address is incremented for\n\t\t\t\t\t\t\t\teach
        DMA transfer."
      enum_values:
        0: NO_INCREMENT
        1: 1_X_WIDTH
        2: 2_X_WIDTH
        3: 4_X_WIDTH
    - !Field
      name: DSTINC
      bit_offset: 14
      bit_width: 2
      description: "Determines whether the destination address is incremented\n\t\t\t\t\t\t\t\tfor
        each DMA transfer."
      enum_values:
        0: NO_INCREMENT
        1: 1_X_WIDTH
        2: 2_X_WIDTH
        3: 4_X_WIDTH
    - !Field
      name: XFERCOUNT
      bit_offset: 16
      bit_width: 10
      description: "Total number of transfers to be performed, minus 1 encoded.\n\t\t\t\t\t\t\t\tThe
        number of bytes transferred is: (XFERCOUNT + 1) x data width (as\n\t\t\t\t\t\t\t\tdefined
        by the WIDTH field). The DMA controller uses this bit field\n\t\t\t\t\t\t\t\tduring
        transfer to count down. Hence, it cannot be used by software\n\t\t\t\t\t\t\t\tto
        read back the size of the transfer, for instance, in an interrupt\n\t\t\t\t\t\t\t\thandler.
        0x0 = a total of 1 transfer will be performed. 0x1 = a\n\t\t\t\t\t\t\t\ttotal
        of 2 transfers will be performed. ... 0x3FF = a total of 1,024\n\t\t\t\t\t\t\t\ttransfers
        will be performed."
    - !Field
      name: RESERVED
      bit_offset: 26
      bit_width: 6
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: XFERCFG9
    addr: 0x1c004498
    description: Transfer configuration register for DMA channel 0.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CFGVALID
      bit_offset: 0
      bit_width: 1
      description: "Configuration Valid flag. This bit indicates whether the\n\t\t\t\t\t\t\t\tcurrent
        channel descriptor is valid and can potentially be acted\n\t\t\t\t\t\t\t\tupon,
        if all other activation criteria are fulfilled."
      enum_values:
        0: NOT_VALID
        1: VALID
    - !Field
      name: RELOAD
      bit_offset: 1
      bit_width: 1
      description: "Indicates whether the channel's control structure will be\n\t\t\t\t\t\t\t\treloaded
        when the current descriptor is exhausted. Reloading allows\n\t\t\t\t\t\t\t\tping-pong
        and linked transfers."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: SWTRIG
      bit_offset: 2
      bit_width: 1
      description: Software Trigger.
      enum_values:
        0: NOT_SET
        1: SET
    - !Field
      name: CLRTRIG
      bit_offset: 3
      bit_width: 1
      description: Clear Trigger.
      enum_values:
        0: NOT_CLEARED
        1: CLEARED
    - !Field
      name: SETINTA
      bit_offset: 4
      bit_width: 1
      description: "Set Interrupt flag A for this channel. There is no hardware\n\t\t\t\t\t\t\t\tdistinction
        between interrupt A and B. They can be used by software\n\t\t\t\t\t\t\t\tto
        assist with more complex descriptor usage. By convention,\n\t\t\t\t\t\t\t\tinterrupt
        A may be used when only one interrupt flag is\n\t\t\t\t\t\t\t\tneeded."
      enum_values:
        0: NO_EFFECT
        1: SET
    - !Field
      name: SETINTB
      bit_offset: 5
      bit_width: 1
      description: "Set Interrupt flag B for this channel. There is no hardware\n\t\t\t\t\t\t\t\tdistinction
        between interrupt A and B. They can be used by software\n\t\t\t\t\t\t\t\tto
        assist with more complex descriptor usage. By convention,\n\t\t\t\t\t\t\t\tinterrupt
        A may be used when only one interrupt flag is\n\t\t\t\t\t\t\t\tneeded."
      enum_values:
        0: NO_EFFECT
        1: SET
    - !Field
      name: RESERVED
      bit_offset: 6
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: WIDTH
      bit_offset: 8
      bit_width: 2
      description: Transfer width used for this DMA channel.
      enum_values:
        0: 8_BIT
        1: 16_BIT
        2: 32_BIT
        3: RESERVED
    - !Field
      name: RESERVED
      bit_offset: 10
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SRCINC
      bit_offset: 12
      bit_width: 2
      description: "Determines whether the source address is incremented for\n\t\t\t\t\t\t\t\teach
        DMA transfer."
      enum_values:
        0: NO_INCREMENT
        1: 1_X_WIDTH
        2: 2_X_WIDTH
        3: 4_X_WIDTH
    - !Field
      name: DSTINC
      bit_offset: 14
      bit_width: 2
      description: "Determines whether the destination address is incremented\n\t\t\t\t\t\t\t\tfor
        each DMA transfer."
      enum_values:
        0: NO_INCREMENT
        1: 1_X_WIDTH
        2: 2_X_WIDTH
        3: 4_X_WIDTH
    - !Field
      name: XFERCOUNT
      bit_offset: 16
      bit_width: 10
      description: "Total number of transfers to be performed, minus 1 encoded.\n\t\t\t\t\t\t\t\tThe
        number of bytes transferred is: (XFERCOUNT + 1) x data width (as\n\t\t\t\t\t\t\t\tdefined
        by the WIDTH field). The DMA controller uses this bit field\n\t\t\t\t\t\t\t\tduring
        transfer to count down. Hence, it cannot be used by software\n\t\t\t\t\t\t\t\tto
        read back the size of the transfer, for instance, in an interrupt\n\t\t\t\t\t\t\t\thandler.
        0x0 = a total of 1 transfer will be performed. 0x1 = a\n\t\t\t\t\t\t\t\ttotal
        of 2 transfers will be performed. ... 0x3FF = a total of 1,024\n\t\t\t\t\t\t\t\ttransfers
        will be performed."
    - !Field
      name: RESERVED
      bit_offset: 26
      bit_width: 6
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: XFERCFG10
    addr: 0x1c0044a8
    description: Transfer configuration register for DMA channel 0.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CFGVALID
      bit_offset: 0
      bit_width: 1
      description: "Configuration Valid flag. This bit indicates whether the\n\t\t\t\t\t\t\t\tcurrent
        channel descriptor is valid and can potentially be acted\n\t\t\t\t\t\t\t\tupon,
        if all other activation criteria are fulfilled."
      enum_values:
        0: NOT_VALID
        1: VALID
    - !Field
      name: RELOAD
      bit_offset: 1
      bit_width: 1
      description: "Indicates whether the channel's control structure will be\n\t\t\t\t\t\t\t\treloaded
        when the current descriptor is exhausted. Reloading allows\n\t\t\t\t\t\t\t\tping-pong
        and linked transfers."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: SWTRIG
      bit_offset: 2
      bit_width: 1
      description: Software Trigger.
      enum_values:
        0: NOT_SET
        1: SET
    - !Field
      name: CLRTRIG
      bit_offset: 3
      bit_width: 1
      description: Clear Trigger.
      enum_values:
        0: NOT_CLEARED
        1: CLEARED
    - !Field
      name: SETINTA
      bit_offset: 4
      bit_width: 1
      description: "Set Interrupt flag A for this channel. There is no hardware\n\t\t\t\t\t\t\t\tdistinction
        between interrupt A and B. They can be used by software\n\t\t\t\t\t\t\t\tto
        assist with more complex descriptor usage. By convention,\n\t\t\t\t\t\t\t\tinterrupt
        A may be used when only one interrupt flag is\n\t\t\t\t\t\t\t\tneeded."
      enum_values:
        0: NO_EFFECT
        1: SET
    - !Field
      name: SETINTB
      bit_offset: 5
      bit_width: 1
      description: "Set Interrupt flag B for this channel. There is no hardware\n\t\t\t\t\t\t\t\tdistinction
        between interrupt A and B. They can be used by software\n\t\t\t\t\t\t\t\tto
        assist with more complex descriptor usage. By convention,\n\t\t\t\t\t\t\t\tinterrupt
        A may be used when only one interrupt flag is\n\t\t\t\t\t\t\t\tneeded."
      enum_values:
        0: NO_EFFECT
        1: SET
    - !Field
      name: RESERVED
      bit_offset: 6
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: WIDTH
      bit_offset: 8
      bit_width: 2
      description: Transfer width used for this DMA channel.
      enum_values:
        0: 8_BIT
        1: 16_BIT
        2: 32_BIT
        3: RESERVED
    - !Field
      name: RESERVED
      bit_offset: 10
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SRCINC
      bit_offset: 12
      bit_width: 2
      description: "Determines whether the source address is incremented for\n\t\t\t\t\t\t\t\teach
        DMA transfer."
      enum_values:
        0: NO_INCREMENT
        1: 1_X_WIDTH
        2: 2_X_WIDTH
        3: 4_X_WIDTH
    - !Field
      name: DSTINC
      bit_offset: 14
      bit_width: 2
      description: "Determines whether the destination address is incremented\n\t\t\t\t\t\t\t\tfor
        each DMA transfer."
      enum_values:
        0: NO_INCREMENT
        1: 1_X_WIDTH
        2: 2_X_WIDTH
        3: 4_X_WIDTH
    - !Field
      name: XFERCOUNT
      bit_offset: 16
      bit_width: 10
      description: "Total number of transfers to be performed, minus 1 encoded.\n\t\t\t\t\t\t\t\tThe
        number of bytes transferred is: (XFERCOUNT + 1) x data width (as\n\t\t\t\t\t\t\t\tdefined
        by the WIDTH field). The DMA controller uses this bit field\n\t\t\t\t\t\t\t\tduring
        transfer to count down. Hence, it cannot be used by software\n\t\t\t\t\t\t\t\tto
        read back the size of the transfer, for instance, in an interrupt\n\t\t\t\t\t\t\t\thandler.
        0x0 = a total of 1 transfer will be performed. 0x1 = a\n\t\t\t\t\t\t\t\ttotal
        of 2 transfers will be performed. ... 0x3FF = a total of 1,024\n\t\t\t\t\t\t\t\ttransfers
        will be performed."
    - !Field
      name: RESERVED
      bit_offset: 26
      bit_width: 6
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: XFERCFG11
    addr: 0x1c0044b8
    description: Transfer configuration register for DMA channel 0.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CFGVALID
      bit_offset: 0
      bit_width: 1
      description: "Configuration Valid flag. This bit indicates whether the\n\t\t\t\t\t\t\t\tcurrent
        channel descriptor is valid and can potentially be acted\n\t\t\t\t\t\t\t\tupon,
        if all other activation criteria are fulfilled."
      enum_values:
        0: NOT_VALID
        1: VALID
    - !Field
      name: RELOAD
      bit_offset: 1
      bit_width: 1
      description: "Indicates whether the channel's control structure will be\n\t\t\t\t\t\t\t\treloaded
        when the current descriptor is exhausted. Reloading allows\n\t\t\t\t\t\t\t\tping-pong
        and linked transfers."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: SWTRIG
      bit_offset: 2
      bit_width: 1
      description: Software Trigger.
      enum_values:
        0: NOT_SET
        1: SET
    - !Field
      name: CLRTRIG
      bit_offset: 3
      bit_width: 1
      description: Clear Trigger.
      enum_values:
        0: NOT_CLEARED
        1: CLEARED
    - !Field
      name: SETINTA
      bit_offset: 4
      bit_width: 1
      description: "Set Interrupt flag A for this channel. There is no hardware\n\t\t\t\t\t\t\t\tdistinction
        between interrupt A and B. They can be used by software\n\t\t\t\t\t\t\t\tto
        assist with more complex descriptor usage. By convention,\n\t\t\t\t\t\t\t\tinterrupt
        A may be used when only one interrupt flag is\n\t\t\t\t\t\t\t\tneeded."
      enum_values:
        0: NO_EFFECT
        1: SET
    - !Field
      name: SETINTB
      bit_offset: 5
      bit_width: 1
      description: "Set Interrupt flag B for this channel. There is no hardware\n\t\t\t\t\t\t\t\tdistinction
        between interrupt A and B. They can be used by software\n\t\t\t\t\t\t\t\tto
        assist with more complex descriptor usage. By convention,\n\t\t\t\t\t\t\t\tinterrupt
        A may be used when only one interrupt flag is\n\t\t\t\t\t\t\t\tneeded."
      enum_values:
        0: NO_EFFECT
        1: SET
    - !Field
      name: RESERVED
      bit_offset: 6
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: WIDTH
      bit_offset: 8
      bit_width: 2
      description: Transfer width used for this DMA channel.
      enum_values:
        0: 8_BIT
        1: 16_BIT
        2: 32_BIT
        3: RESERVED
    - !Field
      name: RESERVED
      bit_offset: 10
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SRCINC
      bit_offset: 12
      bit_width: 2
      description: "Determines whether the source address is incremented for\n\t\t\t\t\t\t\t\teach
        DMA transfer."
      enum_values:
        0: NO_INCREMENT
        1: 1_X_WIDTH
        2: 2_X_WIDTH
        3: 4_X_WIDTH
    - !Field
      name: DSTINC
      bit_offset: 14
      bit_width: 2
      description: "Determines whether the destination address is incremented\n\t\t\t\t\t\t\t\tfor
        each DMA transfer."
      enum_values:
        0: NO_INCREMENT
        1: 1_X_WIDTH
        2: 2_X_WIDTH
        3: 4_X_WIDTH
    - !Field
      name: XFERCOUNT
      bit_offset: 16
      bit_width: 10
      description: "Total number of transfers to be performed, minus 1 encoded.\n\t\t\t\t\t\t\t\tThe
        number of bytes transferred is: (XFERCOUNT + 1) x data width (as\n\t\t\t\t\t\t\t\tdefined
        by the WIDTH field). The DMA controller uses this bit field\n\t\t\t\t\t\t\t\tduring
        transfer to count down. Hence, it cannot be used by software\n\t\t\t\t\t\t\t\tto
        read back the size of the transfer, for instance, in an interrupt\n\t\t\t\t\t\t\t\thandler.
        0x0 = a total of 1 transfer will be performed. 0x1 = a\n\t\t\t\t\t\t\t\ttotal
        of 2 transfers will be performed. ... 0x3FF = a total of 1,024\n\t\t\t\t\t\t\t\ttransfers
        will be performed."
    - !Field
      name: RESERVED
      bit_offset: 26
      bit_width: 6
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: XFERCFG12
    addr: 0x1c0044c8
    description: Transfer configuration register for DMA channel 0.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CFGVALID
      bit_offset: 0
      bit_width: 1
      description: "Configuration Valid flag. This bit indicates whether the\n\t\t\t\t\t\t\t\tcurrent
        channel descriptor is valid and can potentially be acted\n\t\t\t\t\t\t\t\tupon,
        if all other activation criteria are fulfilled."
      enum_values:
        0: NOT_VALID
        1: VALID
    - !Field
      name: RELOAD
      bit_offset: 1
      bit_width: 1
      description: "Indicates whether the channel's control structure will be\n\t\t\t\t\t\t\t\treloaded
        when the current descriptor is exhausted. Reloading allows\n\t\t\t\t\t\t\t\tping-pong
        and linked transfers."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: SWTRIG
      bit_offset: 2
      bit_width: 1
      description: Software Trigger.
      enum_values:
        0: NOT_SET
        1: SET
    - !Field
      name: CLRTRIG
      bit_offset: 3
      bit_width: 1
      description: Clear Trigger.
      enum_values:
        0: NOT_CLEARED
        1: CLEARED
    - !Field
      name: SETINTA
      bit_offset: 4
      bit_width: 1
      description: "Set Interrupt flag A for this channel. There is no hardware\n\t\t\t\t\t\t\t\tdistinction
        between interrupt A and B. They can be used by software\n\t\t\t\t\t\t\t\tto
        assist with more complex descriptor usage. By convention,\n\t\t\t\t\t\t\t\tinterrupt
        A may be used when only one interrupt flag is\n\t\t\t\t\t\t\t\tneeded."
      enum_values:
        0: NO_EFFECT
        1: SET
    - !Field
      name: SETINTB
      bit_offset: 5
      bit_width: 1
      description: "Set Interrupt flag B for this channel. There is no hardware\n\t\t\t\t\t\t\t\tdistinction
        between interrupt A and B. They can be used by software\n\t\t\t\t\t\t\t\tto
        assist with more complex descriptor usage. By convention,\n\t\t\t\t\t\t\t\tinterrupt
        A may be used when only one interrupt flag is\n\t\t\t\t\t\t\t\tneeded."
      enum_values:
        0: NO_EFFECT
        1: SET
    - !Field
      name: RESERVED
      bit_offset: 6
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: WIDTH
      bit_offset: 8
      bit_width: 2
      description: Transfer width used for this DMA channel.
      enum_values:
        0: 8_BIT
        1: 16_BIT
        2: 32_BIT
        3: RESERVED
    - !Field
      name: RESERVED
      bit_offset: 10
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SRCINC
      bit_offset: 12
      bit_width: 2
      description: "Determines whether the source address is incremented for\n\t\t\t\t\t\t\t\teach
        DMA transfer."
      enum_values:
        0: NO_INCREMENT
        1: 1_X_WIDTH
        2: 2_X_WIDTH
        3: 4_X_WIDTH
    - !Field
      name: DSTINC
      bit_offset: 14
      bit_width: 2
      description: "Determines whether the destination address is incremented\n\t\t\t\t\t\t\t\tfor
        each DMA transfer."
      enum_values:
        0: NO_INCREMENT
        1: 1_X_WIDTH
        2: 2_X_WIDTH
        3: 4_X_WIDTH
    - !Field
      name: XFERCOUNT
      bit_offset: 16
      bit_width: 10
      description: "Total number of transfers to be performed, minus 1 encoded.\n\t\t\t\t\t\t\t\tThe
        number of bytes transferred is: (XFERCOUNT + 1) x data width (as\n\t\t\t\t\t\t\t\tdefined
        by the WIDTH field). The DMA controller uses this bit field\n\t\t\t\t\t\t\t\tduring
        transfer to count down. Hence, it cannot be used by software\n\t\t\t\t\t\t\t\tto
        read back the size of the transfer, for instance, in an interrupt\n\t\t\t\t\t\t\t\thandler.
        0x0 = a total of 1 transfer will be performed. 0x1 = a\n\t\t\t\t\t\t\t\ttotal
        of 2 transfers will be performed. ... 0x3FF = a total of 1,024\n\t\t\t\t\t\t\t\ttransfers
        will be performed."
    - !Field
      name: RESERVED
      bit_offset: 26
      bit_width: 6
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: XFERCFG13
    addr: 0x1c0044d8
    description: Transfer configuration register for DMA channel 0.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CFGVALID
      bit_offset: 0
      bit_width: 1
      description: "Configuration Valid flag. This bit indicates whether the\n\t\t\t\t\t\t\t\tcurrent
        channel descriptor is valid and can potentially be acted\n\t\t\t\t\t\t\t\tupon,
        if all other activation criteria are fulfilled."
      enum_values:
        0: NOT_VALID
        1: VALID
    - !Field
      name: RELOAD
      bit_offset: 1
      bit_width: 1
      description: "Indicates whether the channel's control structure will be\n\t\t\t\t\t\t\t\treloaded
        when the current descriptor is exhausted. Reloading allows\n\t\t\t\t\t\t\t\tping-pong
        and linked transfers."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: SWTRIG
      bit_offset: 2
      bit_width: 1
      description: Software Trigger.
      enum_values:
        0: NOT_SET
        1: SET
    - !Field
      name: CLRTRIG
      bit_offset: 3
      bit_width: 1
      description: Clear Trigger.
      enum_values:
        0: NOT_CLEARED
        1: CLEARED
    - !Field
      name: SETINTA
      bit_offset: 4
      bit_width: 1
      description: "Set Interrupt flag A for this channel. There is no hardware\n\t\t\t\t\t\t\t\tdistinction
        between interrupt A and B. They can be used by software\n\t\t\t\t\t\t\t\tto
        assist with more complex descriptor usage. By convention,\n\t\t\t\t\t\t\t\tinterrupt
        A may be used when only one interrupt flag is\n\t\t\t\t\t\t\t\tneeded."
      enum_values:
        0: NO_EFFECT
        1: SET
    - !Field
      name: SETINTB
      bit_offset: 5
      bit_width: 1
      description: "Set Interrupt flag B for this channel. There is no hardware\n\t\t\t\t\t\t\t\tdistinction
        between interrupt A and B. They can be used by software\n\t\t\t\t\t\t\t\tto
        assist with more complex descriptor usage. By convention,\n\t\t\t\t\t\t\t\tinterrupt
        A may be used when only one interrupt flag is\n\t\t\t\t\t\t\t\tneeded."
      enum_values:
        0: NO_EFFECT
        1: SET
    - !Field
      name: RESERVED
      bit_offset: 6
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: WIDTH
      bit_offset: 8
      bit_width: 2
      description: Transfer width used for this DMA channel.
      enum_values:
        0: 8_BIT
        1: 16_BIT
        2: 32_BIT
        3: RESERVED
    - !Field
      name: RESERVED
      bit_offset: 10
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SRCINC
      bit_offset: 12
      bit_width: 2
      description: "Determines whether the source address is incremented for\n\t\t\t\t\t\t\t\teach
        DMA transfer."
      enum_values:
        0: NO_INCREMENT
        1: 1_X_WIDTH
        2: 2_X_WIDTH
        3: 4_X_WIDTH
    - !Field
      name: DSTINC
      bit_offset: 14
      bit_width: 2
      description: "Determines whether the destination address is incremented\n\t\t\t\t\t\t\t\tfor
        each DMA transfer."
      enum_values:
        0: NO_INCREMENT
        1: 1_X_WIDTH
        2: 2_X_WIDTH
        3: 4_X_WIDTH
    - !Field
      name: XFERCOUNT
      bit_offset: 16
      bit_width: 10
      description: "Total number of transfers to be performed, minus 1 encoded.\n\t\t\t\t\t\t\t\tThe
        number of bytes transferred is: (XFERCOUNT + 1) x data width (as\n\t\t\t\t\t\t\t\tdefined
        by the WIDTH field). The DMA controller uses this bit field\n\t\t\t\t\t\t\t\tduring
        transfer to count down. Hence, it cannot be used by software\n\t\t\t\t\t\t\t\tto
        read back the size of the transfer, for instance, in an interrupt\n\t\t\t\t\t\t\t\thandler.
        0x0 = a total of 1 transfer will be performed. 0x1 = a\n\t\t\t\t\t\t\t\ttotal
        of 2 transfers will be performed. ... 0x3FF = a total of 1,024\n\t\t\t\t\t\t\t\ttransfers
        will be performed."
    - !Field
      name: RESERVED
      bit_offset: 26
      bit_width: 6
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: XFERCFG14
    addr: 0x1c0044e8
    description: Transfer configuration register for DMA channel 0.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CFGVALID
      bit_offset: 0
      bit_width: 1
      description: "Configuration Valid flag. This bit indicates whether the\n\t\t\t\t\t\t\t\tcurrent
        channel descriptor is valid and can potentially be acted\n\t\t\t\t\t\t\t\tupon,
        if all other activation criteria are fulfilled."
      enum_values:
        0: NOT_VALID
        1: VALID
    - !Field
      name: RELOAD
      bit_offset: 1
      bit_width: 1
      description: "Indicates whether the channel's control structure will be\n\t\t\t\t\t\t\t\treloaded
        when the current descriptor is exhausted. Reloading allows\n\t\t\t\t\t\t\t\tping-pong
        and linked transfers."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: SWTRIG
      bit_offset: 2
      bit_width: 1
      description: Software Trigger.
      enum_values:
        0: NOT_SET
        1: SET
    - !Field
      name: CLRTRIG
      bit_offset: 3
      bit_width: 1
      description: Clear Trigger.
      enum_values:
        0: NOT_CLEARED
        1: CLEARED
    - !Field
      name: SETINTA
      bit_offset: 4
      bit_width: 1
      description: "Set Interrupt flag A for this channel. There is no hardware\n\t\t\t\t\t\t\t\tdistinction
        between interrupt A and B. They can be used by software\n\t\t\t\t\t\t\t\tto
        assist with more complex descriptor usage. By convention,\n\t\t\t\t\t\t\t\tinterrupt
        A may be used when only one interrupt flag is\n\t\t\t\t\t\t\t\tneeded."
      enum_values:
        0: NO_EFFECT
        1: SET
    - !Field
      name: SETINTB
      bit_offset: 5
      bit_width: 1
      description: "Set Interrupt flag B for this channel. There is no hardware\n\t\t\t\t\t\t\t\tdistinction
        between interrupt A and B. They can be used by software\n\t\t\t\t\t\t\t\tto
        assist with more complex descriptor usage. By convention,\n\t\t\t\t\t\t\t\tinterrupt
        A may be used when only one interrupt flag is\n\t\t\t\t\t\t\t\tneeded."
      enum_values:
        0: NO_EFFECT
        1: SET
    - !Field
      name: RESERVED
      bit_offset: 6
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: WIDTH
      bit_offset: 8
      bit_width: 2
      description: Transfer width used for this DMA channel.
      enum_values:
        0: 8_BIT
        1: 16_BIT
        2: 32_BIT
        3: RESERVED
    - !Field
      name: RESERVED
      bit_offset: 10
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SRCINC
      bit_offset: 12
      bit_width: 2
      description: "Determines whether the source address is incremented for\n\t\t\t\t\t\t\t\teach
        DMA transfer."
      enum_values:
        0: NO_INCREMENT
        1: 1_X_WIDTH
        2: 2_X_WIDTH
        3: 4_X_WIDTH
    - !Field
      name: DSTINC
      bit_offset: 14
      bit_width: 2
      description: "Determines whether the destination address is incremented\n\t\t\t\t\t\t\t\tfor
        each DMA transfer."
      enum_values:
        0: NO_INCREMENT
        1: 1_X_WIDTH
        2: 2_X_WIDTH
        3: 4_X_WIDTH
    - !Field
      name: XFERCOUNT
      bit_offset: 16
      bit_width: 10
      description: "Total number of transfers to be performed, minus 1 encoded.\n\t\t\t\t\t\t\t\tThe
        number of bytes transferred is: (XFERCOUNT + 1) x data width (as\n\t\t\t\t\t\t\t\tdefined
        by the WIDTH field). The DMA controller uses this bit field\n\t\t\t\t\t\t\t\tduring
        transfer to count down. Hence, it cannot be used by software\n\t\t\t\t\t\t\t\tto
        read back the size of the transfer, for instance, in an interrupt\n\t\t\t\t\t\t\t\thandler.
        0x0 = a total of 1 transfer will be performed. 0x1 = a\n\t\t\t\t\t\t\t\ttotal
        of 2 transfers will be performed. ... 0x3FF = a total of 1,024\n\t\t\t\t\t\t\t\ttransfers
        will be performed."
    - !Field
      name: RESERVED
      bit_offset: 26
      bit_width: 6
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: XFERCFG15
    addr: 0x1c0044f8
    description: Transfer configuration register for DMA channel 0.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CFGVALID
      bit_offset: 0
      bit_width: 1
      description: "Configuration Valid flag. This bit indicates whether the\n\t\t\t\t\t\t\t\tcurrent
        channel descriptor is valid and can potentially be acted\n\t\t\t\t\t\t\t\tupon,
        if all other activation criteria are fulfilled."
      enum_values:
        0: NOT_VALID
        1: VALID
    - !Field
      name: RELOAD
      bit_offset: 1
      bit_width: 1
      description: "Indicates whether the channel's control structure will be\n\t\t\t\t\t\t\t\treloaded
        when the current descriptor is exhausted. Reloading allows\n\t\t\t\t\t\t\t\tping-pong
        and linked transfers."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: SWTRIG
      bit_offset: 2
      bit_width: 1
      description: Software Trigger.
      enum_values:
        0: NOT_SET
        1: SET
    - !Field
      name: CLRTRIG
      bit_offset: 3
      bit_width: 1
      description: Clear Trigger.
      enum_values:
        0: NOT_CLEARED
        1: CLEARED
    - !Field
      name: SETINTA
      bit_offset: 4
      bit_width: 1
      description: "Set Interrupt flag A for this channel. There is no hardware\n\t\t\t\t\t\t\t\tdistinction
        between interrupt A and B. They can be used by software\n\t\t\t\t\t\t\t\tto
        assist with more complex descriptor usage. By convention,\n\t\t\t\t\t\t\t\tinterrupt
        A may be used when only one interrupt flag is\n\t\t\t\t\t\t\t\tneeded."
      enum_values:
        0: NO_EFFECT
        1: SET
    - !Field
      name: SETINTB
      bit_offset: 5
      bit_width: 1
      description: "Set Interrupt flag B for this channel. There is no hardware\n\t\t\t\t\t\t\t\tdistinction
        between interrupt A and B. They can be used by software\n\t\t\t\t\t\t\t\tto
        assist with more complex descriptor usage. By convention,\n\t\t\t\t\t\t\t\tinterrupt
        A may be used when only one interrupt flag is\n\t\t\t\t\t\t\t\tneeded."
      enum_values:
        0: NO_EFFECT
        1: SET
    - !Field
      name: RESERVED
      bit_offset: 6
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: WIDTH
      bit_offset: 8
      bit_width: 2
      description: Transfer width used for this DMA channel.
      enum_values:
        0: 8_BIT
        1: 16_BIT
        2: 32_BIT
        3: RESERVED
    - !Field
      name: RESERVED
      bit_offset: 10
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SRCINC
      bit_offset: 12
      bit_width: 2
      description: "Determines whether the source address is incremented for\n\t\t\t\t\t\t\t\teach
        DMA transfer."
      enum_values:
        0: NO_INCREMENT
        1: 1_X_WIDTH
        2: 2_X_WIDTH
        3: 4_X_WIDTH
    - !Field
      name: DSTINC
      bit_offset: 14
      bit_width: 2
      description: "Determines whether the destination address is incremented\n\t\t\t\t\t\t\t\tfor
        each DMA transfer."
      enum_values:
        0: NO_INCREMENT
        1: 1_X_WIDTH
        2: 2_X_WIDTH
        3: 4_X_WIDTH
    - !Field
      name: XFERCOUNT
      bit_offset: 16
      bit_width: 10
      description: "Total number of transfers to be performed, minus 1 encoded.\n\t\t\t\t\t\t\t\tThe
        number of bytes transferred is: (XFERCOUNT + 1) x data width (as\n\t\t\t\t\t\t\t\tdefined
        by the WIDTH field). The DMA controller uses this bit field\n\t\t\t\t\t\t\t\tduring
        transfer to count down. Hence, it cannot be used by software\n\t\t\t\t\t\t\t\tto
        read back the size of the transfer, for instance, in an interrupt\n\t\t\t\t\t\t\t\thandler.
        0x0 = a total of 1 transfer will be performed. 0x1 = a\n\t\t\t\t\t\t\t\ttotal
        of 2 transfers will be performed. ... 0x3FF = a total of 1,024\n\t\t\t\t\t\t\t\ttransfers
        will be performed."
    - !Field
      name: RESERVED
      bit_offset: 26
      bit_width: 6
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: XFERCFG16
    addr: 0x1c004508
    description: Transfer configuration register for DMA channel 0.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CFGVALID
      bit_offset: 0
      bit_width: 1
      description: "Configuration Valid flag. This bit indicates whether the\n\t\t\t\t\t\t\t\tcurrent
        channel descriptor is valid and can potentially be acted\n\t\t\t\t\t\t\t\tupon,
        if all other activation criteria are fulfilled."
      enum_values:
        0: NOT_VALID
        1: VALID
    - !Field
      name: RELOAD
      bit_offset: 1
      bit_width: 1
      description: "Indicates whether the channel's control structure will be\n\t\t\t\t\t\t\t\treloaded
        when the current descriptor is exhausted. Reloading allows\n\t\t\t\t\t\t\t\tping-pong
        and linked transfers."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: SWTRIG
      bit_offset: 2
      bit_width: 1
      description: Software Trigger.
      enum_values:
        0: NOT_SET
        1: SET
    - !Field
      name: CLRTRIG
      bit_offset: 3
      bit_width: 1
      description: Clear Trigger.
      enum_values:
        0: NOT_CLEARED
        1: CLEARED
    - !Field
      name: SETINTA
      bit_offset: 4
      bit_width: 1
      description: "Set Interrupt flag A for this channel. There is no hardware\n\t\t\t\t\t\t\t\tdistinction
        between interrupt A and B. They can be used by software\n\t\t\t\t\t\t\t\tto
        assist with more complex descriptor usage. By convention,\n\t\t\t\t\t\t\t\tinterrupt
        A may be used when only one interrupt flag is\n\t\t\t\t\t\t\t\tneeded."
      enum_values:
        0: NO_EFFECT
        1: SET
    - !Field
      name: SETINTB
      bit_offset: 5
      bit_width: 1
      description: "Set Interrupt flag B for this channel. There is no hardware\n\t\t\t\t\t\t\t\tdistinction
        between interrupt A and B. They can be used by software\n\t\t\t\t\t\t\t\tto
        assist with more complex descriptor usage. By convention,\n\t\t\t\t\t\t\t\tinterrupt
        A may be used when only one interrupt flag is\n\t\t\t\t\t\t\t\tneeded."
      enum_values:
        0: NO_EFFECT
        1: SET
    - !Field
      name: RESERVED
      bit_offset: 6
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: WIDTH
      bit_offset: 8
      bit_width: 2
      description: Transfer width used for this DMA channel.
      enum_values:
        0: 8_BIT
        1: 16_BIT
        2: 32_BIT
        3: RESERVED
    - !Field
      name: RESERVED
      bit_offset: 10
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SRCINC
      bit_offset: 12
      bit_width: 2
      description: "Determines whether the source address is incremented for\n\t\t\t\t\t\t\t\teach
        DMA transfer."
      enum_values:
        0: NO_INCREMENT
        1: 1_X_WIDTH
        2: 2_X_WIDTH
        3: 4_X_WIDTH
    - !Field
      name: DSTINC
      bit_offset: 14
      bit_width: 2
      description: "Determines whether the destination address is incremented\n\t\t\t\t\t\t\t\tfor
        each DMA transfer."
      enum_values:
        0: NO_INCREMENT
        1: 1_X_WIDTH
        2: 2_X_WIDTH
        3: 4_X_WIDTH
    - !Field
      name: XFERCOUNT
      bit_offset: 16
      bit_width: 10
      description: "Total number of transfers to be performed, minus 1 encoded.\n\t\t\t\t\t\t\t\tThe
        number of bytes transferred is: (XFERCOUNT + 1) x data width (as\n\t\t\t\t\t\t\t\tdefined
        by the WIDTH field). The DMA controller uses this bit field\n\t\t\t\t\t\t\t\tduring
        transfer to count down. Hence, it cannot be used by software\n\t\t\t\t\t\t\t\tto
        read back the size of the transfer, for instance, in an interrupt\n\t\t\t\t\t\t\t\thandler.
        0x0 = a total of 1 transfer will be performed. 0x1 = a\n\t\t\t\t\t\t\t\ttotal
        of 2 transfers will be performed. ... 0x3FF = a total of 1,024\n\t\t\t\t\t\t\t\ttransfers
        will be performed."
    - !Field
      name: RESERVED
      bit_offset: 26
      bit_width: 6
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: XFERCFG17
    addr: 0x1c004518
    description: Transfer configuration register for DMA channel 0.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CFGVALID
      bit_offset: 0
      bit_width: 1
      description: "Configuration Valid flag. This bit indicates whether the\n\t\t\t\t\t\t\t\tcurrent
        channel descriptor is valid and can potentially be acted\n\t\t\t\t\t\t\t\tupon,
        if all other activation criteria are fulfilled."
      enum_values:
        0: NOT_VALID
        1: VALID
    - !Field
      name: RELOAD
      bit_offset: 1
      bit_width: 1
      description: "Indicates whether the channel's control structure will be\n\t\t\t\t\t\t\t\treloaded
        when the current descriptor is exhausted. Reloading allows\n\t\t\t\t\t\t\t\tping-pong
        and linked transfers."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: SWTRIG
      bit_offset: 2
      bit_width: 1
      description: Software Trigger.
      enum_values:
        0: NOT_SET
        1: SET
    - !Field
      name: CLRTRIG
      bit_offset: 3
      bit_width: 1
      description: Clear Trigger.
      enum_values:
        0: NOT_CLEARED
        1: CLEARED
    - !Field
      name: SETINTA
      bit_offset: 4
      bit_width: 1
      description: "Set Interrupt flag A for this channel. There is no hardware\n\t\t\t\t\t\t\t\tdistinction
        between interrupt A and B. They can be used by software\n\t\t\t\t\t\t\t\tto
        assist with more complex descriptor usage. By convention,\n\t\t\t\t\t\t\t\tinterrupt
        A may be used when only one interrupt flag is\n\t\t\t\t\t\t\t\tneeded."
      enum_values:
        0: NO_EFFECT
        1: SET
    - !Field
      name: SETINTB
      bit_offset: 5
      bit_width: 1
      description: "Set Interrupt flag B for this channel. There is no hardware\n\t\t\t\t\t\t\t\tdistinction
        between interrupt A and B. They can be used by software\n\t\t\t\t\t\t\t\tto
        assist with more complex descriptor usage. By convention,\n\t\t\t\t\t\t\t\tinterrupt
        A may be used when only one interrupt flag is\n\t\t\t\t\t\t\t\tneeded."
      enum_values:
        0: NO_EFFECT
        1: SET
    - !Field
      name: RESERVED
      bit_offset: 6
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: WIDTH
      bit_offset: 8
      bit_width: 2
      description: Transfer width used for this DMA channel.
      enum_values:
        0: 8_BIT
        1: 16_BIT
        2: 32_BIT
        3: RESERVED
    - !Field
      name: RESERVED
      bit_offset: 10
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SRCINC
      bit_offset: 12
      bit_width: 2
      description: "Determines whether the source address is incremented for\n\t\t\t\t\t\t\t\teach
        DMA transfer."
      enum_values:
        0: NO_INCREMENT
        1: 1_X_WIDTH
        2: 2_X_WIDTH
        3: 4_X_WIDTH
    - !Field
      name: DSTINC
      bit_offset: 14
      bit_width: 2
      description: "Determines whether the destination address is incremented\n\t\t\t\t\t\t\t\tfor
        each DMA transfer."
      enum_values:
        0: NO_INCREMENT
        1: 1_X_WIDTH
        2: 2_X_WIDTH
        3: 4_X_WIDTH
    - !Field
      name: XFERCOUNT
      bit_offset: 16
      bit_width: 10
      description: "Total number of transfers to be performed, minus 1 encoded.\n\t\t\t\t\t\t\t\tThe
        number of bytes transferred is: (XFERCOUNT + 1) x data width (as\n\t\t\t\t\t\t\t\tdefined
        by the WIDTH field). The DMA controller uses this bit field\n\t\t\t\t\t\t\t\tduring
        transfer to count down. Hence, it cannot be used by software\n\t\t\t\t\t\t\t\tto
        read back the size of the transfer, for instance, in an interrupt\n\t\t\t\t\t\t\t\thandler.
        0x0 = a total of 1 transfer will be performed. 0x1 = a\n\t\t\t\t\t\t\t\ttotal
        of 2 transfers will be performed. ... 0x3FF = a total of 1,024\n\t\t\t\t\t\t\t\ttransfers
        will be performed."
    - !Field
      name: RESERVED
      bit_offset: 26
      bit_width: 6
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: XFERCFG18
    addr: 0x1c004528
    description: Transfer configuration register for DMA channel 0.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CFGVALID
      bit_offset: 0
      bit_width: 1
      description: "Configuration Valid flag. This bit indicates whether the\n\t\t\t\t\t\t\t\tcurrent
        channel descriptor is valid and can potentially be acted\n\t\t\t\t\t\t\t\tupon,
        if all other activation criteria are fulfilled."
      enum_values:
        0: NOT_VALID
        1: VALID
    - !Field
      name: RELOAD
      bit_offset: 1
      bit_width: 1
      description: "Indicates whether the channel's control structure will be\n\t\t\t\t\t\t\t\treloaded
        when the current descriptor is exhausted. Reloading allows\n\t\t\t\t\t\t\t\tping-pong
        and linked transfers."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: SWTRIG
      bit_offset: 2
      bit_width: 1
      description: Software Trigger.
      enum_values:
        0: NOT_SET
        1: SET
    - !Field
      name: CLRTRIG
      bit_offset: 3
      bit_width: 1
      description: Clear Trigger.
      enum_values:
        0: NOT_CLEARED
        1: CLEARED
    - !Field
      name: SETINTA
      bit_offset: 4
      bit_width: 1
      description: "Set Interrupt flag A for this channel. There is no hardware\n\t\t\t\t\t\t\t\tdistinction
        between interrupt A and B. They can be used by software\n\t\t\t\t\t\t\t\tto
        assist with more complex descriptor usage. By convention,\n\t\t\t\t\t\t\t\tinterrupt
        A may be used when only one interrupt flag is\n\t\t\t\t\t\t\t\tneeded."
      enum_values:
        0: NO_EFFECT
        1: SET
    - !Field
      name: SETINTB
      bit_offset: 5
      bit_width: 1
      description: "Set Interrupt flag B for this channel. There is no hardware\n\t\t\t\t\t\t\t\tdistinction
        between interrupt A and B. They can be used by software\n\t\t\t\t\t\t\t\tto
        assist with more complex descriptor usage. By convention,\n\t\t\t\t\t\t\t\tinterrupt
        A may be used when only one interrupt flag is\n\t\t\t\t\t\t\t\tneeded."
      enum_values:
        0: NO_EFFECT
        1: SET
    - !Field
      name: RESERVED
      bit_offset: 6
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: WIDTH
      bit_offset: 8
      bit_width: 2
      description: Transfer width used for this DMA channel.
      enum_values:
        0: 8_BIT
        1: 16_BIT
        2: 32_BIT
        3: RESERVED
    - !Field
      name: RESERVED
      bit_offset: 10
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SRCINC
      bit_offset: 12
      bit_width: 2
      description: "Determines whether the source address is incremented for\n\t\t\t\t\t\t\t\teach
        DMA transfer."
      enum_values:
        0: NO_INCREMENT
        1: 1_X_WIDTH
        2: 2_X_WIDTH
        3: 4_X_WIDTH
    - !Field
      name: DSTINC
      bit_offset: 14
      bit_width: 2
      description: "Determines whether the destination address is incremented\n\t\t\t\t\t\t\t\tfor
        each DMA transfer."
      enum_values:
        0: NO_INCREMENT
        1: 1_X_WIDTH
        2: 2_X_WIDTH
        3: 4_X_WIDTH
    - !Field
      name: XFERCOUNT
      bit_offset: 16
      bit_width: 10
      description: "Total number of transfers to be performed, minus 1 encoded.\n\t\t\t\t\t\t\t\tThe
        number of bytes transferred is: (XFERCOUNT + 1) x data width (as\n\t\t\t\t\t\t\t\tdefined
        by the WIDTH field). The DMA controller uses this bit field\n\t\t\t\t\t\t\t\tduring
        transfer to count down. Hence, it cannot be used by software\n\t\t\t\t\t\t\t\tto
        read back the size of the transfer, for instance, in an interrupt\n\t\t\t\t\t\t\t\thandler.
        0x0 = a total of 1 transfer will be performed. 0x1 = a\n\t\t\t\t\t\t\t\ttotal
        of 2 transfers will be performed. ... 0x3FF = a total of 1,024\n\t\t\t\t\t\t\t\ttransfers
        will be performed."
    - !Field
      name: RESERVED
      bit_offset: 26
      bit_width: 6
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: XFERCFG19
    addr: 0x1c004538
    description: Transfer configuration register for DMA channel 0.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CFGVALID
      bit_offset: 0
      bit_width: 1
      description: "Configuration Valid flag. This bit indicates whether the\n\t\t\t\t\t\t\t\tcurrent
        channel descriptor is valid and can potentially be acted\n\t\t\t\t\t\t\t\tupon,
        if all other activation criteria are fulfilled."
      enum_values:
        0: NOT_VALID
        1: VALID
    - !Field
      name: RELOAD
      bit_offset: 1
      bit_width: 1
      description: "Indicates whether the channel's control structure will be\n\t\t\t\t\t\t\t\treloaded
        when the current descriptor is exhausted. Reloading allows\n\t\t\t\t\t\t\t\tping-pong
        and linked transfers."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: SWTRIG
      bit_offset: 2
      bit_width: 1
      description: Software Trigger.
      enum_values:
        0: NOT_SET
        1: SET
    - !Field
      name: CLRTRIG
      bit_offset: 3
      bit_width: 1
      description: Clear Trigger.
      enum_values:
        0: NOT_CLEARED
        1: CLEARED
    - !Field
      name: SETINTA
      bit_offset: 4
      bit_width: 1
      description: "Set Interrupt flag A for this channel. There is no hardware\n\t\t\t\t\t\t\t\tdistinction
        between interrupt A and B. They can be used by software\n\t\t\t\t\t\t\t\tto
        assist with more complex descriptor usage. By convention,\n\t\t\t\t\t\t\t\tinterrupt
        A may be used when only one interrupt flag is\n\t\t\t\t\t\t\t\tneeded."
      enum_values:
        0: NO_EFFECT
        1: SET
    - !Field
      name: SETINTB
      bit_offset: 5
      bit_width: 1
      description: "Set Interrupt flag B for this channel. There is no hardware\n\t\t\t\t\t\t\t\tdistinction
        between interrupt A and B. They can be used by software\n\t\t\t\t\t\t\t\tto
        assist with more complex descriptor usage. By convention,\n\t\t\t\t\t\t\t\tinterrupt
        A may be used when only one interrupt flag is\n\t\t\t\t\t\t\t\tneeded."
      enum_values:
        0: NO_EFFECT
        1: SET
    - !Field
      name: RESERVED
      bit_offset: 6
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: WIDTH
      bit_offset: 8
      bit_width: 2
      description: Transfer width used for this DMA channel.
      enum_values:
        0: 8_BIT
        1: 16_BIT
        2: 32_BIT
        3: RESERVED
    - !Field
      name: RESERVED
      bit_offset: 10
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SRCINC
      bit_offset: 12
      bit_width: 2
      description: "Determines whether the source address is incremented for\n\t\t\t\t\t\t\t\teach
        DMA transfer."
      enum_values:
        0: NO_INCREMENT
        1: 1_X_WIDTH
        2: 2_X_WIDTH
        3: 4_X_WIDTH
    - !Field
      name: DSTINC
      bit_offset: 14
      bit_width: 2
      description: "Determines whether the destination address is incremented\n\t\t\t\t\t\t\t\tfor
        each DMA transfer."
      enum_values:
        0: NO_INCREMENT
        1: 1_X_WIDTH
        2: 2_X_WIDTH
        3: 4_X_WIDTH
    - !Field
      name: XFERCOUNT
      bit_offset: 16
      bit_width: 10
      description: "Total number of transfers to be performed, minus 1 encoded.\n\t\t\t\t\t\t\t\tThe
        number of bytes transferred is: (XFERCOUNT + 1) x data width (as\n\t\t\t\t\t\t\t\tdefined
        by the WIDTH field). The DMA controller uses this bit field\n\t\t\t\t\t\t\t\tduring
        transfer to count down. Hence, it cannot be used by software\n\t\t\t\t\t\t\t\tto
        read back the size of the transfer, for instance, in an interrupt\n\t\t\t\t\t\t\t\thandler.
        0x0 = a total of 1 transfer will be performed. 0x1 = a\n\t\t\t\t\t\t\t\ttotal
        of 2 transfers will be performed. ... 0x3FF = a total of 1,024\n\t\t\t\t\t\t\t\ttransfers
        will be performed."
    - !Field
      name: RESERVED
      bit_offset: 26
      bit_width: 6
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: XFERCFG20
    addr: 0x1c004548
    description: Transfer configuration register for DMA channel 0.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CFGVALID
      bit_offset: 0
      bit_width: 1
      description: "Configuration Valid flag. This bit indicates whether the\n\t\t\t\t\t\t\t\tcurrent
        channel descriptor is valid and can potentially be acted\n\t\t\t\t\t\t\t\tupon,
        if all other activation criteria are fulfilled."
      enum_values:
        0: NOT_VALID
        1: VALID
    - !Field
      name: RELOAD
      bit_offset: 1
      bit_width: 1
      description: "Indicates whether the channel's control structure will be\n\t\t\t\t\t\t\t\treloaded
        when the current descriptor is exhausted. Reloading allows\n\t\t\t\t\t\t\t\tping-pong
        and linked transfers."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: SWTRIG
      bit_offset: 2
      bit_width: 1
      description: Software Trigger.
      enum_values:
        0: NOT_SET
        1: SET
    - !Field
      name: CLRTRIG
      bit_offset: 3
      bit_width: 1
      description: Clear Trigger.
      enum_values:
        0: NOT_CLEARED
        1: CLEARED
    - !Field
      name: SETINTA
      bit_offset: 4
      bit_width: 1
      description: "Set Interrupt flag A for this channel. There is no hardware\n\t\t\t\t\t\t\t\tdistinction
        between interrupt A and B. They can be used by software\n\t\t\t\t\t\t\t\tto
        assist with more complex descriptor usage. By convention,\n\t\t\t\t\t\t\t\tinterrupt
        A may be used when only one interrupt flag is\n\t\t\t\t\t\t\t\tneeded."
      enum_values:
        0: NO_EFFECT
        1: SET
    - !Field
      name: SETINTB
      bit_offset: 5
      bit_width: 1
      description: "Set Interrupt flag B for this channel. There is no hardware\n\t\t\t\t\t\t\t\tdistinction
        between interrupt A and B. They can be used by software\n\t\t\t\t\t\t\t\tto
        assist with more complex descriptor usage. By convention,\n\t\t\t\t\t\t\t\tinterrupt
        A may be used when only one interrupt flag is\n\t\t\t\t\t\t\t\tneeded."
      enum_values:
        0: NO_EFFECT
        1: SET
    - !Field
      name: RESERVED
      bit_offset: 6
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: WIDTH
      bit_offset: 8
      bit_width: 2
      description: Transfer width used for this DMA channel.
      enum_values:
        0: 8_BIT
        1: 16_BIT
        2: 32_BIT
        3: RESERVED
    - !Field
      name: RESERVED
      bit_offset: 10
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SRCINC
      bit_offset: 12
      bit_width: 2
      description: "Determines whether the source address is incremented for\n\t\t\t\t\t\t\t\teach
        DMA transfer."
      enum_values:
        0: NO_INCREMENT
        1: 1_X_WIDTH
        2: 2_X_WIDTH
        3: 4_X_WIDTH
    - !Field
      name: DSTINC
      bit_offset: 14
      bit_width: 2
      description: "Determines whether the destination address is incremented\n\t\t\t\t\t\t\t\tfor
        each DMA transfer."
      enum_values:
        0: NO_INCREMENT
        1: 1_X_WIDTH
        2: 2_X_WIDTH
        3: 4_X_WIDTH
    - !Field
      name: XFERCOUNT
      bit_offset: 16
      bit_width: 10
      description: "Total number of transfers to be performed, minus 1 encoded.\n\t\t\t\t\t\t\t\tThe
        number of bytes transferred is: (XFERCOUNT + 1) x data width (as\n\t\t\t\t\t\t\t\tdefined
        by the WIDTH field). The DMA controller uses this bit field\n\t\t\t\t\t\t\t\tduring
        transfer to count down. Hence, it cannot be used by software\n\t\t\t\t\t\t\t\tto
        read back the size of the transfer, for instance, in an interrupt\n\t\t\t\t\t\t\t\thandler.
        0x0 = a total of 1 transfer will be performed. 0x1 = a\n\t\t\t\t\t\t\t\ttotal
        of 2 transfers will be performed. ... 0x3FF = a total of 1,024\n\t\t\t\t\t\t\t\ttransfers
        will be performed."
    - !Field
      name: RESERVED
      bit_offset: 26
      bit_width: 6
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: XFERCFG21
    addr: 0x1c004558
    description: Transfer configuration register for DMA channel 0.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CFGVALID
      bit_offset: 0
      bit_width: 1
      description: "Configuration Valid flag. This bit indicates whether the\n\t\t\t\t\t\t\t\tcurrent
        channel descriptor is valid and can potentially be acted\n\t\t\t\t\t\t\t\tupon,
        if all other activation criteria are fulfilled."
      enum_values:
        0: NOT_VALID
        1: VALID
    - !Field
      name: RELOAD
      bit_offset: 1
      bit_width: 1
      description: "Indicates whether the channel's control structure will be\n\t\t\t\t\t\t\t\treloaded
        when the current descriptor is exhausted. Reloading allows\n\t\t\t\t\t\t\t\tping-pong
        and linked transfers."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: SWTRIG
      bit_offset: 2
      bit_width: 1
      description: Software Trigger.
      enum_values:
        0: NOT_SET
        1: SET
    - !Field
      name: CLRTRIG
      bit_offset: 3
      bit_width: 1
      description: Clear Trigger.
      enum_values:
        0: NOT_CLEARED
        1: CLEARED
    - !Field
      name: SETINTA
      bit_offset: 4
      bit_width: 1
      description: "Set Interrupt flag A for this channel. There is no hardware\n\t\t\t\t\t\t\t\tdistinction
        between interrupt A and B. They can be used by software\n\t\t\t\t\t\t\t\tto
        assist with more complex descriptor usage. By convention,\n\t\t\t\t\t\t\t\tinterrupt
        A may be used when only one interrupt flag is\n\t\t\t\t\t\t\t\tneeded."
      enum_values:
        0: NO_EFFECT
        1: SET
    - !Field
      name: SETINTB
      bit_offset: 5
      bit_width: 1
      description: "Set Interrupt flag B for this channel. There is no hardware\n\t\t\t\t\t\t\t\tdistinction
        between interrupt A and B. They can be used by software\n\t\t\t\t\t\t\t\tto
        assist with more complex descriptor usage. By convention,\n\t\t\t\t\t\t\t\tinterrupt
        A may be used when only one interrupt flag is\n\t\t\t\t\t\t\t\tneeded."
      enum_values:
        0: NO_EFFECT
        1: SET
    - !Field
      name: RESERVED
      bit_offset: 6
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: WIDTH
      bit_offset: 8
      bit_width: 2
      description: Transfer width used for this DMA channel.
      enum_values:
        0: 8_BIT
        1: 16_BIT
        2: 32_BIT
        3: RESERVED
    - !Field
      name: RESERVED
      bit_offset: 10
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SRCINC
      bit_offset: 12
      bit_width: 2
      description: "Determines whether the source address is incremented for\n\t\t\t\t\t\t\t\teach
        DMA transfer."
      enum_values:
        0: NO_INCREMENT
        1: 1_X_WIDTH
        2: 2_X_WIDTH
        3: 4_X_WIDTH
    - !Field
      name: DSTINC
      bit_offset: 14
      bit_width: 2
      description: "Determines whether the destination address is incremented\n\t\t\t\t\t\t\t\tfor
        each DMA transfer."
      enum_values:
        0: NO_INCREMENT
        1: 1_X_WIDTH
        2: 2_X_WIDTH
        3: 4_X_WIDTH
    - !Field
      name: XFERCOUNT
      bit_offset: 16
      bit_width: 10
      description: "Total number of transfers to be performed, minus 1 encoded.\n\t\t\t\t\t\t\t\tThe
        number of bytes transferred is: (XFERCOUNT + 1) x data width (as\n\t\t\t\t\t\t\t\tdefined
        by the WIDTH field). The DMA controller uses this bit field\n\t\t\t\t\t\t\t\tduring
        transfer to count down. Hence, it cannot be used by software\n\t\t\t\t\t\t\t\tto
        read back the size of the transfer, for instance, in an interrupt\n\t\t\t\t\t\t\t\thandler.
        0x0 = a total of 1 transfer will be performed. 0x1 = a\n\t\t\t\t\t\t\t\ttotal
        of 2 transfers will be performed. ... 0x3FF = a total of 1,024\n\t\t\t\t\t\t\t\ttransfers
        will be performed."
    - !Field
      name: RESERVED
      bit_offset: 26
      bit_width: 6
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
- !Module
  name: CRC
  description: CRC engine
  base_addr: 0x1c010000
  size: 0xc
  registers:
  - !Register
    name: MODE
    addr: 0x1c010000
    size_bits: 32
    description: CRC mode register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CRC_POLY
      bit_offset: 0
      bit_width: 2
      description: "CRC polynom: 1X= CRC-32 polynomial 01= CRC-16 polynomial\n\t\t\t\t\t\t\t\t00=
        CRC-CCITT polynomial"
    - !Field
      name: BIT_RVS_WR
      bit_offset: 2
      bit_width: 1
      description: "Data bit order: 1= Bit order reverse for CRC_WR_DATA (per\n\t\t\t\t\t\t\t\tbyte)
        0= No bit order reverse for CRC_WR_DATA (per\n\t\t\t\t\t\t\t\tbyte)"
    - !Field
      name: CMPL_WR
      bit_offset: 3
      bit_width: 1
      description: "Data complement: 1= 1s complement for CRC_WR_DATA 0= No 1s\n\t\t\t\t\t\t\t\tcomplement
        for CRC_WR_DATA"
    - !Field
      name: BIT_RVS_SUM
      bit_offset: 4
      bit_width: 1
      description: "CRC sum bit order: 1= Bit order reverse for CRC_SUM 0= No\n\t\t\t\t\t\t\t\tbit
        order reverse for CRC_SUM"
    - !Field
      name: CMPL_SUM
      bit_offset: 5
      bit_width: 1
      description: "CRC sum complement: 1= 1s complement for CRC_SUM 0=No 1s\n\t\t\t\t\t\t\t\tcomplement
        for CRC_SUM"
    - !Field
      name: Reserved
      bit_offset: 6
      bit_width: 26
      description: Always 0 when read
  - !Register
    name: SEED
    addr: 0x1c010004
    size_bits: 32
    description: CRC seed register
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: CRC_SEED
      bit_offset: 0
      bit_width: 32
      description: "A write access to this register will load CRC seed value to\n\t\t\t\t\t\t\t\tCRC_SUM
        register with selected bit order and 1s complement\n\t\t\t\t\t\t\t\tpre-processes.
        A write access to this register will overrule the CRC\n\t\t\t\t\t\t\t\tcalculation
        in progresses."
  - !Register
    name: SUM
    addr: 0x1c010008
    size_bits: 32
    description: CRC checksum register
    read_allowed: true
    write_allowed: false
    reset_value: 0xffff
    fields:
    - !Field
      name: CRC_SUM
      bit_offset: 0
      bit_width: 32
      description: "The most recent CRC sum can be read through this register\n\t\t\t\t\t\t\t\twith
        selected bit order and 1s complement\n\t\t\t\t\t\t\t\tpost-processes."
  - !Register
    name: WR_DATA
    addr: 0x1c010008
    size_bits: 32
    description: CRC data register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CRC_WR_DATA
      bit_offset: 0
      bit_width: 32
      description: "Data written to this register will be taken to perform CRC\n\t\t\t\t\t\t\t\tcalculation
        with selected bit order and 1s complement pre-process.\n\t\t\t\t\t\t\t\tAny
        write size 8, 16 or 32-bit are allowed and accept back-to-back\n\t\t\t\t\t\t\t\ttransactions."
- !Module
  name: SCT0
  description: 'State Configurable Timer/PWM 0 '
  base_addr: 0x1c018000
  size: 0x540
  registers:
  - !Register
    name: CONFIG
    addr: 0x1c018000
    size_bits: 32
    description: SCT configuration register
    read_allowed: true
    write_allowed: true
    reset_value: 0x7e00
    fields:
    - !Field
      name: UNIFY
      bit_offset: 0
      bit_width: 1
      description: SCT operation
      enum_values:
        0: DUAL_COUNTER
        1: UNIFIED_COUNTER
    - !Field
      name: CLKMODE
      bit_offset: 1
      bit_width: 2
      description: SCT clock mode
      enum_values:
        0: SYSTEM_CLOCK
        1: PRESCALED_SYSTEM_CLO
        2: SCT_INPUT
        3: PRESCALED_SCT_INPUT
    - !Field
      name: CKSEL
      bit_offset: 3
      bit_width: 4
      description: SCT clock select
      enum_values:
        0: INPUT_0_RISING_EDGES
        1: INPUT_0_FALLING_EDGE
        2: INPUT_1_RISING_EDGES
        3: INPUT_1_FALLING_EDGE
        4: INPUT_2_RISING_EDGES
        5: INPUT_2_FALLING_EDGE
        6: INPUT_3_RISING_EDGES
        7: INPUT_3_FALLING_EDGE
        8: INPUT_4_RISING_EDGES
        9: INPUT_4_FALLING_EDGE
        10: INPUT_5_RISING_EDGES
        11: INPUT_5_FALLING_EDGE
        12: INPUT_6_RISING_EDGES
        13: INPUT_6_FALLING_EDGE
        14: INPUT_7_RISING_EDGES
        15: INPUT_7_FALLING_EDGE
    - !Field
      name: NORELOAD_L
      bit_offset: 7
      bit_width: 1
      description: "A 1 in this bit prevents the lower match registers from\n\t\t\t\t\t\t\t\tbeing
        reloaded from their respective reload registers. Software can\n\t\t\t\t\t\t\t\twrite
        to set or clear this bit at any time. This bit applies to both\n\t\t\t\t\t\t\t\tthe
        higher and lower registers when the UNIFY bit is\n\t\t\t\t\t\t\t\tset."
    - !Field
      name: NORELOAD_H
      bit_offset: 8
      bit_width: 1
      description: "A 1 in this bit prevents the higher match registers from\n\t\t\t\t\t\t\t\tbeing
        reloaded from their respective reload registers. Software can\n\t\t\t\t\t\t\t\twrite
        to set or clear this bit at any time. This bit is not used\n\t\t\t\t\t\t\t\twhen
        the UNIFY bit is set."
    - !Field
      name: INSYNC
      bit_offset: 9
      bit_width: 6
      description: "Synchronization for input n (bit 9 = input 0, bit 10 =\n\t\t\t\t\t\t\t\tinput
        1,..., bit 14 = input 5). A 1 in one of these bits subjects\n\t\t\t\t\t\t\t\tthe
        corresponding input to synchronization to the SCT clock, before\n\t\t\t\t\t\t\t\tit
        is used to create an event. If an input is synchronous to the SCT\n\t\t\t\t\t\t\t\tclock,
        keep its bit 0 for faster response. When the CLKMODE field is\n\t\t\t\t\t\t\t\t1x,
        the bit in this field, corresponding to the input selected by\n\t\t\t\t\t\t\t\tthe
        CKSEL field, is not used."
    - !Field
      name: RESERVED
      bit_offset: 15
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: AUTOLIMIT_L
      bit_offset: 17
      bit_width: 1
      description: "A one in this bit causes a match on match register 0 to be\n\t\t\t\t\t\t\t\ttreated
        as a de-facto LIMIT condition without the need to define an\n\t\t\t\t\t\t\t\tassociated
        event. As with any LIMIT event, this automatic limit\n\t\t\t\t\t\t\t\tcauses
        the counter to be cleared to zero in uni-directional mode or\n\t\t\t\t\t\t\t\tto
        change the direction of count in bi-directional mode. Software\n\t\t\t\t\t\t\t\tcan
        write to set or clear this bit at any time. This bit applies to\n\t\t\t\t\t\t\t\tboth
        the higher and lower registers when the UNIFY bit is\n\t\t\t\t\t\t\t\tset."
    - !Field
      name: AUTOLIMIT_H
      bit_offset: 18
      bit_width: 1
      description: "A one in this bit will cause a match on match register 0 to\n\t\t\t\t\t\t\t\tbe
        treated as a de-facto LIMIT condition without the need to define\n\t\t\t\t\t\t\t\tan
        associated event. As with any LIMIT event, this automatic limit\n\t\t\t\t\t\t\t\tcauses
        the counter to be cleared to zero in uni-directional mode or\n\t\t\t\t\t\t\t\tto
        change the direction of count in bi-directional mode. Software\n\t\t\t\t\t\t\t\tcan
        write to set or clear this bit at any time. This bit is not used\n\t\t\t\t\t\t\t\twhen
        the UNIFY bit is set."
    - !Field
      name: RESERVED
      bit_offset: 19
      bit_width: 13
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: CTRL
    addr: 0x1c018004
    size_bits: 32
    description: SCT control register
    read_allowed: true
    write_allowed: true
    reset_value: 0x40004
    fields:
    - !Field
      name: DOWN_L
      bit_offset: 0
      bit_width: 1
      description: "This bit is 1 when the L or unified counter is counting\n\t\t\t\t\t\t\t\tdown.
        Hardware sets this bit when the counter limit is reached and\n\t\t\t\t\t\t\t\tBIDIR
        is 1. Hardware clears this bit when the counter reaches 0 or\n\t\t\t\t\t\t\t\twhen
        the counter is counting down and a limit condition\n\t\t\t\t\t\t\t\toccurs."
    - !Field
      name: STOP_L
      bit_offset: 1
      bit_width: 1
      description: "When this bit is 1 and HALT is 0, the L or unified counter\n\t\t\t\t\t\t\t\tdoes
        not run but I/O events related to the counter can occur. If\n\t\t\t\t\t\t\t\tsuch
        an event matches the mask in the Start register, this bit is\n\t\t\t\t\t\t\t\tcleared
        and counting resumes."
    - !Field
      name: HALT_L
      bit_offset: 2
      bit_width: 1
      description: "When this bit is 1, the L or unified counter does not run\n\t\t\t\t\t\t\t\tand
        no events can occur. A reset sets this bit. When the HALT_L bit\n\t\t\t\t\t\t\t\tis
        one, the STOP_L bit is cleared. In order to remove the halt\n\t\t\t\t\t\t\t\tcondition
        and keep the SCT in the stop condition (not running), the\n\t\t\t\t\t\t\t\thalt
        and stop condition can be changed with one single write to this\n\t\t\t\t\t\t\t\tregister.
        Once set, only software can clear this bit to restore\n\t\t\t\t\t\t\t\tcounter
        operation."
    - !Field
      name: CLRCTR_L
      bit_offset: 3
      bit_width: 1
      description: "Writing a 1 to this bit clears the L or unified counter.\n\t\t\t\t\t\t\t\tThis
        bit always reads as 0."
    - !Field
      name: BIDIR_L
      bit_offset: 4
      bit_width: 1
      description: L or unified counter direction select
      enum_values:
        0: UNIDIRECTIONAL
        1: BIDIRECTIONAL
    - !Field
      name: PRE_L
      bit_offset: 5
      bit_width: 8
      description: "Specifies the factor by which the SCT clock is prescaled to\n\t\t\t\t\t\t\t\tproduce
        the L or unified counter clock. The counter clock is clocked\n\t\t\t\t\t\t\t\tat
        the rate of the SCT clock divided by PRE_L+1. Clear the counter\n\t\t\t\t\t\t\t\t(by
        writing a 1 to the CLRCTR bit) whenever changing the PRE\n\t\t\t\t\t\t\t\tvalue."
    - !Field
      name: RESERVED
      bit_offset: 13
      bit_width: 3
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: DOWN_H
      bit_offset: 16
      bit_width: 1
      description: "This bit is 1 when the H counter is counting down. Hardware\n\t\t\t\t\t\t\t\tsets
        this bit when the counter limit is reached and BIDIR is 1.\n\t\t\t\t\t\t\t\tHardware
        clears this bit when the counter reaches 0 or when the\n\t\t\t\t\t\t\t\tcounter
        is counting down and a limit condition occurs."
    - !Field
      name: STOP_H
      bit_offset: 17
      bit_width: 1
      description: "When this bit is 1 and HALT is 0, the H counter does not\n\t\t\t\t\t\t\t\trun
        but I/O events related to the counter can occur. If such an\n\t\t\t\t\t\t\t\tevent
        matches the mask in the Start register, this bit is cleared\n\t\t\t\t\t\t\t\tand
        counting resumes."
    - !Field
      name: HALT_H
      bit_offset: 18
      bit_width: 1
      description: "When this bit is 1, the H counter does not run and no\n\t\t\t\t\t\t\t\tevents
        can occur. A reset sets this bit. When the HALT_H bit is one,\n\t\t\t\t\t\t\t\tthe
        STOP_H bit is cleared. In order to remove the halt condition and\n\t\t\t\t\t\t\t\tkeep
        the SCT in the stop condition (not running), the halt and stop\n\t\t\t\t\t\t\t\tcondition
        can be changed with one single write to this register.\n\t\t\t\t\t\t\t\tOnce
        set, this bit can only be cleared by software to restore\n\t\t\t\t\t\t\t\tcounter
        operation."
    - !Field
      name: CLRCTR_H
      bit_offset: 19
      bit_width: 1
      description: "Writing a 1 to this bit clears the H counter. This bit\n\t\t\t\t\t\t\t\talways
        reads as 0."
    - !Field
      name: BIDIR_H
      bit_offset: 20
      bit_width: 1
      description: Direction select
      enum_values:
        0: UNIDIRECTIONAL
        1: BIDIRECTIONAL
    - !Field
      name: PRE_H
      bit_offset: 21
      bit_width: 8
      description: "Specifies the factor by which the SCT clock is prescaled to\n\t\t\t\t\t\t\t\tproduce
        the H counter clock. The counter clock is clocked at the\n\t\t\t\t\t\t\t\trate
        of the SCT clock divided by PRELH+1. Clear the counter (by\n\t\t\t\t\t\t\t\twriting
        a 1 to the CLRCTR bit) whenever changing the PRE\n\t\t\t\t\t\t\t\tvalue."
    - !Field
      name: RESERVED
      bit_offset: 29
      bit_width: 3
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: LIMIT
    addr: 0x1c018008
    size_bits: 32
    description: SCT limit register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LIMMSK_L
      bit_offset: 0
      bit_width: 16
      description: "If bit n is one, event n is used as a counter limit event\n\t\t\t\t\t\t\t\tfor
        the L or unified counter (event 0 = bit 0, event 1 = bit 1, etc.\n\t\t\t\t\t\t\t\tThe
        number of bits = number of events in this SCT."
    - !Field
      name: LIMMSK_H
      bit_offset: 16
      bit_width: 16
      description: "If bit n is one, event n is used as a counter limit event\n\t\t\t\t\t\t\t\tfor
        the H counter (event 0 = bit 16, event 1 = bit 17, etc. The\n\t\t\t\t\t\t\t\tnumber
        of bits = number of events in this SCT."
  - !Register
    name: HALT
    addr: 0x1c01800c
    size_bits: 32
    description: SCT halt condition register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HALTMSK_L
      bit_offset: 0
      bit_width: 16
      description: "If bit n is one, event n sets the HALT_L bit in the CTRL\n\t\t\t\t\t\t\t\tregister
        (event 0 = bit 0, event 1 = bit 1, etc. The number of bits\n\t\t\t\t\t\t\t\t=
        number of events in this SCT."
    - !Field
      name: HALTMSK_H
      bit_offset: 16
      bit_width: 16
      description: "If bit n is one, event n sets the HALT_H bit in the CTRL\n\t\t\t\t\t\t\t\tregister
        (event 0 = bit 16, event 1 = bit 17, etc. The number of\n\t\t\t\t\t\t\t\tbits
        = number of events in this SCT."
  - !Register
    name: STOP
    addr: 0x1c018010
    size_bits: 32
    description: SCT stop condition register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: STOPMSK_L
      bit_offset: 0
      bit_width: 16
      description: "If bit n is one, event n sets the STOP_L bit in the CTRL\n\t\t\t\t\t\t\t\tregister
        (event 0 = bit 0, event 1 = bit 1, etc. The number of bits\n\t\t\t\t\t\t\t\t=
        number of events in this SCT."
    - !Field
      name: STOPMSK_H
      bit_offset: 16
      bit_width: 16
      description: "If bit n is one, event n sets the STOP_H bit in the CTRL\n\t\t\t\t\t\t\t\tregister
        (event 0 = bit 16, event 1 = bit 17, etc. The number of\n\t\t\t\t\t\t\t\tbits
        = number of events in this SCT."
  - !Register
    name: START
    addr: 0x1c018014
    size_bits: 32
    description: SCT start condition register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: STARTMSK_L
      bit_offset: 0
      bit_width: 16
      description: "If bit n is one, event n clears the STOP_L bit in the CTRL\n\t\t\t\t\t\t\t\tregister
        (event 0 = bit 0, event 1 = bit 1, etc. The number of bits\n\t\t\t\t\t\t\t\t=
        number of events in this SCT."
    - !Field
      name: STARTMSK_H
      bit_offset: 16
      bit_width: 16
      description: "If bit n is one, event n clears the STOP_H bit in the CTRL\n\t\t\t\t\t\t\t\tregister
        (event 0 = bit 16, event 1 = bit 17, etc. The number of\n\t\t\t\t\t\t\t\tbits
        = number of events in this SCT."
  - !Register
    name: COUNT
    addr: 0x1c018040
    size_bits: 32
    description: SCT counter register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CTR_L
      bit_offset: 0
      bit_width: 16
      description: "When UNIFY = 0, read or write the 16-bit L counter value.\n\t\t\t\t\t\t\t\tWhen
        UNIFY = 1, read or write the lower 16 bits of the 32-bit\n\t\t\t\t\t\t\t\tunified
        counter."
    - !Field
      name: CTR_H
      bit_offset: 16
      bit_width: 16
      description: "When UNIFY = 0, read or write the 16-bit H counter value.\n\t\t\t\t\t\t\t\tWhen
        UNIFY = 1, read or write the upper 16 bits of the 32-bit\n\t\t\t\t\t\t\t\tunified
        counter."
  - !Register
    name: STATE
    addr: 0x1c018044
    size_bits: 32
    description: SCT state register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: STATE_L
      bit_offset: 0
      bit_width: 5
      description: State variable.
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 11
      description: Reserved.
    - !Field
      name: STATE_H
      bit_offset: 16
      bit_width: 5
      description: State variable.
    - !Field
      name: RESERVED
      bit_offset: 21
      bit_width: 11
      description: Reserved.
  - !Register
    name: INPUT
    addr: 0x1c018048
    size_bits: 32
    description: SCT input register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: AIN0
      bit_offset: 0
      bit_width: 1
      description: Input 0 state.Direct read.
    - !Field
      name: AIN1
      bit_offset: 1
      bit_width: 1
      description: Input 1 state. Direct read.
    - !Field
      name: AIN2
      bit_offset: 2
      bit_width: 1
      description: Input 2 state. Direct read.
    - !Field
      name: AIN3
      bit_offset: 3
      bit_width: 1
      description: Input 3 state. Direct read.
    - !Field
      name: AIN4
      bit_offset: 4
      bit_width: 1
      description: Input 4 state. Direct read.
    - !Field
      name: AIN5
      bit_offset: 5
      bit_width: 1
      description: Input 5 state. Direct read.
    - !Field
      name: RESERVED
      bit_offset: 6
      bit_width: 10
      description: Reserved.
    - !Field
      name: SIN0
      bit_offset: 16
      bit_width: 1
      description: Input 0 state.
    - !Field
      name: SIN1
      bit_offset: 17
      bit_width: 1
      description: Input 1 state.
    - !Field
      name: SIN2
      bit_offset: 18
      bit_width: 1
      description: Input 2 state.
    - !Field
      name: SIN3
      bit_offset: 19
      bit_width: 1
      description: Input 3 state.
    - !Field
      name: SIN4
      bit_offset: 20
      bit_width: 1
      description: Input 4 state.
    - !Field
      name: SIN5
      bit_offset: 21
      bit_width: 1
      description: Input 5 state.
    - !Field
      name: RESERVED
      bit_offset: 22
      bit_width: 10
      description: Reserved
  - !Register
    name: REGMODE
    addr: 0x1c01804c
    size_bits: 32
    description: SCT match/capture registers mode register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: REGMOD_L
      bit_offset: 0
      bit_width: 16
      description: "Each bit controls one pair of match/capture registers\n\t\t\t\t\t\t\t\t(register
        0 = bit 0, register 1 = bit 1,..., etc. 0 = registers\n\t\t\t\t\t\t\t\toperate
        as match registers. 1 = registers operate as capture\n\t\t\t\t\t\t\t\tregisters."
    - !Field
      name: REGMOD_H
      bit_offset: 16
      bit_width: 16
      description: "Each bit controls one pair of match/capture registers\n\t\t\t\t\t\t\t\t(register
        0 = bit 16, register 1 = bit 17, etc. 0 = registers\n\t\t\t\t\t\t\t\toperate
        as match registers. 1 = registers operate as capture\n\t\t\t\t\t\t\t\tregisters."
  - !Register
    name: OUTPUT
    addr: 0x1c018050
    size_bits: 32
    description: SCT output register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OUT
      bit_offset: 0
      bit_width: 8
      description: "Writing a 1 to bit n makes the corresponding output HIGH. 0\n\t\t\t\t\t\t\t\tmakes
        the corresponding output LOW (output 0 = bit 0, output 1 = bit\n\t\t\t\t\t\t\t\t1,
        etc."
    - !Field
      name: RESERVED
      bit_offset: 8
      bit_width: 24
      description: Reserved
  - !Register
    name: OUTPUTDIRCTRL
    addr: 0x1c018054
    size_bits: 32
    description: SCT output counter direction control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SETCLR0
      bit_offset: 0
      bit_width: 2
      description: "Set/clear operation on output 0. Value 0x3 is reserved. Do\n\t\t\t\t\t\t\t\tnot
        program this value."
      enum_values:
        0: INDEPENDENT
        1: L_REVERSED
        2: H_REVERSED
    - !Field
      name: SETCLR1
      bit_offset: 2
      bit_width: 2
      description: "Set/clear operation on output 1. See description of bit\n\t\t\t\t\t\t\t\t0."
    - !Field
      name: SETCLR2
      bit_offset: 4
      bit_width: 2
      description: "Set/clear operation on output 2. See description of bit\n\t\t\t\t\t\t\t\t0."
    - !Field
      name: SETCLR3
      bit_offset: 6
      bit_width: 2
      description: "Set/clear operation on output 3. See description of bit\n\t\t\t\t\t\t\t\t0."
    - !Field
      name: SETCLR4
      bit_offset: 8
      bit_width: 2
      description: "Set/clear operation on output 4. See description of bit\n\t\t\t\t\t\t\t\t0."
    - !Field
      name: SETCLR5
      bit_offset: 10
      bit_width: 2
      description: "Set/clear operation on output 5. See description of bit\n\t\t\t\t\t\t\t\t0."
    - !Field
      name: SETCLR6
      bit_offset: 12
      bit_width: 2
      description: "Set/clear operation on output 6. See description of bit\n\t\t\t\t\t\t\t\t0."
    - !Field
      name: SETCLR7
      bit_offset: 14
      bit_width: 2
      description: "Set/clear operation on output 7. See description of bit\n\t\t\t\t\t\t\t\t0."
    - !Field
      name: RESERVED
      bit_offset: 26
      bit_width: 6
      description: Reserved.
  - !Register
    name: RES
    addr: 0x1c018058
    size_bits: 32
    description: SCT conflict resolution register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: O0RES
      bit_offset: 0
      bit_width: 2
      description: "Effect of simultaneous set and clear on output\n\t\t\t\t\t\t\t\t0."
      enum_values:
        0: NO_CHANGE
        1: SET
        2: CLEAR
        3: TOGGLE_OUTPUT
    - !Field
      name: O1RES
      bit_offset: 2
      bit_width: 2
      description: "Effect of simultaneous set and clear on output\n\t\t\t\t\t\t\t\t1."
      enum_values:
        0: NO_CHANGE
        1: SET
        2: CLEAR
        3: TOGGLE_OUTPUT
    - !Field
      name: O2RES
      bit_offset: 4
      bit_width: 2
      description: "Effect of simultaneous set and clear on output\n\t\t\t\t\t\t\t\t2."
      enum_values:
        0: NO_CHANGE
        1: SET
        2: CLEAR
        3: TOGGLE_OUTPUT
    - !Field
      name: O3RES
      bit_offset: 6
      bit_width: 2
      description: "Effect of simultaneous set and clear on output\n\t\t\t\t\t\t\t\t3."
      enum_values:
        0: NO_CHANGE
        1: SET
        2: CLEAR
        3: TOGGLE_OUTPUT
    - !Field
      name: O4RES
      bit_offset: 8
      bit_width: 2
      description: "Effect of simultaneous set and clear on output\n\t\t\t\t\t\t\t\t4."
      enum_values:
        0: NO_CHANGE
        1: SET
        2: CLEAR
        3: TOGGLE_OUTPUT
    - !Field
      name: O5RES
      bit_offset: 10
      bit_width: 2
      description: "Effect of simultaneous set and clear on output\n\t\t\t\t\t\t\t\t5."
      enum_values:
        0: NO_CHANGE
        1: SET
        2: CLEAR
        3: TOGGLE_OUTPUT
    - !Field
      name: O6RES
      bit_offset: 12
      bit_width: 2
      description: "Effect of simultaneous set and clear on output\n\t\t\t\t\t\t\t\t6."
      enum_values:
        0: NO_CHANGE
        1: SET
        2: CLEAR
        3: TOGGLE_OUTPUT
    - !Field
      name: O7RES
      bit_offset: 14
      bit_width: 2
      description: "Effect of simultaneous set and clear on output\n\t\t\t\t\t\t\t\t7."
      enum_values:
        0: NO_CHANGE
        1: SET
        2: CLEAR
        3: TOGGLE_OUTPUT
    - !Field
      name: RESERVED
      bit_offset: 16
      bit_width: 16
      description: Reserved.
  - !Register
    name: DMAREQ0
    addr: 0x1c01805c
    size_bits: 32
    description: SCT DMA request 0 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DEV_0
      bit_offset: 0
      bit_width: 16
      description: "If bit n is one, event n sets DMA request 0 (event 0 = bit\n\t\t\t\t\t\t\t\t0,
        event 1 = bit 1, etc. The number of bits = number of events in\n\t\t\t\t\t\t\t\tthis
        SCT."
    - !Field
      name: RESERVED
      bit_offset: 16
      bit_width: 14
      description: Reserved
    - !Field
      name: DRL0
      bit_offset: 30
      bit_width: 1
      description: "A 1 in this bit makes the SCT set DMA request 0 when it\n\t\t\t\t\t\t\t\tloads
        the Match_L/Unified registers from the Reload_L/Unified\n\t\t\t\t\t\t\t\tregisters."
    - !Field
      name: DRQ0
      bit_offset: 31
      bit_width: 1
      description: "This read-only bit indicates the state of DMA Request\n\t\t\t\t\t\t\t\t0"
  - !Register
    name: DMAREQ1
    addr: 0x1c018060
    size_bits: 32
    description: SCT DMA request 1 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DEV_1
      bit_offset: 0
      bit_width: 16
      description: "If bit n is one, event n sets DMA request 1 (event 0 = bit\n\t\t\t\t\t\t\t\t0,
        event 1 = bit 1, etc. The number of bits = number of events in\n\t\t\t\t\t\t\t\tthis
        SCT."
    - !Field
      name: RESERVED
      bit_offset: 16
      bit_width: 14
      description: Reserved
    - !Field
      name: DRL1
      bit_offset: 30
      bit_width: 1
      description: "A 1 in this bit makes the SCT set DMA request 1 when it\n\t\t\t\t\t\t\t\tloads
        the Match L/Unified registers from the Reload L/Unified\n\t\t\t\t\t\t\t\tregisters."
    - !Field
      name: DRQ1
      bit_offset: 31
      bit_width: 1
      description: "This read-only bit indicates the state of DMA Request\n\t\t\t\t\t\t\t\t1."
  - !Register
    name: EVEN
    addr: 0x1c0180f0
    size_bits: 32
    description: SCT event enable register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IEN
      bit_offset: 0
      bit_width: 16
      description: "The SCT requests interrupt when bit n of this register and\n\t\t\t\t\t\t\t\tthe
        event flag register are both one (event 0 = bit 0, event 1 = bit\n\t\t\t\t\t\t\t\t1,
        etc."
    - !Field
      name: RESERVED
      bit_offset: 16
      bit_width: 16
      description: Reserved
  - !Register
    name: EVFLAG
    addr: 0x1c0180f4
    size_bits: 32
    description: SCT event flag register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FLAG
      bit_offset: 0
      bit_width: 16
      description: "Bit n is one if event n has occurred since reset or a 1 was\n\t\t\t\t\t\t\t\tlast
        written to this bit (event 0 = bit 0, event 1 = bit 1,etc. The\n\t\t\t\t\t\t\t\tnumber
        of bits = number of events in this SCT."
    - !Field
      name: RESERVED
      bit_offset: 16
      bit_width: 16
      description: Reserved
  - !Register
    name: CONEN
    addr: 0x1c0180f8
    size_bits: 32
    description: SCT conflict enable register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NCEN
      bit_offset: 0
      bit_width: 8
      description: "The SCT requests an interrupt when bit n of this register\n\t\t\t\t\t\t\t\tand
        the SCT conflict flag register are both one (output 0 = bit 0,\n\t\t\t\t\t\t\t\toutput
        1 = bit 1, etc."
    - !Field
      name: RESERVED
      bit_offset: 10
      bit_width: 22
      description: Reserved
  - !Register
    name: CONFLAG
    addr: 0x1c0180fc
    size_bits: 32
    description: SCT conflict flag register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NCFLAG
      bit_offset: 0
      bit_width: 8
      description: "Bit n is one if a no-change conflict event occurred on\n\t\t\t\t\t\t\t\toutput
        n since reset or a 1 was last written to this bit (output 0 =\n\t\t\t\t\t\t\t\tbit
        0, output 1 = bit 1, etc."
    - !Field
      name: RESERVED
      bit_offset: 10
      bit_width: 20
      description: Reserved.
    - !Field
      name: BUSERRL
      bit_offset: 30
      bit_width: 1
      description: "The most recent bus error from this SCT involved writing\n\t\t\t\t\t\t\t\tCTR
        L/Unified, STATE L/Unified, MATCH L/Unified, or the Output\n\t\t\t\t\t\t\t\tregister
        when the L/U counter was not halted. A word write to\n\t\t\t\t\t\t\t\tcertain
        L and H registers can be half successful and half\n\t\t\t\t\t\t\t\tunsuccessful."
    - !Field
      name: BUSERRH
      bit_offset: 31
      bit_width: 1
      description: "The most recent bus error from this SCT involved writing\n\t\t\t\t\t\t\t\tCTR
        H, STATE H, MATCH H, or the Output register when the H counter\n\t\t\t\t\t\t\t\twas
        not halted."
  - !Register
    name: MATCH0
    addr: 0x1c018100
    description: "SCT match value register of match channels 0 to 12; REGMOD0 to\n\t\t\t\t\t\tREGMODE12
      = 0"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MATCHn_L
      bit_offset: 0
      bit_width: 16
      description: "When UNIFY = 0, read or write the 16-bit value to be\n\t\t\t\t\t\t\t\tcompared
        to the L counter. When UNIFY = 1, read or write the lower\n\t\t\t\t\t\t\t\t16
        bits of the 32-bit value to be compared to the unified\n\t\t\t\t\t\t\t\tcounter."
    - !Field
      name: MATCHn_H
      bit_offset: 16
      bit_width: 16
      description: "When UNIFY = 0, read or write the 16-bit value to be\n\t\t\t\t\t\t\t\tcompared
        to the H counter. When UNIFY = 1, read or write the upper\n\t\t\t\t\t\t\t\t16
        bits of the 32-bit value to be compared to the unified\n\t\t\t\t\t\t\t\tcounter."
  - !Register
    name: MATCH1
    addr: 0x1c018104
    description: "SCT match value register of match channels 0 to 12; REGMOD0 to\n\t\t\t\t\t\tREGMODE12
      = 0"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MATCHn_L
      bit_offset: 0
      bit_width: 16
      description: "When UNIFY = 0, read or write the 16-bit value to be\n\t\t\t\t\t\t\t\tcompared
        to the L counter. When UNIFY = 1, read or write the lower\n\t\t\t\t\t\t\t\t16
        bits of the 32-bit value to be compared to the unified\n\t\t\t\t\t\t\t\tcounter."
    - !Field
      name: MATCHn_H
      bit_offset: 16
      bit_width: 16
      description: "When UNIFY = 0, read or write the 16-bit value to be\n\t\t\t\t\t\t\t\tcompared
        to the H counter. When UNIFY = 1, read or write the upper\n\t\t\t\t\t\t\t\t16
        bits of the 32-bit value to be compared to the unified\n\t\t\t\t\t\t\t\tcounter."
  - !Register
    name: MATCH2
    addr: 0x1c018108
    description: "SCT match value register of match channels 0 to 12; REGMOD0 to\n\t\t\t\t\t\tREGMODE12
      = 0"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MATCHn_L
      bit_offset: 0
      bit_width: 16
      description: "When UNIFY = 0, read or write the 16-bit value to be\n\t\t\t\t\t\t\t\tcompared
        to the L counter. When UNIFY = 1, read or write the lower\n\t\t\t\t\t\t\t\t16
        bits of the 32-bit value to be compared to the unified\n\t\t\t\t\t\t\t\tcounter."
    - !Field
      name: MATCHn_H
      bit_offset: 16
      bit_width: 16
      description: "When UNIFY = 0, read or write the 16-bit value to be\n\t\t\t\t\t\t\t\tcompared
        to the H counter. When UNIFY = 1, read or write the upper\n\t\t\t\t\t\t\t\t16
        bits of the 32-bit value to be compared to the unified\n\t\t\t\t\t\t\t\tcounter."
  - !Register
    name: MATCH3
    addr: 0x1c01810c
    description: "SCT match value register of match channels 0 to 12; REGMOD0 to\n\t\t\t\t\t\tREGMODE12
      = 0"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MATCHn_L
      bit_offset: 0
      bit_width: 16
      description: "When UNIFY = 0, read or write the 16-bit value to be\n\t\t\t\t\t\t\t\tcompared
        to the L counter. When UNIFY = 1, read or write the lower\n\t\t\t\t\t\t\t\t16
        bits of the 32-bit value to be compared to the unified\n\t\t\t\t\t\t\t\tcounter."
    - !Field
      name: MATCHn_H
      bit_offset: 16
      bit_width: 16
      description: "When UNIFY = 0, read or write the 16-bit value to be\n\t\t\t\t\t\t\t\tcompared
        to the H counter. When UNIFY = 1, read or write the upper\n\t\t\t\t\t\t\t\t16
        bits of the 32-bit value to be compared to the unified\n\t\t\t\t\t\t\t\tcounter."
  - !Register
    name: MATCH4
    addr: 0x1c018110
    description: "SCT match value register of match channels 0 to 12; REGMOD0 to\n\t\t\t\t\t\tREGMODE12
      = 0"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MATCHn_L
      bit_offset: 0
      bit_width: 16
      description: "When UNIFY = 0, read or write the 16-bit value to be\n\t\t\t\t\t\t\t\tcompared
        to the L counter. When UNIFY = 1, read or write the lower\n\t\t\t\t\t\t\t\t16
        bits of the 32-bit value to be compared to the unified\n\t\t\t\t\t\t\t\tcounter."
    - !Field
      name: MATCHn_H
      bit_offset: 16
      bit_width: 16
      description: "When UNIFY = 0, read or write the 16-bit value to be\n\t\t\t\t\t\t\t\tcompared
        to the H counter. When UNIFY = 1, read or write the upper\n\t\t\t\t\t\t\t\t16
        bits of the 32-bit value to be compared to the unified\n\t\t\t\t\t\t\t\tcounter."
  - !Register
    name: MATCH5
    addr: 0x1c018114
    description: "SCT match value register of match channels 0 to 12; REGMOD0 to\n\t\t\t\t\t\tREGMODE12
      = 0"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MATCHn_L
      bit_offset: 0
      bit_width: 16
      description: "When UNIFY = 0, read or write the 16-bit value to be\n\t\t\t\t\t\t\t\tcompared
        to the L counter. When UNIFY = 1, read or write the lower\n\t\t\t\t\t\t\t\t16
        bits of the 32-bit value to be compared to the unified\n\t\t\t\t\t\t\t\tcounter."
    - !Field
      name: MATCHn_H
      bit_offset: 16
      bit_width: 16
      description: "When UNIFY = 0, read or write the 16-bit value to be\n\t\t\t\t\t\t\t\tcompared
        to the H counter. When UNIFY = 1, read or write the upper\n\t\t\t\t\t\t\t\t16
        bits of the 32-bit value to be compared to the unified\n\t\t\t\t\t\t\t\tcounter."
  - !Register
    name: MATCH6
    addr: 0x1c018118
    description: "SCT match value register of match channels 0 to 12; REGMOD0 to\n\t\t\t\t\t\tREGMODE12
      = 0"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MATCHn_L
      bit_offset: 0
      bit_width: 16
      description: "When UNIFY = 0, read or write the 16-bit value to be\n\t\t\t\t\t\t\t\tcompared
        to the L counter. When UNIFY = 1, read or write the lower\n\t\t\t\t\t\t\t\t16
        bits of the 32-bit value to be compared to the unified\n\t\t\t\t\t\t\t\tcounter."
    - !Field
      name: MATCHn_H
      bit_offset: 16
      bit_width: 16
      description: "When UNIFY = 0, read or write the 16-bit value to be\n\t\t\t\t\t\t\t\tcompared
        to the H counter. When UNIFY = 1, read or write the upper\n\t\t\t\t\t\t\t\t16
        bits of the 32-bit value to be compared to the unified\n\t\t\t\t\t\t\t\tcounter."
  - !Register
    name: MATCH7
    addr: 0x1c01811c
    description: "SCT match value register of match channels 0 to 12; REGMOD0 to\n\t\t\t\t\t\tREGMODE12
      = 0"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MATCHn_L
      bit_offset: 0
      bit_width: 16
      description: "When UNIFY = 0, read or write the 16-bit value to be\n\t\t\t\t\t\t\t\tcompared
        to the L counter. When UNIFY = 1, read or write the lower\n\t\t\t\t\t\t\t\t16
        bits of the 32-bit value to be compared to the unified\n\t\t\t\t\t\t\t\tcounter."
    - !Field
      name: MATCHn_H
      bit_offset: 16
      bit_width: 16
      description: "When UNIFY = 0, read or write the 16-bit value to be\n\t\t\t\t\t\t\t\tcompared
        to the H counter. When UNIFY = 1, read or write the upper\n\t\t\t\t\t\t\t\t16
        bits of the 32-bit value to be compared to the unified\n\t\t\t\t\t\t\t\tcounter."
  - !Register
    name: MATCH8
    addr: 0x1c018120
    description: "SCT match value register of match channels 0 to 12; REGMOD0 to\n\t\t\t\t\t\tREGMODE12
      = 0"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MATCHn_L
      bit_offset: 0
      bit_width: 16
      description: "When UNIFY = 0, read or write the 16-bit value to be\n\t\t\t\t\t\t\t\tcompared
        to the L counter. When UNIFY = 1, read or write the lower\n\t\t\t\t\t\t\t\t16
        bits of the 32-bit value to be compared to the unified\n\t\t\t\t\t\t\t\tcounter."
    - !Field
      name: MATCHn_H
      bit_offset: 16
      bit_width: 16
      description: "When UNIFY = 0, read or write the 16-bit value to be\n\t\t\t\t\t\t\t\tcompared
        to the H counter. When UNIFY = 1, read or write the upper\n\t\t\t\t\t\t\t\t16
        bits of the 32-bit value to be compared to the unified\n\t\t\t\t\t\t\t\tcounter."
  - !Register
    name: MATCH9
    addr: 0x1c018124
    description: "SCT match value register of match channels 0 to 12; REGMOD0 to\n\t\t\t\t\t\tREGMODE12
      = 0"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MATCHn_L
      bit_offset: 0
      bit_width: 16
      description: "When UNIFY = 0, read or write the 16-bit value to be\n\t\t\t\t\t\t\t\tcompared
        to the L counter. When UNIFY = 1, read or write the lower\n\t\t\t\t\t\t\t\t16
        bits of the 32-bit value to be compared to the unified\n\t\t\t\t\t\t\t\tcounter."
    - !Field
      name: MATCHn_H
      bit_offset: 16
      bit_width: 16
      description: "When UNIFY = 0, read or write the 16-bit value to be\n\t\t\t\t\t\t\t\tcompared
        to the H counter. When UNIFY = 1, read or write the upper\n\t\t\t\t\t\t\t\t16
        bits of the 32-bit value to be compared to the unified\n\t\t\t\t\t\t\t\tcounter."
  - !Register
    name: MATCH10
    addr: 0x1c018128
    description: "SCT match value register of match channels 0 to 12; REGMOD0 to\n\t\t\t\t\t\tREGMODE12
      = 0"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MATCHn_L
      bit_offset: 0
      bit_width: 16
      description: "When UNIFY = 0, read or write the 16-bit value to be\n\t\t\t\t\t\t\t\tcompared
        to the L counter. When UNIFY = 1, read or write the lower\n\t\t\t\t\t\t\t\t16
        bits of the 32-bit value to be compared to the unified\n\t\t\t\t\t\t\t\tcounter."
    - !Field
      name: MATCHn_H
      bit_offset: 16
      bit_width: 16
      description: "When UNIFY = 0, read or write the 16-bit value to be\n\t\t\t\t\t\t\t\tcompared
        to the H counter. When UNIFY = 1, read or write the upper\n\t\t\t\t\t\t\t\t16
        bits of the 32-bit value to be compared to the unified\n\t\t\t\t\t\t\t\tcounter."
  - !Register
    name: MATCH11
    addr: 0x1c01812c
    description: "SCT match value register of match channels 0 to 12; REGMOD0 to\n\t\t\t\t\t\tREGMODE12
      = 0"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MATCHn_L
      bit_offset: 0
      bit_width: 16
      description: "When UNIFY = 0, read or write the 16-bit value to be\n\t\t\t\t\t\t\t\tcompared
        to the L counter. When UNIFY = 1, read or write the lower\n\t\t\t\t\t\t\t\t16
        bits of the 32-bit value to be compared to the unified\n\t\t\t\t\t\t\t\tcounter."
    - !Field
      name: MATCHn_H
      bit_offset: 16
      bit_width: 16
      description: "When UNIFY = 0, read or write the 16-bit value to be\n\t\t\t\t\t\t\t\tcompared
        to the H counter. When UNIFY = 1, read or write the upper\n\t\t\t\t\t\t\t\t16
        bits of the 32-bit value to be compared to the unified\n\t\t\t\t\t\t\t\tcounter."
  - !Register
    name: MATCH12
    addr: 0x1c018130
    description: "SCT match value register of match channels 0 to 12; REGMOD0 to\n\t\t\t\t\t\tREGMODE12
      = 0"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MATCHn_L
      bit_offset: 0
      bit_width: 16
      description: "When UNIFY = 0, read or write the 16-bit value to be\n\t\t\t\t\t\t\t\tcompared
        to the L counter. When UNIFY = 1, read or write the lower\n\t\t\t\t\t\t\t\t16
        bits of the 32-bit value to be compared to the unified\n\t\t\t\t\t\t\t\tcounter."
    - !Field
      name: MATCHn_H
      bit_offset: 16
      bit_width: 16
      description: "When UNIFY = 0, read or write the 16-bit value to be\n\t\t\t\t\t\t\t\tcompared
        to the H counter. When UNIFY = 1, read or write the upper\n\t\t\t\t\t\t\t\t16
        bits of the 32-bit value to be compared to the unified\n\t\t\t\t\t\t\t\tcounter."
  - !Register
    name: CAP0
    addr: 0x1c018100
    description: "SCT capture register of capture channel 0 to 12; REGMOD0 to\n\t\t\t\t\t\tREGMODE12
      = 1"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPn_L
      bit_offset: 0
      bit_width: 16
      description: "When UNIFY = 0, read the 16-bit counter value at which this\n\t\t\t\t\t\t\t\tregister
        was last captured. When UNIFY = 1, read the lower 16 bits\n\t\t\t\t\t\t\t\tof
        the 32-bit value at which this register was last\n\t\t\t\t\t\t\t\tcaptured."
    - !Field
      name: CAPn_H
      bit_offset: 16
      bit_width: 16
      description: "When UNIFY = 0, read the 16-bit counter value at which this\n\t\t\t\t\t\t\t\tregister
        was last captured. When UNIFY = 1, read the upper 16 bits\n\t\t\t\t\t\t\t\tof
        the 32-bit value at which this register was last\n\t\t\t\t\t\t\t\tcaptured."
  - !Register
    name: CAP1
    addr: 0x1c018104
    description: "SCT capture register of capture channel 0 to 12; REGMOD0 to\n\t\t\t\t\t\tREGMODE12
      = 1"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPn_L
      bit_offset: 0
      bit_width: 16
      description: "When UNIFY = 0, read the 16-bit counter value at which this\n\t\t\t\t\t\t\t\tregister
        was last captured. When UNIFY = 1, read the lower 16 bits\n\t\t\t\t\t\t\t\tof
        the 32-bit value at which this register was last\n\t\t\t\t\t\t\t\tcaptured."
    - !Field
      name: CAPn_H
      bit_offset: 16
      bit_width: 16
      description: "When UNIFY = 0, read the 16-bit counter value at which this\n\t\t\t\t\t\t\t\tregister
        was last captured. When UNIFY = 1, read the upper 16 bits\n\t\t\t\t\t\t\t\tof
        the 32-bit value at which this register was last\n\t\t\t\t\t\t\t\tcaptured."
  - !Register
    name: CAP2
    addr: 0x1c018108
    description: "SCT capture register of capture channel 0 to 12; REGMOD0 to\n\t\t\t\t\t\tREGMODE12
      = 1"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPn_L
      bit_offset: 0
      bit_width: 16
      description: "When UNIFY = 0, read the 16-bit counter value at which this\n\t\t\t\t\t\t\t\tregister
        was last captured. When UNIFY = 1, read the lower 16 bits\n\t\t\t\t\t\t\t\tof
        the 32-bit value at which this register was last\n\t\t\t\t\t\t\t\tcaptured."
    - !Field
      name: CAPn_H
      bit_offset: 16
      bit_width: 16
      description: "When UNIFY = 0, read the 16-bit counter value at which this\n\t\t\t\t\t\t\t\tregister
        was last captured. When UNIFY = 1, read the upper 16 bits\n\t\t\t\t\t\t\t\tof
        the 32-bit value at which this register was last\n\t\t\t\t\t\t\t\tcaptured."
  - !Register
    name: CAP3
    addr: 0x1c01810c
    description: "SCT capture register of capture channel 0 to 12; REGMOD0 to\n\t\t\t\t\t\tREGMODE12
      = 1"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPn_L
      bit_offset: 0
      bit_width: 16
      description: "When UNIFY = 0, read the 16-bit counter value at which this\n\t\t\t\t\t\t\t\tregister
        was last captured. When UNIFY = 1, read the lower 16 bits\n\t\t\t\t\t\t\t\tof
        the 32-bit value at which this register was last\n\t\t\t\t\t\t\t\tcaptured."
    - !Field
      name: CAPn_H
      bit_offset: 16
      bit_width: 16
      description: "When UNIFY = 0, read the 16-bit counter value at which this\n\t\t\t\t\t\t\t\tregister
        was last captured. When UNIFY = 1, read the upper 16 bits\n\t\t\t\t\t\t\t\tof
        the 32-bit value at which this register was last\n\t\t\t\t\t\t\t\tcaptured."
  - !Register
    name: CAP4
    addr: 0x1c018110
    description: "SCT capture register of capture channel 0 to 12; REGMOD0 to\n\t\t\t\t\t\tREGMODE12
      = 1"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPn_L
      bit_offset: 0
      bit_width: 16
      description: "When UNIFY = 0, read the 16-bit counter value at which this\n\t\t\t\t\t\t\t\tregister
        was last captured. When UNIFY = 1, read the lower 16 bits\n\t\t\t\t\t\t\t\tof
        the 32-bit value at which this register was last\n\t\t\t\t\t\t\t\tcaptured."
    - !Field
      name: CAPn_H
      bit_offset: 16
      bit_width: 16
      description: "When UNIFY = 0, read the 16-bit counter value at which this\n\t\t\t\t\t\t\t\tregister
        was last captured. When UNIFY = 1, read the upper 16 bits\n\t\t\t\t\t\t\t\tof
        the 32-bit value at which this register was last\n\t\t\t\t\t\t\t\tcaptured."
  - !Register
    name: CAP5
    addr: 0x1c018114
    description: "SCT capture register of capture channel 0 to 12; REGMOD0 to\n\t\t\t\t\t\tREGMODE12
      = 1"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPn_L
      bit_offset: 0
      bit_width: 16
      description: "When UNIFY = 0, read the 16-bit counter value at which this\n\t\t\t\t\t\t\t\tregister
        was last captured. When UNIFY = 1, read the lower 16 bits\n\t\t\t\t\t\t\t\tof
        the 32-bit value at which this register was last\n\t\t\t\t\t\t\t\tcaptured."
    - !Field
      name: CAPn_H
      bit_offset: 16
      bit_width: 16
      description: "When UNIFY = 0, read the 16-bit counter value at which this\n\t\t\t\t\t\t\t\tregister
        was last captured. When UNIFY = 1, read the upper 16 bits\n\t\t\t\t\t\t\t\tof
        the 32-bit value at which this register was last\n\t\t\t\t\t\t\t\tcaptured."
  - !Register
    name: CAP6
    addr: 0x1c018118
    description: "SCT capture register of capture channel 0 to 12; REGMOD0 to\n\t\t\t\t\t\tREGMODE12
      = 1"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPn_L
      bit_offset: 0
      bit_width: 16
      description: "When UNIFY = 0, read the 16-bit counter value at which this\n\t\t\t\t\t\t\t\tregister
        was last captured. When UNIFY = 1, read the lower 16 bits\n\t\t\t\t\t\t\t\tof
        the 32-bit value at which this register was last\n\t\t\t\t\t\t\t\tcaptured."
    - !Field
      name: CAPn_H
      bit_offset: 16
      bit_width: 16
      description: "When UNIFY = 0, read the 16-bit counter value at which this\n\t\t\t\t\t\t\t\tregister
        was last captured. When UNIFY = 1, read the upper 16 bits\n\t\t\t\t\t\t\t\tof
        the 32-bit value at which this register was last\n\t\t\t\t\t\t\t\tcaptured."
  - !Register
    name: CAP7
    addr: 0x1c01811c
    description: "SCT capture register of capture channel 0 to 12; REGMOD0 to\n\t\t\t\t\t\tREGMODE12
      = 1"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPn_L
      bit_offset: 0
      bit_width: 16
      description: "When UNIFY = 0, read the 16-bit counter value at which this\n\t\t\t\t\t\t\t\tregister
        was last captured. When UNIFY = 1, read the lower 16 bits\n\t\t\t\t\t\t\t\tof
        the 32-bit value at which this register was last\n\t\t\t\t\t\t\t\tcaptured."
    - !Field
      name: CAPn_H
      bit_offset: 16
      bit_width: 16
      description: "When UNIFY = 0, read the 16-bit counter value at which this\n\t\t\t\t\t\t\t\tregister
        was last captured. When UNIFY = 1, read the upper 16 bits\n\t\t\t\t\t\t\t\tof
        the 32-bit value at which this register was last\n\t\t\t\t\t\t\t\tcaptured."
  - !Register
    name: CAP8
    addr: 0x1c018120
    description: "SCT capture register of capture channel 0 to 12; REGMOD0 to\n\t\t\t\t\t\tREGMODE12
      = 1"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPn_L
      bit_offset: 0
      bit_width: 16
      description: "When UNIFY = 0, read the 16-bit counter value at which this\n\t\t\t\t\t\t\t\tregister
        was last captured. When UNIFY = 1, read the lower 16 bits\n\t\t\t\t\t\t\t\tof
        the 32-bit value at which this register was last\n\t\t\t\t\t\t\t\tcaptured."
    - !Field
      name: CAPn_H
      bit_offset: 16
      bit_width: 16
      description: "When UNIFY = 0, read the 16-bit counter value at which this\n\t\t\t\t\t\t\t\tregister
        was last captured. When UNIFY = 1, read the upper 16 bits\n\t\t\t\t\t\t\t\tof
        the 32-bit value at which this register was last\n\t\t\t\t\t\t\t\tcaptured."
  - !Register
    name: CAP9
    addr: 0x1c018124
    description: "SCT capture register of capture channel 0 to 12; REGMOD0 to\n\t\t\t\t\t\tREGMODE12
      = 1"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPn_L
      bit_offset: 0
      bit_width: 16
      description: "When UNIFY = 0, read the 16-bit counter value at which this\n\t\t\t\t\t\t\t\tregister
        was last captured. When UNIFY = 1, read the lower 16 bits\n\t\t\t\t\t\t\t\tof
        the 32-bit value at which this register was last\n\t\t\t\t\t\t\t\tcaptured."
    - !Field
      name: CAPn_H
      bit_offset: 16
      bit_width: 16
      description: "When UNIFY = 0, read the 16-bit counter value at which this\n\t\t\t\t\t\t\t\tregister
        was last captured. When UNIFY = 1, read the upper 16 bits\n\t\t\t\t\t\t\t\tof
        the 32-bit value at which this register was last\n\t\t\t\t\t\t\t\tcaptured."
  - !Register
    name: CAP10
    addr: 0x1c018128
    description: "SCT capture register of capture channel 0 to 12; REGMOD0 to\n\t\t\t\t\t\tREGMODE12
      = 1"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPn_L
      bit_offset: 0
      bit_width: 16
      description: "When UNIFY = 0, read the 16-bit counter value at which this\n\t\t\t\t\t\t\t\tregister
        was last captured. When UNIFY = 1, read the lower 16 bits\n\t\t\t\t\t\t\t\tof
        the 32-bit value at which this register was last\n\t\t\t\t\t\t\t\tcaptured."
    - !Field
      name: CAPn_H
      bit_offset: 16
      bit_width: 16
      description: "When UNIFY = 0, read the 16-bit counter value at which this\n\t\t\t\t\t\t\t\tregister
        was last captured. When UNIFY = 1, read the upper 16 bits\n\t\t\t\t\t\t\t\tof
        the 32-bit value at which this register was last\n\t\t\t\t\t\t\t\tcaptured."
  - !Register
    name: CAP11
    addr: 0x1c01812c
    description: "SCT capture register of capture channel 0 to 12; REGMOD0 to\n\t\t\t\t\t\tREGMODE12
      = 1"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPn_L
      bit_offset: 0
      bit_width: 16
      description: "When UNIFY = 0, read the 16-bit counter value at which this\n\t\t\t\t\t\t\t\tregister
        was last captured. When UNIFY = 1, read the lower 16 bits\n\t\t\t\t\t\t\t\tof
        the 32-bit value at which this register was last\n\t\t\t\t\t\t\t\tcaptured."
    - !Field
      name: CAPn_H
      bit_offset: 16
      bit_width: 16
      description: "When UNIFY = 0, read the 16-bit counter value at which this\n\t\t\t\t\t\t\t\tregister
        was last captured. When UNIFY = 1, read the upper 16 bits\n\t\t\t\t\t\t\t\tof
        the 32-bit value at which this register was last\n\t\t\t\t\t\t\t\tcaptured."
  - !Register
    name: CAP12
    addr: 0x1c018130
    description: "SCT capture register of capture channel 0 to 12; REGMOD0 to\n\t\t\t\t\t\tREGMODE12
      = 1"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPn_L
      bit_offset: 0
      bit_width: 16
      description: "When UNIFY = 0, read the 16-bit counter value at which this\n\t\t\t\t\t\t\t\tregister
        was last captured. When UNIFY = 1, read the lower 16 bits\n\t\t\t\t\t\t\t\tof
        the 32-bit value at which this register was last\n\t\t\t\t\t\t\t\tcaptured."
    - !Field
      name: CAPn_H
      bit_offset: 16
      bit_width: 16
      description: "When UNIFY = 0, read the 16-bit counter value at which this\n\t\t\t\t\t\t\t\tregister
        was last captured. When UNIFY = 1, read the upper 16 bits\n\t\t\t\t\t\t\t\tof
        the 32-bit value at which this register was last\n\t\t\t\t\t\t\t\tcaptured."
  - !Register
    name: MATCHREL0
    addr: 0x1c018200
    description: "SCT match reload value register 0 to 12; REGMOD0 = 0 to REGMODE12
      =\n\t\t\t\t\t\t0"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RELOADn_L
      bit_offset: 0
      bit_width: 16
      description: "When UNIFY = 0, read or write the 16-bit value to be loaded\n\t\t\t\t\t\t\t\tinto
        the MATCHn_L register. When UNIFY = 1, read or write the lower\n\t\t\t\t\t\t\t\t16
        bits of the 32-bit value to be loaded into the MATCHn\n\t\t\t\t\t\t\t\tregister."
    - !Field
      name: RELOADn_H
      bit_offset: 16
      bit_width: 16
      description: "When UNIFY = 0, read or write the 16-bit to be loaded into\n\t\t\t\t\t\t\t\tthe
        MATCHn_H register. When UNIFY = 1, read or write the upper 16\n\t\t\t\t\t\t\t\tbits
        of the 32-bit value to be loaded into the MATCHn\n\t\t\t\t\t\t\t\tregister."
  - !Register
    name: MATCHREL1
    addr: 0x1c018204
    description: "SCT match reload value register 0 to 12; REGMOD0 = 0 to REGMODE12
      =\n\t\t\t\t\t\t0"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RELOADn_L
      bit_offset: 0
      bit_width: 16
      description: "When UNIFY = 0, read or write the 16-bit value to be loaded\n\t\t\t\t\t\t\t\tinto
        the MATCHn_L register. When UNIFY = 1, read or write the lower\n\t\t\t\t\t\t\t\t16
        bits of the 32-bit value to be loaded into the MATCHn\n\t\t\t\t\t\t\t\tregister."
    - !Field
      name: RELOADn_H
      bit_offset: 16
      bit_width: 16
      description: "When UNIFY = 0, read or write the 16-bit to be loaded into\n\t\t\t\t\t\t\t\tthe
        MATCHn_H register. When UNIFY = 1, read or write the upper 16\n\t\t\t\t\t\t\t\tbits
        of the 32-bit value to be loaded into the MATCHn\n\t\t\t\t\t\t\t\tregister."
  - !Register
    name: MATCHREL2
    addr: 0x1c018208
    description: "SCT match reload value register 0 to 12; REGMOD0 = 0 to REGMODE12
      =\n\t\t\t\t\t\t0"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RELOADn_L
      bit_offset: 0
      bit_width: 16
      description: "When UNIFY = 0, read or write the 16-bit value to be loaded\n\t\t\t\t\t\t\t\tinto
        the MATCHn_L register. When UNIFY = 1, read or write the lower\n\t\t\t\t\t\t\t\t16
        bits of the 32-bit value to be loaded into the MATCHn\n\t\t\t\t\t\t\t\tregister."
    - !Field
      name: RELOADn_H
      bit_offset: 16
      bit_width: 16
      description: "When UNIFY = 0, read or write the 16-bit to be loaded into\n\t\t\t\t\t\t\t\tthe
        MATCHn_H register. When UNIFY = 1, read or write the upper 16\n\t\t\t\t\t\t\t\tbits
        of the 32-bit value to be loaded into the MATCHn\n\t\t\t\t\t\t\t\tregister."
  - !Register
    name: MATCHREL3
    addr: 0x1c01820c
    description: "SCT match reload value register 0 to 12; REGMOD0 = 0 to REGMODE12
      =\n\t\t\t\t\t\t0"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RELOADn_L
      bit_offset: 0
      bit_width: 16
      description: "When UNIFY = 0, read or write the 16-bit value to be loaded\n\t\t\t\t\t\t\t\tinto
        the MATCHn_L register. When UNIFY = 1, read or write the lower\n\t\t\t\t\t\t\t\t16
        bits of the 32-bit value to be loaded into the MATCHn\n\t\t\t\t\t\t\t\tregister."
    - !Field
      name: RELOADn_H
      bit_offset: 16
      bit_width: 16
      description: "When UNIFY = 0, read or write the 16-bit to be loaded into\n\t\t\t\t\t\t\t\tthe
        MATCHn_H register. When UNIFY = 1, read or write the upper 16\n\t\t\t\t\t\t\t\tbits
        of the 32-bit value to be loaded into the MATCHn\n\t\t\t\t\t\t\t\tregister."
  - !Register
    name: MATCHREL4
    addr: 0x1c018210
    description: "SCT match reload value register 0 to 12; REGMOD0 = 0 to REGMODE12
      =\n\t\t\t\t\t\t0"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RELOADn_L
      bit_offset: 0
      bit_width: 16
      description: "When UNIFY = 0, read or write the 16-bit value to be loaded\n\t\t\t\t\t\t\t\tinto
        the MATCHn_L register. When UNIFY = 1, read or write the lower\n\t\t\t\t\t\t\t\t16
        bits of the 32-bit value to be loaded into the MATCHn\n\t\t\t\t\t\t\t\tregister."
    - !Field
      name: RELOADn_H
      bit_offset: 16
      bit_width: 16
      description: "When UNIFY = 0, read or write the 16-bit to be loaded into\n\t\t\t\t\t\t\t\tthe
        MATCHn_H register. When UNIFY = 1, read or write the upper 16\n\t\t\t\t\t\t\t\tbits
        of the 32-bit value to be loaded into the MATCHn\n\t\t\t\t\t\t\t\tregister."
  - !Register
    name: MATCHREL5
    addr: 0x1c018214
    description: "SCT match reload value register 0 to 12; REGMOD0 = 0 to REGMODE12
      =\n\t\t\t\t\t\t0"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RELOADn_L
      bit_offset: 0
      bit_width: 16
      description: "When UNIFY = 0, read or write the 16-bit value to be loaded\n\t\t\t\t\t\t\t\tinto
        the MATCHn_L register. When UNIFY = 1, read or write the lower\n\t\t\t\t\t\t\t\t16
        bits of the 32-bit value to be loaded into the MATCHn\n\t\t\t\t\t\t\t\tregister."
    - !Field
      name: RELOADn_H
      bit_offset: 16
      bit_width: 16
      description: "When UNIFY = 0, read or write the 16-bit to be loaded into\n\t\t\t\t\t\t\t\tthe
        MATCHn_H register. When UNIFY = 1, read or write the upper 16\n\t\t\t\t\t\t\t\tbits
        of the 32-bit value to be loaded into the MATCHn\n\t\t\t\t\t\t\t\tregister."
  - !Register
    name: MATCHREL6
    addr: 0x1c018218
    description: "SCT match reload value register 0 to 12; REGMOD0 = 0 to REGMODE12
      =\n\t\t\t\t\t\t0"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RELOADn_L
      bit_offset: 0
      bit_width: 16
      description: "When UNIFY = 0, read or write the 16-bit value to be loaded\n\t\t\t\t\t\t\t\tinto
        the MATCHn_L register. When UNIFY = 1, read or write the lower\n\t\t\t\t\t\t\t\t16
        bits of the 32-bit value to be loaded into the MATCHn\n\t\t\t\t\t\t\t\tregister."
    - !Field
      name: RELOADn_H
      bit_offset: 16
      bit_width: 16
      description: "When UNIFY = 0, read or write the 16-bit to be loaded into\n\t\t\t\t\t\t\t\tthe
        MATCHn_H register. When UNIFY = 1, read or write the upper 16\n\t\t\t\t\t\t\t\tbits
        of the 32-bit value to be loaded into the MATCHn\n\t\t\t\t\t\t\t\tregister."
  - !Register
    name: MATCHREL7
    addr: 0x1c01821c
    description: "SCT match reload value register 0 to 12; REGMOD0 = 0 to REGMODE12
      =\n\t\t\t\t\t\t0"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RELOADn_L
      bit_offset: 0
      bit_width: 16
      description: "When UNIFY = 0, read or write the 16-bit value to be loaded\n\t\t\t\t\t\t\t\tinto
        the MATCHn_L register. When UNIFY = 1, read or write the lower\n\t\t\t\t\t\t\t\t16
        bits of the 32-bit value to be loaded into the MATCHn\n\t\t\t\t\t\t\t\tregister."
    - !Field
      name: RELOADn_H
      bit_offset: 16
      bit_width: 16
      description: "When UNIFY = 0, read or write the 16-bit to be loaded into\n\t\t\t\t\t\t\t\tthe
        MATCHn_H register. When UNIFY = 1, read or write the upper 16\n\t\t\t\t\t\t\t\tbits
        of the 32-bit value to be loaded into the MATCHn\n\t\t\t\t\t\t\t\tregister."
  - !Register
    name: MATCHREL8
    addr: 0x1c018220
    description: "SCT match reload value register 0 to 12; REGMOD0 = 0 to REGMODE12
      =\n\t\t\t\t\t\t0"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RELOADn_L
      bit_offset: 0
      bit_width: 16
      description: "When UNIFY = 0, read or write the 16-bit value to be loaded\n\t\t\t\t\t\t\t\tinto
        the MATCHn_L register. When UNIFY = 1, read or write the lower\n\t\t\t\t\t\t\t\t16
        bits of the 32-bit value to be loaded into the MATCHn\n\t\t\t\t\t\t\t\tregister."
    - !Field
      name: RELOADn_H
      bit_offset: 16
      bit_width: 16
      description: "When UNIFY = 0, read or write the 16-bit to be loaded into\n\t\t\t\t\t\t\t\tthe
        MATCHn_H register. When UNIFY = 1, read or write the upper 16\n\t\t\t\t\t\t\t\tbits
        of the 32-bit value to be loaded into the MATCHn\n\t\t\t\t\t\t\t\tregister."
  - !Register
    name: MATCHREL9
    addr: 0x1c018224
    description: "SCT match reload value register 0 to 12; REGMOD0 = 0 to REGMODE12
      =\n\t\t\t\t\t\t0"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RELOADn_L
      bit_offset: 0
      bit_width: 16
      description: "When UNIFY = 0, read or write the 16-bit value to be loaded\n\t\t\t\t\t\t\t\tinto
        the MATCHn_L register. When UNIFY = 1, read or write the lower\n\t\t\t\t\t\t\t\t16
        bits of the 32-bit value to be loaded into the MATCHn\n\t\t\t\t\t\t\t\tregister."
    - !Field
      name: RELOADn_H
      bit_offset: 16
      bit_width: 16
      description: "When UNIFY = 0, read or write the 16-bit to be loaded into\n\t\t\t\t\t\t\t\tthe
        MATCHn_H register. When UNIFY = 1, read or write the upper 16\n\t\t\t\t\t\t\t\tbits
        of the 32-bit value to be loaded into the MATCHn\n\t\t\t\t\t\t\t\tregister."
  - !Register
    name: MATCHREL10
    addr: 0x1c018228
    description: "SCT match reload value register 0 to 12; REGMOD0 = 0 to REGMODE12
      =\n\t\t\t\t\t\t0"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RELOADn_L
      bit_offset: 0
      bit_width: 16
      description: "When UNIFY = 0, read or write the 16-bit value to be loaded\n\t\t\t\t\t\t\t\tinto
        the MATCHn_L register. When UNIFY = 1, read or write the lower\n\t\t\t\t\t\t\t\t16
        bits of the 32-bit value to be loaded into the MATCHn\n\t\t\t\t\t\t\t\tregister."
    - !Field
      name: RELOADn_H
      bit_offset: 16
      bit_width: 16
      description: "When UNIFY = 0, read or write the 16-bit to be loaded into\n\t\t\t\t\t\t\t\tthe
        MATCHn_H register. When UNIFY = 1, read or write the upper 16\n\t\t\t\t\t\t\t\tbits
        of the 32-bit value to be loaded into the MATCHn\n\t\t\t\t\t\t\t\tregister."
  - !Register
    name: MATCHREL11
    addr: 0x1c01822c
    description: "SCT match reload value register 0 to 12; REGMOD0 = 0 to REGMODE12
      =\n\t\t\t\t\t\t0"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RELOADn_L
      bit_offset: 0
      bit_width: 16
      description: "When UNIFY = 0, read or write the 16-bit value to be loaded\n\t\t\t\t\t\t\t\tinto
        the MATCHn_L register. When UNIFY = 1, read or write the lower\n\t\t\t\t\t\t\t\t16
        bits of the 32-bit value to be loaded into the MATCHn\n\t\t\t\t\t\t\t\tregister."
    - !Field
      name: RELOADn_H
      bit_offset: 16
      bit_width: 16
      description: "When UNIFY = 0, read or write the 16-bit to be loaded into\n\t\t\t\t\t\t\t\tthe
        MATCHn_H register. When UNIFY = 1, read or write the upper 16\n\t\t\t\t\t\t\t\tbits
        of the 32-bit value to be loaded into the MATCHn\n\t\t\t\t\t\t\t\tregister."
  - !Register
    name: MATCHREL12
    addr: 0x1c018230
    description: "SCT match reload value register 0 to 12; REGMOD0 = 0 to REGMODE12
      =\n\t\t\t\t\t\t0"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RELOADn_L
      bit_offset: 0
      bit_width: 16
      description: "When UNIFY = 0, read or write the 16-bit value to be loaded\n\t\t\t\t\t\t\t\tinto
        the MATCHn_L register. When UNIFY = 1, read or write the lower\n\t\t\t\t\t\t\t\t16
        bits of the 32-bit value to be loaded into the MATCHn\n\t\t\t\t\t\t\t\tregister."
    - !Field
      name: RELOADn_H
      bit_offset: 16
      bit_width: 16
      description: "When UNIFY = 0, read or write the 16-bit to be loaded into\n\t\t\t\t\t\t\t\tthe
        MATCHn_H register. When UNIFY = 1, read or write the upper 16\n\t\t\t\t\t\t\t\tbits
        of the 32-bit value to be loaded into the MATCHn\n\t\t\t\t\t\t\t\tregister."
  - !Register
    name: CAPCTRL0
    addr: 0x1c018200
    description: "SCT capture control register 0 to 12; REGMOD0 = 1 to REGMODE12 =\n\t\t\t\t\t\t1"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CAPCONn_L
      bit_offset: 0
      bit_width: 16
      description: "If bit m is one, event m causes the CAPn_L (UNIFY = 0) or\n\t\t\t\t\t\t\t\tthe
        CAPn (UNIFY = 1) register to be loaded (event 0 = bit 0, event 1\n\t\t\t\t\t\t\t\t=
        bit 1, etc. The number of bits = number of events in this\n\t\t\t\t\t\t\t\tSCT."
    - !Field
      name: CAPCONn_H
      bit_offset: 16
      bit_width: 16
      description: "If bit m is one, event m causes the CAPn_H (UNIFY = 0)\n\t\t\t\t\t\t\t\tregister
        to be loaded (event 0 = bit 16, event 1 = bit 17, etc. The\n\t\t\t\t\t\t\t\tnumber
        of bits = number of events in this SCT."
  - !Register
    name: CAPCTRL1
    addr: 0x1c018204
    description: "SCT capture control register 0 to 12; REGMOD0 = 1 to REGMODE12 =\n\t\t\t\t\t\t1"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CAPCONn_L
      bit_offset: 0
      bit_width: 16
      description: "If bit m is one, event m causes the CAPn_L (UNIFY = 0) or\n\t\t\t\t\t\t\t\tthe
        CAPn (UNIFY = 1) register to be loaded (event 0 = bit 0, event 1\n\t\t\t\t\t\t\t\t=
        bit 1, etc. The number of bits = number of events in this\n\t\t\t\t\t\t\t\tSCT."
    - !Field
      name: CAPCONn_H
      bit_offset: 16
      bit_width: 16
      description: "If bit m is one, event m causes the CAPn_H (UNIFY = 0)\n\t\t\t\t\t\t\t\tregister
        to be loaded (event 0 = bit 16, event 1 = bit 17, etc. The\n\t\t\t\t\t\t\t\tnumber
        of bits = number of events in this SCT."
  - !Register
    name: CAPCTRL2
    addr: 0x1c018208
    description: "SCT capture control register 0 to 12; REGMOD0 = 1 to REGMODE12 =\n\t\t\t\t\t\t1"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CAPCONn_L
      bit_offset: 0
      bit_width: 16
      description: "If bit m is one, event m causes the CAPn_L (UNIFY = 0) or\n\t\t\t\t\t\t\t\tthe
        CAPn (UNIFY = 1) register to be loaded (event 0 = bit 0, event 1\n\t\t\t\t\t\t\t\t=
        bit 1, etc. The number of bits = number of events in this\n\t\t\t\t\t\t\t\tSCT."
    - !Field
      name: CAPCONn_H
      bit_offset: 16
      bit_width: 16
      description: "If bit m is one, event m causes the CAPn_H (UNIFY = 0)\n\t\t\t\t\t\t\t\tregister
        to be loaded (event 0 = bit 16, event 1 = bit 17, etc. The\n\t\t\t\t\t\t\t\tnumber
        of bits = number of events in this SCT."
  - !Register
    name: CAPCTRL3
    addr: 0x1c01820c
    description: "SCT capture control register 0 to 12; REGMOD0 = 1 to REGMODE12 =\n\t\t\t\t\t\t1"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CAPCONn_L
      bit_offset: 0
      bit_width: 16
      description: "If bit m is one, event m causes the CAPn_L (UNIFY = 0) or\n\t\t\t\t\t\t\t\tthe
        CAPn (UNIFY = 1) register to be loaded (event 0 = bit 0, event 1\n\t\t\t\t\t\t\t\t=
        bit 1, etc. The number of bits = number of events in this\n\t\t\t\t\t\t\t\tSCT."
    - !Field
      name: CAPCONn_H
      bit_offset: 16
      bit_width: 16
      description: "If bit m is one, event m causes the CAPn_H (UNIFY = 0)\n\t\t\t\t\t\t\t\tregister
        to be loaded (event 0 = bit 16, event 1 = bit 17, etc. The\n\t\t\t\t\t\t\t\tnumber
        of bits = number of events in this SCT."
  - !Register
    name: CAPCTRL4
    addr: 0x1c018210
    description: "SCT capture control register 0 to 12; REGMOD0 = 1 to REGMODE12 =\n\t\t\t\t\t\t1"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CAPCONn_L
      bit_offset: 0
      bit_width: 16
      description: "If bit m is one, event m causes the CAPn_L (UNIFY = 0) or\n\t\t\t\t\t\t\t\tthe
        CAPn (UNIFY = 1) register to be loaded (event 0 = bit 0, event 1\n\t\t\t\t\t\t\t\t=
        bit 1, etc. The number of bits = number of events in this\n\t\t\t\t\t\t\t\tSCT."
    - !Field
      name: CAPCONn_H
      bit_offset: 16
      bit_width: 16
      description: "If bit m is one, event m causes the CAPn_H (UNIFY = 0)\n\t\t\t\t\t\t\t\tregister
        to be loaded (event 0 = bit 16, event 1 = bit 17, etc. The\n\t\t\t\t\t\t\t\tnumber
        of bits = number of events in this SCT."
  - !Register
    name: CAPCTRL5
    addr: 0x1c018214
    description: "SCT capture control register 0 to 12; REGMOD0 = 1 to REGMODE12 =\n\t\t\t\t\t\t1"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CAPCONn_L
      bit_offset: 0
      bit_width: 16
      description: "If bit m is one, event m causes the CAPn_L (UNIFY = 0) or\n\t\t\t\t\t\t\t\tthe
        CAPn (UNIFY = 1) register to be loaded (event 0 = bit 0, event 1\n\t\t\t\t\t\t\t\t=
        bit 1, etc. The number of bits = number of events in this\n\t\t\t\t\t\t\t\tSCT."
    - !Field
      name: CAPCONn_H
      bit_offset: 16
      bit_width: 16
      description: "If bit m is one, event m causes the CAPn_H (UNIFY = 0)\n\t\t\t\t\t\t\t\tregister
        to be loaded (event 0 = bit 16, event 1 = bit 17, etc. The\n\t\t\t\t\t\t\t\tnumber
        of bits = number of events in this SCT."
  - !Register
    name: CAPCTRL6
    addr: 0x1c018218
    description: "SCT capture control register 0 to 12; REGMOD0 = 1 to REGMODE12 =\n\t\t\t\t\t\t1"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CAPCONn_L
      bit_offset: 0
      bit_width: 16
      description: "If bit m is one, event m causes the CAPn_L (UNIFY = 0) or\n\t\t\t\t\t\t\t\tthe
        CAPn (UNIFY = 1) register to be loaded (event 0 = bit 0, event 1\n\t\t\t\t\t\t\t\t=
        bit 1, etc. The number of bits = number of events in this\n\t\t\t\t\t\t\t\tSCT."
    - !Field
      name: CAPCONn_H
      bit_offset: 16
      bit_width: 16
      description: "If bit m is one, event m causes the CAPn_H (UNIFY = 0)\n\t\t\t\t\t\t\t\tregister
        to be loaded (event 0 = bit 16, event 1 = bit 17, etc. The\n\t\t\t\t\t\t\t\tnumber
        of bits = number of events in this SCT."
  - !Register
    name: CAPCTRL7
    addr: 0x1c01821c
    description: "SCT capture control register 0 to 12; REGMOD0 = 1 to REGMODE12 =\n\t\t\t\t\t\t1"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CAPCONn_L
      bit_offset: 0
      bit_width: 16
      description: "If bit m is one, event m causes the CAPn_L (UNIFY = 0) or\n\t\t\t\t\t\t\t\tthe
        CAPn (UNIFY = 1) register to be loaded (event 0 = bit 0, event 1\n\t\t\t\t\t\t\t\t=
        bit 1, etc. The number of bits = number of events in this\n\t\t\t\t\t\t\t\tSCT."
    - !Field
      name: CAPCONn_H
      bit_offset: 16
      bit_width: 16
      description: "If bit m is one, event m causes the CAPn_H (UNIFY = 0)\n\t\t\t\t\t\t\t\tregister
        to be loaded (event 0 = bit 16, event 1 = bit 17, etc. The\n\t\t\t\t\t\t\t\tnumber
        of bits = number of events in this SCT."
  - !Register
    name: CAPCTRL8
    addr: 0x1c018220
    description: "SCT capture control register 0 to 12; REGMOD0 = 1 to REGMODE12 =\n\t\t\t\t\t\t1"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CAPCONn_L
      bit_offset: 0
      bit_width: 16
      description: "If bit m is one, event m causes the CAPn_L (UNIFY = 0) or\n\t\t\t\t\t\t\t\tthe
        CAPn (UNIFY = 1) register to be loaded (event 0 = bit 0, event 1\n\t\t\t\t\t\t\t\t=
        bit 1, etc. The number of bits = number of events in this\n\t\t\t\t\t\t\t\tSCT."
    - !Field
      name: CAPCONn_H
      bit_offset: 16
      bit_width: 16
      description: "If bit m is one, event m causes the CAPn_H (UNIFY = 0)\n\t\t\t\t\t\t\t\tregister
        to be loaded (event 0 = bit 16, event 1 = bit 17, etc. The\n\t\t\t\t\t\t\t\tnumber
        of bits = number of events in this SCT."
  - !Register
    name: CAPCTRL9
    addr: 0x1c018224
    description: "SCT capture control register 0 to 12; REGMOD0 = 1 to REGMODE12 =\n\t\t\t\t\t\t1"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CAPCONn_L
      bit_offset: 0
      bit_width: 16
      description: "If bit m is one, event m causes the CAPn_L (UNIFY = 0) or\n\t\t\t\t\t\t\t\tthe
        CAPn (UNIFY = 1) register to be loaded (event 0 = bit 0, event 1\n\t\t\t\t\t\t\t\t=
        bit 1, etc. The number of bits = number of events in this\n\t\t\t\t\t\t\t\tSCT."
    - !Field
      name: CAPCONn_H
      bit_offset: 16
      bit_width: 16
      description: "If bit m is one, event m causes the CAPn_H (UNIFY = 0)\n\t\t\t\t\t\t\t\tregister
        to be loaded (event 0 = bit 16, event 1 = bit 17, etc. The\n\t\t\t\t\t\t\t\tnumber
        of bits = number of events in this SCT."
  - !Register
    name: CAPCTRL10
    addr: 0x1c018228
    description: "SCT capture control register 0 to 12; REGMOD0 = 1 to REGMODE12 =\n\t\t\t\t\t\t1"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CAPCONn_L
      bit_offset: 0
      bit_width: 16
      description: "If bit m is one, event m causes the CAPn_L (UNIFY = 0) or\n\t\t\t\t\t\t\t\tthe
        CAPn (UNIFY = 1) register to be loaded (event 0 = bit 0, event 1\n\t\t\t\t\t\t\t\t=
        bit 1, etc. The number of bits = number of events in this\n\t\t\t\t\t\t\t\tSCT."
    - !Field
      name: CAPCONn_H
      bit_offset: 16
      bit_width: 16
      description: "If bit m is one, event m causes the CAPn_H (UNIFY = 0)\n\t\t\t\t\t\t\t\tregister
        to be loaded (event 0 = bit 16, event 1 = bit 17, etc. The\n\t\t\t\t\t\t\t\tnumber
        of bits = number of events in this SCT."
  - !Register
    name: CAPCTRL11
    addr: 0x1c01822c
    description: "SCT capture control register 0 to 12; REGMOD0 = 1 to REGMODE12 =\n\t\t\t\t\t\t1"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CAPCONn_L
      bit_offset: 0
      bit_width: 16
      description: "If bit m is one, event m causes the CAPn_L (UNIFY = 0) or\n\t\t\t\t\t\t\t\tthe
        CAPn (UNIFY = 1) register to be loaded (event 0 = bit 0, event 1\n\t\t\t\t\t\t\t\t=
        bit 1, etc. The number of bits = number of events in this\n\t\t\t\t\t\t\t\tSCT."
    - !Field
      name: CAPCONn_H
      bit_offset: 16
      bit_width: 16
      description: "If bit m is one, event m causes the CAPn_H (UNIFY = 0)\n\t\t\t\t\t\t\t\tregister
        to be loaded (event 0 = bit 16, event 1 = bit 17, etc. The\n\t\t\t\t\t\t\t\tnumber
        of bits = number of events in this SCT."
  - !Register
    name: CAPCTRL12
    addr: 0x1c018230
    description: "SCT capture control register 0 to 12; REGMOD0 = 1 to REGMODE12 =\n\t\t\t\t\t\t1"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CAPCONn_L
      bit_offset: 0
      bit_width: 16
      description: "If bit m is one, event m causes the CAPn_L (UNIFY = 0) or\n\t\t\t\t\t\t\t\tthe
        CAPn (UNIFY = 1) register to be loaded (event 0 = bit 0, event 1\n\t\t\t\t\t\t\t\t=
        bit 1, etc. The number of bits = number of events in this\n\t\t\t\t\t\t\t\tSCT."
    - !Field
      name: CAPCONn_H
      bit_offset: 16
      bit_width: 16
      description: "If bit m is one, event m causes the CAPn_H (UNIFY = 0)\n\t\t\t\t\t\t\t\tregister
        to be loaded (event 0 = bit 16, event 1 = bit 17, etc. The\n\t\t\t\t\t\t\t\tnumber
        of bits = number of events in this SCT."
  - !Register
    name: EV0_STATE
    addr: 0x1c018300
    description: SCT event state register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: STATEMSKn
      bit_offset: 0
      bit_width: 13
      description: "If bit m is one, event n happens in state m of the counter\n\t\t\t\t\t\t\t\tselected
        by the HEVENT bit (m = state number; state 0 = bit 0, state\n\t\t\t\t\t\t\t\t1=
        bit 1, etc. The number of bits = number of events in this\n\t\t\t\t\t\t\t\tSCT."
  - !Register
    name: EV1_STATE
    addr: 0x1c018308
    description: SCT event state register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: STATEMSKn
      bit_offset: 0
      bit_width: 13
      description: "If bit m is one, event n happens in state m of the counter\n\t\t\t\t\t\t\t\tselected
        by the HEVENT bit (m = state number; state 0 = bit 0, state\n\t\t\t\t\t\t\t\t1=
        bit 1, etc. The number of bits = number of events in this\n\t\t\t\t\t\t\t\tSCT."
  - !Register
    name: EV2_STATE
    addr: 0x1c018310
    description: SCT event state register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: STATEMSKn
      bit_offset: 0
      bit_width: 13
      description: "If bit m is one, event n happens in state m of the counter\n\t\t\t\t\t\t\t\tselected
        by the HEVENT bit (m = state number; state 0 = bit 0, state\n\t\t\t\t\t\t\t\t1=
        bit 1, etc. The number of bits = number of events in this\n\t\t\t\t\t\t\t\tSCT."
  - !Register
    name: EV3_STATE
    addr: 0x1c018318
    description: SCT event state register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: STATEMSKn
      bit_offset: 0
      bit_width: 13
      description: "If bit m is one, event n happens in state m of the counter\n\t\t\t\t\t\t\t\tselected
        by the HEVENT bit (m = state number; state 0 = bit 0, state\n\t\t\t\t\t\t\t\t1=
        bit 1, etc. The number of bits = number of events in this\n\t\t\t\t\t\t\t\tSCT."
  - !Register
    name: EV4_STATE
    addr: 0x1c018320
    description: SCT event state register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: STATEMSKn
      bit_offset: 0
      bit_width: 13
      description: "If bit m is one, event n happens in state m of the counter\n\t\t\t\t\t\t\t\tselected
        by the HEVENT bit (m = state number; state 0 = bit 0, state\n\t\t\t\t\t\t\t\t1=
        bit 1, etc. The number of bits = number of events in this\n\t\t\t\t\t\t\t\tSCT."
  - !Register
    name: EV5_STATE
    addr: 0x1c018328
    description: SCT event state register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: STATEMSKn
      bit_offset: 0
      bit_width: 13
      description: "If bit m is one, event n happens in state m of the counter\n\t\t\t\t\t\t\t\tselected
        by the HEVENT bit (m = state number; state 0 = bit 0, state\n\t\t\t\t\t\t\t\t1=
        bit 1, etc. The number of bits = number of events in this\n\t\t\t\t\t\t\t\tSCT."
  - !Register
    name: EV6_STATE
    addr: 0x1c018330
    description: SCT event state register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: STATEMSKn
      bit_offset: 0
      bit_width: 13
      description: "If bit m is one, event n happens in state m of the counter\n\t\t\t\t\t\t\t\tselected
        by the HEVENT bit (m = state number; state 0 = bit 0, state\n\t\t\t\t\t\t\t\t1=
        bit 1, etc. The number of bits = number of events in this\n\t\t\t\t\t\t\t\tSCT."
  - !Register
    name: EV7_STATE
    addr: 0x1c018338
    description: SCT event state register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: STATEMSKn
      bit_offset: 0
      bit_width: 13
      description: "If bit m is one, event n happens in state m of the counter\n\t\t\t\t\t\t\t\tselected
        by the HEVENT bit (m = state number; state 0 = bit 0, state\n\t\t\t\t\t\t\t\t1=
        bit 1, etc. The number of bits = number of events in this\n\t\t\t\t\t\t\t\tSCT."
  - !Register
    name: EV8_STATE
    addr: 0x1c018340
    description: SCT event state register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: STATEMSKn
      bit_offset: 0
      bit_width: 13
      description: "If bit m is one, event n happens in state m of the counter\n\t\t\t\t\t\t\t\tselected
        by the HEVENT bit (m = state number; state 0 = bit 0, state\n\t\t\t\t\t\t\t\t1=
        bit 1, etc. The number of bits = number of events in this\n\t\t\t\t\t\t\t\tSCT."
  - !Register
    name: EV9_STATE
    addr: 0x1c018348
    description: SCT event state register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: STATEMSKn
      bit_offset: 0
      bit_width: 13
      description: "If bit m is one, event n happens in state m of the counter\n\t\t\t\t\t\t\t\tselected
        by the HEVENT bit (m = state number; state 0 = bit 0, state\n\t\t\t\t\t\t\t\t1=
        bit 1, etc. The number of bits = number of events in this\n\t\t\t\t\t\t\t\tSCT."
  - !Register
    name: EV10_STATE
    addr: 0x1c018350
    description: SCT event state register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: STATEMSKn
      bit_offset: 0
      bit_width: 13
      description: "If bit m is one, event n happens in state m of the counter\n\t\t\t\t\t\t\t\tselected
        by the HEVENT bit (m = state number; state 0 = bit 0, state\n\t\t\t\t\t\t\t\t1=
        bit 1, etc. The number of bits = number of events in this\n\t\t\t\t\t\t\t\tSCT."
  - !Register
    name: EV11_STATE
    addr: 0x1c018358
    description: SCT event state register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: STATEMSKn
      bit_offset: 0
      bit_width: 13
      description: "If bit m is one, event n happens in state m of the counter\n\t\t\t\t\t\t\t\tselected
        by the HEVENT bit (m = state number; state 0 = bit 0, state\n\t\t\t\t\t\t\t\t1=
        bit 1, etc. The number of bits = number of events in this\n\t\t\t\t\t\t\t\tSCT."
  - !Register
    name: EV12_STATE
    addr: 0x1c018360
    description: SCT event state register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: STATEMSKn
      bit_offset: 0
      bit_width: 13
      description: "If bit m is one, event n happens in state m of the counter\n\t\t\t\t\t\t\t\tselected
        by the HEVENT bit (m = state number; state 0 = bit 0, state\n\t\t\t\t\t\t\t\t1=
        bit 1, etc. The number of bits = number of events in this\n\t\t\t\t\t\t\t\tSCT."
  - !Register
    name: EV0_CTRL
    addr: 0x1c018304
    description: SCT event control register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MATCHSEL
      bit_offset: 0
      bit_width: 4
      description: "Selects the Match register associated with this event (if\n\t\t\t\t\t\t\t\tany).
        A match can occur only when the counter selected by the HEVENT\n\t\t\t\t\t\t\t\tbit
        is running."
    - !Field
      name: HEVENT
      bit_offset: 4
      bit_width: 1
      description: "Select L/H counter. Do not set this bit if UNIFY =\n\t\t\t\t\t\t\t\t1."
      enum_values:
        0: L_COUNTER
        1: H_COUNTER
    - !Field
      name: OUTSEL
      bit_offset: 5
      bit_width: 1
      description: Input/output select
      enum_values:
        0: INPUT
        1: OUTPUT
    - !Field
      name: IOSEL
      bit_offset: 6
      bit_width: 4
      description: "Selects the input or output signal associated with this\n\t\t\t\t\t\t\t\tevent
        (if any). Do not select an input in this register, if CLKMODE\n\t\t\t\t\t\t\t\tis
        1x. In this case the clock input is an implicit ingredient of\n\t\t\t\t\t\t\t\tevery
        event."
    - !Field
      name: IOCOND
      bit_offset: 10
      bit_width: 2
      description: "Selects the I/O condition for event n. (The detection of\n\t\t\t\t\t\t\t\tedges
        on outputs lags the conditions that switch the outputs by one\n\t\t\t\t\t\t\t\tSCT
        clock). In order to guarantee proper edge/state detection, an\n\t\t\t\t\t\t\t\tinput
        must have a minimum pulse width of at least one SCT clock\n\t\t\t\t\t\t\t\tperiod
        ."
      enum_values:
        0: LOW
        1: RISE
        2: FALL
        3: HIGH
    - !Field
      name: COMBMODE
      bit_offset: 12
      bit_width: 2
      description: "Selects how the specified match and I/O condition are used\n\t\t\t\t\t\t\t\tand
        combined."
      enum_values:
        0: OR
        1: MATCH
        2: IO
        3: AND
    - !Field
      name: STATELD
      bit_offset: 14
      bit_width: 1
      description: "This bit controls how the STATEV value modifies the state\n\t\t\t\t\t\t\t\tselected
        by HEVENT when this event is the highest-numbered event\n\t\t\t\t\t\t\t\toccurring
        for that state."
      enum_values:
        0: ADD
        1: LOAD
    - !Field
      name: STATEV
      bit_offset: 15
      bit_width: 5
      description: "This value is loaded into or added to the state selected by\n\t\t\t\t\t\t\t\tHEVENT,
        depending on STATELD, when this event is the\n\t\t\t\t\t\t\t\thighest-numbered
        event occurring for that state. If STATELD and\n\t\t\t\t\t\t\t\tSTATEV are
        both zero, there is no change to the STATE\n\t\t\t\t\t\t\t\tvalue."
    - !Field
      name: MATCHMEM
      bit_offset: 20
      bit_width: 1
      description: "If this bit is one and the COMBMODE field specifies a match\n\t\t\t\t\t\t\t\tcomponent
        to the triggering of this event, then a match is\n\t\t\t\t\t\t\t\tconsidered
        to be active whenever the counter value is GREATER THAN\n\t\t\t\t\t\t\t\tOR
        EQUAL TO the value specified in the match register when counting\n\t\t\t\t\t\t\t\tup,
        LESS THEN OR EQUAL TO the match value when counting down. If\n\t\t\t\t\t\t\t\tthis
        bit is zero, a match is only be active during the cycle when\n\t\t\t\t\t\t\t\tthe
        counter is equal to the match value."
    - !Field
      name: DIRECTION
      bit_offset: 21
      bit_width: 2
      description: "Direction qualifier for event generation. This field only\n\t\t\t\t\t\t\t\tapplies
        when the counters are operating in BIDIR mode. If BIDIR = 0,\n\t\t\t\t\t\t\t\tthe
        SCT ignores this field. Value 0x3 is reserved."
      enum_values:
        0: DIRECTION_INDEPENDEN
        1: COUNTING_UP
        2: COUNTING_DOWN
    - !Field
      name: RESERVED
      bit_offset: 23
      bit_width: 9
      description: Reserved
  - !Register
    name: EV1_CTRL
    addr: 0x1c01830c
    description: SCT event control register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MATCHSEL
      bit_offset: 0
      bit_width: 4
      description: "Selects the Match register associated with this event (if\n\t\t\t\t\t\t\t\tany).
        A match can occur only when the counter selected by the HEVENT\n\t\t\t\t\t\t\t\tbit
        is running."
    - !Field
      name: HEVENT
      bit_offset: 4
      bit_width: 1
      description: "Select L/H counter. Do not set this bit if UNIFY =\n\t\t\t\t\t\t\t\t1."
      enum_values:
        0: L_COUNTER
        1: H_COUNTER
    - !Field
      name: OUTSEL
      bit_offset: 5
      bit_width: 1
      description: Input/output select
      enum_values:
        0: INPUT
        1: OUTPUT
    - !Field
      name: IOSEL
      bit_offset: 6
      bit_width: 4
      description: "Selects the input or output signal associated with this\n\t\t\t\t\t\t\t\tevent
        (if any). Do not select an input in this register, if CLKMODE\n\t\t\t\t\t\t\t\tis
        1x. In this case the clock input is an implicit ingredient of\n\t\t\t\t\t\t\t\tevery
        event."
    - !Field
      name: IOCOND
      bit_offset: 10
      bit_width: 2
      description: "Selects the I/O condition for event n. (The detection of\n\t\t\t\t\t\t\t\tedges
        on outputs lags the conditions that switch the outputs by one\n\t\t\t\t\t\t\t\tSCT
        clock). In order to guarantee proper edge/state detection, an\n\t\t\t\t\t\t\t\tinput
        must have a minimum pulse width of at least one SCT clock\n\t\t\t\t\t\t\t\tperiod
        ."
      enum_values:
        0: LOW
        1: RISE
        2: FALL
        3: HIGH
    - !Field
      name: COMBMODE
      bit_offset: 12
      bit_width: 2
      description: "Selects how the specified match and I/O condition are used\n\t\t\t\t\t\t\t\tand
        combined."
      enum_values:
        0: OR
        1: MATCH
        2: IO
        3: AND
    - !Field
      name: STATELD
      bit_offset: 14
      bit_width: 1
      description: "This bit controls how the STATEV value modifies the state\n\t\t\t\t\t\t\t\tselected
        by HEVENT when this event is the highest-numbered event\n\t\t\t\t\t\t\t\toccurring
        for that state."
      enum_values:
        0: ADD
        1: LOAD
    - !Field
      name: STATEV
      bit_offset: 15
      bit_width: 5
      description: "This value is loaded into or added to the state selected by\n\t\t\t\t\t\t\t\tHEVENT,
        depending on STATELD, when this event is the\n\t\t\t\t\t\t\t\thighest-numbered
        event occurring for that state. If STATELD and\n\t\t\t\t\t\t\t\tSTATEV are
        both zero, there is no change to the STATE\n\t\t\t\t\t\t\t\tvalue."
    - !Field
      name: MATCHMEM
      bit_offset: 20
      bit_width: 1
      description: "If this bit is one and the COMBMODE field specifies a match\n\t\t\t\t\t\t\t\tcomponent
        to the triggering of this event, then a match is\n\t\t\t\t\t\t\t\tconsidered
        to be active whenever the counter value is GREATER THAN\n\t\t\t\t\t\t\t\tOR
        EQUAL TO the value specified in the match register when counting\n\t\t\t\t\t\t\t\tup,
        LESS THEN OR EQUAL TO the match value when counting down. If\n\t\t\t\t\t\t\t\tthis
        bit is zero, a match is only be active during the cycle when\n\t\t\t\t\t\t\t\tthe
        counter is equal to the match value."
    - !Field
      name: DIRECTION
      bit_offset: 21
      bit_width: 2
      description: "Direction qualifier for event generation. This field only\n\t\t\t\t\t\t\t\tapplies
        when the counters are operating in BIDIR mode. If BIDIR = 0,\n\t\t\t\t\t\t\t\tthe
        SCT ignores this field. Value 0x3 is reserved."
      enum_values:
        0: DIRECTION_INDEPENDEN
        1: COUNTING_UP
        2: COUNTING_DOWN
    - !Field
      name: RESERVED
      bit_offset: 23
      bit_width: 9
      description: Reserved
  - !Register
    name: EV2_CTRL
    addr: 0x1c018314
    description: SCT event control register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MATCHSEL
      bit_offset: 0
      bit_width: 4
      description: "Selects the Match register associated with this event (if\n\t\t\t\t\t\t\t\tany).
        A match can occur only when the counter selected by the HEVENT\n\t\t\t\t\t\t\t\tbit
        is running."
    - !Field
      name: HEVENT
      bit_offset: 4
      bit_width: 1
      description: "Select L/H counter. Do not set this bit if UNIFY =\n\t\t\t\t\t\t\t\t1."
      enum_values:
        0: L_COUNTER
        1: H_COUNTER
    - !Field
      name: OUTSEL
      bit_offset: 5
      bit_width: 1
      description: Input/output select
      enum_values:
        0: INPUT
        1: OUTPUT
    - !Field
      name: IOSEL
      bit_offset: 6
      bit_width: 4
      description: "Selects the input or output signal associated with this\n\t\t\t\t\t\t\t\tevent
        (if any). Do not select an input in this register, if CLKMODE\n\t\t\t\t\t\t\t\tis
        1x. In this case the clock input is an implicit ingredient of\n\t\t\t\t\t\t\t\tevery
        event."
    - !Field
      name: IOCOND
      bit_offset: 10
      bit_width: 2
      description: "Selects the I/O condition for event n. (The detection of\n\t\t\t\t\t\t\t\tedges
        on outputs lags the conditions that switch the outputs by one\n\t\t\t\t\t\t\t\tSCT
        clock). In order to guarantee proper edge/state detection, an\n\t\t\t\t\t\t\t\tinput
        must have a minimum pulse width of at least one SCT clock\n\t\t\t\t\t\t\t\tperiod
        ."
      enum_values:
        0: LOW
        1: RISE
        2: FALL
        3: HIGH
    - !Field
      name: COMBMODE
      bit_offset: 12
      bit_width: 2
      description: "Selects how the specified match and I/O condition are used\n\t\t\t\t\t\t\t\tand
        combined."
      enum_values:
        0: OR
        1: MATCH
        2: IO
        3: AND
    - !Field
      name: STATELD
      bit_offset: 14
      bit_width: 1
      description: "This bit controls how the STATEV value modifies the state\n\t\t\t\t\t\t\t\tselected
        by HEVENT when this event is the highest-numbered event\n\t\t\t\t\t\t\t\toccurring
        for that state."
      enum_values:
        0: ADD
        1: LOAD
    - !Field
      name: STATEV
      bit_offset: 15
      bit_width: 5
      description: "This value is loaded into or added to the state selected by\n\t\t\t\t\t\t\t\tHEVENT,
        depending on STATELD, when this event is the\n\t\t\t\t\t\t\t\thighest-numbered
        event occurring for that state. If STATELD and\n\t\t\t\t\t\t\t\tSTATEV are
        both zero, there is no change to the STATE\n\t\t\t\t\t\t\t\tvalue."
    - !Field
      name: MATCHMEM
      bit_offset: 20
      bit_width: 1
      description: "If this bit is one and the COMBMODE field specifies a match\n\t\t\t\t\t\t\t\tcomponent
        to the triggering of this event, then a match is\n\t\t\t\t\t\t\t\tconsidered
        to be active whenever the counter value is GREATER THAN\n\t\t\t\t\t\t\t\tOR
        EQUAL TO the value specified in the match register when counting\n\t\t\t\t\t\t\t\tup,
        LESS THEN OR EQUAL TO the match value when counting down. If\n\t\t\t\t\t\t\t\tthis
        bit is zero, a match is only be active during the cycle when\n\t\t\t\t\t\t\t\tthe
        counter is equal to the match value."
    - !Field
      name: DIRECTION
      bit_offset: 21
      bit_width: 2
      description: "Direction qualifier for event generation. This field only\n\t\t\t\t\t\t\t\tapplies
        when the counters are operating in BIDIR mode. If BIDIR = 0,\n\t\t\t\t\t\t\t\tthe
        SCT ignores this field. Value 0x3 is reserved."
      enum_values:
        0: DIRECTION_INDEPENDEN
        1: COUNTING_UP
        2: COUNTING_DOWN
    - !Field
      name: RESERVED
      bit_offset: 23
      bit_width: 9
      description: Reserved
  - !Register
    name: EV3_CTRL
    addr: 0x1c01831c
    description: SCT event control register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MATCHSEL
      bit_offset: 0
      bit_width: 4
      description: "Selects the Match register associated with this event (if\n\t\t\t\t\t\t\t\tany).
        A match can occur only when the counter selected by the HEVENT\n\t\t\t\t\t\t\t\tbit
        is running."
    - !Field
      name: HEVENT
      bit_offset: 4
      bit_width: 1
      description: "Select L/H counter. Do not set this bit if UNIFY =\n\t\t\t\t\t\t\t\t1."
      enum_values:
        0: L_COUNTER
        1: H_COUNTER
    - !Field
      name: OUTSEL
      bit_offset: 5
      bit_width: 1
      description: Input/output select
      enum_values:
        0: INPUT
        1: OUTPUT
    - !Field
      name: IOSEL
      bit_offset: 6
      bit_width: 4
      description: "Selects the input or output signal associated with this\n\t\t\t\t\t\t\t\tevent
        (if any). Do not select an input in this register, if CLKMODE\n\t\t\t\t\t\t\t\tis
        1x. In this case the clock input is an implicit ingredient of\n\t\t\t\t\t\t\t\tevery
        event."
    - !Field
      name: IOCOND
      bit_offset: 10
      bit_width: 2
      description: "Selects the I/O condition for event n. (The detection of\n\t\t\t\t\t\t\t\tedges
        on outputs lags the conditions that switch the outputs by one\n\t\t\t\t\t\t\t\tSCT
        clock). In order to guarantee proper edge/state detection, an\n\t\t\t\t\t\t\t\tinput
        must have a minimum pulse width of at least one SCT clock\n\t\t\t\t\t\t\t\tperiod
        ."
      enum_values:
        0: LOW
        1: RISE
        2: FALL
        3: HIGH
    - !Field
      name: COMBMODE
      bit_offset: 12
      bit_width: 2
      description: "Selects how the specified match and I/O condition are used\n\t\t\t\t\t\t\t\tand
        combined."
      enum_values:
        0: OR
        1: MATCH
        2: IO
        3: AND
    - !Field
      name: STATELD
      bit_offset: 14
      bit_width: 1
      description: "This bit controls how the STATEV value modifies the state\n\t\t\t\t\t\t\t\tselected
        by HEVENT when this event is the highest-numbered event\n\t\t\t\t\t\t\t\toccurring
        for that state."
      enum_values:
        0: ADD
        1: LOAD
    - !Field
      name: STATEV
      bit_offset: 15
      bit_width: 5
      description: "This value is loaded into or added to the state selected by\n\t\t\t\t\t\t\t\tHEVENT,
        depending on STATELD, when this event is the\n\t\t\t\t\t\t\t\thighest-numbered
        event occurring for that state. If STATELD and\n\t\t\t\t\t\t\t\tSTATEV are
        both zero, there is no change to the STATE\n\t\t\t\t\t\t\t\tvalue."
    - !Field
      name: MATCHMEM
      bit_offset: 20
      bit_width: 1
      description: "If this bit is one and the COMBMODE field specifies a match\n\t\t\t\t\t\t\t\tcomponent
        to the triggering of this event, then a match is\n\t\t\t\t\t\t\t\tconsidered
        to be active whenever the counter value is GREATER THAN\n\t\t\t\t\t\t\t\tOR
        EQUAL TO the value specified in the match register when counting\n\t\t\t\t\t\t\t\tup,
        LESS THEN OR EQUAL TO the match value when counting down. If\n\t\t\t\t\t\t\t\tthis
        bit is zero, a match is only be active during the cycle when\n\t\t\t\t\t\t\t\tthe
        counter is equal to the match value."
    - !Field
      name: DIRECTION
      bit_offset: 21
      bit_width: 2
      description: "Direction qualifier for event generation. This field only\n\t\t\t\t\t\t\t\tapplies
        when the counters are operating in BIDIR mode. If BIDIR = 0,\n\t\t\t\t\t\t\t\tthe
        SCT ignores this field. Value 0x3 is reserved."
      enum_values:
        0: DIRECTION_INDEPENDEN
        1: COUNTING_UP
        2: COUNTING_DOWN
    - !Field
      name: RESERVED
      bit_offset: 23
      bit_width: 9
      description: Reserved
  - !Register
    name: EV4_CTRL
    addr: 0x1c018324
    description: SCT event control register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MATCHSEL
      bit_offset: 0
      bit_width: 4
      description: "Selects the Match register associated with this event (if\n\t\t\t\t\t\t\t\tany).
        A match can occur only when the counter selected by the HEVENT\n\t\t\t\t\t\t\t\tbit
        is running."
    - !Field
      name: HEVENT
      bit_offset: 4
      bit_width: 1
      description: "Select L/H counter. Do not set this bit if UNIFY =\n\t\t\t\t\t\t\t\t1."
      enum_values:
        0: L_COUNTER
        1: H_COUNTER
    - !Field
      name: OUTSEL
      bit_offset: 5
      bit_width: 1
      description: Input/output select
      enum_values:
        0: INPUT
        1: OUTPUT
    - !Field
      name: IOSEL
      bit_offset: 6
      bit_width: 4
      description: "Selects the input or output signal associated with this\n\t\t\t\t\t\t\t\tevent
        (if any). Do not select an input in this register, if CLKMODE\n\t\t\t\t\t\t\t\tis
        1x. In this case the clock input is an implicit ingredient of\n\t\t\t\t\t\t\t\tevery
        event."
    - !Field
      name: IOCOND
      bit_offset: 10
      bit_width: 2
      description: "Selects the I/O condition for event n. (The detection of\n\t\t\t\t\t\t\t\tedges
        on outputs lags the conditions that switch the outputs by one\n\t\t\t\t\t\t\t\tSCT
        clock). In order to guarantee proper edge/state detection, an\n\t\t\t\t\t\t\t\tinput
        must have a minimum pulse width of at least one SCT clock\n\t\t\t\t\t\t\t\tperiod
        ."
      enum_values:
        0: LOW
        1: RISE
        2: FALL
        3: HIGH
    - !Field
      name: COMBMODE
      bit_offset: 12
      bit_width: 2
      description: "Selects how the specified match and I/O condition are used\n\t\t\t\t\t\t\t\tand
        combined."
      enum_values:
        0: OR
        1: MATCH
        2: IO
        3: AND
    - !Field
      name: STATELD
      bit_offset: 14
      bit_width: 1
      description: "This bit controls how the STATEV value modifies the state\n\t\t\t\t\t\t\t\tselected
        by HEVENT when this event is the highest-numbered event\n\t\t\t\t\t\t\t\toccurring
        for that state."
      enum_values:
        0: ADD
        1: LOAD
    - !Field
      name: STATEV
      bit_offset: 15
      bit_width: 5
      description: "This value is loaded into or added to the state selected by\n\t\t\t\t\t\t\t\tHEVENT,
        depending on STATELD, when this event is the\n\t\t\t\t\t\t\t\thighest-numbered
        event occurring for that state. If STATELD and\n\t\t\t\t\t\t\t\tSTATEV are
        both zero, there is no change to the STATE\n\t\t\t\t\t\t\t\tvalue."
    - !Field
      name: MATCHMEM
      bit_offset: 20
      bit_width: 1
      description: "If this bit is one and the COMBMODE field specifies a match\n\t\t\t\t\t\t\t\tcomponent
        to the triggering of this event, then a match is\n\t\t\t\t\t\t\t\tconsidered
        to be active whenever the counter value is GREATER THAN\n\t\t\t\t\t\t\t\tOR
        EQUAL TO the value specified in the match register when counting\n\t\t\t\t\t\t\t\tup,
        LESS THEN OR EQUAL TO the match value when counting down. If\n\t\t\t\t\t\t\t\tthis
        bit is zero, a match is only be active during the cycle when\n\t\t\t\t\t\t\t\tthe
        counter is equal to the match value."
    - !Field
      name: DIRECTION
      bit_offset: 21
      bit_width: 2
      description: "Direction qualifier for event generation. This field only\n\t\t\t\t\t\t\t\tapplies
        when the counters are operating in BIDIR mode. If BIDIR = 0,\n\t\t\t\t\t\t\t\tthe
        SCT ignores this field. Value 0x3 is reserved."
      enum_values:
        0: DIRECTION_INDEPENDEN
        1: COUNTING_UP
        2: COUNTING_DOWN
    - !Field
      name: RESERVED
      bit_offset: 23
      bit_width: 9
      description: Reserved
  - !Register
    name: EV5_CTRL
    addr: 0x1c01832c
    description: SCT event control register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MATCHSEL
      bit_offset: 0
      bit_width: 4
      description: "Selects the Match register associated with this event (if\n\t\t\t\t\t\t\t\tany).
        A match can occur only when the counter selected by the HEVENT\n\t\t\t\t\t\t\t\tbit
        is running."
    - !Field
      name: HEVENT
      bit_offset: 4
      bit_width: 1
      description: "Select L/H counter. Do not set this bit if UNIFY =\n\t\t\t\t\t\t\t\t1."
      enum_values:
        0: L_COUNTER
        1: H_COUNTER
    - !Field
      name: OUTSEL
      bit_offset: 5
      bit_width: 1
      description: Input/output select
      enum_values:
        0: INPUT
        1: OUTPUT
    - !Field
      name: IOSEL
      bit_offset: 6
      bit_width: 4
      description: "Selects the input or output signal associated with this\n\t\t\t\t\t\t\t\tevent
        (if any). Do not select an input in this register, if CLKMODE\n\t\t\t\t\t\t\t\tis
        1x. In this case the clock input is an implicit ingredient of\n\t\t\t\t\t\t\t\tevery
        event."
    - !Field
      name: IOCOND
      bit_offset: 10
      bit_width: 2
      description: "Selects the I/O condition for event n. (The detection of\n\t\t\t\t\t\t\t\tedges
        on outputs lags the conditions that switch the outputs by one\n\t\t\t\t\t\t\t\tSCT
        clock). In order to guarantee proper edge/state detection, an\n\t\t\t\t\t\t\t\tinput
        must have a minimum pulse width of at least one SCT clock\n\t\t\t\t\t\t\t\tperiod
        ."
      enum_values:
        0: LOW
        1: RISE
        2: FALL
        3: HIGH
    - !Field
      name: COMBMODE
      bit_offset: 12
      bit_width: 2
      description: "Selects how the specified match and I/O condition are used\n\t\t\t\t\t\t\t\tand
        combined."
      enum_values:
        0: OR
        1: MATCH
        2: IO
        3: AND
    - !Field
      name: STATELD
      bit_offset: 14
      bit_width: 1
      description: "This bit controls how the STATEV value modifies the state\n\t\t\t\t\t\t\t\tselected
        by HEVENT when this event is the highest-numbered event\n\t\t\t\t\t\t\t\toccurring
        for that state."
      enum_values:
        0: ADD
        1: LOAD
    - !Field
      name: STATEV
      bit_offset: 15
      bit_width: 5
      description: "This value is loaded into or added to the state selected by\n\t\t\t\t\t\t\t\tHEVENT,
        depending on STATELD, when this event is the\n\t\t\t\t\t\t\t\thighest-numbered
        event occurring for that state. If STATELD and\n\t\t\t\t\t\t\t\tSTATEV are
        both zero, there is no change to the STATE\n\t\t\t\t\t\t\t\tvalue."
    - !Field
      name: MATCHMEM
      bit_offset: 20
      bit_width: 1
      description: "If this bit is one and the COMBMODE field specifies a match\n\t\t\t\t\t\t\t\tcomponent
        to the triggering of this event, then a match is\n\t\t\t\t\t\t\t\tconsidered
        to be active whenever the counter value is GREATER THAN\n\t\t\t\t\t\t\t\tOR
        EQUAL TO the value specified in the match register when counting\n\t\t\t\t\t\t\t\tup,
        LESS THEN OR EQUAL TO the match value when counting down. If\n\t\t\t\t\t\t\t\tthis
        bit is zero, a match is only be active during the cycle when\n\t\t\t\t\t\t\t\tthe
        counter is equal to the match value."
    - !Field
      name: DIRECTION
      bit_offset: 21
      bit_width: 2
      description: "Direction qualifier for event generation. This field only\n\t\t\t\t\t\t\t\tapplies
        when the counters are operating in BIDIR mode. If BIDIR = 0,\n\t\t\t\t\t\t\t\tthe
        SCT ignores this field. Value 0x3 is reserved."
      enum_values:
        0: DIRECTION_INDEPENDEN
        1: COUNTING_UP
        2: COUNTING_DOWN
    - !Field
      name: RESERVED
      bit_offset: 23
      bit_width: 9
      description: Reserved
  - !Register
    name: EV6_CTRL
    addr: 0x1c018334
    description: SCT event control register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MATCHSEL
      bit_offset: 0
      bit_width: 4
      description: "Selects the Match register associated with this event (if\n\t\t\t\t\t\t\t\tany).
        A match can occur only when the counter selected by the HEVENT\n\t\t\t\t\t\t\t\tbit
        is running."
    - !Field
      name: HEVENT
      bit_offset: 4
      bit_width: 1
      description: "Select L/H counter. Do not set this bit if UNIFY =\n\t\t\t\t\t\t\t\t1."
      enum_values:
        0: L_COUNTER
        1: H_COUNTER
    - !Field
      name: OUTSEL
      bit_offset: 5
      bit_width: 1
      description: Input/output select
      enum_values:
        0: INPUT
        1: OUTPUT
    - !Field
      name: IOSEL
      bit_offset: 6
      bit_width: 4
      description: "Selects the input or output signal associated with this\n\t\t\t\t\t\t\t\tevent
        (if any). Do not select an input in this register, if CLKMODE\n\t\t\t\t\t\t\t\tis
        1x. In this case the clock input is an implicit ingredient of\n\t\t\t\t\t\t\t\tevery
        event."
    - !Field
      name: IOCOND
      bit_offset: 10
      bit_width: 2
      description: "Selects the I/O condition for event n. (The detection of\n\t\t\t\t\t\t\t\tedges
        on outputs lags the conditions that switch the outputs by one\n\t\t\t\t\t\t\t\tSCT
        clock). In order to guarantee proper edge/state detection, an\n\t\t\t\t\t\t\t\tinput
        must have a minimum pulse width of at least one SCT clock\n\t\t\t\t\t\t\t\tperiod
        ."
      enum_values:
        0: LOW
        1: RISE
        2: FALL
        3: HIGH
    - !Field
      name: COMBMODE
      bit_offset: 12
      bit_width: 2
      description: "Selects how the specified match and I/O condition are used\n\t\t\t\t\t\t\t\tand
        combined."
      enum_values:
        0: OR
        1: MATCH
        2: IO
        3: AND
    - !Field
      name: STATELD
      bit_offset: 14
      bit_width: 1
      description: "This bit controls how the STATEV value modifies the state\n\t\t\t\t\t\t\t\tselected
        by HEVENT when this event is the highest-numbered event\n\t\t\t\t\t\t\t\toccurring
        for that state."
      enum_values:
        0: ADD
        1: LOAD
    - !Field
      name: STATEV
      bit_offset: 15
      bit_width: 5
      description: "This value is loaded into or added to the state selected by\n\t\t\t\t\t\t\t\tHEVENT,
        depending on STATELD, when this event is the\n\t\t\t\t\t\t\t\thighest-numbered
        event occurring for that state. If STATELD and\n\t\t\t\t\t\t\t\tSTATEV are
        both zero, there is no change to the STATE\n\t\t\t\t\t\t\t\tvalue."
    - !Field
      name: MATCHMEM
      bit_offset: 20
      bit_width: 1
      description: "If this bit is one and the COMBMODE field specifies a match\n\t\t\t\t\t\t\t\tcomponent
        to the triggering of this event, then a match is\n\t\t\t\t\t\t\t\tconsidered
        to be active whenever the counter value is GREATER THAN\n\t\t\t\t\t\t\t\tOR
        EQUAL TO the value specified in the match register when counting\n\t\t\t\t\t\t\t\tup,
        LESS THEN OR EQUAL TO the match value when counting down. If\n\t\t\t\t\t\t\t\tthis
        bit is zero, a match is only be active during the cycle when\n\t\t\t\t\t\t\t\tthe
        counter is equal to the match value."
    - !Field
      name: DIRECTION
      bit_offset: 21
      bit_width: 2
      description: "Direction qualifier for event generation. This field only\n\t\t\t\t\t\t\t\tapplies
        when the counters are operating in BIDIR mode. If BIDIR = 0,\n\t\t\t\t\t\t\t\tthe
        SCT ignores this field. Value 0x3 is reserved."
      enum_values:
        0: DIRECTION_INDEPENDEN
        1: COUNTING_UP
        2: COUNTING_DOWN
    - !Field
      name: RESERVED
      bit_offset: 23
      bit_width: 9
      description: Reserved
  - !Register
    name: EV7_CTRL
    addr: 0x1c01833c
    description: SCT event control register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MATCHSEL
      bit_offset: 0
      bit_width: 4
      description: "Selects the Match register associated with this event (if\n\t\t\t\t\t\t\t\tany).
        A match can occur only when the counter selected by the HEVENT\n\t\t\t\t\t\t\t\tbit
        is running."
    - !Field
      name: HEVENT
      bit_offset: 4
      bit_width: 1
      description: "Select L/H counter. Do not set this bit if UNIFY =\n\t\t\t\t\t\t\t\t1."
      enum_values:
        0: L_COUNTER
        1: H_COUNTER
    - !Field
      name: OUTSEL
      bit_offset: 5
      bit_width: 1
      description: Input/output select
      enum_values:
        0: INPUT
        1: OUTPUT
    - !Field
      name: IOSEL
      bit_offset: 6
      bit_width: 4
      description: "Selects the input or output signal associated with this\n\t\t\t\t\t\t\t\tevent
        (if any). Do not select an input in this register, if CLKMODE\n\t\t\t\t\t\t\t\tis
        1x. In this case the clock input is an implicit ingredient of\n\t\t\t\t\t\t\t\tevery
        event."
    - !Field
      name: IOCOND
      bit_offset: 10
      bit_width: 2
      description: "Selects the I/O condition for event n. (The detection of\n\t\t\t\t\t\t\t\tedges
        on outputs lags the conditions that switch the outputs by one\n\t\t\t\t\t\t\t\tSCT
        clock). In order to guarantee proper edge/state detection, an\n\t\t\t\t\t\t\t\tinput
        must have a minimum pulse width of at least one SCT clock\n\t\t\t\t\t\t\t\tperiod
        ."
      enum_values:
        0: LOW
        1: RISE
        2: FALL
        3: HIGH
    - !Field
      name: COMBMODE
      bit_offset: 12
      bit_width: 2
      description: "Selects how the specified match and I/O condition are used\n\t\t\t\t\t\t\t\tand
        combined."
      enum_values:
        0: OR
        1: MATCH
        2: IO
        3: AND
    - !Field
      name: STATELD
      bit_offset: 14
      bit_width: 1
      description: "This bit controls how the STATEV value modifies the state\n\t\t\t\t\t\t\t\tselected
        by HEVENT when this event is the highest-numbered event\n\t\t\t\t\t\t\t\toccurring
        for that state."
      enum_values:
        0: ADD
        1: LOAD
    - !Field
      name: STATEV
      bit_offset: 15
      bit_width: 5
      description: "This value is loaded into or added to the state selected by\n\t\t\t\t\t\t\t\tHEVENT,
        depending on STATELD, when this event is the\n\t\t\t\t\t\t\t\thighest-numbered
        event occurring for that state. If STATELD and\n\t\t\t\t\t\t\t\tSTATEV are
        both zero, there is no change to the STATE\n\t\t\t\t\t\t\t\tvalue."
    - !Field
      name: MATCHMEM
      bit_offset: 20
      bit_width: 1
      description: "If this bit is one and the COMBMODE field specifies a match\n\t\t\t\t\t\t\t\tcomponent
        to the triggering of this event, then a match is\n\t\t\t\t\t\t\t\tconsidered
        to be active whenever the counter value is GREATER THAN\n\t\t\t\t\t\t\t\tOR
        EQUAL TO the value specified in the match register when counting\n\t\t\t\t\t\t\t\tup,
        LESS THEN OR EQUAL TO the match value when counting down. If\n\t\t\t\t\t\t\t\tthis
        bit is zero, a match is only be active during the cycle when\n\t\t\t\t\t\t\t\tthe
        counter is equal to the match value."
    - !Field
      name: DIRECTION
      bit_offset: 21
      bit_width: 2
      description: "Direction qualifier for event generation. This field only\n\t\t\t\t\t\t\t\tapplies
        when the counters are operating in BIDIR mode. If BIDIR = 0,\n\t\t\t\t\t\t\t\tthe
        SCT ignores this field. Value 0x3 is reserved."
      enum_values:
        0: DIRECTION_INDEPENDEN
        1: COUNTING_UP
        2: COUNTING_DOWN
    - !Field
      name: RESERVED
      bit_offset: 23
      bit_width: 9
      description: Reserved
  - !Register
    name: EV8_CTRL
    addr: 0x1c018344
    description: SCT event control register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MATCHSEL
      bit_offset: 0
      bit_width: 4
      description: "Selects the Match register associated with this event (if\n\t\t\t\t\t\t\t\tany).
        A match can occur only when the counter selected by the HEVENT\n\t\t\t\t\t\t\t\tbit
        is running."
    - !Field
      name: HEVENT
      bit_offset: 4
      bit_width: 1
      description: "Select L/H counter. Do not set this bit if UNIFY =\n\t\t\t\t\t\t\t\t1."
      enum_values:
        0: L_COUNTER
        1: H_COUNTER
    - !Field
      name: OUTSEL
      bit_offset: 5
      bit_width: 1
      description: Input/output select
      enum_values:
        0: INPUT
        1: OUTPUT
    - !Field
      name: IOSEL
      bit_offset: 6
      bit_width: 4
      description: "Selects the input or output signal associated with this\n\t\t\t\t\t\t\t\tevent
        (if any). Do not select an input in this register, if CLKMODE\n\t\t\t\t\t\t\t\tis
        1x. In this case the clock input is an implicit ingredient of\n\t\t\t\t\t\t\t\tevery
        event."
    - !Field
      name: IOCOND
      bit_offset: 10
      bit_width: 2
      description: "Selects the I/O condition for event n. (The detection of\n\t\t\t\t\t\t\t\tedges
        on outputs lags the conditions that switch the outputs by one\n\t\t\t\t\t\t\t\tSCT
        clock). In order to guarantee proper edge/state detection, an\n\t\t\t\t\t\t\t\tinput
        must have a minimum pulse width of at least one SCT clock\n\t\t\t\t\t\t\t\tperiod
        ."
      enum_values:
        0: LOW
        1: RISE
        2: FALL
        3: HIGH
    - !Field
      name: COMBMODE
      bit_offset: 12
      bit_width: 2
      description: "Selects how the specified match and I/O condition are used\n\t\t\t\t\t\t\t\tand
        combined."
      enum_values:
        0: OR
        1: MATCH
        2: IO
        3: AND
    - !Field
      name: STATELD
      bit_offset: 14
      bit_width: 1
      description: "This bit controls how the STATEV value modifies the state\n\t\t\t\t\t\t\t\tselected
        by HEVENT when this event is the highest-numbered event\n\t\t\t\t\t\t\t\toccurring
        for that state."
      enum_values:
        0: ADD
        1: LOAD
    - !Field
      name: STATEV
      bit_offset: 15
      bit_width: 5
      description: "This value is loaded into or added to the state selected by\n\t\t\t\t\t\t\t\tHEVENT,
        depending on STATELD, when this event is the\n\t\t\t\t\t\t\t\thighest-numbered
        event occurring for that state. If STATELD and\n\t\t\t\t\t\t\t\tSTATEV are
        both zero, there is no change to the STATE\n\t\t\t\t\t\t\t\tvalue."
    - !Field
      name: MATCHMEM
      bit_offset: 20
      bit_width: 1
      description: "If this bit is one and the COMBMODE field specifies a match\n\t\t\t\t\t\t\t\tcomponent
        to the triggering of this event, then a match is\n\t\t\t\t\t\t\t\tconsidered
        to be active whenever the counter value is GREATER THAN\n\t\t\t\t\t\t\t\tOR
        EQUAL TO the value specified in the match register when counting\n\t\t\t\t\t\t\t\tup,
        LESS THEN OR EQUAL TO the match value when counting down. If\n\t\t\t\t\t\t\t\tthis
        bit is zero, a match is only be active during the cycle when\n\t\t\t\t\t\t\t\tthe
        counter is equal to the match value."
    - !Field
      name: DIRECTION
      bit_offset: 21
      bit_width: 2
      description: "Direction qualifier for event generation. This field only\n\t\t\t\t\t\t\t\tapplies
        when the counters are operating in BIDIR mode. If BIDIR = 0,\n\t\t\t\t\t\t\t\tthe
        SCT ignores this field. Value 0x3 is reserved."
      enum_values:
        0: DIRECTION_INDEPENDEN
        1: COUNTING_UP
        2: COUNTING_DOWN
    - !Field
      name: RESERVED
      bit_offset: 23
      bit_width: 9
      description: Reserved
  - !Register
    name: EV9_CTRL
    addr: 0x1c01834c
    description: SCT event control register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MATCHSEL
      bit_offset: 0
      bit_width: 4
      description: "Selects the Match register associated with this event (if\n\t\t\t\t\t\t\t\tany).
        A match can occur only when the counter selected by the HEVENT\n\t\t\t\t\t\t\t\tbit
        is running."
    - !Field
      name: HEVENT
      bit_offset: 4
      bit_width: 1
      description: "Select L/H counter. Do not set this bit if UNIFY =\n\t\t\t\t\t\t\t\t1."
      enum_values:
        0: L_COUNTER
        1: H_COUNTER
    - !Field
      name: OUTSEL
      bit_offset: 5
      bit_width: 1
      description: Input/output select
      enum_values:
        0: INPUT
        1: OUTPUT
    - !Field
      name: IOSEL
      bit_offset: 6
      bit_width: 4
      description: "Selects the input or output signal associated with this\n\t\t\t\t\t\t\t\tevent
        (if any). Do not select an input in this register, if CLKMODE\n\t\t\t\t\t\t\t\tis
        1x. In this case the clock input is an implicit ingredient of\n\t\t\t\t\t\t\t\tevery
        event."
    - !Field
      name: IOCOND
      bit_offset: 10
      bit_width: 2
      description: "Selects the I/O condition for event n. (The detection of\n\t\t\t\t\t\t\t\tedges
        on outputs lags the conditions that switch the outputs by one\n\t\t\t\t\t\t\t\tSCT
        clock). In order to guarantee proper edge/state detection, an\n\t\t\t\t\t\t\t\tinput
        must have a minimum pulse width of at least one SCT clock\n\t\t\t\t\t\t\t\tperiod
        ."
      enum_values:
        0: LOW
        1: RISE
        2: FALL
        3: HIGH
    - !Field
      name: COMBMODE
      bit_offset: 12
      bit_width: 2
      description: "Selects how the specified match and I/O condition are used\n\t\t\t\t\t\t\t\tand
        combined."
      enum_values:
        0: OR
        1: MATCH
        2: IO
        3: AND
    - !Field
      name: STATELD
      bit_offset: 14
      bit_width: 1
      description: "This bit controls how the STATEV value modifies the state\n\t\t\t\t\t\t\t\tselected
        by HEVENT when this event is the highest-numbered event\n\t\t\t\t\t\t\t\toccurring
        for that state."
      enum_values:
        0: ADD
        1: LOAD
    - !Field
      name: STATEV
      bit_offset: 15
      bit_width: 5
      description: "This value is loaded into or added to the state selected by\n\t\t\t\t\t\t\t\tHEVENT,
        depending on STATELD, when this event is the\n\t\t\t\t\t\t\t\thighest-numbered
        event occurring for that state. If STATELD and\n\t\t\t\t\t\t\t\tSTATEV are
        both zero, there is no change to the STATE\n\t\t\t\t\t\t\t\tvalue."
    - !Field
      name: MATCHMEM
      bit_offset: 20
      bit_width: 1
      description: "If this bit is one and the COMBMODE field specifies a match\n\t\t\t\t\t\t\t\tcomponent
        to the triggering of this event, then a match is\n\t\t\t\t\t\t\t\tconsidered
        to be active whenever the counter value is GREATER THAN\n\t\t\t\t\t\t\t\tOR
        EQUAL TO the value specified in the match register when counting\n\t\t\t\t\t\t\t\tup,
        LESS THEN OR EQUAL TO the match value when counting down. If\n\t\t\t\t\t\t\t\tthis
        bit is zero, a match is only be active during the cycle when\n\t\t\t\t\t\t\t\tthe
        counter is equal to the match value."
    - !Field
      name: DIRECTION
      bit_offset: 21
      bit_width: 2
      description: "Direction qualifier for event generation. This field only\n\t\t\t\t\t\t\t\tapplies
        when the counters are operating in BIDIR mode. If BIDIR = 0,\n\t\t\t\t\t\t\t\tthe
        SCT ignores this field. Value 0x3 is reserved."
      enum_values:
        0: DIRECTION_INDEPENDEN
        1: COUNTING_UP
        2: COUNTING_DOWN
    - !Field
      name: RESERVED
      bit_offset: 23
      bit_width: 9
      description: Reserved
  - !Register
    name: EV10_CTRL
    addr: 0x1c018354
    description: SCT event control register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MATCHSEL
      bit_offset: 0
      bit_width: 4
      description: "Selects the Match register associated with this event (if\n\t\t\t\t\t\t\t\tany).
        A match can occur only when the counter selected by the HEVENT\n\t\t\t\t\t\t\t\tbit
        is running."
    - !Field
      name: HEVENT
      bit_offset: 4
      bit_width: 1
      description: "Select L/H counter. Do not set this bit if UNIFY =\n\t\t\t\t\t\t\t\t1."
      enum_values:
        0: L_COUNTER
        1: H_COUNTER
    - !Field
      name: OUTSEL
      bit_offset: 5
      bit_width: 1
      description: Input/output select
      enum_values:
        0: INPUT
        1: OUTPUT
    - !Field
      name: IOSEL
      bit_offset: 6
      bit_width: 4
      description: "Selects the input or output signal associated with this\n\t\t\t\t\t\t\t\tevent
        (if any). Do not select an input in this register, if CLKMODE\n\t\t\t\t\t\t\t\tis
        1x. In this case the clock input is an implicit ingredient of\n\t\t\t\t\t\t\t\tevery
        event."
    - !Field
      name: IOCOND
      bit_offset: 10
      bit_width: 2
      description: "Selects the I/O condition for event n. (The detection of\n\t\t\t\t\t\t\t\tedges
        on outputs lags the conditions that switch the outputs by one\n\t\t\t\t\t\t\t\tSCT
        clock). In order to guarantee proper edge/state detection, an\n\t\t\t\t\t\t\t\tinput
        must have a minimum pulse width of at least one SCT clock\n\t\t\t\t\t\t\t\tperiod
        ."
      enum_values:
        0: LOW
        1: RISE
        2: FALL
        3: HIGH
    - !Field
      name: COMBMODE
      bit_offset: 12
      bit_width: 2
      description: "Selects how the specified match and I/O condition are used\n\t\t\t\t\t\t\t\tand
        combined."
      enum_values:
        0: OR
        1: MATCH
        2: IO
        3: AND
    - !Field
      name: STATELD
      bit_offset: 14
      bit_width: 1
      description: "This bit controls how the STATEV value modifies the state\n\t\t\t\t\t\t\t\tselected
        by HEVENT when this event is the highest-numbered event\n\t\t\t\t\t\t\t\toccurring
        for that state."
      enum_values:
        0: ADD
        1: LOAD
    - !Field
      name: STATEV
      bit_offset: 15
      bit_width: 5
      description: "This value is loaded into or added to the state selected by\n\t\t\t\t\t\t\t\tHEVENT,
        depending on STATELD, when this event is the\n\t\t\t\t\t\t\t\thighest-numbered
        event occurring for that state. If STATELD and\n\t\t\t\t\t\t\t\tSTATEV are
        both zero, there is no change to the STATE\n\t\t\t\t\t\t\t\tvalue."
    - !Field
      name: MATCHMEM
      bit_offset: 20
      bit_width: 1
      description: "If this bit is one and the COMBMODE field specifies a match\n\t\t\t\t\t\t\t\tcomponent
        to the triggering of this event, then a match is\n\t\t\t\t\t\t\t\tconsidered
        to be active whenever the counter value is GREATER THAN\n\t\t\t\t\t\t\t\tOR
        EQUAL TO the value specified in the match register when counting\n\t\t\t\t\t\t\t\tup,
        LESS THEN OR EQUAL TO the match value when counting down. If\n\t\t\t\t\t\t\t\tthis
        bit is zero, a match is only be active during the cycle when\n\t\t\t\t\t\t\t\tthe
        counter is equal to the match value."
    - !Field
      name: DIRECTION
      bit_offset: 21
      bit_width: 2
      description: "Direction qualifier for event generation. This field only\n\t\t\t\t\t\t\t\tapplies
        when the counters are operating in BIDIR mode. If BIDIR = 0,\n\t\t\t\t\t\t\t\tthe
        SCT ignores this field. Value 0x3 is reserved."
      enum_values:
        0: DIRECTION_INDEPENDEN
        1: COUNTING_UP
        2: COUNTING_DOWN
    - !Field
      name: RESERVED
      bit_offset: 23
      bit_width: 9
      description: Reserved
  - !Register
    name: EV11_CTRL
    addr: 0x1c01835c
    description: SCT event control register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MATCHSEL
      bit_offset: 0
      bit_width: 4
      description: "Selects the Match register associated with this event (if\n\t\t\t\t\t\t\t\tany).
        A match can occur only when the counter selected by the HEVENT\n\t\t\t\t\t\t\t\tbit
        is running."
    - !Field
      name: HEVENT
      bit_offset: 4
      bit_width: 1
      description: "Select L/H counter. Do not set this bit if UNIFY =\n\t\t\t\t\t\t\t\t1."
      enum_values:
        0: L_COUNTER
        1: H_COUNTER
    - !Field
      name: OUTSEL
      bit_offset: 5
      bit_width: 1
      description: Input/output select
      enum_values:
        0: INPUT
        1: OUTPUT
    - !Field
      name: IOSEL
      bit_offset: 6
      bit_width: 4
      description: "Selects the input or output signal associated with this\n\t\t\t\t\t\t\t\tevent
        (if any). Do not select an input in this register, if CLKMODE\n\t\t\t\t\t\t\t\tis
        1x. In this case the clock input is an implicit ingredient of\n\t\t\t\t\t\t\t\tevery
        event."
    - !Field
      name: IOCOND
      bit_offset: 10
      bit_width: 2
      description: "Selects the I/O condition for event n. (The detection of\n\t\t\t\t\t\t\t\tedges
        on outputs lags the conditions that switch the outputs by one\n\t\t\t\t\t\t\t\tSCT
        clock). In order to guarantee proper edge/state detection, an\n\t\t\t\t\t\t\t\tinput
        must have a minimum pulse width of at least one SCT clock\n\t\t\t\t\t\t\t\tperiod
        ."
      enum_values:
        0: LOW
        1: RISE
        2: FALL
        3: HIGH
    - !Field
      name: COMBMODE
      bit_offset: 12
      bit_width: 2
      description: "Selects how the specified match and I/O condition are used\n\t\t\t\t\t\t\t\tand
        combined."
      enum_values:
        0: OR
        1: MATCH
        2: IO
        3: AND
    - !Field
      name: STATELD
      bit_offset: 14
      bit_width: 1
      description: "This bit controls how the STATEV value modifies the state\n\t\t\t\t\t\t\t\tselected
        by HEVENT when this event is the highest-numbered event\n\t\t\t\t\t\t\t\toccurring
        for that state."
      enum_values:
        0: ADD
        1: LOAD
    - !Field
      name: STATEV
      bit_offset: 15
      bit_width: 5
      description: "This value is loaded into or added to the state selected by\n\t\t\t\t\t\t\t\tHEVENT,
        depending on STATELD, when this event is the\n\t\t\t\t\t\t\t\thighest-numbered
        event occurring for that state. If STATELD and\n\t\t\t\t\t\t\t\tSTATEV are
        both zero, there is no change to the STATE\n\t\t\t\t\t\t\t\tvalue."
    - !Field
      name: MATCHMEM
      bit_offset: 20
      bit_width: 1
      description: "If this bit is one and the COMBMODE field specifies a match\n\t\t\t\t\t\t\t\tcomponent
        to the triggering of this event, then a match is\n\t\t\t\t\t\t\t\tconsidered
        to be active whenever the counter value is GREATER THAN\n\t\t\t\t\t\t\t\tOR
        EQUAL TO the value specified in the match register when counting\n\t\t\t\t\t\t\t\tup,
        LESS THEN OR EQUAL TO the match value when counting down. If\n\t\t\t\t\t\t\t\tthis
        bit is zero, a match is only be active during the cycle when\n\t\t\t\t\t\t\t\tthe
        counter is equal to the match value."
    - !Field
      name: DIRECTION
      bit_offset: 21
      bit_width: 2
      description: "Direction qualifier for event generation. This field only\n\t\t\t\t\t\t\t\tapplies
        when the counters are operating in BIDIR mode. If BIDIR = 0,\n\t\t\t\t\t\t\t\tthe
        SCT ignores this field. Value 0x3 is reserved."
      enum_values:
        0: DIRECTION_INDEPENDEN
        1: COUNTING_UP
        2: COUNTING_DOWN
    - !Field
      name: RESERVED
      bit_offset: 23
      bit_width: 9
      description: Reserved
  - !Register
    name: EV12_CTRL
    addr: 0x1c018364
    description: SCT event control register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MATCHSEL
      bit_offset: 0
      bit_width: 4
      description: "Selects the Match register associated with this event (if\n\t\t\t\t\t\t\t\tany).
        A match can occur only when the counter selected by the HEVENT\n\t\t\t\t\t\t\t\tbit
        is running."
    - !Field
      name: HEVENT
      bit_offset: 4
      bit_width: 1
      description: "Select L/H counter. Do not set this bit if UNIFY =\n\t\t\t\t\t\t\t\t1."
      enum_values:
        0: L_COUNTER
        1: H_COUNTER
    - !Field
      name: OUTSEL
      bit_offset: 5
      bit_width: 1
      description: Input/output select
      enum_values:
        0: INPUT
        1: OUTPUT
    - !Field
      name: IOSEL
      bit_offset: 6
      bit_width: 4
      description: "Selects the input or output signal associated with this\n\t\t\t\t\t\t\t\tevent
        (if any). Do not select an input in this register, if CLKMODE\n\t\t\t\t\t\t\t\tis
        1x. In this case the clock input is an implicit ingredient of\n\t\t\t\t\t\t\t\tevery
        event."
    - !Field
      name: IOCOND
      bit_offset: 10
      bit_width: 2
      description: "Selects the I/O condition for event n. (The detection of\n\t\t\t\t\t\t\t\tedges
        on outputs lags the conditions that switch the outputs by one\n\t\t\t\t\t\t\t\tSCT
        clock). In order to guarantee proper edge/state detection, an\n\t\t\t\t\t\t\t\tinput
        must have a minimum pulse width of at least one SCT clock\n\t\t\t\t\t\t\t\tperiod
        ."
      enum_values:
        0: LOW
        1: RISE
        2: FALL
        3: HIGH
    - !Field
      name: COMBMODE
      bit_offset: 12
      bit_width: 2
      description: "Selects how the specified match and I/O condition are used\n\t\t\t\t\t\t\t\tand
        combined."
      enum_values:
        0: OR
        1: MATCH
        2: IO
        3: AND
    - !Field
      name: STATELD
      bit_offset: 14
      bit_width: 1
      description: "This bit controls how the STATEV value modifies the state\n\t\t\t\t\t\t\t\tselected
        by HEVENT when this event is the highest-numbered event\n\t\t\t\t\t\t\t\toccurring
        for that state."
      enum_values:
        0: ADD
        1: LOAD
    - !Field
      name: STATEV
      bit_offset: 15
      bit_width: 5
      description: "This value is loaded into or added to the state selected by\n\t\t\t\t\t\t\t\tHEVENT,
        depending on STATELD, when this event is the\n\t\t\t\t\t\t\t\thighest-numbered
        event occurring for that state. If STATELD and\n\t\t\t\t\t\t\t\tSTATEV are
        both zero, there is no change to the STATE\n\t\t\t\t\t\t\t\tvalue."
    - !Field
      name: MATCHMEM
      bit_offset: 20
      bit_width: 1
      description: "If this bit is one and the COMBMODE field specifies a match\n\t\t\t\t\t\t\t\tcomponent
        to the triggering of this event, then a match is\n\t\t\t\t\t\t\t\tconsidered
        to be active whenever the counter value is GREATER THAN\n\t\t\t\t\t\t\t\tOR
        EQUAL TO the value specified in the match register when counting\n\t\t\t\t\t\t\t\tup,
        LESS THEN OR EQUAL TO the match value when counting down. If\n\t\t\t\t\t\t\t\tthis
        bit is zero, a match is only be active during the cycle when\n\t\t\t\t\t\t\t\tthe
        counter is equal to the match value."
    - !Field
      name: DIRECTION
      bit_offset: 21
      bit_width: 2
      description: "Direction qualifier for event generation. This field only\n\t\t\t\t\t\t\t\tapplies
        when the counters are operating in BIDIR mode. If BIDIR = 0,\n\t\t\t\t\t\t\t\tthe
        SCT ignores this field. Value 0x3 is reserved."
      enum_values:
        0: DIRECTION_INDEPENDEN
        1: COUNTING_UP
        2: COUNTING_DOWN
    - !Field
      name: RESERVED
      bit_offset: 23
      bit_width: 9
      description: Reserved
  - !Register
    name: OUT0_SET
    addr: 0x1c018500
    description: SCT output 0 set register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SET
      bit_offset: 0
      bit_width: 16
      description: "A 1 in bit m selects event m to set output n (or clear it\n\t\t\t\t\t\t\t\tif
        SETCLRn = 0x1 or 0x2) event 0 = bit 0, event 1 = bit 1, etc. The\n\t\t\t\t\t\t\t\tnumber
        of bits = number of events in this SCT."
    - !Field
      name: RESERVED
      bit_offset: 16
      bit_width: 16
      description: Reserved
  - !Register
    name: OUT1_SET
    addr: 0x1c018508
    description: SCT output 0 set register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SET
      bit_offset: 0
      bit_width: 16
      description: "A 1 in bit m selects event m to set output n (or clear it\n\t\t\t\t\t\t\t\tif
        SETCLRn = 0x1 or 0x2) event 0 = bit 0, event 1 = bit 1, etc. The\n\t\t\t\t\t\t\t\tnumber
        of bits = number of events in this SCT."
    - !Field
      name: RESERVED
      bit_offset: 16
      bit_width: 16
      description: Reserved
  - !Register
    name: OUT2_SET
    addr: 0x1c018510
    description: SCT output 0 set register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SET
      bit_offset: 0
      bit_width: 16
      description: "A 1 in bit m selects event m to set output n (or clear it\n\t\t\t\t\t\t\t\tif
        SETCLRn = 0x1 or 0x2) event 0 = bit 0, event 1 = bit 1, etc. The\n\t\t\t\t\t\t\t\tnumber
        of bits = number of events in this SCT."
    - !Field
      name: RESERVED
      bit_offset: 16
      bit_width: 16
      description: Reserved
  - !Register
    name: OUT3_SET
    addr: 0x1c018518
    description: SCT output 0 set register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SET
      bit_offset: 0
      bit_width: 16
      description: "A 1 in bit m selects event m to set output n (or clear it\n\t\t\t\t\t\t\t\tif
        SETCLRn = 0x1 or 0x2) event 0 = bit 0, event 1 = bit 1, etc. The\n\t\t\t\t\t\t\t\tnumber
        of bits = number of events in this SCT."
    - !Field
      name: RESERVED
      bit_offset: 16
      bit_width: 16
      description: Reserved
  - !Register
    name: OUT4_SET
    addr: 0x1c018520
    description: SCT output 0 set register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SET
      bit_offset: 0
      bit_width: 16
      description: "A 1 in bit m selects event m to set output n (or clear it\n\t\t\t\t\t\t\t\tif
        SETCLRn = 0x1 or 0x2) event 0 = bit 0, event 1 = bit 1, etc. The\n\t\t\t\t\t\t\t\tnumber
        of bits = number of events in this SCT."
    - !Field
      name: RESERVED
      bit_offset: 16
      bit_width: 16
      description: Reserved
  - !Register
    name: OUT5_SET
    addr: 0x1c018528
    description: SCT output 0 set register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SET
      bit_offset: 0
      bit_width: 16
      description: "A 1 in bit m selects event m to set output n (or clear it\n\t\t\t\t\t\t\t\tif
        SETCLRn = 0x1 or 0x2) event 0 = bit 0, event 1 = bit 1, etc. The\n\t\t\t\t\t\t\t\tnumber
        of bits = number of events in this SCT."
    - !Field
      name: RESERVED
      bit_offset: 16
      bit_width: 16
      description: Reserved
  - !Register
    name: OUT6_SET
    addr: 0x1c018530
    description: SCT output 0 set register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SET
      bit_offset: 0
      bit_width: 16
      description: "A 1 in bit m selects event m to set output n (or clear it\n\t\t\t\t\t\t\t\tif
        SETCLRn = 0x1 or 0x2) event 0 = bit 0, event 1 = bit 1, etc. The\n\t\t\t\t\t\t\t\tnumber
        of bits = number of events in this SCT."
    - !Field
      name: RESERVED
      bit_offset: 16
      bit_width: 16
      description: Reserved
  - !Register
    name: OUT7_SET
    addr: 0x1c018538
    description: SCT output 0 set register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SET
      bit_offset: 0
      bit_width: 16
      description: "A 1 in bit m selects event m to set output n (or clear it\n\t\t\t\t\t\t\t\tif
        SETCLRn = 0x1 or 0x2) event 0 = bit 0, event 1 = bit 1, etc. The\n\t\t\t\t\t\t\t\tnumber
        of bits = number of events in this SCT."
    - !Field
      name: RESERVED
      bit_offset: 16
      bit_width: 16
      description: Reserved
  - !Register
    name: OUT0_CLR
    addr: 0x1c018504
    description: SCT output 0 clear register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLR
      bit_offset: 0
      bit_width: 16
      description: "A 1 in bit m selects event m to clear output n (or set it\n\t\t\t\t\t\t\t\tif
        SETCLRn = 0x1 or 0x2) event 0 = bit 0, event 1 = bit 1, etc. The\n\t\t\t\t\t\t\t\tnumber
        of bits = number of events in this SCT."
    - !Field
      name: RESERVED
      bit_offset: 16
      bit_width: 16
      description: Reserved
  - !Register
    name: OUT1_CLR
    addr: 0x1c01850c
    description: SCT output 0 clear register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLR
      bit_offset: 0
      bit_width: 16
      description: "A 1 in bit m selects event m to clear output n (or set it\n\t\t\t\t\t\t\t\tif
        SETCLRn = 0x1 or 0x2) event 0 = bit 0, event 1 = bit 1, etc. The\n\t\t\t\t\t\t\t\tnumber
        of bits = number of events in this SCT."
    - !Field
      name: RESERVED
      bit_offset: 16
      bit_width: 16
      description: Reserved
  - !Register
    name: OUT2_CLR
    addr: 0x1c018514
    description: SCT output 0 clear register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLR
      bit_offset: 0
      bit_width: 16
      description: "A 1 in bit m selects event m to clear output n (or set it\n\t\t\t\t\t\t\t\tif
        SETCLRn = 0x1 or 0x2) event 0 = bit 0, event 1 = bit 1, etc. The\n\t\t\t\t\t\t\t\tnumber
        of bits = number of events in this SCT."
    - !Field
      name: RESERVED
      bit_offset: 16
      bit_width: 16
      description: Reserved
  - !Register
    name: OUT3_CLR
    addr: 0x1c01851c
    description: SCT output 0 clear register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLR
      bit_offset: 0
      bit_width: 16
      description: "A 1 in bit m selects event m to clear output n (or set it\n\t\t\t\t\t\t\t\tif
        SETCLRn = 0x1 or 0x2) event 0 = bit 0, event 1 = bit 1, etc. The\n\t\t\t\t\t\t\t\tnumber
        of bits = number of events in this SCT."
    - !Field
      name: RESERVED
      bit_offset: 16
      bit_width: 16
      description: Reserved
  - !Register
    name: OUT4_CLR
    addr: 0x1c018524
    description: SCT output 0 clear register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLR
      bit_offset: 0
      bit_width: 16
      description: "A 1 in bit m selects event m to clear output n (or set it\n\t\t\t\t\t\t\t\tif
        SETCLRn = 0x1 or 0x2) event 0 = bit 0, event 1 = bit 1, etc. The\n\t\t\t\t\t\t\t\tnumber
        of bits = number of events in this SCT."
    - !Field
      name: RESERVED
      bit_offset: 16
      bit_width: 16
      description: Reserved
  - !Register
    name: OUT5_CLR
    addr: 0x1c01852c
    description: SCT output 0 clear register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLR
      bit_offset: 0
      bit_width: 16
      description: "A 1 in bit m selects event m to clear output n (or set it\n\t\t\t\t\t\t\t\tif
        SETCLRn = 0x1 or 0x2) event 0 = bit 0, event 1 = bit 1, etc. The\n\t\t\t\t\t\t\t\tnumber
        of bits = number of events in this SCT."
    - !Field
      name: RESERVED
      bit_offset: 16
      bit_width: 16
      description: Reserved
  - !Register
    name: OUT6_CLR
    addr: 0x1c018534
    description: SCT output 0 clear register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLR
      bit_offset: 0
      bit_width: 16
      description: "A 1 in bit m selects event m to clear output n (or set it\n\t\t\t\t\t\t\t\tif
        SETCLRn = 0x1 or 0x2) event 0 = bit 0, event 1 = bit 1, etc. The\n\t\t\t\t\t\t\t\tnumber
        of bits = number of events in this SCT."
    - !Field
      name: RESERVED
      bit_offset: 16
      bit_width: 16
      description: Reserved
  - !Register
    name: OUT7_CLR
    addr: 0x1c01853c
    description: SCT output 0 clear register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLR
      bit_offset: 0
      bit_width: 16
      description: "A 1 in bit m selects event m to clear output n (or set it\n\t\t\t\t\t\t\t\tif
        SETCLRn = 0x1 or 0x2) event 0 = bit 0, event 1 = bit 1, etc. The\n\t\t\t\t\t\t\t\tnumber
        of bits = number of events in this SCT."
    - !Field
      name: RESERVED
      bit_offset: 16
      bit_width: 16
      description: Reserved
- !Module
  name: MAILBOX
  description: Mailbox
  base_addr: 0x1c02c000
  size: 0xfc
  registers:
  - !Register
    name: IRQ0
    addr: 0x1c02c000
    size_bits: 32
    description: Interrupt request register for the Cortex-M0+ CPU.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INTREQ
      bit_offset: 0
      bit_width: 32
      description: "If any bit is set, an interrupt request is sent to the\n\t\t\t\t\t\t\t\tCortex-M0+
        interrupt controller."
  - !Register
    name: IRQ0SET
    addr: 0x1c02c004
    size_bits: 32
    description: Set bits in IRQ0
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: INTREQSET
      bit_offset: 0
      bit_width: 32
      description: "Writing 1 sets the corresponding bit in the IRQ0\n\t\t\t\t\t\t\t\tregister."
  - !Register
    name: IRQ0CLR
    addr: 0x1c02c008
    size_bits: 32
    description: Clear bits in IRQ0
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: INTREQCLR
      bit_offset: 0
      bit_width: 32
      description: "Writing 1 clears the corresponding bit in the IRQ0\n\t\t\t\t\t\t\t\tregister."
  - !Register
    name: IRQ1
    addr: 0x1c02c010
    size_bits: 32
    description: Interrupt request register for the Cortex M4 CPU.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INTREQ
      bit_offset: 0
      bit_width: 32
      description: "If any bit is set, an interrupt request is sent to the\n\t\t\t\t\t\t\t\tCortex-M0+
        interrupt controller."
  - !Register
    name: IRQ1SET
    addr: 0x1c02c014
    size_bits: 32
    description: Set bits in IRQ1
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: INTREQSET
      bit_offset: 0
      bit_width: 32
      description: "Writing 1 sets the corresponding bit in the IRQ1\n\t\t\t\t\t\t\t\tregister."
  - !Register
    name: IRQ1CLR
    addr: 0x1c02c018
    size_bits: 32
    description: Clear bits in IRQ1
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: INTREQCLR
      bit_offset: 0
      bit_width: 32
      description: "Writing 1 clears the corresponding bit in the IRQ1\n\t\t\t\t\t\t\t\tregister."
  - !Register
    name: MUTEX
    addr: 0x1c02c0f8
    size_bits: 32
    description: Mutual exclusion register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: EX
      bit_offset: 0
      bit_width: 1
      description: "Cleared when read, set when written. See usage description\n\t\t\t\t\t\t\t\tabove."
    - !Field
      name: RESERVED
      bit_offset: 1
      bit_width: 31
      description: Reserved
- !Module
  name: ADC0
  description: 12-bit ADC controller 0
  base_addr: 0x1c034000
  size: 0x74
  registers:
  - !Register
    name: CTRL
    addr: 0x1c034000
    size_bits: 32
    description: "ADC Control Register. Contains the clock divide value, enable bits\n\t\t\t\t\t\tfor
      each sequence and the ADC power-down bit."
    read_allowed: true
    write_allowed: true
    reset_value: 0x600
    fields:
    - !Field
      name: CLKDIV
      bit_offset: 0
      bit_width: 8
      description: "In synchronous mode only, the system clock is divided by\n\t\t\t\t\t\t\t\tthis
        value plus one to produce the clock for the ADC converter,\n\t\t\t\t\t\t\t\twhich
        should be less than or equal to 80 MHz. Typically, software\n\t\t\t\t\t\t\t\tshould
        program the smallest value in this field that yields this\n\t\t\t\t\t\t\t\tmaximum
        clock rate or slightly less, but in certain cases (such as a\n\t\t\t\t\t\t\t\thigh-impedance
        analog source) a slower clock may be desirable. This\n\t\t\t\t\t\t\t\tfield
        is ignored in the asynchronous operating mode."
    - !Field
      name: ASYNMODE
      bit_offset: 8
      bit_width: 1
      description: Select clock mode.
      enum_values:
        0: SYNCHRONOUS_MODE
        1: ASYNCHRONOUS_MODE
    - !Field
      name: RESOL
      bit_offset: 9
      bit_width: 2
      description: "The number of bits of ADC resolution. Accuracy can be\n\t\t\t\t\t\t\t\treduced
        to achieve higher conversion rates. A single conversion\n\t\t\t\t\t\t\t\trequires
        the selected number of bits of resolution plus 3 ADC\n\t\t\t\t\t\t\t\tclocks.
        This field must only be altered when the ADC is fully idle.\n\t\t\t\t\t\t\t\tChanging
        it during any kind of ADC operation may have unpredictable\n\t\t\t\t\t\t\t\tresults.
        ADC clock frequencies for various resolutions must not\n\t\t\t\t\t\t\t\texceed:
        - 5x the system clock rate for 12-bit resolution - 4.3x the\n\t\t\t\t\t\t\t\tsystem
        clock rate for 10-bit resolution - 3.6x the system clock for\n\t\t\t\t\t\t\t\t8-bit
        resolution - 3x the bus clock rate for 6-bit\n\t\t\t\t\t\t\t\tresolution"
      enum_values:
        0: 6_BIT_RESOLUTION
        1: 8_BIT_RESOLUTION
        2: 10_BIT_RESOLUTION
        3: 12_BIT_RESOLUTION
    - !Field
      name: BYPASSCAL
      bit_offset: 11
      bit_width: 1
      description: "Bypass Calibration. This bit may be set to avoid the need\n\t\t\t\t\t\t\t\tto
        calibrate if offset error is not a concern in the\n\t\t\t\t\t\t\t\tapplication."
      enum_values:
        0: CALIBRATE
        1: BYPASS_CALIBRATION
    - !Field
      name: TSAMP
      bit_offset: 12
      bit_width: 3
      description: "Sample Time. The default sampling period (TSAMP = 000) at\n\t\t\t\t\t\t\t\tthe
        start of each conversion is 2.5 ADC clock periods. Depending on\n\t\t\t\t\t\t\t\ta
        variety of factors, including operating conditions and the output\n\t\t\t\t\t\t\t\timpedance
        of the analog source, longer sampling times may be\n\t\t\t\t\t\t\t\trequired.
        The TSAMP field specifies the number of additional ADC\n\t\t\t\t\t\t\t\tclock
        cycles, from zero to seven, by which the sample period will be\n\t\t\t\t\t\t\t\textended.
        The total conversion time will increase by the same number\n\t\t\t\t\t\t\t\tof
        clocks. 000 - The sample period will be the default 2.5 ADC\n\t\t\t\t\t\t\t\tclocks.
        A complete conversion with 12-bits of accuracy will require\n\t\t\t\t\t\t\t\t15
        clocks. 001- The sample period will be extended by one ADC clock\n\t\t\t\t\t\t\t\tto
        a total of 3.5 clock periods. A complete 12-bit conversion will\n\t\t\t\t\t\t\t\trequire
        16 clocks. 010 - The sample period will be extended by two\n\t\t\t\t\t\t\t\tclocks
        to 4.5 ADC clock cycles. A complete 12-bit conversion will\n\t\t\t\t\t\t\t\trequire
        17 ADC clocks. : 111 - The sample period will be extended by\n\t\t\t\t\t\t\t\ttwo
        clocks to 9.5 ADC clock cycles. A complete 12-bit conversion\n\t\t\t\t\t\t\t\twill
        require 22 ADC clocks."
  - !Register
    name: SEQA_CTRL
    addr: 0x1c034008
    size_bits: 32
    description: "ADC Conversion Sequence-A control Register: Controls triggering
      and\n\t\t\t\t\t\tchannel selection for conversion sequence-A. Also specifies
      interrupt mode\n\t\t\t\t\t\tfor sequence-A."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHANNELS
      bit_offset: 0
      bit_width: 12
      description: "Selects which one or more of the ADC channels will be\n\t\t\t\t\t\t\t\tsampled
        and converted when this sequence is launched. A 1 in any bit\n\t\t\t\t\t\t\t\tof
        this field will cause the corresponding channel to be included in\n\t\t\t\t\t\t\t\tthe
        conversion sequence, where bit 0 corresponds to channel 0, bit 1\n\t\t\t\t\t\t\t\tto
        channel 1 and so forth. When this conversion sequence is\n\t\t\t\t\t\t\t\ttriggered,
        either by a hardware trigger or via software command, ADC\n\t\t\t\t\t\t\t\tconversions
        will be performed on each enabled channel, in sequence,\n\t\t\t\t\t\t\t\tbeginning
        with the lowest-ordered channel. This field can ONLY be\n\t\t\t\t\t\t\t\tchanged
        while the SEQA_ENA bit (bit 31) is LOW. It is allowed to\n\t\t\t\t\t\t\t\tchange
        this field and set bit 31 in the same write."
    - !Field
      name: TRIGGER
      bit_offset: 12
      bit_width: 6
      description: "Selects which of the available hardware trigger sources\n\t\t\t\t\t\t\t\twill
        cause this conversion sequence to be initiated. Program the\n\t\t\t\t\t\t\t\ttrigger
        input number in this field. See Table 351. In order to avoid\n\t\t\t\t\t\t\t\tgenerating
        a spurious trigger, it is recommended writing to this\n\t\t\t\t\t\t\t\tfield
        only when the SEQA_ENA bit (bit 31) is low. It is safe to\n\t\t\t\t\t\t\t\tchange
        this field and set bit 31 in the same write."
    - !Field
      name: TRIGPOL
      bit_offset: 18
      bit_width: 1
      description: "Select the polarity of the selected input trigger for this\n\t\t\t\t\t\t\t\tconversion
        sequence. In order to avoid generating a spurious\n\t\t\t\t\t\t\t\ttrigger,
        it is recommended writing to this field only when the\n\t\t\t\t\t\t\t\tSEQA_ENA
        bit (bit 31) is low. It is safe to change this field and\n\t\t\t\t\t\t\t\tset
        bit 31 in the same write."
      enum_values:
        0: NEGATIVE_EDGE
        1: POSITIVE_EDGE
    - !Field
      name: SYNCBYPASS
      bit_offset: 19
      bit_width: 1
      description: "Setting this bit allows the hardware trigger input to\n\t\t\t\t\t\t\t\tbypass
        synchronization flip-flop stages and therefore shorten the\n\t\t\t\t\t\t\t\ttime
        between the trigger input signal and the start of a conversion.\n\t\t\t\t\t\t\t\tThere
        are slightly different criteria for whether or not this bit\n\t\t\t\t\t\t\t\tcan
        be set depending on the clock operating mode: Synchronous mode\n\t\t\t\t\t\t\t\t(the
        ASYNMODE in the CTRL register = 0): Synchronization may be\n\t\t\t\t\t\t\t\tbypassed
        (this bit may be set) if the selected trigger source is\n\t\t\t\t\t\t\t\talready
        synchronous with the main system clock (eg. coming from an\n\t\t\t\t\t\t\t\ton-chip,
        system-clock-based timer). Whether this bit is set or not,\n\t\t\t\t\t\t\t\ta
        trigger pulse must be maintained for at least one system clock\n\t\t\t\t\t\t\t\tperiod.
        Asynchronous mode (the ASYNMODE in the CTRL register = 1):\n\t\t\t\t\t\t\t\tSynchronization
        may be bypassed (this bit may be set) if it is\n\t\t\t\t\t\t\t\tcertain that
        the duration of a trigger input pulse will be at least\n\t\t\t\t\t\t\t\tone
        cycle of the ADC clock (regardless of whether the trigger comes\n\t\t\t\t\t\t\t\tfrom
        and on-chip or off-chip source). If this bit is NOT set, the\n\t\t\t\t\t\t\t\ttrigger
        pulse must at least be maintained for one system clock\n\t\t\t\t\t\t\t\tperiod."
      enum_values:
        0: ENABLE_TRIGGER_SYNCH
        1: BYPASS_TRIGGER_SYNCH
    - !Field
      name: RESERVED
      bit_offset: 20
      bit_width: 6
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: START
      bit_offset: 26
      bit_width: 1
      description: "Writing a 1 to this field will launch one pass through this\n\t\t\t\t\t\t\t\tconversion
        sequence. The behavior will be identical to a sequence\n\t\t\t\t\t\t\t\ttriggered
        by a hardware trigger. Do not write 1 to this bit if the\n\t\t\t\t\t\t\t\tBURST
        bit is set. This bit is only set to a 1 momentarily when\n\t\t\t\t\t\t\t\twritten
        to launch a conversion sequence. It will consequently always\n\t\t\t\t\t\t\t\tread
        back as a zero."
    - !Field
      name: BURST
      bit_offset: 27
      bit_width: 1
      description: "Writing a 1 to this bit will cause this conversion sequence\n\t\t\t\t\t\t\t\tto
        be continuously cycled through. Other sequence A triggers will be\n\t\t\t\t\t\t\t\tignored
        while this bit is set. Repeated conversions can be halted by\n\t\t\t\t\t\t\t\tclearing
        this bit. The sequence currently in progress will be\n\t\t\t\t\t\t\t\tcompleted
        before conversions are terminated. Note that a new\n\t\t\t\t\t\t\t\tsequence
        could begin just before BURST is cleared."
    - !Field
      name: SINGLESTEP
      bit_offset: 28
      bit_width: 1
      description: "When this bit is set, a hardware trigger or a write to the\n\t\t\t\t\t\t\t\tSTART
        bit will launch a single conversion on the next channel in the\n\t\t\t\t\t\t\t\tsequence
        instead of the default response of launching an entire\n\t\t\t\t\t\t\t\tsequence
        of conversions. Once all of the channels comprising a\n\t\t\t\t\t\t\t\tsequence
        have been converted, a subsequent trigger will repeat the\n\t\t\t\t\t\t\t\tsequence
        beginning with the first enabled channel. Interrupt\n\t\t\t\t\t\t\t\tgeneration
        will still occur either after each individual conversion\n\t\t\t\t\t\t\t\tor
        at the end of the entire sequence, depending on the state of the\n\t\t\t\t\t\t\t\tMODE
        bit."
    - !Field
      name: LOWPRIO
      bit_offset: 29
      bit_width: 1
      description: Set priority for sequence A.
      enum_values:
        0: LOW_PRIORITY
        1: HIGH_PRIORITY
    - !Field
      name: MODE
      bit_offset: 30
      bit_width: 1
      description: "Indicates whether the primary method for retrieving\n\t\t\t\t\t\t\t\tconversion
        results for this sequence will be accomplished via\n\t\t\t\t\t\t\t\treading
        the global data register (SEQA_GDAT) at the end of each\n\t\t\t\t\t\t\t\tconversion,
        or the individual channel result registers at the end of\n\t\t\t\t\t\t\t\tthe
        entire sequence. Impacts when conversion-complete interrupt/DMA\n\t\t\t\t\t\t\t\ttrigger
        for sequence-A will be generated and which overrun\n\t\t\t\t\t\t\t\tconditions
        contribute to an overrun interrupt as described\n\t\t\t\t\t\t\t\tbelow."
      enum_values:
        0: END_OF_CONVERSION
        1: END_OF_SEQUENCE
    - !Field
      name: SEQA_ENA
      bit_offset: 31
      bit_width: 1
      description: "Sequence Enable. In order to avoid spuriously triggering\n\t\t\t\t\t\t\t\tthe
        sequence, care should be taken to only set the SEQA_ENA bit when\n\t\t\t\t\t\t\t\tthe
        selected trigger input is in its INACTIVE state (as defined by\n\t\t\t\t\t\t\t\tthe
        TRIGPOL bit). If this condition is not met, the sequence will be\n\t\t\t\t\t\t\t\ttriggered
        immediately upon being enabled. In order to avoid\n\t\t\t\t\t\t\t\tspuriously
        triggering the sequence, care should be taken to only set\n\t\t\t\t\t\t\t\tthe
        SEQA_ENA bit when the selected trigger input is in its INACTIVE\n\t\t\t\t\t\t\t\tstate
        (as defined by the TRIGPOL bit). If this condition is not met,\n\t\t\t\t\t\t\t\tthe
        sequence will be triggered immediately upon being\n\t\t\t\t\t\t\t\tenabled."
      enum_values:
        0: DISABLED
        1: ENABLED
  - !Register
    name: SEQB_CTRL
    addr: 0x1c03400c
    size_bits: 32
    description: "ADC Conversion Sequence-B Control Register: Controls triggering
      and\n\t\t\t\t\t\tchannel selection for conversion sequence-B. Also specifies
      interrupt mode\n\t\t\t\t\t\tfor sequence-B."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHANNELS
      bit_offset: 0
      bit_width: 12
      description: "Selects which one or more of the ADC channels will be\n\t\t\t\t\t\t\t\tsampled
        and converted when this sequence is launched. A 1 in any bit\n\t\t\t\t\t\t\t\tof
        this field will cause the corresponding channel to be included in\n\t\t\t\t\t\t\t\tthe
        conversion sequence, where bit 0 corresponds to channel 0, bit 1\n\t\t\t\t\t\t\t\tto
        channel 1 and so forth. When this conversion sequence is\n\t\t\t\t\t\t\t\ttriggered,
        either by a hardware trigger or via software command, ADC\n\t\t\t\t\t\t\t\tconversions
        will be performed on each enabled channel, in sequence,\n\t\t\t\t\t\t\t\tbeginning
        with the lowest-ordered channel. This field can ONLY be\n\t\t\t\t\t\t\t\tchanged
        while the SEQB_ENA bit (bit 31) is LOW. It is allowed to\n\t\t\t\t\t\t\t\tchange
        this field and set bit 31 in the same write."
    - !Field
      name: TRIGGER
      bit_offset: 12
      bit_width: 6
      description: "Selects which of the available hardware trigger sources\n\t\t\t\t\t\t\t\twill
        cause this conversion sequence to be initiated. Program the\n\t\t\t\t\t\t\t\ttrigger
        input number in this field. See Table 351. In order to avoid\n\t\t\t\t\t\t\t\tgenerating
        a spurious trigger, it is recommended writing to this\n\t\t\t\t\t\t\t\tfield
        only when the SEQB_ENA bit (bit 31) is low. It is safe to\n\t\t\t\t\t\t\t\tchange
        this field and set bit 31 in the same write."
    - !Field
      name: TRIGPOL
      bit_offset: 18
      bit_width: 1
      description: "Select the polarity of the selected input trigger for this\n\t\t\t\t\t\t\t\tconversion
        sequence. In order to avoid generating a spurious\n\t\t\t\t\t\t\t\ttrigger,
        it is recommended writing to this field only when the\n\t\t\t\t\t\t\t\tSEQB_ENA
        bit (bit 31) is low. It is safe to change this field and\n\t\t\t\t\t\t\t\tset
        bit 31 in the same write."
      enum_values:
        0: NEGATIVE_EDGE
        1: POSITIVE_EDGE
    - !Field
      name: SYNCBYPASS
      bit_offset: 19
      bit_width: 1
      description: "Setting this bit allows the hardware trigger input to\n\t\t\t\t\t\t\t\tbypass
        synchronization flip-flop stages and therefore shorten the\n\t\t\t\t\t\t\t\ttime
        between the trigger input signal and the start of a conversion.\n\t\t\t\t\t\t\t\tThere
        are slightly different criteria for whether or not this bit\n\t\t\t\t\t\t\t\tcan
        be set depending on the clock operating mode: Synchronous mode\n\t\t\t\t\t\t\t\t(the
        ASYNMODE in the CTRL register = 0): Synchronization may be\n\t\t\t\t\t\t\t\tbypassed
        (this bit may be set) if the selected trigger source is\n\t\t\t\t\t\t\t\talready
        synchronous with the main system clock (eg. coming from an\n\t\t\t\t\t\t\t\ton-chip,
        system-clock-based timer). Whether this bit is set or not,\n\t\t\t\t\t\t\t\ta
        trigger pulse must be maintained for at least one system clock\n\t\t\t\t\t\t\t\tperiod.
        Asynchronous mode (the ASYNMODE in the CTRL register = 1):\n\t\t\t\t\t\t\t\tSynchronization
        may be bypassed (this bit may be set) if it is\n\t\t\t\t\t\t\t\tcertain that
        the duration of a trigger input pulse will be at least\n\t\t\t\t\t\t\t\tone
        cycle of the ADC clock (regardless of whether the trigger comes\n\t\t\t\t\t\t\t\tfrom
        and on-chip or off-chip source). If this bit is NOT set, the\n\t\t\t\t\t\t\t\ttrigger
        pulse must at least be maintained for one system clock\n\t\t\t\t\t\t\t\tperiod."
      enum_values:
        0: ENABLE_SYNCHRONIZATI
        1: BYPASS_SYNCHRONIZATI
    - !Field
      name: RESERVED
      bit_offset: 20
      bit_width: 6
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: START
      bit_offset: 26
      bit_width: 1
      description: "Writing a 1 to this field will launch one pass through this\n\t\t\t\t\t\t\t\tconversion
        sequence. The behavior will be identical to a sequence\n\t\t\t\t\t\t\t\ttriggered
        by a hardware trigger. Do not write 1 to this bit if the\n\t\t\t\t\t\t\t\tBURST
        bit is set. This bit is only set to a 1 momentarily when\n\t\t\t\t\t\t\t\twritten
        to launch a conversion sequence. It will consequently always\n\t\t\t\t\t\t\t\tread
        back as a zero."
    - !Field
      name: BURST
      bit_offset: 27
      bit_width: 1
      description: "Writing a 1 to this bit will cause this conversion sequence\n\t\t\t\t\t\t\t\tto
        be continuously cycled through. Other sequence B triggers will be\n\t\t\t\t\t\t\t\tignored
        while this bit is set. Repeated conversions can be halted by\n\t\t\t\t\t\t\t\tclearing
        this bit. The sequence currently in progress will be\n\t\t\t\t\t\t\t\tcompleted
        before conversions are terminated."
    - !Field
      name: SINGLESTEP
      bit_offset: 28
      bit_width: 1
      description: "When this bit is set, a hardware trigger or a write to the\n\t\t\t\t\t\t\t\tSTART
        bit will launch a single conversion on the next channel in the\n\t\t\t\t\t\t\t\tsequence
        instead of the default response of launching an entire\n\t\t\t\t\t\t\t\tsequence
        of conversions. Once all of the channels comprising a\n\t\t\t\t\t\t\t\tsequence
        have been converted, a subsequent trigger will repeat the\n\t\t\t\t\t\t\t\tsequence
        beginning with the first enabled channel. Interrupt\n\t\t\t\t\t\t\t\tgeneration
        will still occur either after each individual conversion\n\t\t\t\t\t\t\t\tor
        at the end of the entire sequence, depending on the state of the\n\t\t\t\t\t\t\t\tMODE
        bit."
    - !Field
      name: RESERVED
      bit_offset: 29
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: MODE
      bit_offset: 30
      bit_width: 1
      description: "Indicates whether the primary method for retrieving\n\t\t\t\t\t\t\t\tconversion
        results for this sequence will be accomplished via\n\t\t\t\t\t\t\t\treading
        the global data register (SEQB_GDAT) at the end of each\n\t\t\t\t\t\t\t\tconversion,
        or the individual channel result registers at the end of\n\t\t\t\t\t\t\t\tthe
        entire sequence. Impacts when conversion-complete interrupt/DMA\n\t\t\t\t\t\t\t\ttrigger
        for sequence-B will be generated and which overrun\n\t\t\t\t\t\t\t\tconditions
        contribute to an overrun interrupt as described\n\t\t\t\t\t\t\t\tbelow."
      enum_values:
        0: END_OF_CONVERSION
        1: END_OF_SEQUENCE
    - !Field
      name: SEQB_ENA
      bit_offset: 31
      bit_width: 1
      description: "Sequence Enable. In order to avoid spuriously triggering\n\t\t\t\t\t\t\t\tthe
        sequence, care should be taken to only set the SEQB_ENA bit when\n\t\t\t\t\t\t\t\tthe
        selected trigger input is in its INACTIVE state (as defined by\n\t\t\t\t\t\t\t\tthe
        TRIGPOL bit). If this condition is not met, the sequence will be\n\t\t\t\t\t\t\t\ttriggered
        immediately upon being enabled. In order to avoid\n\t\t\t\t\t\t\t\tspuriously
        triggering the sequence, care should be taken to only set\n\t\t\t\t\t\t\t\tthe
        SEQB_ENA bit when the selected trigger input is in its INACTIVE\n\t\t\t\t\t\t\t\tstate
        (as defined by the TRIGPOL bit). If this condition is not met,\n\t\t\t\t\t\t\t\tthe
        sequence will be triggered immediately upon being\n\t\t\t\t\t\t\t\tenabled."
      enum_values:
        0: DISABLED
        1: ENABLED
  - !Register
    name: SEQA_GDAT
    addr: 0x1c034010
    size_bits: 32
    description: "ADC Sequence-A Global Data Register. This register contains the\n\t\t\t\t\t\tresult
      of the most recent ADC conversion performed under\n\t\t\t\t\t\tsequence-A"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RESERVED
      bit_offset: 0
      bit_width: 4
      description: Reserved.
    - !Field
      name: RESULT
      bit_offset: 4
      bit_width: 12
      description: "This field contains the 12-bit ADC conversion result from\n\t\t\t\t\t\t\t\tthe
        most recent conversion performed under conversion sequence\n\t\t\t\t\t\t\t\tassociated
        with this register. The result is a binary fraction\n\t\t\t\t\t\t\t\trepresenting
        the voltage on the currently-selected input channel as\n\t\t\t\t\t\t\t\tit
        falls within the range of VREFP to VREFN. Zero in the field\n\t\t\t\t\t\t\t\tindicates
        that the voltage on the input pin was less than, equal to,\n\t\t\t\t\t\t\t\tor
        close to that on VREFN, while 0xFFF indicates that the voltage on\n\t\t\t\t\t\t\t\tthe
        input was close to, equal to, or greater than that on VREFP.\n\t\t\t\t\t\t\t\tDATAVALID
        = 1 indicates that this result has not yet been\n\t\t\t\t\t\t\t\tread."
    - !Field
      name: THCMPRANGE
      bit_offset: 16
      bit_width: 2
      description: "Indicates whether the result of the last conversion\n\t\t\t\t\t\t\t\tperformed
        was above, below or within the range established by the\n\t\t\t\t\t\t\t\tdesignated
        threshold comparison registers (THRn_LOW and\n\t\t\t\t\t\t\t\tTHRn_HIGH)."
    - !Field
      name: THCMPCROSS
      bit_offset: 18
      bit_width: 2
      description: "Indicates whether the result of the last conversion\n\t\t\t\t\t\t\t\tperformed
        represented a crossing of the threshold level established\n\t\t\t\t\t\t\t\tby
        the designated LOW threshold comparison register (THRn_LOW) and,\n\t\t\t\t\t\t\t\tif
        so, in what direction the crossing occurred."
    - !Field
      name: RESERVED
      bit_offset: 20
      bit_width: 6
      description: Reserved.
    - !Field
      name: CHN
      bit_offset: 26
      bit_width: 4
      description: "These bits contain the channel from which the RESULT bits\n\t\t\t\t\t\t\t\twere
        converted (e.g. 0000 identifies channel 0, 0001 channel 1,\n\t\t\t\t\t\t\t\tetc.)."
    - !Field
      name: OVERRUN
      bit_offset: 30
      bit_width: 1
      description: "This bit is set if a new conversion result is loaded into\n\t\t\t\t\t\t\t\tthe
        RESULT field before a previous result has been read - i.e. while\n\t\t\t\t\t\t\t\tthe
        DATAVALID bit is set. This bit is cleared, along with the\n\t\t\t\t\t\t\t\tDATAVALID
        bit, whenever this register is read. This bit will\n\t\t\t\t\t\t\t\tcontribute
        to an overrun interrupt/DMA trigger if the MODE bit (in\n\t\t\t\t\t\t\t\tSEQAA_CTRL)
        for the corresponding sequence is set to 0 (and if the\n\t\t\t\t\t\t\t\toverrun
        interrupt is enabled)."
    - !Field
      name: DATAVALID
      bit_offset: 31
      bit_width: 1
      description: "This bit is set to 1 at the end of each conversion when a\n\t\t\t\t\t\t\t\tnew
        result is loaded into the RESULT field. It is cleared whenever\n\t\t\t\t\t\t\t\tthis
        register is read. This bit will cause a conversion-complete\n\t\t\t\t\t\t\t\tinterrupt
        for the corresponding sequence if the MODE bit (in\n\t\t\t\t\t\t\t\tSEQA_CTRL)
        for that sequence is set to 0 (and if the interrupt is\n\t\t\t\t\t\t\t\tenabled)."
  - !Register
    name: SEQB_GDAT
    addr: 0x1c034014
    size_bits: 32
    description: "ADC Sequence-B Global Data Register. This register contains the\n\t\t\t\t\t\tresult
      of the most recent ADC conversion performed under\n\t\t\t\t\t\tsequence-B"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RESERVED
      bit_offset: 0
      bit_width: 4
      description: Reserved.
    - !Field
      name: RESULT
      bit_offset: 4
      bit_width: 12
      description: "This field contains the 12-bit ADC conversion result from\n\t\t\t\t\t\t\t\tthe
        most recent conversion performed under conversion sequence\n\t\t\t\t\t\t\t\tassociated
        with this register. The result is a binary fraction\n\t\t\t\t\t\t\t\trepresenting
        the voltage on the currently-selected input channel as\n\t\t\t\t\t\t\t\tit
        falls within the range of VREFP to VREFN. Zero in the field\n\t\t\t\t\t\t\t\tindicates
        that the voltage on the input pin was less than, equal to,\n\t\t\t\t\t\t\t\tor
        close to that on VREFN, while 0xFFF indicates that the voltage on\n\t\t\t\t\t\t\t\tthe
        input was close to, equal to, or greater than that on VREFP.\n\t\t\t\t\t\t\t\tDATAVALID
        = 1 indicates that this result has not yet been\n\t\t\t\t\t\t\t\tread."
    - !Field
      name: THCMPRANGE
      bit_offset: 16
      bit_width: 2
      description: "Indicates whether the result of the last conversion\n\t\t\t\t\t\t\t\tperformed
        was above, below or within the range established by the\n\t\t\t\t\t\t\t\tdesignated
        threshold comparison registers (THRn_LOW and\n\t\t\t\t\t\t\t\tTHRn_HIGH)."
    - !Field
      name: THCMPCROSS
      bit_offset: 18
      bit_width: 2
      description: "Indicates whether the result of the last conversion\n\t\t\t\t\t\t\t\tperformed
        represented a crossing of the threshold level established\n\t\t\t\t\t\t\t\tby
        the designated LOW threshold comparison register (THRn_LOW) and,\n\t\t\t\t\t\t\t\tif
        so, in what direction the crossing occurred."
    - !Field
      name: RESERVED
      bit_offset: 20
      bit_width: 6
      description: Reserved.
    - !Field
      name: CHN
      bit_offset: 26
      bit_width: 4
      description: "These bits contain the channel from which the RESULT bits\n\t\t\t\t\t\t\t\twere
        converted (e.g. 0000 identifies channel 0, 0001 channel 1,\n\t\t\t\t\t\t\t\tetc.)."
    - !Field
      name: OVERRUN
      bit_offset: 30
      bit_width: 1
      description: "This bit is set if a new conversion result is loaded into\n\t\t\t\t\t\t\t\tthe
        RESULT field before a previous result has been read - i.e. while\n\t\t\t\t\t\t\t\tthe
        DATAVALID bit is set. This bit is cleared, along with the\n\t\t\t\t\t\t\t\tDATAVALID
        bit, whenever this register is read. This bit will\n\t\t\t\t\t\t\t\tcontribute
        to an overrun interrupt/DMA trigger if the MODE bit (in\n\t\t\t\t\t\t\t\tSEQB_CTRL)
        for the corresponding sequence is set to 0 (and if the\n\t\t\t\t\t\t\t\toverrun
        interrupt is enabled)."
    - !Field
      name: DATAVALID
      bit_offset: 31
      bit_width: 1
      description: "This bit is set to 1 at the end of each conversion when a\n\t\t\t\t\t\t\t\tnew
        result is loaded into the RESULT field. It is cleared whenever\n\t\t\t\t\t\t\t\tthis
        register is read. This bit will cause a conversion-complete\n\t\t\t\t\t\t\t\tinterrupt
        for the corresponding sequence if the MODE bit (in\n\t\t\t\t\t\t\t\tSEQB_CTRL)
        for that sequence is set to 0 (and if the interrupt is\n\t\t\t\t\t\t\t\tenabled)."
  - !Register
    name: THR0_LOW
    addr: 0x1c034050
    size_bits: 32
    description: "ADC Low Compare Threshold Register 0: Contains the lower threshold\n\t\t\t\t\t\tlevel
      for automatic threshold comparison for any channels linked to\n\t\t\t\t\t\tthreshold
      pair 0."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RESERVED
      bit_offset: 0
      bit_width: 4
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: THRLOW
      bit_offset: 4
      bit_width: 12
      description: "Low threshold value against which ADC results will be\n\t\t\t\t\t\t\t\tcompared"
    - !Field
      name: RESERVED
      bit_offset: 16
      bit_width: 16
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: THR1_LOW
    addr: 0x1c034054
    size_bits: 32
    description: "ADC Low Compare Threshold Register 1: Contains the lower threshold\n\t\t\t\t\t\tlevel
      for automatic threshold comparison for any channels linked to\n\t\t\t\t\t\tthreshold
      pair 1."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RESERVED
      bit_offset: 0
      bit_width: 4
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: THRLOW
      bit_offset: 4
      bit_width: 12
      description: "Low threshold value against which ADC results will be\n\t\t\t\t\t\t\t\tcompared"
    - !Field
      name: RESERVED
      bit_offset: 16
      bit_width: 16
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: THR0_HIGH
    addr: 0x1c034058
    size_bits: 32
    description: "ADC High Compare Threshold Register 0: Contains the upper threshold\n\t\t\t\t\t\tlevel
      for automatic threshold comparison for any channels linked to\n\t\t\t\t\t\tthreshold
      pair 0."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RESERVED
      bit_offset: 0
      bit_width: 4
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: THRHIGH
      bit_offset: 4
      bit_width: 12
      description: "High threshold value against which ADC results will be\n\t\t\t\t\t\t\t\tcompared"
    - !Field
      name: RESERVED
      bit_offset: 16
      bit_width: 16
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: THR1_HIGH
    addr: 0x1c03405c
    size_bits: 32
    description: "ADC High Compare Threshold Register 1: Contains the upper threshold\n\t\t\t\t\t\tlevel
      for automatic threshold comparison for any channels linked to\n\t\t\t\t\t\tthreshold
      pair 1."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RESERVED
      bit_offset: 0
      bit_width: 4
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: THRHIGH
      bit_offset: 4
      bit_width: 12
      description: "High threshold value against which ADC results will be\n\t\t\t\t\t\t\t\tcompared"
    - !Field
      name: RESERVED
      bit_offset: 16
      bit_width: 16
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: CHAN_THRSEL
    addr: 0x1c034060
    size_bits: 32
    description: "ADC Channel-Threshold Select Register. Specifies which set of\n\t\t\t\t\t\tthreshold
      compare registers are to be used for each channel"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH0_THRSEL
      bit_offset: 0
      bit_width: 1
      description: Threshold select for channel 0.
      enum_values:
        0: THRESHOLD0
        1: THRESHOLD1
    - !Field
      name: CH1_THRSEL
      bit_offset: 1
      bit_width: 1
      description: "Threshold select for channel 1. See description for channel\n\t\t\t\t\t\t\t\t0."
    - !Field
      name: CH2_THRSEL
      bit_offset: 2
      bit_width: 1
      description: "Threshold select for channel 2. See description for channel\n\t\t\t\t\t\t\t\t0."
    - !Field
      name: CH3_THRSEL
      bit_offset: 3
      bit_width: 1
      description: "Threshold select for channel 3. See description for channel\n\t\t\t\t\t\t\t\t0."
    - !Field
      name: CH4_THRSEL
      bit_offset: 4
      bit_width: 1
      description: "Threshold select for channel 4. See description for channel\n\t\t\t\t\t\t\t\t0."
    - !Field
      name: CH5_THRSEL
      bit_offset: 5
      bit_width: 1
      description: "Threshold select for channel 5. See description for channel\n\t\t\t\t\t\t\t\t0."
    - !Field
      name: CH6_THRSEL
      bit_offset: 6
      bit_width: 1
      description: "Threshold select for channel 6. See description for channel\n\t\t\t\t\t\t\t\t0."
    - !Field
      name: CH7_THRSEL
      bit_offset: 7
      bit_width: 1
      description: "Threshold select for channel 7. See description for channel\n\t\t\t\t\t\t\t\t0."
    - !Field
      name: CH8_THRSEL
      bit_offset: 8
      bit_width: 1
      description: "Threshold select for channel 8. See description for channel\n\t\t\t\t\t\t\t\t0."
    - !Field
      name: CH9_THRSEL
      bit_offset: 9
      bit_width: 1
      description: "Threshold select for channel 9. See description for channel\n\t\t\t\t\t\t\t\t0."
    - !Field
      name: CH10_THRSEL
      bit_offset: 10
      bit_width: 1
      description: "Threshold select for channel 10. See description for\n\t\t\t\t\t\t\t\tchannel
        0."
    - !Field
      name: CH11_THRSEL
      bit_offset: 11
      bit_width: 1
      description: "Threshold select for channel 11. See description for\n\t\t\t\t\t\t\t\tchannel
        0."
    - !Field
      name: RESERVED
      bit_offset: 12
      bit_width: 20
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: INTEN
    addr: 0x1c034064
    size_bits: 32
    description: "ADC Interrupt Enable Register. This register contains enable bits\n\t\t\t\t\t\tthat
      enable the sequence-A, sequence-B, threshold compare and data overrun\n\t\t\t\t\t\tinterrupts
      to be generated."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEQA_INTEN
      bit_offset: 0
      bit_width: 1
      description: Sequence A interrupt enable.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: SEQB_INTEN
      bit_offset: 1
      bit_width: 1
      description: Sequence B interrupt enable.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: OVR_INTEN
      bit_offset: 2
      bit_width: 1
      description: Overrun interrupt enable.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: ADCMPINTEN0
      bit_offset: 3
      bit_width: 2
      description: "Threshold comparison interrupt enable for channel\n\t\t\t\t\t\t\t\t0."
      enum_values:
        0: DISABLED
        1: OUTSIDE_THRESHOLD
        2: CROSSING_THRESHOLD
        3: RESERVED
    - !Field
      name: ADCMPINTEN1
      bit_offset: 5
      bit_width: 2
      description: "Channel 1 threshold comparison interrupt enable. See\n\t\t\t\t\t\t\t\tdescription
        for channel 0."
    - !Field
      name: ADCMPINTEN2
      bit_offset: 7
      bit_width: 2
      description: "Channel 2 threshold comparison interrupt enable. See\n\t\t\t\t\t\t\t\tdescription
        for channel 0."
    - !Field
      name: ADCMPINTEN3
      bit_offset: 9
      bit_width: 2
      description: "Channel 3 threshold comparison interrupt enable. See\n\t\t\t\t\t\t\t\tdescription
        for channel 0."
    - !Field
      name: ADCMPINTEN4
      bit_offset: 11
      bit_width: 2
      description: "Channel 4 threshold comparison interrupt enable. See\n\t\t\t\t\t\t\t\tdescription
        for channel 0."
    - !Field
      name: ADCMPINTEN5
      bit_offset: 13
      bit_width: 2
      description: "Channel 5 threshold comparison interrupt enable. See\n\t\t\t\t\t\t\t\tdescription
        for channel 0."
    - !Field
      name: ADCMPINTEN6
      bit_offset: 15
      bit_width: 2
      description: "Channel 6 threshold comparison interrupt enable. See\n\t\t\t\t\t\t\t\tdescription
        for channel 0."
    - !Field
      name: ADCMPINTEN7
      bit_offset: 17
      bit_width: 2
      description: "Channel 7 threshold comparison interrupt enable. See\n\t\t\t\t\t\t\t\tdescription
        for channel 0."
    - !Field
      name: ADCMPINTEN8
      bit_offset: 19
      bit_width: 2
      description: "Channel 8 threshold comparison interrupt enable. See\n\t\t\t\t\t\t\t\tdescription
        for channel 0."
    - !Field
      name: ADCMPINTEN9
      bit_offset: 21
      bit_width: 2
      description: "Channel 9 threshold comparison interrupt enable. See\n\t\t\t\t\t\t\t\tdescription
        for channel 0."
    - !Field
      name: ADCMPINTEN10
      bit_offset: 23
      bit_width: 2
      description: "Channel 10 threshold comparison interrupt enable. See\n\t\t\t\t\t\t\t\tdescription
        for channel 0."
    - !Field
      name: ADCMPINTEN11
      bit_offset: 25
      bit_width: 2
      description: "Channel 21 threshold comparison interrupt enable. See\n\t\t\t\t\t\t\t\tdescription
        for channel 0."
    - !Field
      name: RESERVED
      bit_offset: 27
      bit_width: 5
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: FLAGS
    addr: 0x1c034068
    size_bits: 32
    description: "ADC Flags Register. Contains the four interrupt/DMA trigger flags\n\t\t\t\t\t\tand
      the individual component overrun and threshold-compare flags. (The\n\t\t\t\t\t\toverrun
      bits replicate information stored in the result\n\t\t\t\t\t\tregisters)."
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: THCMP0
      bit_offset: 0
      bit_width: 1
      description: "Threshold comparison event on Channel 0. Set to 1 upon\n\t\t\t\t\t\t\t\teither
        an out-of-range result or a threshold-crossing result if\n\t\t\t\t\t\t\t\tenabled
        to do so in the INTEN register. This bit is cleared by\n\t\t\t\t\t\t\t\twriting
        a 1."
    - !Field
      name: THCMP1
      bit_offset: 1
      bit_width: 1
      description: "Threshold comparison event on Channel 1. See description\n\t\t\t\t\t\t\t\tfor
        channel 0."
    - !Field
      name: THCMP2
      bit_offset: 2
      bit_width: 1
      description: "Threshold comparison event on Channel 2. See description\n\t\t\t\t\t\t\t\tfor
        channel 0."
    - !Field
      name: THCMP3
      bit_offset: 3
      bit_width: 1
      description: "Threshold comparison event on Channel 3. See description\n\t\t\t\t\t\t\t\tfor
        channel 0."
    - !Field
      name: THCMP4
      bit_offset: 4
      bit_width: 1
      description: "Threshold comparison event on Channel 4. See description\n\t\t\t\t\t\t\t\tfor
        channel 0."
    - !Field
      name: THCMP5
      bit_offset: 5
      bit_width: 1
      description: "Threshold comparison event on Channel 5. See description\n\t\t\t\t\t\t\t\tfor
        channel 0."
    - !Field
      name: THCMP6
      bit_offset: 6
      bit_width: 1
      description: "Threshold comparison event on Channel 6. See description\n\t\t\t\t\t\t\t\tfor
        channel 0."
    - !Field
      name: THCMP7
      bit_offset: 7
      bit_width: 1
      description: "Threshold comparison event on Channel 7. See description\n\t\t\t\t\t\t\t\tfor
        channel 0."
    - !Field
      name: THCMP8
      bit_offset: 8
      bit_width: 1
      description: "Threshold comparison event on Channel 8. See description\n\t\t\t\t\t\t\t\tfor
        channel 0."
    - !Field
      name: THCMP9
      bit_offset: 9
      bit_width: 1
      description: "Threshold comparison event on Channel 9. See description\n\t\t\t\t\t\t\t\tfor
        channel 0."
    - !Field
      name: THCMP10
      bit_offset: 10
      bit_width: 1
      description: "Threshold comparison event on Channel 10. See description\n\t\t\t\t\t\t\t\tfor
        channel 0."
    - !Field
      name: THCMP11
      bit_offset: 11
      bit_width: 1
      description: "Threshold comparison event on Channel 11. See description\n\t\t\t\t\t\t\t\tfor
        channel 0."
    - !Field
      name: OVERRUN0
      bit_offset: 12
      bit_width: 1
      description: "Mirrors the OVERRRUN status flag from the result register\n\t\t\t\t\t\t\t\tfor
        ADC channel 0"
    - !Field
      name: OVERRUN1
      bit_offset: 13
      bit_width: 1
      description: "Mirrors the OVERRRUN status flag from the result register\n\t\t\t\t\t\t\t\tfor
        ADC channel 1"
    - !Field
      name: OVERRUN2
      bit_offset: 14
      bit_width: 1
      description: "Mirrors the OVERRRUN status flag from the result register\n\t\t\t\t\t\t\t\tfor
        ADC channel 2"
    - !Field
      name: OVERRUN3
      bit_offset: 15
      bit_width: 1
      description: "Mirrors the OVERRRUN status flag from the result register\n\t\t\t\t\t\t\t\tfor
        ADC channel 3"
    - !Field
      name: OVERRUN4
      bit_offset: 16
      bit_width: 1
      description: "Mirrors the OVERRRUN status flag from the result register\n\t\t\t\t\t\t\t\tfor
        ADC channel 4"
    - !Field
      name: OVERRUN5
      bit_offset: 17
      bit_width: 1
      description: "Mirrors the OVERRRUN status flag from the result register\n\t\t\t\t\t\t\t\tfor
        ADC channel 5"
    - !Field
      name: OVERRUN6
      bit_offset: 18
      bit_width: 1
      description: "Mirrors the OVERRRUN status flag from the result register\n\t\t\t\t\t\t\t\tfor
        ADC channel 6"
    - !Field
      name: OVERRUN7
      bit_offset: 19
      bit_width: 1
      description: "Mirrors the OVERRRUN status flag from the result register\n\t\t\t\t\t\t\t\tfor
        ADC channel 7"
    - !Field
      name: OVERRUN8
      bit_offset: 20
      bit_width: 1
      description: "Mirrors the OVERRRUN status flag from the result register\n\t\t\t\t\t\t\t\tfor
        ADC channel 8"
    - !Field
      name: OVERRUN9
      bit_offset: 21
      bit_width: 1
      description: "Mirrors the OVERRRUN status flag from the result register\n\t\t\t\t\t\t\t\tfor
        ADC channel 9"
    - !Field
      name: OVERRUN10
      bit_offset: 22
      bit_width: 1
      description: "Mirrors the OVERRRUN status flag from the result register\n\t\t\t\t\t\t\t\tfor
        ADC channel 10"
    - !Field
      name: OVERRUN11
      bit_offset: 23
      bit_width: 1
      description: "Mirrors the OVERRRUN status flag from the result register\n\t\t\t\t\t\t\t\tfor
        ADC channel 11"
    - !Field
      name: SEQA_OVR
      bit_offset: 24
      bit_width: 1
      description: "Mirrors the global OVERRUN status flag in the SEQA_GDAT\n\t\t\t\t\t\t\t\tregister"
    - !Field
      name: SEQB_OVR
      bit_offset: 25
      bit_width: 1
      description: "Mirrors the global OVERRUN status flag in the SEQB_GDAT\n\t\t\t\t\t\t\t\tregister"
    - !Field
      name: RESERVED
      bit_offset: 26
      bit_width: 2
      description: Reserved.
    - !Field
      name: SEQA_INT
      bit_offset: 28
      bit_width: 1
      description: "Sequence A interrupt/DMA trigger. If the MODE bit in the\n\t\t\t\t\t\t\t\tSEQA_CTRL
        register is 0, this flag will mirror the DATAVALID bit in\n\t\t\t\t\t\t\t\tthe
        sequence A global data register (SEQA_GDAT), which is set at the\n\t\t\t\t\t\t\t\tend
        of every ADC conversion performed as part of sequence A. It will\n\t\t\t\t\t\t\t\tbe
        cleared automatically when the SEQA_GDAT register is read. If the\n\t\t\t\t\t\t\t\tMODE
        bit in the SEQA_CTRL register is 1, this flag will be set upon\n\t\t\t\t\t\t\t\tcompletion
        of an entire A sequence. In this case it must be cleared\n\t\t\t\t\t\t\t\tby
        writing a 1 to this SEQA_INT bit. This interrupt must be enabled\n\t\t\t\t\t\t\t\tin
        the INTEN register."
    - !Field
      name: SEQB_INT
      bit_offset: 29
      bit_width: 1
      description: "Sequence A interrupt/DMA trigger. If the MODE bit in the\n\t\t\t\t\t\t\t\tSEQB_CTRL
        register is 0, this flag will mirror the DATAVALID bit in\n\t\t\t\t\t\t\t\tthe
        sequence A global data register (SEQB_GDAT), which is set at the\n\t\t\t\t\t\t\t\tend
        of every ADC conversion performed as part of sequence B. It will\n\t\t\t\t\t\t\t\tbe
        cleared automatically when the SEQB_GDAT register is read. If the\n\t\t\t\t\t\t\t\tMODE
        bit in the SEQB_CTRL register is 1, this flag will be set upon\n\t\t\t\t\t\t\t\tcompletion
        of an entire B sequence. In this case it must be cleared\n\t\t\t\t\t\t\t\tby
        writing a 1 to this SEQB_INT bit. This interrupt must be enabled\n\t\t\t\t\t\t\t\tin
        the INTEN register."
    - !Field
      name: THCMP_INT
      bit_offset: 30
      bit_width: 1
      description: "Threshold Comparison Interrupt. This bit will be set if any\n\t\t\t\t\t\t\t\tof
        the THCMP flags in the lower bits of this register are set to 1\n\t\t\t\t\t\t\t\t(due
        to an enabled out-of-range or threshold-crossing event on any\n\t\t\t\t\t\t\t\tchannel).
        Each type of threshold comparison interrupt on each\n\t\t\t\t\t\t\t\tchannel
        must be individually enabled in the INTEN register to cause\n\t\t\t\t\t\t\t\tthis
        interrupt. This bit will be cleared when all of the individual\n\t\t\t\t\t\t\t\tthreshold
        flags are cleared via writing 1s to those\n\t\t\t\t\t\t\t\tbits."
    - !Field
      name: OVR_INT
      bit_offset: 31
      bit_width: 1
      description: "Overrun Interrupt flag. Any overrun bit in any of the\n\t\t\t\t\t\t\t\tindividual
        channel data registers will cause this interrupt. In\n\t\t\t\t\t\t\t\taddition,
        if the MODE bit in either of the SEQn_CTRL registers is 0\n\t\t\t\t\t\t\t\tthen
        the OVERRUN bit in the corresponding SEQn_GDAT register will\n\t\t\t\t\t\t\t\talso
        cause this interrupt. This interrupt must be enabled in the\n\t\t\t\t\t\t\t\tINTEN
        register. This bit will be cleared when all of the individual\n\t\t\t\t\t\t\t\toverrun
        bits have been cleared via reading the corresponding data\n\t\t\t\t\t\t\t\tregisters."
  - !Register
    name: STARTUP
    addr: 0x1c03406c
    size_bits: 32
    description: "ADC Startup Register (typically only used by the ADC\n\t\t\t\t\t\tAPI)."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADC_ENA
      bit_offset: 0
      bit_width: 1
      description: "ADC Enable bit. This bit can only be set to a 1 by\n\t\t\t\t\t\t\t\tsoftware.
        It is cleared automatically whenever the ADC is powered\n\t\t\t\t\t\t\t\tdown.
        This bit must not be set until at least 10 microseconds after\n\t\t\t\t\t\t\t\tthe
        ADC is powered up (typically by altering a system-level ADC\n\t\t\t\t\t\t\t\tpower
        control bit)."
    - !Field
      name: ADC_INT
      bit_offset: 1
      bit_width: 1
      description: tbd
    - !Field
      name: RESERVED
      bit_offset: 2
      bit_width: 30
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: CALIB
    addr: 0x1c034070
    size_bits: 32
    description: ADC Calibration Register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CALIB
      bit_offset: 0
      bit_width: 1
      description: "Calibration request. Setting this bit will launch an ADC\n\t\t\t\t\t\t\t\tcalibration
        cycle. This bit can only be set to a 1 by software. It\n\t\t\t\t\t\t\t\tis
        cleared automatically when the calibration cycle\n\t\t\t\t\t\t\t\tcompletes."
    - !Field
      name: CALREQD
      bit_offset: 1
      bit_width: 1
      description: "Calibration required. This read-only bit indicates if\n\t\t\t\t\t\t\t\tcalibration
        is required when enabling the ADC. CALREQD will be 1 if\n\t\t\t\t\t\t\t\tno
        calibration has been run since the chip was powered-up and if the\n\t\t\t\t\t\t\t\tBYPASSCAL
        bit in the ADCTRL register is low. The ADC API will test\n\t\t\t\t\t\t\t\tthis
        bit to determine whether to initiate a calibration cycle or\n\t\t\t\t\t\t\t\twhether
        to set the ADC_INIT bit (in the ADSTARTUP register) to\n\t\t\t\t\t\t\t\tlaunch
        the ADC initialization process which includes a dummy\n\t\t\t\t\t\t\t\tconversion
        cycle. Note: A dummy conversion cycle requires\n\t\t\t\t\t\t\t\tapproximately
        6 ADC clocks as opposed to 81 clocks required for\n\t\t\t\t\t\t\t\tcalibration."
    - !Field
      name: CALVALUE
      bit_offset: 2
      bit_width: 7
      description: "Calibration Value. This read-only field displays the\n\t\t\t\t\t\t\t\tcalibration
        value established during last calibration cycle. This\n\t\t\t\t\t\t\t\tvalue
        is not typically of any use to the user."
    - !Field
      name: RESERVED
      bit_offset: 9
      bit_width: 23
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: DAT0
    addr: 0x1c034020
    description: "ADC Channel 0 Data Register. This register contains the result of\n\t\t\t\t\t\tthe
      most recent conversion completed on channel 0."
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RESERVED
      bit_offset: 0
      bit_width: 4
      description: Reserved.
    - !Field
      name: RESULT
      bit_offset: 4
      bit_width: 12
      description: "This field contains the 12-bit ADC conversion result from\n\t\t\t\t\t\t\t\tthe
        last conversion performed on this channel. This will be a binary\n\t\t\t\t\t\t\t\tfraction
        representing the voltage on the AD0[n] pin, as it falls\n\t\t\t\t\t\t\t\twithin
        the range of VREFP to VREFN. Zero in the field indicates that\n\t\t\t\t\t\t\t\tthe
        voltage on the input pin was less than, equal to, or close to\n\t\t\t\t\t\t\t\tthat
        on VREFN, while 0xFFF indicates that the voltage on the input\n\t\t\t\t\t\t\t\twas
        close to, equal to, or greater than that on VREFP."
    - !Field
      name: THCMPRANGE
      bit_offset: 16
      bit_width: 2
      description: "Threshold Range Comparison result. 0x0 = In Range: The last\n\t\t\t\t\t\t\t\tcompleted
        conversion was greater than or equal to the value\n\t\t\t\t\t\t\t\tprogrammed
        into the designated LOW threshold register (THRn_LOW) but\n\t\t\t\t\t\t\t\tless
        than or equal to the value programmed into the designated HIGH\n\t\t\t\t\t\t\t\tthreshold
        register (THRn_HIGH). 0x1 = Below Range: The last\n\t\t\t\t\t\t\t\tcompleted
        conversion on was less than the value programmed into the\n\t\t\t\t\t\t\t\tdesignated
        LOW threshold register (THRn_LOW). 0x2 = Above Range: The\n\t\t\t\t\t\t\t\tlast
        completed conversion was greater than the value programmed into\n\t\t\t\t\t\t\t\tthe
        designated HIGH threshold register (THRn_HIGH). 0x3 =\n\t\t\t\t\t\t\t\tReserved."
    - !Field
      name: THCMPCROSS
      bit_offset: 18
      bit_width: 2
      description: "Threshold Crossing Comparison result. 0x0 = No threshold\n\t\t\t\t\t\t\t\tCrossing
        detected: The most recent completed conversion on this\n\t\t\t\t\t\t\t\tchannel
        had the same relationship (above or below) to the threshold\n\t\t\t\t\t\t\t\tvalue
        established by the designated LOW threshold register\n\t\t\t\t\t\t\t\t(THRn_LOW)
        as did the previous conversion on this channel. 0x1 =\n\t\t\t\t\t\t\t\tReserved.
        0x2 = Downward Threshold Crossing Detected. Indicates that\n\t\t\t\t\t\t\t\ta
        threshold crossing in the downward direction has occurred - i.e.\n\t\t\t\t\t\t\t\tthe
        previous sample on this channel was above the threshold value\n\t\t\t\t\t\t\t\testablished
        by the designated LOW threshold register (THRn_LOW) and\n\t\t\t\t\t\t\t\tthe
        current sample is below that threshold. 0x3 = Upward Threshold\n\t\t\t\t\t\t\t\tCrossing
        Detected. Indicates that a threshold crossing in the upward\n\t\t\t\t\t\t\t\tdirection
        has occurred - i.e. the previous sample on this channel\n\t\t\t\t\t\t\t\twas
        below the threshold value established by the designated LOW\n\t\t\t\t\t\t\t\tthreshold
        register (THRn_LOW) and the current sample is above that\n\t\t\t\t\t\t\t\tthreshold."
    - !Field
      name: RESERVED
      bit_offset: 20
      bit_width: 6
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: CHANNEL
      bit_offset: 26
      bit_width: 4
      description: "This field is hard-coded to contain the channel number that\n\t\t\t\t\t\t\t\tthis
        particular register relates to (i.e. this field will contain\n\t\t\t\t\t\t\t\t0b0000
        for the DAT0 register, 0b0001 for the DAT1 register,\n\t\t\t\t\t\t\t\tetc)"
    - !Field
      name: OVERRUN
      bit_offset: 30
      bit_width: 1
      description: "This bit will be set to a 1 if a new conversion on this\n\t\t\t\t\t\t\t\tchannel
        completes and overwrites the previous contents of the RESULT\n\t\t\t\t\t\t\t\tfield
        before it has been read - i.e. while the DONE bit is set. This\n\t\t\t\t\t\t\t\tbit
        is cleared, along with the DONE bit, whenever this register is\n\t\t\t\t\t\t\t\tread
        or when the data related to this channel is read from either of\n\t\t\t\t\t\t\t\tthe
        global SEQn_GDAT registers. This bit (in any of the 12\n\t\t\t\t\t\t\t\tregisters)
        will cause an overrun interrupt/DMA trigger to be\n\t\t\t\t\t\t\t\tasserted
        if the overrun interrupt is enabled. While it is allowed to\n\t\t\t\t\t\t\t\tinclude
        the same channels in both conversion sequences, doing so may\n\t\t\t\t\t\t\t\tcause
        erratic behavior of the DONE and OVERRUN bits in the data\n\t\t\t\t\t\t\t\tregisters
        associated with any of the channels that are shared\n\t\t\t\t\t\t\t\tbetween
        the two sequences. Any erratic OVERRUN behavior will also\n\t\t\t\t\t\t\t\taffect
        overrun interrupt generation, if enabled."
    - !Field
      name: DATAVALID
      bit_offset: 31
      bit_width: 1
      description: "This bit is set to 1 when an ADC conversion on this channel\n\t\t\t\t\t\t\t\tcompletes.
        This bit is cleared whenever this register is read or\n\t\t\t\t\t\t\t\twhen
        the data related to this channel is read from either of the\n\t\t\t\t\t\t\t\tglobal
        SEQn_GDAT registers. While it is allowed to include the same\n\t\t\t\t\t\t\t\tchannels
        in both conversion sequences, doing so may cause erratic\n\t\t\t\t\t\t\t\tbehavior
        of the DONE and OVERRUN bits in the data registers\n\t\t\t\t\t\t\t\tassociated
        with any of the channels that are shared between the two\n\t\t\t\t\t\t\t\tsequences.
        Any erratic OVERRUN behavior will also affect overrun\n\t\t\t\t\t\t\t\tinterrupt
        generation, if enabled."
  - !Register
    name: DAT1
    addr: 0x1c034024
    description: "ADC Channel 0 Data Register. This register contains the result of\n\t\t\t\t\t\tthe
      most recent conversion completed on channel 0."
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RESERVED
      bit_offset: 0
      bit_width: 4
      description: Reserved.
    - !Field
      name: RESULT
      bit_offset: 4
      bit_width: 12
      description: "This field contains the 12-bit ADC conversion result from\n\t\t\t\t\t\t\t\tthe
        last conversion performed on this channel. This will be a binary\n\t\t\t\t\t\t\t\tfraction
        representing the voltage on the AD0[n] pin, as it falls\n\t\t\t\t\t\t\t\twithin
        the range of VREFP to VREFN. Zero in the field indicates that\n\t\t\t\t\t\t\t\tthe
        voltage on the input pin was less than, equal to, or close to\n\t\t\t\t\t\t\t\tthat
        on VREFN, while 0xFFF indicates that the voltage on the input\n\t\t\t\t\t\t\t\twas
        close to, equal to, or greater than that on VREFP."
    - !Field
      name: THCMPRANGE
      bit_offset: 16
      bit_width: 2
      description: "Threshold Range Comparison result. 0x0 = In Range: The last\n\t\t\t\t\t\t\t\tcompleted
        conversion was greater than or equal to the value\n\t\t\t\t\t\t\t\tprogrammed
        into the designated LOW threshold register (THRn_LOW) but\n\t\t\t\t\t\t\t\tless
        than or equal to the value programmed into the designated HIGH\n\t\t\t\t\t\t\t\tthreshold
        register (THRn_HIGH). 0x1 = Below Range: The last\n\t\t\t\t\t\t\t\tcompleted
        conversion on was less than the value programmed into the\n\t\t\t\t\t\t\t\tdesignated
        LOW threshold register (THRn_LOW). 0x2 = Above Range: The\n\t\t\t\t\t\t\t\tlast
        completed conversion was greater than the value programmed into\n\t\t\t\t\t\t\t\tthe
        designated HIGH threshold register (THRn_HIGH). 0x3 =\n\t\t\t\t\t\t\t\tReserved."
    - !Field
      name: THCMPCROSS
      bit_offset: 18
      bit_width: 2
      description: "Threshold Crossing Comparison result. 0x0 = No threshold\n\t\t\t\t\t\t\t\tCrossing
        detected: The most recent completed conversion on this\n\t\t\t\t\t\t\t\tchannel
        had the same relationship (above or below) to the threshold\n\t\t\t\t\t\t\t\tvalue
        established by the designated LOW threshold register\n\t\t\t\t\t\t\t\t(THRn_LOW)
        as did the previous conversion on this channel. 0x1 =\n\t\t\t\t\t\t\t\tReserved.
        0x2 = Downward Threshold Crossing Detected. Indicates that\n\t\t\t\t\t\t\t\ta
        threshold crossing in the downward direction has occurred - i.e.\n\t\t\t\t\t\t\t\tthe
        previous sample on this channel was above the threshold value\n\t\t\t\t\t\t\t\testablished
        by the designated LOW threshold register (THRn_LOW) and\n\t\t\t\t\t\t\t\tthe
        current sample is below that threshold. 0x3 = Upward Threshold\n\t\t\t\t\t\t\t\tCrossing
        Detected. Indicates that a threshold crossing in the upward\n\t\t\t\t\t\t\t\tdirection
        has occurred - i.e. the previous sample on this channel\n\t\t\t\t\t\t\t\twas
        below the threshold value established by the designated LOW\n\t\t\t\t\t\t\t\tthreshold
        register (THRn_LOW) and the current sample is above that\n\t\t\t\t\t\t\t\tthreshold."
    - !Field
      name: RESERVED
      bit_offset: 20
      bit_width: 6
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: CHANNEL
      bit_offset: 26
      bit_width: 4
      description: "This field is hard-coded to contain the channel number that\n\t\t\t\t\t\t\t\tthis
        particular register relates to (i.e. this field will contain\n\t\t\t\t\t\t\t\t0b0000
        for the DAT0 register, 0b0001 for the DAT1 register,\n\t\t\t\t\t\t\t\tetc)"
    - !Field
      name: OVERRUN
      bit_offset: 30
      bit_width: 1
      description: "This bit will be set to a 1 if a new conversion on this\n\t\t\t\t\t\t\t\tchannel
        completes and overwrites the previous contents of the RESULT\n\t\t\t\t\t\t\t\tfield
        before it has been read - i.e. while the DONE bit is set. This\n\t\t\t\t\t\t\t\tbit
        is cleared, along with the DONE bit, whenever this register is\n\t\t\t\t\t\t\t\tread
        or when the data related to this channel is read from either of\n\t\t\t\t\t\t\t\tthe
        global SEQn_GDAT registers. This bit (in any of the 12\n\t\t\t\t\t\t\t\tregisters)
        will cause an overrun interrupt/DMA trigger to be\n\t\t\t\t\t\t\t\tasserted
        if the overrun interrupt is enabled. While it is allowed to\n\t\t\t\t\t\t\t\tinclude
        the same channels in both conversion sequences, doing so may\n\t\t\t\t\t\t\t\tcause
        erratic behavior of the DONE and OVERRUN bits in the data\n\t\t\t\t\t\t\t\tregisters
        associated with any of the channels that are shared\n\t\t\t\t\t\t\t\tbetween
        the two sequences. Any erratic OVERRUN behavior will also\n\t\t\t\t\t\t\t\taffect
        overrun interrupt generation, if enabled."
    - !Field
      name: DATAVALID
      bit_offset: 31
      bit_width: 1
      description: "This bit is set to 1 when an ADC conversion on this channel\n\t\t\t\t\t\t\t\tcompletes.
        This bit is cleared whenever this register is read or\n\t\t\t\t\t\t\t\twhen
        the data related to this channel is read from either of the\n\t\t\t\t\t\t\t\tglobal
        SEQn_GDAT registers. While it is allowed to include the same\n\t\t\t\t\t\t\t\tchannels
        in both conversion sequences, doing so may cause erratic\n\t\t\t\t\t\t\t\tbehavior
        of the DONE and OVERRUN bits in the data registers\n\t\t\t\t\t\t\t\tassociated
        with any of the channels that are shared between the two\n\t\t\t\t\t\t\t\tsequences.
        Any erratic OVERRUN behavior will also affect overrun\n\t\t\t\t\t\t\t\tinterrupt
        generation, if enabled."
  - !Register
    name: DAT2
    addr: 0x1c034028
    description: "ADC Channel 0 Data Register. This register contains the result of\n\t\t\t\t\t\tthe
      most recent conversion completed on channel 0."
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RESERVED
      bit_offset: 0
      bit_width: 4
      description: Reserved.
    - !Field
      name: RESULT
      bit_offset: 4
      bit_width: 12
      description: "This field contains the 12-bit ADC conversion result from\n\t\t\t\t\t\t\t\tthe
        last conversion performed on this channel. This will be a binary\n\t\t\t\t\t\t\t\tfraction
        representing the voltage on the AD0[n] pin, as it falls\n\t\t\t\t\t\t\t\twithin
        the range of VREFP to VREFN. Zero in the field indicates that\n\t\t\t\t\t\t\t\tthe
        voltage on the input pin was less than, equal to, or close to\n\t\t\t\t\t\t\t\tthat
        on VREFN, while 0xFFF indicates that the voltage on the input\n\t\t\t\t\t\t\t\twas
        close to, equal to, or greater than that on VREFP."
    - !Field
      name: THCMPRANGE
      bit_offset: 16
      bit_width: 2
      description: "Threshold Range Comparison result. 0x0 = In Range: The last\n\t\t\t\t\t\t\t\tcompleted
        conversion was greater than or equal to the value\n\t\t\t\t\t\t\t\tprogrammed
        into the designated LOW threshold register (THRn_LOW) but\n\t\t\t\t\t\t\t\tless
        than or equal to the value programmed into the designated HIGH\n\t\t\t\t\t\t\t\tthreshold
        register (THRn_HIGH). 0x1 = Below Range: The last\n\t\t\t\t\t\t\t\tcompleted
        conversion on was less than the value programmed into the\n\t\t\t\t\t\t\t\tdesignated
        LOW threshold register (THRn_LOW). 0x2 = Above Range: The\n\t\t\t\t\t\t\t\tlast
        completed conversion was greater than the value programmed into\n\t\t\t\t\t\t\t\tthe
        designated HIGH threshold register (THRn_HIGH). 0x3 =\n\t\t\t\t\t\t\t\tReserved."
    - !Field
      name: THCMPCROSS
      bit_offset: 18
      bit_width: 2
      description: "Threshold Crossing Comparison result. 0x0 = No threshold\n\t\t\t\t\t\t\t\tCrossing
        detected: The most recent completed conversion on this\n\t\t\t\t\t\t\t\tchannel
        had the same relationship (above or below) to the threshold\n\t\t\t\t\t\t\t\tvalue
        established by the designated LOW threshold register\n\t\t\t\t\t\t\t\t(THRn_LOW)
        as did the previous conversion on this channel. 0x1 =\n\t\t\t\t\t\t\t\tReserved.
        0x2 = Downward Threshold Crossing Detected. Indicates that\n\t\t\t\t\t\t\t\ta
        threshold crossing in the downward direction has occurred - i.e.\n\t\t\t\t\t\t\t\tthe
        previous sample on this channel was above the threshold value\n\t\t\t\t\t\t\t\testablished
        by the designated LOW threshold register (THRn_LOW) and\n\t\t\t\t\t\t\t\tthe
        current sample is below that threshold. 0x3 = Upward Threshold\n\t\t\t\t\t\t\t\tCrossing
        Detected. Indicates that a threshold crossing in the upward\n\t\t\t\t\t\t\t\tdirection
        has occurred - i.e. the previous sample on this channel\n\t\t\t\t\t\t\t\twas
        below the threshold value established by the designated LOW\n\t\t\t\t\t\t\t\tthreshold
        register (THRn_LOW) and the current sample is above that\n\t\t\t\t\t\t\t\tthreshold."
    - !Field
      name: RESERVED
      bit_offset: 20
      bit_width: 6
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: CHANNEL
      bit_offset: 26
      bit_width: 4
      description: "This field is hard-coded to contain the channel number that\n\t\t\t\t\t\t\t\tthis
        particular register relates to (i.e. this field will contain\n\t\t\t\t\t\t\t\t0b0000
        for the DAT0 register, 0b0001 for the DAT1 register,\n\t\t\t\t\t\t\t\tetc)"
    - !Field
      name: OVERRUN
      bit_offset: 30
      bit_width: 1
      description: "This bit will be set to a 1 if a new conversion on this\n\t\t\t\t\t\t\t\tchannel
        completes and overwrites the previous contents of the RESULT\n\t\t\t\t\t\t\t\tfield
        before it has been read - i.e. while the DONE bit is set. This\n\t\t\t\t\t\t\t\tbit
        is cleared, along with the DONE bit, whenever this register is\n\t\t\t\t\t\t\t\tread
        or when the data related to this channel is read from either of\n\t\t\t\t\t\t\t\tthe
        global SEQn_GDAT registers. This bit (in any of the 12\n\t\t\t\t\t\t\t\tregisters)
        will cause an overrun interrupt/DMA trigger to be\n\t\t\t\t\t\t\t\tasserted
        if the overrun interrupt is enabled. While it is allowed to\n\t\t\t\t\t\t\t\tinclude
        the same channels in both conversion sequences, doing so may\n\t\t\t\t\t\t\t\tcause
        erratic behavior of the DONE and OVERRUN bits in the data\n\t\t\t\t\t\t\t\tregisters
        associated with any of the channels that are shared\n\t\t\t\t\t\t\t\tbetween
        the two sequences. Any erratic OVERRUN behavior will also\n\t\t\t\t\t\t\t\taffect
        overrun interrupt generation, if enabled."
    - !Field
      name: DATAVALID
      bit_offset: 31
      bit_width: 1
      description: "This bit is set to 1 when an ADC conversion on this channel\n\t\t\t\t\t\t\t\tcompletes.
        This bit is cleared whenever this register is read or\n\t\t\t\t\t\t\t\twhen
        the data related to this channel is read from either of the\n\t\t\t\t\t\t\t\tglobal
        SEQn_GDAT registers. While it is allowed to include the same\n\t\t\t\t\t\t\t\tchannels
        in both conversion sequences, doing so may cause erratic\n\t\t\t\t\t\t\t\tbehavior
        of the DONE and OVERRUN bits in the data registers\n\t\t\t\t\t\t\t\tassociated
        with any of the channels that are shared between the two\n\t\t\t\t\t\t\t\tsequences.
        Any erratic OVERRUN behavior will also affect overrun\n\t\t\t\t\t\t\t\tinterrupt
        generation, if enabled."
  - !Register
    name: DAT3
    addr: 0x1c03402c
    description: "ADC Channel 0 Data Register. This register contains the result of\n\t\t\t\t\t\tthe
      most recent conversion completed on channel 0."
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RESERVED
      bit_offset: 0
      bit_width: 4
      description: Reserved.
    - !Field
      name: RESULT
      bit_offset: 4
      bit_width: 12
      description: "This field contains the 12-bit ADC conversion result from\n\t\t\t\t\t\t\t\tthe
        last conversion performed on this channel. This will be a binary\n\t\t\t\t\t\t\t\tfraction
        representing the voltage on the AD0[n] pin, as it falls\n\t\t\t\t\t\t\t\twithin
        the range of VREFP to VREFN. Zero in the field indicates that\n\t\t\t\t\t\t\t\tthe
        voltage on the input pin was less than, equal to, or close to\n\t\t\t\t\t\t\t\tthat
        on VREFN, while 0xFFF indicates that the voltage on the input\n\t\t\t\t\t\t\t\twas
        close to, equal to, or greater than that on VREFP."
    - !Field
      name: THCMPRANGE
      bit_offset: 16
      bit_width: 2
      description: "Threshold Range Comparison result. 0x0 = In Range: The last\n\t\t\t\t\t\t\t\tcompleted
        conversion was greater than or equal to the value\n\t\t\t\t\t\t\t\tprogrammed
        into the designated LOW threshold register (THRn_LOW) but\n\t\t\t\t\t\t\t\tless
        than or equal to the value programmed into the designated HIGH\n\t\t\t\t\t\t\t\tthreshold
        register (THRn_HIGH). 0x1 = Below Range: The last\n\t\t\t\t\t\t\t\tcompleted
        conversion on was less than the value programmed into the\n\t\t\t\t\t\t\t\tdesignated
        LOW threshold register (THRn_LOW). 0x2 = Above Range: The\n\t\t\t\t\t\t\t\tlast
        completed conversion was greater than the value programmed into\n\t\t\t\t\t\t\t\tthe
        designated HIGH threshold register (THRn_HIGH). 0x3 =\n\t\t\t\t\t\t\t\tReserved."
    - !Field
      name: THCMPCROSS
      bit_offset: 18
      bit_width: 2
      description: "Threshold Crossing Comparison result. 0x0 = No threshold\n\t\t\t\t\t\t\t\tCrossing
        detected: The most recent completed conversion on this\n\t\t\t\t\t\t\t\tchannel
        had the same relationship (above or below) to the threshold\n\t\t\t\t\t\t\t\tvalue
        established by the designated LOW threshold register\n\t\t\t\t\t\t\t\t(THRn_LOW)
        as did the previous conversion on this channel. 0x1 =\n\t\t\t\t\t\t\t\tReserved.
        0x2 = Downward Threshold Crossing Detected. Indicates that\n\t\t\t\t\t\t\t\ta
        threshold crossing in the downward direction has occurred - i.e.\n\t\t\t\t\t\t\t\tthe
        previous sample on this channel was above the threshold value\n\t\t\t\t\t\t\t\testablished
        by the designated LOW threshold register (THRn_LOW) and\n\t\t\t\t\t\t\t\tthe
        current sample is below that threshold. 0x3 = Upward Threshold\n\t\t\t\t\t\t\t\tCrossing
        Detected. Indicates that a threshold crossing in the upward\n\t\t\t\t\t\t\t\tdirection
        has occurred - i.e. the previous sample on this channel\n\t\t\t\t\t\t\t\twas
        below the threshold value established by the designated LOW\n\t\t\t\t\t\t\t\tthreshold
        register (THRn_LOW) and the current sample is above that\n\t\t\t\t\t\t\t\tthreshold."
    - !Field
      name: RESERVED
      bit_offset: 20
      bit_width: 6
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: CHANNEL
      bit_offset: 26
      bit_width: 4
      description: "This field is hard-coded to contain the channel number that\n\t\t\t\t\t\t\t\tthis
        particular register relates to (i.e. this field will contain\n\t\t\t\t\t\t\t\t0b0000
        for the DAT0 register, 0b0001 for the DAT1 register,\n\t\t\t\t\t\t\t\tetc)"
    - !Field
      name: OVERRUN
      bit_offset: 30
      bit_width: 1
      description: "This bit will be set to a 1 if a new conversion on this\n\t\t\t\t\t\t\t\tchannel
        completes and overwrites the previous contents of the RESULT\n\t\t\t\t\t\t\t\tfield
        before it has been read - i.e. while the DONE bit is set. This\n\t\t\t\t\t\t\t\tbit
        is cleared, along with the DONE bit, whenever this register is\n\t\t\t\t\t\t\t\tread
        or when the data related to this channel is read from either of\n\t\t\t\t\t\t\t\tthe
        global SEQn_GDAT registers. This bit (in any of the 12\n\t\t\t\t\t\t\t\tregisters)
        will cause an overrun interrupt/DMA trigger to be\n\t\t\t\t\t\t\t\tasserted
        if the overrun interrupt is enabled. While it is allowed to\n\t\t\t\t\t\t\t\tinclude
        the same channels in both conversion sequences, doing so may\n\t\t\t\t\t\t\t\tcause
        erratic behavior of the DONE and OVERRUN bits in the data\n\t\t\t\t\t\t\t\tregisters
        associated with any of the channels that are shared\n\t\t\t\t\t\t\t\tbetween
        the two sequences. Any erratic OVERRUN behavior will also\n\t\t\t\t\t\t\t\taffect
        overrun interrupt generation, if enabled."
    - !Field
      name: DATAVALID
      bit_offset: 31
      bit_width: 1
      description: "This bit is set to 1 when an ADC conversion on this channel\n\t\t\t\t\t\t\t\tcompletes.
        This bit is cleared whenever this register is read or\n\t\t\t\t\t\t\t\twhen
        the data related to this channel is read from either of the\n\t\t\t\t\t\t\t\tglobal
        SEQn_GDAT registers. While it is allowed to include the same\n\t\t\t\t\t\t\t\tchannels
        in both conversion sequences, doing so may cause erratic\n\t\t\t\t\t\t\t\tbehavior
        of the DONE and OVERRUN bits in the data registers\n\t\t\t\t\t\t\t\tassociated
        with any of the channels that are shared between the two\n\t\t\t\t\t\t\t\tsequences.
        Any erratic OVERRUN behavior will also affect overrun\n\t\t\t\t\t\t\t\tinterrupt
        generation, if enabled."
  - !Register
    name: DAT4
    addr: 0x1c034030
    description: "ADC Channel 0 Data Register. This register contains the result of\n\t\t\t\t\t\tthe
      most recent conversion completed on channel 0."
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RESERVED
      bit_offset: 0
      bit_width: 4
      description: Reserved.
    - !Field
      name: RESULT
      bit_offset: 4
      bit_width: 12
      description: "This field contains the 12-bit ADC conversion result from\n\t\t\t\t\t\t\t\tthe
        last conversion performed on this channel. This will be a binary\n\t\t\t\t\t\t\t\tfraction
        representing the voltage on the AD0[n] pin, as it falls\n\t\t\t\t\t\t\t\twithin
        the range of VREFP to VREFN. Zero in the field indicates that\n\t\t\t\t\t\t\t\tthe
        voltage on the input pin was less than, equal to, or close to\n\t\t\t\t\t\t\t\tthat
        on VREFN, while 0xFFF indicates that the voltage on the input\n\t\t\t\t\t\t\t\twas
        close to, equal to, or greater than that on VREFP."
    - !Field
      name: THCMPRANGE
      bit_offset: 16
      bit_width: 2
      description: "Threshold Range Comparison result. 0x0 = In Range: The last\n\t\t\t\t\t\t\t\tcompleted
        conversion was greater than or equal to the value\n\t\t\t\t\t\t\t\tprogrammed
        into the designated LOW threshold register (THRn_LOW) but\n\t\t\t\t\t\t\t\tless
        than or equal to the value programmed into the designated HIGH\n\t\t\t\t\t\t\t\tthreshold
        register (THRn_HIGH). 0x1 = Below Range: The last\n\t\t\t\t\t\t\t\tcompleted
        conversion on was less than the value programmed into the\n\t\t\t\t\t\t\t\tdesignated
        LOW threshold register (THRn_LOW). 0x2 = Above Range: The\n\t\t\t\t\t\t\t\tlast
        completed conversion was greater than the value programmed into\n\t\t\t\t\t\t\t\tthe
        designated HIGH threshold register (THRn_HIGH). 0x3 =\n\t\t\t\t\t\t\t\tReserved."
    - !Field
      name: THCMPCROSS
      bit_offset: 18
      bit_width: 2
      description: "Threshold Crossing Comparison result. 0x0 = No threshold\n\t\t\t\t\t\t\t\tCrossing
        detected: The most recent completed conversion on this\n\t\t\t\t\t\t\t\tchannel
        had the same relationship (above or below) to the threshold\n\t\t\t\t\t\t\t\tvalue
        established by the designated LOW threshold register\n\t\t\t\t\t\t\t\t(THRn_LOW)
        as did the previous conversion on this channel. 0x1 =\n\t\t\t\t\t\t\t\tReserved.
        0x2 = Downward Threshold Crossing Detected. Indicates that\n\t\t\t\t\t\t\t\ta
        threshold crossing in the downward direction has occurred - i.e.\n\t\t\t\t\t\t\t\tthe
        previous sample on this channel was above the threshold value\n\t\t\t\t\t\t\t\testablished
        by the designated LOW threshold register (THRn_LOW) and\n\t\t\t\t\t\t\t\tthe
        current sample is below that threshold. 0x3 = Upward Threshold\n\t\t\t\t\t\t\t\tCrossing
        Detected. Indicates that a threshold crossing in the upward\n\t\t\t\t\t\t\t\tdirection
        has occurred - i.e. the previous sample on this channel\n\t\t\t\t\t\t\t\twas
        below the threshold value established by the designated LOW\n\t\t\t\t\t\t\t\tthreshold
        register (THRn_LOW) and the current sample is above that\n\t\t\t\t\t\t\t\tthreshold."
    - !Field
      name: RESERVED
      bit_offset: 20
      bit_width: 6
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: CHANNEL
      bit_offset: 26
      bit_width: 4
      description: "This field is hard-coded to contain the channel number that\n\t\t\t\t\t\t\t\tthis
        particular register relates to (i.e. this field will contain\n\t\t\t\t\t\t\t\t0b0000
        for the DAT0 register, 0b0001 for the DAT1 register,\n\t\t\t\t\t\t\t\tetc)"
    - !Field
      name: OVERRUN
      bit_offset: 30
      bit_width: 1
      description: "This bit will be set to a 1 if a new conversion on this\n\t\t\t\t\t\t\t\tchannel
        completes and overwrites the previous contents of the RESULT\n\t\t\t\t\t\t\t\tfield
        before it has been read - i.e. while the DONE bit is set. This\n\t\t\t\t\t\t\t\tbit
        is cleared, along with the DONE bit, whenever this register is\n\t\t\t\t\t\t\t\tread
        or when the data related to this channel is read from either of\n\t\t\t\t\t\t\t\tthe
        global SEQn_GDAT registers. This bit (in any of the 12\n\t\t\t\t\t\t\t\tregisters)
        will cause an overrun interrupt/DMA trigger to be\n\t\t\t\t\t\t\t\tasserted
        if the overrun interrupt is enabled. While it is allowed to\n\t\t\t\t\t\t\t\tinclude
        the same channels in both conversion sequences, doing so may\n\t\t\t\t\t\t\t\tcause
        erratic behavior of the DONE and OVERRUN bits in the data\n\t\t\t\t\t\t\t\tregisters
        associated with any of the channels that are shared\n\t\t\t\t\t\t\t\tbetween
        the two sequences. Any erratic OVERRUN behavior will also\n\t\t\t\t\t\t\t\taffect
        overrun interrupt generation, if enabled."
    - !Field
      name: DATAVALID
      bit_offset: 31
      bit_width: 1
      description: "This bit is set to 1 when an ADC conversion on this channel\n\t\t\t\t\t\t\t\tcompletes.
        This bit is cleared whenever this register is read or\n\t\t\t\t\t\t\t\twhen
        the data related to this channel is read from either of the\n\t\t\t\t\t\t\t\tglobal
        SEQn_GDAT registers. While it is allowed to include the same\n\t\t\t\t\t\t\t\tchannels
        in both conversion sequences, doing so may cause erratic\n\t\t\t\t\t\t\t\tbehavior
        of the DONE and OVERRUN bits in the data registers\n\t\t\t\t\t\t\t\tassociated
        with any of the channels that are shared between the two\n\t\t\t\t\t\t\t\tsequences.
        Any erratic OVERRUN behavior will also affect overrun\n\t\t\t\t\t\t\t\tinterrupt
        generation, if enabled."
  - !Register
    name: DAT5
    addr: 0x1c034034
    description: "ADC Channel 0 Data Register. This register contains the result of\n\t\t\t\t\t\tthe
      most recent conversion completed on channel 0."
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RESERVED
      bit_offset: 0
      bit_width: 4
      description: Reserved.
    - !Field
      name: RESULT
      bit_offset: 4
      bit_width: 12
      description: "This field contains the 12-bit ADC conversion result from\n\t\t\t\t\t\t\t\tthe
        last conversion performed on this channel. This will be a binary\n\t\t\t\t\t\t\t\tfraction
        representing the voltage on the AD0[n] pin, as it falls\n\t\t\t\t\t\t\t\twithin
        the range of VREFP to VREFN. Zero in the field indicates that\n\t\t\t\t\t\t\t\tthe
        voltage on the input pin was less than, equal to, or close to\n\t\t\t\t\t\t\t\tthat
        on VREFN, while 0xFFF indicates that the voltage on the input\n\t\t\t\t\t\t\t\twas
        close to, equal to, or greater than that on VREFP."
    - !Field
      name: THCMPRANGE
      bit_offset: 16
      bit_width: 2
      description: "Threshold Range Comparison result. 0x0 = In Range: The last\n\t\t\t\t\t\t\t\tcompleted
        conversion was greater than or equal to the value\n\t\t\t\t\t\t\t\tprogrammed
        into the designated LOW threshold register (THRn_LOW) but\n\t\t\t\t\t\t\t\tless
        than or equal to the value programmed into the designated HIGH\n\t\t\t\t\t\t\t\tthreshold
        register (THRn_HIGH). 0x1 = Below Range: The last\n\t\t\t\t\t\t\t\tcompleted
        conversion on was less than the value programmed into the\n\t\t\t\t\t\t\t\tdesignated
        LOW threshold register (THRn_LOW). 0x2 = Above Range: The\n\t\t\t\t\t\t\t\tlast
        completed conversion was greater than the value programmed into\n\t\t\t\t\t\t\t\tthe
        designated HIGH threshold register (THRn_HIGH). 0x3 =\n\t\t\t\t\t\t\t\tReserved."
    - !Field
      name: THCMPCROSS
      bit_offset: 18
      bit_width: 2
      description: "Threshold Crossing Comparison result. 0x0 = No threshold\n\t\t\t\t\t\t\t\tCrossing
        detected: The most recent completed conversion on this\n\t\t\t\t\t\t\t\tchannel
        had the same relationship (above or below) to the threshold\n\t\t\t\t\t\t\t\tvalue
        established by the designated LOW threshold register\n\t\t\t\t\t\t\t\t(THRn_LOW)
        as did the previous conversion on this channel. 0x1 =\n\t\t\t\t\t\t\t\tReserved.
        0x2 = Downward Threshold Crossing Detected. Indicates that\n\t\t\t\t\t\t\t\ta
        threshold crossing in the downward direction has occurred - i.e.\n\t\t\t\t\t\t\t\tthe
        previous sample on this channel was above the threshold value\n\t\t\t\t\t\t\t\testablished
        by the designated LOW threshold register (THRn_LOW) and\n\t\t\t\t\t\t\t\tthe
        current sample is below that threshold. 0x3 = Upward Threshold\n\t\t\t\t\t\t\t\tCrossing
        Detected. Indicates that a threshold crossing in the upward\n\t\t\t\t\t\t\t\tdirection
        has occurred - i.e. the previous sample on this channel\n\t\t\t\t\t\t\t\twas
        below the threshold value established by the designated LOW\n\t\t\t\t\t\t\t\tthreshold
        register (THRn_LOW) and the current sample is above that\n\t\t\t\t\t\t\t\tthreshold."
    - !Field
      name: RESERVED
      bit_offset: 20
      bit_width: 6
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: CHANNEL
      bit_offset: 26
      bit_width: 4
      description: "This field is hard-coded to contain the channel number that\n\t\t\t\t\t\t\t\tthis
        particular register relates to (i.e. this field will contain\n\t\t\t\t\t\t\t\t0b0000
        for the DAT0 register, 0b0001 for the DAT1 register,\n\t\t\t\t\t\t\t\tetc)"
    - !Field
      name: OVERRUN
      bit_offset: 30
      bit_width: 1
      description: "This bit will be set to a 1 if a new conversion on this\n\t\t\t\t\t\t\t\tchannel
        completes and overwrites the previous contents of the RESULT\n\t\t\t\t\t\t\t\tfield
        before it has been read - i.e. while the DONE bit is set. This\n\t\t\t\t\t\t\t\tbit
        is cleared, along with the DONE bit, whenever this register is\n\t\t\t\t\t\t\t\tread
        or when the data related to this channel is read from either of\n\t\t\t\t\t\t\t\tthe
        global SEQn_GDAT registers. This bit (in any of the 12\n\t\t\t\t\t\t\t\tregisters)
        will cause an overrun interrupt/DMA trigger to be\n\t\t\t\t\t\t\t\tasserted
        if the overrun interrupt is enabled. While it is allowed to\n\t\t\t\t\t\t\t\tinclude
        the same channels in both conversion sequences, doing so may\n\t\t\t\t\t\t\t\tcause
        erratic behavior of the DONE and OVERRUN bits in the data\n\t\t\t\t\t\t\t\tregisters
        associated with any of the channels that are shared\n\t\t\t\t\t\t\t\tbetween
        the two sequences. Any erratic OVERRUN behavior will also\n\t\t\t\t\t\t\t\taffect
        overrun interrupt generation, if enabled."
    - !Field
      name: DATAVALID
      bit_offset: 31
      bit_width: 1
      description: "This bit is set to 1 when an ADC conversion on this channel\n\t\t\t\t\t\t\t\tcompletes.
        This bit is cleared whenever this register is read or\n\t\t\t\t\t\t\t\twhen
        the data related to this channel is read from either of the\n\t\t\t\t\t\t\t\tglobal
        SEQn_GDAT registers. While it is allowed to include the same\n\t\t\t\t\t\t\t\tchannels
        in both conversion sequences, doing so may cause erratic\n\t\t\t\t\t\t\t\tbehavior
        of the DONE and OVERRUN bits in the data registers\n\t\t\t\t\t\t\t\tassociated
        with any of the channels that are shared between the two\n\t\t\t\t\t\t\t\tsequences.
        Any erratic OVERRUN behavior will also affect overrun\n\t\t\t\t\t\t\t\tinterrupt
        generation, if enabled."
  - !Register
    name: DAT6
    addr: 0x1c034038
    description: "ADC Channel 0 Data Register. This register contains the result of\n\t\t\t\t\t\tthe
      most recent conversion completed on channel 0."
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RESERVED
      bit_offset: 0
      bit_width: 4
      description: Reserved.
    - !Field
      name: RESULT
      bit_offset: 4
      bit_width: 12
      description: "This field contains the 12-bit ADC conversion result from\n\t\t\t\t\t\t\t\tthe
        last conversion performed on this channel. This will be a binary\n\t\t\t\t\t\t\t\tfraction
        representing the voltage on the AD0[n] pin, as it falls\n\t\t\t\t\t\t\t\twithin
        the range of VREFP to VREFN. Zero in the field indicates that\n\t\t\t\t\t\t\t\tthe
        voltage on the input pin was less than, equal to, or close to\n\t\t\t\t\t\t\t\tthat
        on VREFN, while 0xFFF indicates that the voltage on the input\n\t\t\t\t\t\t\t\twas
        close to, equal to, or greater than that on VREFP."
    - !Field
      name: THCMPRANGE
      bit_offset: 16
      bit_width: 2
      description: "Threshold Range Comparison result. 0x0 = In Range: The last\n\t\t\t\t\t\t\t\tcompleted
        conversion was greater than or equal to the value\n\t\t\t\t\t\t\t\tprogrammed
        into the designated LOW threshold register (THRn_LOW) but\n\t\t\t\t\t\t\t\tless
        than or equal to the value programmed into the designated HIGH\n\t\t\t\t\t\t\t\tthreshold
        register (THRn_HIGH). 0x1 = Below Range: The last\n\t\t\t\t\t\t\t\tcompleted
        conversion on was less than the value programmed into the\n\t\t\t\t\t\t\t\tdesignated
        LOW threshold register (THRn_LOW). 0x2 = Above Range: The\n\t\t\t\t\t\t\t\tlast
        completed conversion was greater than the value programmed into\n\t\t\t\t\t\t\t\tthe
        designated HIGH threshold register (THRn_HIGH). 0x3 =\n\t\t\t\t\t\t\t\tReserved."
    - !Field
      name: THCMPCROSS
      bit_offset: 18
      bit_width: 2
      description: "Threshold Crossing Comparison result. 0x0 = No threshold\n\t\t\t\t\t\t\t\tCrossing
        detected: The most recent completed conversion on this\n\t\t\t\t\t\t\t\tchannel
        had the same relationship (above or below) to the threshold\n\t\t\t\t\t\t\t\tvalue
        established by the designated LOW threshold register\n\t\t\t\t\t\t\t\t(THRn_LOW)
        as did the previous conversion on this channel. 0x1 =\n\t\t\t\t\t\t\t\tReserved.
        0x2 = Downward Threshold Crossing Detected. Indicates that\n\t\t\t\t\t\t\t\ta
        threshold crossing in the downward direction has occurred - i.e.\n\t\t\t\t\t\t\t\tthe
        previous sample on this channel was above the threshold value\n\t\t\t\t\t\t\t\testablished
        by the designated LOW threshold register (THRn_LOW) and\n\t\t\t\t\t\t\t\tthe
        current sample is below that threshold. 0x3 = Upward Threshold\n\t\t\t\t\t\t\t\tCrossing
        Detected. Indicates that a threshold crossing in the upward\n\t\t\t\t\t\t\t\tdirection
        has occurred - i.e. the previous sample on this channel\n\t\t\t\t\t\t\t\twas
        below the threshold value established by the designated LOW\n\t\t\t\t\t\t\t\tthreshold
        register (THRn_LOW) and the current sample is above that\n\t\t\t\t\t\t\t\tthreshold."
    - !Field
      name: RESERVED
      bit_offset: 20
      bit_width: 6
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: CHANNEL
      bit_offset: 26
      bit_width: 4
      description: "This field is hard-coded to contain the channel number that\n\t\t\t\t\t\t\t\tthis
        particular register relates to (i.e. this field will contain\n\t\t\t\t\t\t\t\t0b0000
        for the DAT0 register, 0b0001 for the DAT1 register,\n\t\t\t\t\t\t\t\tetc)"
    - !Field
      name: OVERRUN
      bit_offset: 30
      bit_width: 1
      description: "This bit will be set to a 1 if a new conversion on this\n\t\t\t\t\t\t\t\tchannel
        completes and overwrites the previous contents of the RESULT\n\t\t\t\t\t\t\t\tfield
        before it has been read - i.e. while the DONE bit is set. This\n\t\t\t\t\t\t\t\tbit
        is cleared, along with the DONE bit, whenever this register is\n\t\t\t\t\t\t\t\tread
        or when the data related to this channel is read from either of\n\t\t\t\t\t\t\t\tthe
        global SEQn_GDAT registers. This bit (in any of the 12\n\t\t\t\t\t\t\t\tregisters)
        will cause an overrun interrupt/DMA trigger to be\n\t\t\t\t\t\t\t\tasserted
        if the overrun interrupt is enabled. While it is allowed to\n\t\t\t\t\t\t\t\tinclude
        the same channels in both conversion sequences, doing so may\n\t\t\t\t\t\t\t\tcause
        erratic behavior of the DONE and OVERRUN bits in the data\n\t\t\t\t\t\t\t\tregisters
        associated with any of the channels that are shared\n\t\t\t\t\t\t\t\tbetween
        the two sequences. Any erratic OVERRUN behavior will also\n\t\t\t\t\t\t\t\taffect
        overrun interrupt generation, if enabled."
    - !Field
      name: DATAVALID
      bit_offset: 31
      bit_width: 1
      description: "This bit is set to 1 when an ADC conversion on this channel\n\t\t\t\t\t\t\t\tcompletes.
        This bit is cleared whenever this register is read or\n\t\t\t\t\t\t\t\twhen
        the data related to this channel is read from either of the\n\t\t\t\t\t\t\t\tglobal
        SEQn_GDAT registers. While it is allowed to include the same\n\t\t\t\t\t\t\t\tchannels
        in both conversion sequences, doing so may cause erratic\n\t\t\t\t\t\t\t\tbehavior
        of the DONE and OVERRUN bits in the data registers\n\t\t\t\t\t\t\t\tassociated
        with any of the channels that are shared between the two\n\t\t\t\t\t\t\t\tsequences.
        Any erratic OVERRUN behavior will also affect overrun\n\t\t\t\t\t\t\t\tinterrupt
        generation, if enabled."
  - !Register
    name: DAT7
    addr: 0x1c03403c
    description: "ADC Channel 0 Data Register. This register contains the result of\n\t\t\t\t\t\tthe
      most recent conversion completed on channel 0."
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RESERVED
      bit_offset: 0
      bit_width: 4
      description: Reserved.
    - !Field
      name: RESULT
      bit_offset: 4
      bit_width: 12
      description: "This field contains the 12-bit ADC conversion result from\n\t\t\t\t\t\t\t\tthe
        last conversion performed on this channel. This will be a binary\n\t\t\t\t\t\t\t\tfraction
        representing the voltage on the AD0[n] pin, as it falls\n\t\t\t\t\t\t\t\twithin
        the range of VREFP to VREFN. Zero in the field indicates that\n\t\t\t\t\t\t\t\tthe
        voltage on the input pin was less than, equal to, or close to\n\t\t\t\t\t\t\t\tthat
        on VREFN, while 0xFFF indicates that the voltage on the input\n\t\t\t\t\t\t\t\twas
        close to, equal to, or greater than that on VREFP."
    - !Field
      name: THCMPRANGE
      bit_offset: 16
      bit_width: 2
      description: "Threshold Range Comparison result. 0x0 = In Range: The last\n\t\t\t\t\t\t\t\tcompleted
        conversion was greater than or equal to the value\n\t\t\t\t\t\t\t\tprogrammed
        into the designated LOW threshold register (THRn_LOW) but\n\t\t\t\t\t\t\t\tless
        than or equal to the value programmed into the designated HIGH\n\t\t\t\t\t\t\t\tthreshold
        register (THRn_HIGH). 0x1 = Below Range: The last\n\t\t\t\t\t\t\t\tcompleted
        conversion on was less than the value programmed into the\n\t\t\t\t\t\t\t\tdesignated
        LOW threshold register (THRn_LOW). 0x2 = Above Range: The\n\t\t\t\t\t\t\t\tlast
        completed conversion was greater than the value programmed into\n\t\t\t\t\t\t\t\tthe
        designated HIGH threshold register (THRn_HIGH). 0x3 =\n\t\t\t\t\t\t\t\tReserved."
    - !Field
      name: THCMPCROSS
      bit_offset: 18
      bit_width: 2
      description: "Threshold Crossing Comparison result. 0x0 = No threshold\n\t\t\t\t\t\t\t\tCrossing
        detected: The most recent completed conversion on this\n\t\t\t\t\t\t\t\tchannel
        had the same relationship (above or below) to the threshold\n\t\t\t\t\t\t\t\tvalue
        established by the designated LOW threshold register\n\t\t\t\t\t\t\t\t(THRn_LOW)
        as did the previous conversion on this channel. 0x1 =\n\t\t\t\t\t\t\t\tReserved.
        0x2 = Downward Threshold Crossing Detected. Indicates that\n\t\t\t\t\t\t\t\ta
        threshold crossing in the downward direction has occurred - i.e.\n\t\t\t\t\t\t\t\tthe
        previous sample on this channel was above the threshold value\n\t\t\t\t\t\t\t\testablished
        by the designated LOW threshold register (THRn_LOW) and\n\t\t\t\t\t\t\t\tthe
        current sample is below that threshold. 0x3 = Upward Threshold\n\t\t\t\t\t\t\t\tCrossing
        Detected. Indicates that a threshold crossing in the upward\n\t\t\t\t\t\t\t\tdirection
        has occurred - i.e. the previous sample on this channel\n\t\t\t\t\t\t\t\twas
        below the threshold value established by the designated LOW\n\t\t\t\t\t\t\t\tthreshold
        register (THRn_LOW) and the current sample is above that\n\t\t\t\t\t\t\t\tthreshold."
    - !Field
      name: RESERVED
      bit_offset: 20
      bit_width: 6
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: CHANNEL
      bit_offset: 26
      bit_width: 4
      description: "This field is hard-coded to contain the channel number that\n\t\t\t\t\t\t\t\tthis
        particular register relates to (i.e. this field will contain\n\t\t\t\t\t\t\t\t0b0000
        for the DAT0 register, 0b0001 for the DAT1 register,\n\t\t\t\t\t\t\t\tetc)"
    - !Field
      name: OVERRUN
      bit_offset: 30
      bit_width: 1
      description: "This bit will be set to a 1 if a new conversion on this\n\t\t\t\t\t\t\t\tchannel
        completes and overwrites the previous contents of the RESULT\n\t\t\t\t\t\t\t\tfield
        before it has been read - i.e. while the DONE bit is set. This\n\t\t\t\t\t\t\t\tbit
        is cleared, along with the DONE bit, whenever this register is\n\t\t\t\t\t\t\t\tread
        or when the data related to this channel is read from either of\n\t\t\t\t\t\t\t\tthe
        global SEQn_GDAT registers. This bit (in any of the 12\n\t\t\t\t\t\t\t\tregisters)
        will cause an overrun interrupt/DMA trigger to be\n\t\t\t\t\t\t\t\tasserted
        if the overrun interrupt is enabled. While it is allowed to\n\t\t\t\t\t\t\t\tinclude
        the same channels in both conversion sequences, doing so may\n\t\t\t\t\t\t\t\tcause
        erratic behavior of the DONE and OVERRUN bits in the data\n\t\t\t\t\t\t\t\tregisters
        associated with any of the channels that are shared\n\t\t\t\t\t\t\t\tbetween
        the two sequences. Any erratic OVERRUN behavior will also\n\t\t\t\t\t\t\t\taffect
        overrun interrupt generation, if enabled."
    - !Field
      name: DATAVALID
      bit_offset: 31
      bit_width: 1
      description: "This bit is set to 1 when an ADC conversion on this channel\n\t\t\t\t\t\t\t\tcompletes.
        This bit is cleared whenever this register is read or\n\t\t\t\t\t\t\t\twhen
        the data related to this channel is read from either of the\n\t\t\t\t\t\t\t\tglobal
        SEQn_GDAT registers. While it is allowed to include the same\n\t\t\t\t\t\t\t\tchannels
        in both conversion sequences, doing so may cause erratic\n\t\t\t\t\t\t\t\tbehavior
        of the DONE and OVERRUN bits in the data registers\n\t\t\t\t\t\t\t\tassociated
        with any of the channels that are shared between the two\n\t\t\t\t\t\t\t\tsequences.
        Any erratic OVERRUN behavior will also affect overrun\n\t\t\t\t\t\t\t\tinterrupt
        generation, if enabled."
  - !Register
    name: DAT8
    addr: 0x1c034040
    description: "ADC Channel 0 Data Register. This register contains the result of\n\t\t\t\t\t\tthe
      most recent conversion completed on channel 0."
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RESERVED
      bit_offset: 0
      bit_width: 4
      description: Reserved.
    - !Field
      name: RESULT
      bit_offset: 4
      bit_width: 12
      description: "This field contains the 12-bit ADC conversion result from\n\t\t\t\t\t\t\t\tthe
        last conversion performed on this channel. This will be a binary\n\t\t\t\t\t\t\t\tfraction
        representing the voltage on the AD0[n] pin, as it falls\n\t\t\t\t\t\t\t\twithin
        the range of VREFP to VREFN. Zero in the field indicates that\n\t\t\t\t\t\t\t\tthe
        voltage on the input pin was less than, equal to, or close to\n\t\t\t\t\t\t\t\tthat
        on VREFN, while 0xFFF indicates that the voltage on the input\n\t\t\t\t\t\t\t\twas
        close to, equal to, or greater than that on VREFP."
    - !Field
      name: THCMPRANGE
      bit_offset: 16
      bit_width: 2
      description: "Threshold Range Comparison result. 0x0 = In Range: The last\n\t\t\t\t\t\t\t\tcompleted
        conversion was greater than or equal to the value\n\t\t\t\t\t\t\t\tprogrammed
        into the designated LOW threshold register (THRn_LOW) but\n\t\t\t\t\t\t\t\tless
        than or equal to the value programmed into the designated HIGH\n\t\t\t\t\t\t\t\tthreshold
        register (THRn_HIGH). 0x1 = Below Range: The last\n\t\t\t\t\t\t\t\tcompleted
        conversion on was less than the value programmed into the\n\t\t\t\t\t\t\t\tdesignated
        LOW threshold register (THRn_LOW). 0x2 = Above Range: The\n\t\t\t\t\t\t\t\tlast
        completed conversion was greater than the value programmed into\n\t\t\t\t\t\t\t\tthe
        designated HIGH threshold register (THRn_HIGH). 0x3 =\n\t\t\t\t\t\t\t\tReserved."
    - !Field
      name: THCMPCROSS
      bit_offset: 18
      bit_width: 2
      description: "Threshold Crossing Comparison result. 0x0 = No threshold\n\t\t\t\t\t\t\t\tCrossing
        detected: The most recent completed conversion on this\n\t\t\t\t\t\t\t\tchannel
        had the same relationship (above or below) to the threshold\n\t\t\t\t\t\t\t\tvalue
        established by the designated LOW threshold register\n\t\t\t\t\t\t\t\t(THRn_LOW)
        as did the previous conversion on this channel. 0x1 =\n\t\t\t\t\t\t\t\tReserved.
        0x2 = Downward Threshold Crossing Detected. Indicates that\n\t\t\t\t\t\t\t\ta
        threshold crossing in the downward direction has occurred - i.e.\n\t\t\t\t\t\t\t\tthe
        previous sample on this channel was above the threshold value\n\t\t\t\t\t\t\t\testablished
        by the designated LOW threshold register (THRn_LOW) and\n\t\t\t\t\t\t\t\tthe
        current sample is below that threshold. 0x3 = Upward Threshold\n\t\t\t\t\t\t\t\tCrossing
        Detected. Indicates that a threshold crossing in the upward\n\t\t\t\t\t\t\t\tdirection
        has occurred - i.e. the previous sample on this channel\n\t\t\t\t\t\t\t\twas
        below the threshold value established by the designated LOW\n\t\t\t\t\t\t\t\tthreshold
        register (THRn_LOW) and the current sample is above that\n\t\t\t\t\t\t\t\tthreshold."
    - !Field
      name: RESERVED
      bit_offset: 20
      bit_width: 6
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: CHANNEL
      bit_offset: 26
      bit_width: 4
      description: "This field is hard-coded to contain the channel number that\n\t\t\t\t\t\t\t\tthis
        particular register relates to (i.e. this field will contain\n\t\t\t\t\t\t\t\t0b0000
        for the DAT0 register, 0b0001 for the DAT1 register,\n\t\t\t\t\t\t\t\tetc)"
    - !Field
      name: OVERRUN
      bit_offset: 30
      bit_width: 1
      description: "This bit will be set to a 1 if a new conversion on this\n\t\t\t\t\t\t\t\tchannel
        completes and overwrites the previous contents of the RESULT\n\t\t\t\t\t\t\t\tfield
        before it has been read - i.e. while the DONE bit is set. This\n\t\t\t\t\t\t\t\tbit
        is cleared, along with the DONE bit, whenever this register is\n\t\t\t\t\t\t\t\tread
        or when the data related to this channel is read from either of\n\t\t\t\t\t\t\t\tthe
        global SEQn_GDAT registers. This bit (in any of the 12\n\t\t\t\t\t\t\t\tregisters)
        will cause an overrun interrupt/DMA trigger to be\n\t\t\t\t\t\t\t\tasserted
        if the overrun interrupt is enabled. While it is allowed to\n\t\t\t\t\t\t\t\tinclude
        the same channels in both conversion sequences, doing so may\n\t\t\t\t\t\t\t\tcause
        erratic behavior of the DONE and OVERRUN bits in the data\n\t\t\t\t\t\t\t\tregisters
        associated with any of the channels that are shared\n\t\t\t\t\t\t\t\tbetween
        the two sequences. Any erratic OVERRUN behavior will also\n\t\t\t\t\t\t\t\taffect
        overrun interrupt generation, if enabled."
    - !Field
      name: DATAVALID
      bit_offset: 31
      bit_width: 1
      description: "This bit is set to 1 when an ADC conversion on this channel\n\t\t\t\t\t\t\t\tcompletes.
        This bit is cleared whenever this register is read or\n\t\t\t\t\t\t\t\twhen
        the data related to this channel is read from either of the\n\t\t\t\t\t\t\t\tglobal
        SEQn_GDAT registers. While it is allowed to include the same\n\t\t\t\t\t\t\t\tchannels
        in both conversion sequences, doing so may cause erratic\n\t\t\t\t\t\t\t\tbehavior
        of the DONE and OVERRUN bits in the data registers\n\t\t\t\t\t\t\t\tassociated
        with any of the channels that are shared between the two\n\t\t\t\t\t\t\t\tsequences.
        Any erratic OVERRUN behavior will also affect overrun\n\t\t\t\t\t\t\t\tinterrupt
        generation, if enabled."
  - !Register
    name: DAT9
    addr: 0x1c034044
    description: "ADC Channel 0 Data Register. This register contains the result of\n\t\t\t\t\t\tthe
      most recent conversion completed on channel 0."
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RESERVED
      bit_offset: 0
      bit_width: 4
      description: Reserved.
    - !Field
      name: RESULT
      bit_offset: 4
      bit_width: 12
      description: "This field contains the 12-bit ADC conversion result from\n\t\t\t\t\t\t\t\tthe
        last conversion performed on this channel. This will be a binary\n\t\t\t\t\t\t\t\tfraction
        representing the voltage on the AD0[n] pin, as it falls\n\t\t\t\t\t\t\t\twithin
        the range of VREFP to VREFN. Zero in the field indicates that\n\t\t\t\t\t\t\t\tthe
        voltage on the input pin was less than, equal to, or close to\n\t\t\t\t\t\t\t\tthat
        on VREFN, while 0xFFF indicates that the voltage on the input\n\t\t\t\t\t\t\t\twas
        close to, equal to, or greater than that on VREFP."
    - !Field
      name: THCMPRANGE
      bit_offset: 16
      bit_width: 2
      description: "Threshold Range Comparison result. 0x0 = In Range: The last\n\t\t\t\t\t\t\t\tcompleted
        conversion was greater than or equal to the value\n\t\t\t\t\t\t\t\tprogrammed
        into the designated LOW threshold register (THRn_LOW) but\n\t\t\t\t\t\t\t\tless
        than or equal to the value programmed into the designated HIGH\n\t\t\t\t\t\t\t\tthreshold
        register (THRn_HIGH). 0x1 = Below Range: The last\n\t\t\t\t\t\t\t\tcompleted
        conversion on was less than the value programmed into the\n\t\t\t\t\t\t\t\tdesignated
        LOW threshold register (THRn_LOW). 0x2 = Above Range: The\n\t\t\t\t\t\t\t\tlast
        completed conversion was greater than the value programmed into\n\t\t\t\t\t\t\t\tthe
        designated HIGH threshold register (THRn_HIGH). 0x3 =\n\t\t\t\t\t\t\t\tReserved."
    - !Field
      name: THCMPCROSS
      bit_offset: 18
      bit_width: 2
      description: "Threshold Crossing Comparison result. 0x0 = No threshold\n\t\t\t\t\t\t\t\tCrossing
        detected: The most recent completed conversion on this\n\t\t\t\t\t\t\t\tchannel
        had the same relationship (above or below) to the threshold\n\t\t\t\t\t\t\t\tvalue
        established by the designated LOW threshold register\n\t\t\t\t\t\t\t\t(THRn_LOW)
        as did the previous conversion on this channel. 0x1 =\n\t\t\t\t\t\t\t\tReserved.
        0x2 = Downward Threshold Crossing Detected. Indicates that\n\t\t\t\t\t\t\t\ta
        threshold crossing in the downward direction has occurred - i.e.\n\t\t\t\t\t\t\t\tthe
        previous sample on this channel was above the threshold value\n\t\t\t\t\t\t\t\testablished
        by the designated LOW threshold register (THRn_LOW) and\n\t\t\t\t\t\t\t\tthe
        current sample is below that threshold. 0x3 = Upward Threshold\n\t\t\t\t\t\t\t\tCrossing
        Detected. Indicates that a threshold crossing in the upward\n\t\t\t\t\t\t\t\tdirection
        has occurred - i.e. the previous sample on this channel\n\t\t\t\t\t\t\t\twas
        below the threshold value established by the designated LOW\n\t\t\t\t\t\t\t\tthreshold
        register (THRn_LOW) and the current sample is above that\n\t\t\t\t\t\t\t\tthreshold."
    - !Field
      name: RESERVED
      bit_offset: 20
      bit_width: 6
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: CHANNEL
      bit_offset: 26
      bit_width: 4
      description: "This field is hard-coded to contain the channel number that\n\t\t\t\t\t\t\t\tthis
        particular register relates to (i.e. this field will contain\n\t\t\t\t\t\t\t\t0b0000
        for the DAT0 register, 0b0001 for the DAT1 register,\n\t\t\t\t\t\t\t\tetc)"
    - !Field
      name: OVERRUN
      bit_offset: 30
      bit_width: 1
      description: "This bit will be set to a 1 if a new conversion on this\n\t\t\t\t\t\t\t\tchannel
        completes and overwrites the previous contents of the RESULT\n\t\t\t\t\t\t\t\tfield
        before it has been read - i.e. while the DONE bit is set. This\n\t\t\t\t\t\t\t\tbit
        is cleared, along with the DONE bit, whenever this register is\n\t\t\t\t\t\t\t\tread
        or when the data related to this channel is read from either of\n\t\t\t\t\t\t\t\tthe
        global SEQn_GDAT registers. This bit (in any of the 12\n\t\t\t\t\t\t\t\tregisters)
        will cause an overrun interrupt/DMA trigger to be\n\t\t\t\t\t\t\t\tasserted
        if the overrun interrupt is enabled. While it is allowed to\n\t\t\t\t\t\t\t\tinclude
        the same channels in both conversion sequences, doing so may\n\t\t\t\t\t\t\t\tcause
        erratic behavior of the DONE and OVERRUN bits in the data\n\t\t\t\t\t\t\t\tregisters
        associated with any of the channels that are shared\n\t\t\t\t\t\t\t\tbetween
        the two sequences. Any erratic OVERRUN behavior will also\n\t\t\t\t\t\t\t\taffect
        overrun interrupt generation, if enabled."
    - !Field
      name: DATAVALID
      bit_offset: 31
      bit_width: 1
      description: "This bit is set to 1 when an ADC conversion on this channel\n\t\t\t\t\t\t\t\tcompletes.
        This bit is cleared whenever this register is read or\n\t\t\t\t\t\t\t\twhen
        the data related to this channel is read from either of the\n\t\t\t\t\t\t\t\tglobal
        SEQn_GDAT registers. While it is allowed to include the same\n\t\t\t\t\t\t\t\tchannels
        in both conversion sequences, doing so may cause erratic\n\t\t\t\t\t\t\t\tbehavior
        of the DONE and OVERRUN bits in the data registers\n\t\t\t\t\t\t\t\tassociated
        with any of the channels that are shared between the two\n\t\t\t\t\t\t\t\tsequences.
        Any erratic OVERRUN behavior will also affect overrun\n\t\t\t\t\t\t\t\tinterrupt
        generation, if enabled."
  - !Register
    name: DAT10
    addr: 0x1c034048
    description: "ADC Channel 0 Data Register. This register contains the result of\n\t\t\t\t\t\tthe
      most recent conversion completed on channel 0."
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RESERVED
      bit_offset: 0
      bit_width: 4
      description: Reserved.
    - !Field
      name: RESULT
      bit_offset: 4
      bit_width: 12
      description: "This field contains the 12-bit ADC conversion result from\n\t\t\t\t\t\t\t\tthe
        last conversion performed on this channel. This will be a binary\n\t\t\t\t\t\t\t\tfraction
        representing the voltage on the AD0[n] pin, as it falls\n\t\t\t\t\t\t\t\twithin
        the range of VREFP to VREFN. Zero in the field indicates that\n\t\t\t\t\t\t\t\tthe
        voltage on the input pin was less than, equal to, or close to\n\t\t\t\t\t\t\t\tthat
        on VREFN, while 0xFFF indicates that the voltage on the input\n\t\t\t\t\t\t\t\twas
        close to, equal to, or greater than that on VREFP."
    - !Field
      name: THCMPRANGE
      bit_offset: 16
      bit_width: 2
      description: "Threshold Range Comparison result. 0x0 = In Range: The last\n\t\t\t\t\t\t\t\tcompleted
        conversion was greater than or equal to the value\n\t\t\t\t\t\t\t\tprogrammed
        into the designated LOW threshold register (THRn_LOW) but\n\t\t\t\t\t\t\t\tless
        than or equal to the value programmed into the designated HIGH\n\t\t\t\t\t\t\t\tthreshold
        register (THRn_HIGH). 0x1 = Below Range: The last\n\t\t\t\t\t\t\t\tcompleted
        conversion on was less than the value programmed into the\n\t\t\t\t\t\t\t\tdesignated
        LOW threshold register (THRn_LOW). 0x2 = Above Range: The\n\t\t\t\t\t\t\t\tlast
        completed conversion was greater than the value programmed into\n\t\t\t\t\t\t\t\tthe
        designated HIGH threshold register (THRn_HIGH). 0x3 =\n\t\t\t\t\t\t\t\tReserved."
    - !Field
      name: THCMPCROSS
      bit_offset: 18
      bit_width: 2
      description: "Threshold Crossing Comparison result. 0x0 = No threshold\n\t\t\t\t\t\t\t\tCrossing
        detected: The most recent completed conversion on this\n\t\t\t\t\t\t\t\tchannel
        had the same relationship (above or below) to the threshold\n\t\t\t\t\t\t\t\tvalue
        established by the designated LOW threshold register\n\t\t\t\t\t\t\t\t(THRn_LOW)
        as did the previous conversion on this channel. 0x1 =\n\t\t\t\t\t\t\t\tReserved.
        0x2 = Downward Threshold Crossing Detected. Indicates that\n\t\t\t\t\t\t\t\ta
        threshold crossing in the downward direction has occurred - i.e.\n\t\t\t\t\t\t\t\tthe
        previous sample on this channel was above the threshold value\n\t\t\t\t\t\t\t\testablished
        by the designated LOW threshold register (THRn_LOW) and\n\t\t\t\t\t\t\t\tthe
        current sample is below that threshold. 0x3 = Upward Threshold\n\t\t\t\t\t\t\t\tCrossing
        Detected. Indicates that a threshold crossing in the upward\n\t\t\t\t\t\t\t\tdirection
        has occurred - i.e. the previous sample on this channel\n\t\t\t\t\t\t\t\twas
        below the threshold value established by the designated LOW\n\t\t\t\t\t\t\t\tthreshold
        register (THRn_LOW) and the current sample is above that\n\t\t\t\t\t\t\t\tthreshold."
    - !Field
      name: RESERVED
      bit_offset: 20
      bit_width: 6
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: CHANNEL
      bit_offset: 26
      bit_width: 4
      description: "This field is hard-coded to contain the channel number that\n\t\t\t\t\t\t\t\tthis
        particular register relates to (i.e. this field will contain\n\t\t\t\t\t\t\t\t0b0000
        for the DAT0 register, 0b0001 for the DAT1 register,\n\t\t\t\t\t\t\t\tetc)"
    - !Field
      name: OVERRUN
      bit_offset: 30
      bit_width: 1
      description: "This bit will be set to a 1 if a new conversion on this\n\t\t\t\t\t\t\t\tchannel
        completes and overwrites the previous contents of the RESULT\n\t\t\t\t\t\t\t\tfield
        before it has been read - i.e. while the DONE bit is set. This\n\t\t\t\t\t\t\t\tbit
        is cleared, along with the DONE bit, whenever this register is\n\t\t\t\t\t\t\t\tread
        or when the data related to this channel is read from either of\n\t\t\t\t\t\t\t\tthe
        global SEQn_GDAT registers. This bit (in any of the 12\n\t\t\t\t\t\t\t\tregisters)
        will cause an overrun interrupt/DMA trigger to be\n\t\t\t\t\t\t\t\tasserted
        if the overrun interrupt is enabled. While it is allowed to\n\t\t\t\t\t\t\t\tinclude
        the same channels in both conversion sequences, doing so may\n\t\t\t\t\t\t\t\tcause
        erratic behavior of the DONE and OVERRUN bits in the data\n\t\t\t\t\t\t\t\tregisters
        associated with any of the channels that are shared\n\t\t\t\t\t\t\t\tbetween
        the two sequences. Any erratic OVERRUN behavior will also\n\t\t\t\t\t\t\t\taffect
        overrun interrupt generation, if enabled."
    - !Field
      name: DATAVALID
      bit_offset: 31
      bit_width: 1
      description: "This bit is set to 1 when an ADC conversion on this channel\n\t\t\t\t\t\t\t\tcompletes.
        This bit is cleared whenever this register is read or\n\t\t\t\t\t\t\t\twhen
        the data related to this channel is read from either of the\n\t\t\t\t\t\t\t\tglobal
        SEQn_GDAT registers. While it is allowed to include the same\n\t\t\t\t\t\t\t\tchannels
        in both conversion sequences, doing so may cause erratic\n\t\t\t\t\t\t\t\tbehavior
        of the DONE and OVERRUN bits in the data registers\n\t\t\t\t\t\t\t\tassociated
        with any of the channels that are shared between the two\n\t\t\t\t\t\t\t\tsequences.
        Any erratic OVERRUN behavior will also affect overrun\n\t\t\t\t\t\t\t\tinterrupt
        generation, if enabled."
  - !Register
    name: DAT11
    addr: 0x1c03404c
    description: "ADC Channel 0 Data Register. This register contains the result of\n\t\t\t\t\t\tthe
      most recent conversion completed on channel 0."
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RESERVED
      bit_offset: 0
      bit_width: 4
      description: Reserved.
    - !Field
      name: RESULT
      bit_offset: 4
      bit_width: 12
      description: "This field contains the 12-bit ADC conversion result from\n\t\t\t\t\t\t\t\tthe
        last conversion performed on this channel. This will be a binary\n\t\t\t\t\t\t\t\tfraction
        representing the voltage on the AD0[n] pin, as it falls\n\t\t\t\t\t\t\t\twithin
        the range of VREFP to VREFN. Zero in the field indicates that\n\t\t\t\t\t\t\t\tthe
        voltage on the input pin was less than, equal to, or close to\n\t\t\t\t\t\t\t\tthat
        on VREFN, while 0xFFF indicates that the voltage on the input\n\t\t\t\t\t\t\t\twas
        close to, equal to, or greater than that on VREFP."
    - !Field
      name: THCMPRANGE
      bit_offset: 16
      bit_width: 2
      description: "Threshold Range Comparison result. 0x0 = In Range: The last\n\t\t\t\t\t\t\t\tcompleted
        conversion was greater than or equal to the value\n\t\t\t\t\t\t\t\tprogrammed
        into the designated LOW threshold register (THRn_LOW) but\n\t\t\t\t\t\t\t\tless
        than or equal to the value programmed into the designated HIGH\n\t\t\t\t\t\t\t\tthreshold
        register (THRn_HIGH). 0x1 = Below Range: The last\n\t\t\t\t\t\t\t\tcompleted
        conversion on was less than the value programmed into the\n\t\t\t\t\t\t\t\tdesignated
        LOW threshold register (THRn_LOW). 0x2 = Above Range: The\n\t\t\t\t\t\t\t\tlast
        completed conversion was greater than the value programmed into\n\t\t\t\t\t\t\t\tthe
        designated HIGH threshold register (THRn_HIGH). 0x3 =\n\t\t\t\t\t\t\t\tReserved."
    - !Field
      name: THCMPCROSS
      bit_offset: 18
      bit_width: 2
      description: "Threshold Crossing Comparison result. 0x0 = No threshold\n\t\t\t\t\t\t\t\tCrossing
        detected: The most recent completed conversion on this\n\t\t\t\t\t\t\t\tchannel
        had the same relationship (above or below) to the threshold\n\t\t\t\t\t\t\t\tvalue
        established by the designated LOW threshold register\n\t\t\t\t\t\t\t\t(THRn_LOW)
        as did the previous conversion on this channel. 0x1 =\n\t\t\t\t\t\t\t\tReserved.
        0x2 = Downward Threshold Crossing Detected. Indicates that\n\t\t\t\t\t\t\t\ta
        threshold crossing in the downward direction has occurred - i.e.\n\t\t\t\t\t\t\t\tthe
        previous sample on this channel was above the threshold value\n\t\t\t\t\t\t\t\testablished
        by the designated LOW threshold register (THRn_LOW) and\n\t\t\t\t\t\t\t\tthe
        current sample is below that threshold. 0x3 = Upward Threshold\n\t\t\t\t\t\t\t\tCrossing
        Detected. Indicates that a threshold crossing in the upward\n\t\t\t\t\t\t\t\tdirection
        has occurred - i.e. the previous sample on this channel\n\t\t\t\t\t\t\t\twas
        below the threshold value established by the designated LOW\n\t\t\t\t\t\t\t\tthreshold
        register (THRn_LOW) and the current sample is above that\n\t\t\t\t\t\t\t\tthreshold."
    - !Field
      name: RESERVED
      bit_offset: 20
      bit_width: 6
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: CHANNEL
      bit_offset: 26
      bit_width: 4
      description: "This field is hard-coded to contain the channel number that\n\t\t\t\t\t\t\t\tthis
        particular register relates to (i.e. this field will contain\n\t\t\t\t\t\t\t\t0b0000
        for the DAT0 register, 0b0001 for the DAT1 register,\n\t\t\t\t\t\t\t\tetc)"
    - !Field
      name: OVERRUN
      bit_offset: 30
      bit_width: 1
      description: "This bit will be set to a 1 if a new conversion on this\n\t\t\t\t\t\t\t\tchannel
        completes and overwrites the previous contents of the RESULT\n\t\t\t\t\t\t\t\tfield
        before it has been read - i.e. while the DONE bit is set. This\n\t\t\t\t\t\t\t\tbit
        is cleared, along with the DONE bit, whenever this register is\n\t\t\t\t\t\t\t\tread
        or when the data related to this channel is read from either of\n\t\t\t\t\t\t\t\tthe
        global SEQn_GDAT registers. This bit (in any of the 12\n\t\t\t\t\t\t\t\tregisters)
        will cause an overrun interrupt/DMA trigger to be\n\t\t\t\t\t\t\t\tasserted
        if the overrun interrupt is enabled. While it is allowed to\n\t\t\t\t\t\t\t\tinclude
        the same channels in both conversion sequences, doing so may\n\t\t\t\t\t\t\t\tcause
        erratic behavior of the DONE and OVERRUN bits in the data\n\t\t\t\t\t\t\t\tregisters
        associated with any of the channels that are shared\n\t\t\t\t\t\t\t\tbetween
        the two sequences. Any erratic OVERRUN behavior will also\n\t\t\t\t\t\t\t\taffect
        overrun interrupt generation, if enabled."
    - !Field
      name: DATAVALID
      bit_offset: 31
      bit_width: 1
      description: "This bit is set to 1 when an ADC conversion on this channel\n\t\t\t\t\t\t\t\tcompletes.
        This bit is cleared whenever this register is read or\n\t\t\t\t\t\t\t\twhen
        the data related to this channel is read from either of the\n\t\t\t\t\t\t\t\tglobal
        SEQn_GDAT registers. While it is allowed to include the same\n\t\t\t\t\t\t\t\tchannels
        in both conversion sequences, doing so may cause erratic\n\t\t\t\t\t\t\t\tbehavior
        of the DONE and OVERRUN bits in the data registers\n\t\t\t\t\t\t\t\tassociated
        with any of the channels that are shared between the two\n\t\t\t\t\t\t\t\tsequences.
        Any erratic OVERRUN behavior will also affect overrun\n\t\t\t\t\t\t\t\tinterrupt
        generation, if enabled."
- !Module
  name: VFIFO
  description: 'System FIFO for Serial Peripherals '
  base_addr: 0x1c038000
  size: 0x211c
  registers:
  - !Register
    name: FIFOCTLUSART
    addr: 0x1c038100
    size_bits: 32
    description: "USART FIFO global control register. These registers are byte,\n\t\t\t\t\t\thalfword,
      and word addressable.The upper 16 bits of these registers provide\n\t\t\t\t\t\tinformation
      about the System FIFO configuration, and are specific to each\n\t\t\t\t\t\tdevice
      type."
    read_allowed: true
    write_allowed: true
    reset_value: 0x707
    fields:
    - !Field
      name: RXPAUSE
      bit_offset: 0
      bit_width: 1
      description: "Pause all USARTs receive FIFO operations. This can be used\n\t\t\t\t\t\t\t\tto
        prepare the System FIFO to reconfigure FIFO allocations among the\n\t\t\t\t\t\t\t\tUSART
        receivers."
    - !Field
      name: RXPAUSED
      bit_offset: 1
      bit_width: 1
      description: All USART receive FIFOs are paused.
    - !Field
      name: RXEMPTY
      bit_offset: 2
      bit_width: 1
      description: All USART receive FIFOs are empty.
    - !Field
      name: RESERVED
      bit_offset: 3
      bit_width: 5
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TXPAUSE
      bit_offset: 8
      bit_width: 1
      description: "Pause all USARTs transmit FIFO operations. This can be used\n\t\t\t\t\t\t\t\tto
        prepare the System FIFO to reconfigure FIFO allocations among the\n\t\t\t\t\t\t\t\tUSART
        transmitters."
    - !Field
      name: TXPAUSED
      bit_offset: 9
      bit_width: 1
      description: All USART transmit FIFOs are paused.
    - !Field
      name: TXEMPTY
      bit_offset: 10
      bit_width: 1
      description: All USART transmit FIFOs are empty.
    - !Field
      name: RESERVED
      bit_offset: 11
      bit_width: 5
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: RXFIFOTOTAL
      bit_offset: 16
      bit_width: 8
      description: "Reports the receive FIFO space available for USARTs on this\n\t\t\t\t\t\t\t\tFIFO.
        The reset value is device specific."
    - !Field
      name: TXFIFOTOTAL
      bit_offset: 24
      bit_width: 8
      description: "Reports the transmit FIFO space available for USARTs on\n\t\t\t\t\t\t\t\tthis
        FIFO. The reset value is device specific."
  - !Register
    name: FIFOUPDATEUSART
    addr: 0x1c038104
    size_bits: 32
    description: USART FIFO global update register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: USART0RXUPDATESIZE
      bit_offset: 0
      bit_width: 1
      description: "Writing 1 updates USART0 Rx FIFO size to match the USART0\n\t\t\t\t\t\t\t\tRXSIZE.
        Must be done for all USARTs when any USART RXSIZE is\n\t\t\t\t\t\t\t\tchanged."
    - !Field
      name: USART1RXUPDATESIZE
      bit_offset: 1
      bit_width: 1
      description: "Writing 1 updates USART1 Rx FIFO size to match the USART1\n\t\t\t\t\t\t\t\tRXSIZE.
        Must be done for all USARTs when any USART RXSIZE is\n\t\t\t\t\t\t\t\tchanged."
    - !Field
      name: USART2RXUPDATESIZE
      bit_offset: 2
      bit_width: 1
      description: "Writing 1 updates USART2 Rx FIFO size to match the USART2\n\t\t\t\t\t\t\t\tRXSIZE.
        Must be done for all USARTs when any USART RXSIZE is\n\t\t\t\t\t\t\t\tchanged."
    - !Field
      name: USART3RXUPDATESIZE
      bit_offset: 3
      bit_width: 1
      description: "Writing 1 updates USART3 Rx FIFO size to match the USART3\n\t\t\t\t\t\t\t\tRXSIZE.
        Must be done for all USARTs when any USART RXSIZE is\n\t\t\t\t\t\t\t\tchanged."
    - !Field
      name: RESERVED
      bit_offset: 4
      bit_width: 12
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: USART0TXUPDATESIZE
      bit_offset: 16
      bit_width: 1
      description: "Writing 1 updates USART0 Tx FIFO size to match the USART0\n\t\t\t\t\t\t\t\tTXSIZE.
        Must be done for all USARTs when any USART TXSIZE is\n\t\t\t\t\t\t\t\tchanged."
    - !Field
      name: USART1TXUPDATESIZE
      bit_offset: 17
      bit_width: 1
      description: "Writing 1 updates USART1 Tx FIFO size to match the USART1\n\t\t\t\t\t\t\t\tTXSIZE.
        Must be done for all USARTs when any USART TXSIZE is\n\t\t\t\t\t\t\t\tchanged."
    - !Field
      name: USART2TXUPDATESIZE
      bit_offset: 18
      bit_width: 1
      description: "Writing 1 updates USART2 Tx FIFO size to match the USART2\n\t\t\t\t\t\t\t\tTXSIZE.
        Must be done for all USARTs when any USART TXSIZE is\n\t\t\t\t\t\t\t\tchanged."
    - !Field
      name: USART3TXUPDATESIZE
      bit_offset: 19
      bit_width: 1
      description: "Writing 1 updates USART3 Tx FIFO size to match the USART3\n\t\t\t\t\t\t\t\tTXSIZE.
        Must be done for all USARTs when any USART TXSIZE is\n\t\t\t\t\t\t\t\tchanged."
    - !Field
      name: RESERVED
      bit_offset: 20
      bit_width: 12
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: FIFOCTLSPI
    addr: 0x1c038200
    size_bits: 32
    description: "SPI FIFO global control register. These registers are byte,\n\t\t\t\t\t\thalfword,
      and word addressable. The upper 16 bits of these registers provide\n\t\t\t\t\t\tinformation
      about the System FIFO configuration, and are specific to each\n\t\t\t\t\t\tdevice
      type."
    read_allowed: true
    write_allowed: true
    reset_value: 0x707
    fields:
    - !Field
      name: RXPAUSE
      bit_offset: 0
      bit_width: 1
      description: "Pause all SPIs receive FIFO operations. This can be used to\n\t\t\t\t\t\t\t\tprepare
        the System FIFO to reconfigure FIFO allocations among the\n\t\t\t\t\t\t\t\tSPI
        receivers."
    - !Field
      name: RXPAUSED
      bit_offset: 1
      bit_width: 1
      description: All SPI receive FIFOs are paused.
    - !Field
      name: RXEMPTY
      bit_offset: 2
      bit_width: 1
      description: All SPI receive FIFOs are empty.
    - !Field
      name: RESERVED
      bit_offset: 3
      bit_width: 5
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TXPAUSE
      bit_offset: 8
      bit_width: 1
      description: "Pause all SPIs transmit FIFO operations. This can be used\n\t\t\t\t\t\t\t\tto
        prepare the System FIFO to reconfigure FIFO allocations among the\n\t\t\t\t\t\t\t\tSPI
        transmitters."
    - !Field
      name: TXPAUSED
      bit_offset: 9
      bit_width: 1
      description: All SPI transmit FIFOs are paused.
    - !Field
      name: TXEMPTY
      bit_offset: 10
      bit_width: 1
      description: All SPI transmit FIFOs are empty.
    - !Field
      name: RESERVED
      bit_offset: 11
      bit_width: 5
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: RXFIFOTOTAL
      bit_offset: 16
      bit_width: 8
      description: "Reports the receive FIFO space available for SPIs on the\n\t\t\t\t\t\t\t\tSystem
        FIFO. The reset value is device specific."
    - !Field
      name: TXFIFOTOTAL
      bit_offset: 24
      bit_width: 8
      description: "Reports the transmit FIFO space available for SPIs on the\n\t\t\t\t\t\t\t\tSystem
        FIFO. The reset value is device specific."
  - !Register
    name: FIFOUPDATESPI
    addr: 0x1c038204
    size_bits: 32
    description: SPI FIFO global update register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: SPI0RXUPDATESIZE
      bit_offset: 0
      bit_width: 1
      description: "Writing 1 updates SPI0 Rx FIFO size to match the SPI0\n\t\t\t\t\t\t\t\tRXSIZE.
        Must be done for all SPIs when any SPI RXSIZE is\n\t\t\t\t\t\t\t\tchanged."
    - !Field
      name: SPI1RXUPDATESIZE
      bit_offset: 1
      bit_width: 1
      description: "Writing 1 updates SPI1 Rx FIFO size to match the SPI1\n\t\t\t\t\t\t\t\tRXSIZE.
        Must be done for all SPIs when any SPI RXSIZE is\n\t\t\t\t\t\t\t\tchanged."
    - !Field
      name: RESERVED
      bit_offset: 3
      bit_width: 13
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SPI0TXUPDATESIZE
      bit_offset: 16
      bit_width: 1
      description: "Writing 1 updates SPI0 Tx FIFO size to match the SPI0\n\t\t\t\t\t\t\t\tTXSIZE.
        Must be done for all SPIs when any SPI TXSIZE is\n\t\t\t\t\t\t\t\tchanged."
    - !Field
      name: SPI1TXUPDATESIZE
      bit_offset: 17
      bit_width: 1
      description: "Writing 1 updates SPI1 Tx FIFO size to match the SPI1\n\t\t\t\t\t\t\t\tTXSIZE.
        Must be done for all SPIs when any SPI TXSIZE is\n\t\t\t\t\t\t\t\tchanged."
    - !Field
      name: RESERVED
      bit_offset: 18
      bit_width: 14
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: FIFOCFGUSART0
    addr: 0x1c038110
    description: FIFO configuration register for USART0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXSIZE
      bit_offset: 0
      bit_width: 8
      description: "Configures the USART receive FIFO size. A zero values\n\t\t\t\t\t\t\t\tprovides
        no System FIFO service for the related USART\n\t\t\t\t\t\t\t\treceiver."
    - !Field
      name: TXSIZE
      bit_offset: 8
      bit_width: 8
      description: "Configures the USART transmit FIFO size. A zero values\n\t\t\t\t\t\t\t\tprovides
        no System FIFO service for the related USART\n\t\t\t\t\t\t\t\ttransmitter."
    - !Field
      name: RESERVED
      bit_offset: 16
      bit_width: 16
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: FIFOCFGUSART1
    addr: 0x1c038114
    description: FIFO configuration register for USART0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXSIZE
      bit_offset: 0
      bit_width: 8
      description: "Configures the USART receive FIFO size. A zero values\n\t\t\t\t\t\t\t\tprovides
        no System FIFO service for the related USART\n\t\t\t\t\t\t\t\treceiver."
    - !Field
      name: TXSIZE
      bit_offset: 8
      bit_width: 8
      description: "Configures the USART transmit FIFO size. A zero values\n\t\t\t\t\t\t\t\tprovides
        no System FIFO service for the related USART\n\t\t\t\t\t\t\t\ttransmitter."
    - !Field
      name: RESERVED
      bit_offset: 16
      bit_width: 16
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: FIFOCFGUSART2
    addr: 0x1c038118
    description: FIFO configuration register for USART0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXSIZE
      bit_offset: 0
      bit_width: 8
      description: "Configures the USART receive FIFO size. A zero values\n\t\t\t\t\t\t\t\tprovides
        no System FIFO service for the related USART\n\t\t\t\t\t\t\t\treceiver."
    - !Field
      name: TXSIZE
      bit_offset: 8
      bit_width: 8
      description: "Configures the USART transmit FIFO size. A zero values\n\t\t\t\t\t\t\t\tprovides
        no System FIFO service for the related USART\n\t\t\t\t\t\t\t\ttransmitter."
    - !Field
      name: RESERVED
      bit_offset: 16
      bit_width: 16
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: FIFOCFGUSART3
    addr: 0x1c03811c
    description: FIFO configuration register for USART0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXSIZE
      bit_offset: 0
      bit_width: 8
      description: "Configures the USART receive FIFO size. A zero values\n\t\t\t\t\t\t\t\tprovides
        no System FIFO service for the related USART\n\t\t\t\t\t\t\t\treceiver."
    - !Field
      name: TXSIZE
      bit_offset: 8
      bit_width: 8
      description: "Configures the USART transmit FIFO size. A zero values\n\t\t\t\t\t\t\t\tprovides
        no System FIFO service for the related USART\n\t\t\t\t\t\t\t\ttransmitter."
    - !Field
      name: RESERVED
      bit_offset: 16
      bit_width: 16
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: FIFOCFGSPI0
    addr: 0x1c038210
    description: FIFO configuration register for SPI0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXSIZE
      bit_offset: 0
      bit_width: 8
      description: "Configures the SPI receive FIFO size. A zero values\n\t\t\t\t\t\t\t\tprovides
        no System FIFO service for the related SPI\n\t\t\t\t\t\t\t\treceiver."
    - !Field
      name: TXSIZE
      bit_offset: 8
      bit_width: 8
      description: "Configures the SPI transmit FIFO size. A zero values\n\t\t\t\t\t\t\t\tprovides
        no System FIFO service for the related SPI\n\t\t\t\t\t\t\t\ttransmitter."
    - !Field
      name: RESERVED
      bit_offset: 16
      bit_width: 16
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: FIFOCFGSPI1
    addr: 0x1c038214
    description: FIFO configuration register for SPI0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXSIZE
      bit_offset: 0
      bit_width: 8
      description: "Configures the SPI receive FIFO size. A zero values\n\t\t\t\t\t\t\t\tprovides
        no System FIFO service for the related SPI\n\t\t\t\t\t\t\t\treceiver."
    - !Field
      name: TXSIZE
      bit_offset: 8
      bit_width: 8
      description: "Configures the SPI transmit FIFO size. A zero values\n\t\t\t\t\t\t\t\tprovides
        no System FIFO service for the related SPI\n\t\t\t\t\t\t\t\ttransmitter."
    - !Field
      name: RESERVED
      bit_offset: 16
      bit_width: 16
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: CFGUSART0
    addr: 0x1c039000
    description: USART0 configuration
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RESERVED
      bit_offset: 0
      bit_width: 4
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TIMEOUTCONTONWRITE
      bit_offset: 4
      bit_width: 1
      description: "Timeout Continue On Write. When 0, the timeout for the\n\t\t\t\t\t\t\t\trelated
        peripheral is reset every time data is transferred from the\n\t\t\t\t\t\t\t\tperipheral
        into the receive FIFO. When 1, the timeout for the\n\t\t\t\t\t\t\t\trelated
        peripheral is not reset every time data is transferred into\n\t\t\t\t\t\t\t\tthe
        receive FIFO. This allows the timeout to be applied to\n\t\t\t\t\t\t\t\taccumulated
        data, perhaps related to the FIFO\n\t\t\t\t\t\t\t\tthreshold."
    - !Field
      name: TIMEOUTCONTONEMPTY
      bit_offset: 5
      bit_width: 1
      description: "Timeout Continue On Empty. When 0, the timeout for the\n\t\t\t\t\t\t\t\trelated
        peripheral is reset when the receive FIFO becomes empty.\n\t\t\t\t\t\t\t\tWhen
        1, the timeout for the related peripheral is not reset when the\n\t\t\t\t\t\t\t\treceive
        FIFO becomes empty. This allows the timeout to be used to\n\t\t\t\t\t\t\t\tflag
        idle peripherals, and could potentially be used to indicate the\n\t\t\t\t\t\t\t\tend
        of a transmission of indeterminate length."
    - !Field
      name: RESERVED
      bit_offset: 6
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TIMEOUTBASE
      bit_offset: 8
      bit_width: 4
      description: "Specifies the least significant timer bit to compare to\n\t\t\t\t\t\t\t\tTimeoutValue.
        See Section 24.5.7.1 below. Value can be 0 through\n\t\t\t\t\t\t\t\t15."
    - !Field
      name: TIMEOUTVALUE
      bit_offset: 12
      bit_width: 4
      description: "Specifies the maximum time value for timeout at the timer\n\t\t\t\t\t\t\t\tposition
        identified by TimeoutBase. Minimum time TimeoutValue - 1.\n\t\t\t\t\t\t\t\tis
        See Section 24.5.7.1 below. TimeoutValue should not be 0 or 1\n\t\t\t\t\t\t\t\twhen
        timeout is enabled."
    - !Field
      name: RXTHRESHOLD
      bit_offset: 16
      bit_width: 8
      description: "Receive FIFO Threshold. The System FIFO indicates that the\n\t\t\t\t\t\t\t\tthreshold
        has been reached when the number of entries in the receive\n\t\t\t\t\t\t\t\tFIFO
        is greater than this value. For example, when RxThreshold = 0,\n\t\t\t\t\t\t\t\tthe
        threshold is exceeded when there is at least one entry in the\n\t\t\t\t\t\t\t\treceive
        FIFO. An interrupt can be generated when the RxThreshold has\n\t\t\t\t\t\t\t\tbeen
        reached (see Section 24.5.10), but has no effect on DMA\n\t\t\t\t\t\t\t\trequests,
        which are generated whenever the receiver FIFO is not\n\t\t\t\t\t\t\t\tempty."
    - !Field
      name: TXTHRESHOLD
      bit_offset: 24
      bit_width: 8
      description: "Transmit FIFO Threshold. The System FIFO indicates that the\n\t\t\t\t\t\t\t\tthreshold
        has been reached when the number of free entries in the\n\t\t\t\t\t\t\t\ttransmit
        FIFO is less than or equal to this value. For example, when\n\t\t\t\t\t\t\t\tTxThreshold
        = 0, the threshold is exceeded when there is at least\n\t\t\t\t\t\t\t\tone
        free entry in the transmit FIFO. An interrupt can be generated\n\t\t\t\t\t\t\t\twhen
        the TxThreshold has been reached (see Section 24.5.10), but has\n\t\t\t\t\t\t\t\tno
        effect on DMA requests, which are generated whenever the transmit\n\t\t\t\t\t\t\t\tFIFO
        has any free entries."
  - !Register
    name: CFGUSART1
    addr: 0x1c039100
    description: USART0 configuration
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RESERVED
      bit_offset: 0
      bit_width: 4
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TIMEOUTCONTONWRITE
      bit_offset: 4
      bit_width: 1
      description: "Timeout Continue On Write. When 0, the timeout for the\n\t\t\t\t\t\t\t\trelated
        peripheral is reset every time data is transferred from the\n\t\t\t\t\t\t\t\tperipheral
        into the receive FIFO. When 1, the timeout for the\n\t\t\t\t\t\t\t\trelated
        peripheral is not reset every time data is transferred into\n\t\t\t\t\t\t\t\tthe
        receive FIFO. This allows the timeout to be applied to\n\t\t\t\t\t\t\t\taccumulated
        data, perhaps related to the FIFO\n\t\t\t\t\t\t\t\tthreshold."
    - !Field
      name: TIMEOUTCONTONEMPTY
      bit_offset: 5
      bit_width: 1
      description: "Timeout Continue On Empty. When 0, the timeout for the\n\t\t\t\t\t\t\t\trelated
        peripheral is reset when the receive FIFO becomes empty.\n\t\t\t\t\t\t\t\tWhen
        1, the timeout for the related peripheral is not reset when the\n\t\t\t\t\t\t\t\treceive
        FIFO becomes empty. This allows the timeout to be used to\n\t\t\t\t\t\t\t\tflag
        idle peripherals, and could potentially be used to indicate the\n\t\t\t\t\t\t\t\tend
        of a transmission of indeterminate length."
    - !Field
      name: RESERVED
      bit_offset: 6
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TIMEOUTBASE
      bit_offset: 8
      bit_width: 4
      description: "Specifies the least significant timer bit to compare to\n\t\t\t\t\t\t\t\tTimeoutValue.
        See Section 24.5.7.1 below. Value can be 0 through\n\t\t\t\t\t\t\t\t15."
    - !Field
      name: TIMEOUTVALUE
      bit_offset: 12
      bit_width: 4
      description: "Specifies the maximum time value for timeout at the timer\n\t\t\t\t\t\t\t\tposition
        identified by TimeoutBase. Minimum time TimeoutValue - 1.\n\t\t\t\t\t\t\t\tis
        See Section 24.5.7.1 below. TimeoutValue should not be 0 or 1\n\t\t\t\t\t\t\t\twhen
        timeout is enabled."
    - !Field
      name: RXTHRESHOLD
      bit_offset: 16
      bit_width: 8
      description: "Receive FIFO Threshold. The System FIFO indicates that the\n\t\t\t\t\t\t\t\tthreshold
        has been reached when the number of entries in the receive\n\t\t\t\t\t\t\t\tFIFO
        is greater than this value. For example, when RxThreshold = 0,\n\t\t\t\t\t\t\t\tthe
        threshold is exceeded when there is at least one entry in the\n\t\t\t\t\t\t\t\treceive
        FIFO. An interrupt can be generated when the RxThreshold has\n\t\t\t\t\t\t\t\tbeen
        reached (see Section 24.5.10), but has no effect on DMA\n\t\t\t\t\t\t\t\trequests,
        which are generated whenever the receiver FIFO is not\n\t\t\t\t\t\t\t\tempty."
    - !Field
      name: TXTHRESHOLD
      bit_offset: 24
      bit_width: 8
      description: "Transmit FIFO Threshold. The System FIFO indicates that the\n\t\t\t\t\t\t\t\tthreshold
        has been reached when the number of free entries in the\n\t\t\t\t\t\t\t\ttransmit
        FIFO is less than or equal to this value. For example, when\n\t\t\t\t\t\t\t\tTxThreshold
        = 0, the threshold is exceeded when there is at least\n\t\t\t\t\t\t\t\tone
        free entry in the transmit FIFO. An interrupt can be generated\n\t\t\t\t\t\t\t\twhen
        the TxThreshold has been reached (see Section 24.5.10), but has\n\t\t\t\t\t\t\t\tno
        effect on DMA requests, which are generated whenever the transmit\n\t\t\t\t\t\t\t\tFIFO
        has any free entries."
  - !Register
    name: CFGUSART2
    addr: 0x1c039200
    description: USART0 configuration
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RESERVED
      bit_offset: 0
      bit_width: 4
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TIMEOUTCONTONWRITE
      bit_offset: 4
      bit_width: 1
      description: "Timeout Continue On Write. When 0, the timeout for the\n\t\t\t\t\t\t\t\trelated
        peripheral is reset every time data is transferred from the\n\t\t\t\t\t\t\t\tperipheral
        into the receive FIFO. When 1, the timeout for the\n\t\t\t\t\t\t\t\trelated
        peripheral is not reset every time data is transferred into\n\t\t\t\t\t\t\t\tthe
        receive FIFO. This allows the timeout to be applied to\n\t\t\t\t\t\t\t\taccumulated
        data, perhaps related to the FIFO\n\t\t\t\t\t\t\t\tthreshold."
    - !Field
      name: TIMEOUTCONTONEMPTY
      bit_offset: 5
      bit_width: 1
      description: "Timeout Continue On Empty. When 0, the timeout for the\n\t\t\t\t\t\t\t\trelated
        peripheral is reset when the receive FIFO becomes empty.\n\t\t\t\t\t\t\t\tWhen
        1, the timeout for the related peripheral is not reset when the\n\t\t\t\t\t\t\t\treceive
        FIFO becomes empty. This allows the timeout to be used to\n\t\t\t\t\t\t\t\tflag
        idle peripherals, and could potentially be used to indicate the\n\t\t\t\t\t\t\t\tend
        of a transmission of indeterminate length."
    - !Field
      name: RESERVED
      bit_offset: 6
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TIMEOUTBASE
      bit_offset: 8
      bit_width: 4
      description: "Specifies the least significant timer bit to compare to\n\t\t\t\t\t\t\t\tTimeoutValue.
        See Section 24.5.7.1 below. Value can be 0 through\n\t\t\t\t\t\t\t\t15."
    - !Field
      name: TIMEOUTVALUE
      bit_offset: 12
      bit_width: 4
      description: "Specifies the maximum time value for timeout at the timer\n\t\t\t\t\t\t\t\tposition
        identified by TimeoutBase. Minimum time TimeoutValue - 1.\n\t\t\t\t\t\t\t\tis
        See Section 24.5.7.1 below. TimeoutValue should not be 0 or 1\n\t\t\t\t\t\t\t\twhen
        timeout is enabled."
    - !Field
      name: RXTHRESHOLD
      bit_offset: 16
      bit_width: 8
      description: "Receive FIFO Threshold. The System FIFO indicates that the\n\t\t\t\t\t\t\t\tthreshold
        has been reached when the number of entries in the receive\n\t\t\t\t\t\t\t\tFIFO
        is greater than this value. For example, when RxThreshold = 0,\n\t\t\t\t\t\t\t\tthe
        threshold is exceeded when there is at least one entry in the\n\t\t\t\t\t\t\t\treceive
        FIFO. An interrupt can be generated when the RxThreshold has\n\t\t\t\t\t\t\t\tbeen
        reached (see Section 24.5.10), but has no effect on DMA\n\t\t\t\t\t\t\t\trequests,
        which are generated whenever the receiver FIFO is not\n\t\t\t\t\t\t\t\tempty."
    - !Field
      name: TXTHRESHOLD
      bit_offset: 24
      bit_width: 8
      description: "Transmit FIFO Threshold. The System FIFO indicates that the\n\t\t\t\t\t\t\t\tthreshold
        has been reached when the number of free entries in the\n\t\t\t\t\t\t\t\ttransmit
        FIFO is less than or equal to this value. For example, when\n\t\t\t\t\t\t\t\tTxThreshold
        = 0, the threshold is exceeded when there is at least\n\t\t\t\t\t\t\t\tone
        free entry in the transmit FIFO. An interrupt can be generated\n\t\t\t\t\t\t\t\twhen
        the TxThreshold has been reached (see Section 24.5.10), but has\n\t\t\t\t\t\t\t\tno
        effect on DMA requests, which are generated whenever the transmit\n\t\t\t\t\t\t\t\tFIFO
        has any free entries."
  - !Register
    name: CFGUSART3
    addr: 0x1c039300
    description: USART0 configuration
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RESERVED
      bit_offset: 0
      bit_width: 4
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TIMEOUTCONTONWRITE
      bit_offset: 4
      bit_width: 1
      description: "Timeout Continue On Write. When 0, the timeout for the\n\t\t\t\t\t\t\t\trelated
        peripheral is reset every time data is transferred from the\n\t\t\t\t\t\t\t\tperipheral
        into the receive FIFO. When 1, the timeout for the\n\t\t\t\t\t\t\t\trelated
        peripheral is not reset every time data is transferred into\n\t\t\t\t\t\t\t\tthe
        receive FIFO. This allows the timeout to be applied to\n\t\t\t\t\t\t\t\taccumulated
        data, perhaps related to the FIFO\n\t\t\t\t\t\t\t\tthreshold."
    - !Field
      name: TIMEOUTCONTONEMPTY
      bit_offset: 5
      bit_width: 1
      description: "Timeout Continue On Empty. When 0, the timeout for the\n\t\t\t\t\t\t\t\trelated
        peripheral is reset when the receive FIFO becomes empty.\n\t\t\t\t\t\t\t\tWhen
        1, the timeout for the related peripheral is not reset when the\n\t\t\t\t\t\t\t\treceive
        FIFO becomes empty. This allows the timeout to be used to\n\t\t\t\t\t\t\t\tflag
        idle peripherals, and could potentially be used to indicate the\n\t\t\t\t\t\t\t\tend
        of a transmission of indeterminate length."
    - !Field
      name: RESERVED
      bit_offset: 6
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TIMEOUTBASE
      bit_offset: 8
      bit_width: 4
      description: "Specifies the least significant timer bit to compare to\n\t\t\t\t\t\t\t\tTimeoutValue.
        See Section 24.5.7.1 below. Value can be 0 through\n\t\t\t\t\t\t\t\t15."
    - !Field
      name: TIMEOUTVALUE
      bit_offset: 12
      bit_width: 4
      description: "Specifies the maximum time value for timeout at the timer\n\t\t\t\t\t\t\t\tposition
        identified by TimeoutBase. Minimum time TimeoutValue - 1.\n\t\t\t\t\t\t\t\tis
        See Section 24.5.7.1 below. TimeoutValue should not be 0 or 1\n\t\t\t\t\t\t\t\twhen
        timeout is enabled."
    - !Field
      name: RXTHRESHOLD
      bit_offset: 16
      bit_width: 8
      description: "Receive FIFO Threshold. The System FIFO indicates that the\n\t\t\t\t\t\t\t\tthreshold
        has been reached when the number of entries in the receive\n\t\t\t\t\t\t\t\tFIFO
        is greater than this value. For example, when RxThreshold = 0,\n\t\t\t\t\t\t\t\tthe
        threshold is exceeded when there is at least one entry in the\n\t\t\t\t\t\t\t\treceive
        FIFO. An interrupt can be generated when the RxThreshold has\n\t\t\t\t\t\t\t\tbeen
        reached (see Section 24.5.10), but has no effect on DMA\n\t\t\t\t\t\t\t\trequests,
        which are generated whenever the receiver FIFO is not\n\t\t\t\t\t\t\t\tempty."
    - !Field
      name: TXTHRESHOLD
      bit_offset: 24
      bit_width: 8
      description: "Transmit FIFO Threshold. The System FIFO indicates that the\n\t\t\t\t\t\t\t\tthreshold
        has been reached when the number of free entries in the\n\t\t\t\t\t\t\t\ttransmit
        FIFO is less than or equal to this value. For example, when\n\t\t\t\t\t\t\t\tTxThreshold
        = 0, the threshold is exceeded when there is at least\n\t\t\t\t\t\t\t\tone
        free entry in the transmit FIFO. An interrupt can be generated\n\t\t\t\t\t\t\t\twhen
        the TxThreshold has been reached (see Section 24.5.10), but has\n\t\t\t\t\t\t\t\tno
        effect on DMA requests, which are generated whenever the transmit\n\t\t\t\t\t\t\t\tFIFO
        has any free entries."
  - !Register
    name: STATUSART0
    addr: 0x1c039004
    description: USART0 status
    read_allowed: true
    write_allowed: true
    reset_value: 0x300
    fields:
    - !Field
      name: RXTH
      bit_offset: 0
      bit_width: 1
      description: "Receive FIFO Threshold. When 1, the receive FIFO threshold\n\t\t\t\t\t\t\t\thas
        been reached. This is a read-only bit."
    - !Field
      name: TXTH
      bit_offset: 1
      bit_width: 1
      description: "Transmit FIFO Threshold. When 1, the transmit FIFO\n\t\t\t\t\t\t\t\tthreshold
        has been reached. This is a read-only bit."
    - !Field
      name: RESERVED
      bit_offset: 2
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: RXTIMEOUT
      bit_offset: 4
      bit_width: 1
      description: "Receive FIFO Timeout. When 1, the receive FIFO has timed\n\t\t\t\t\t\t\t\tout,
        based on the timeout configuration in the CFGUSART register.\n\t\t\t\t\t\t\t\tThe
        timeout condition can be cleared by writing a 1 to this bit, by\n\t\t\t\t\t\t\t\tenabling
        or disabling the timeout interrupt, or by writing a 1 to\n\t\t\t\t\t\t\t\tthe
        timeout interrupt enable."
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: BUSERR
      bit_offset: 7
      bit_width: 1
      description: "Bus Error. When 1, a bus error has occurred while\n\t\t\t\t\t\t\t\tprocessing
        data for USARTn. The bus error flag can be cleared by\n\t\t\t\t\t\t\t\twriting
        a 1 to this bit."
    - !Field
      name: RXEMPTY
      bit_offset: 8
      bit_width: 1
      description: "Receive FIFO Empty. When 1, the receive FIFO is currently\n\t\t\t\t\t\t\t\tempty.
        This is a read-only bit."
    - !Field
      name: TXEMPTY
      bit_offset: 9
      bit_width: 1
      description: "Transmit FIFO Empty. When 1, the transmit FIFO is currently\n\t\t\t\t\t\t\t\tempty.
        This is a read-only bit."
    - !Field
      name: RESERVED
      bit_offset: 10
      bit_width: 6
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: RXCOUNT
      bit_offset: 16
      bit_width: 8
      description: "Receive FIFO Count. Indicates how many entries may be read\n\t\t\t\t\t\t\t\tfrom
        the receive FIFO. 0 = FIFO empty. This is a read-only\n\t\t\t\t\t\t\t\tfield."
    - !Field
      name: TXCOUNT
      bit_offset: 24
      bit_width: 8
      description: "Transmit FIFO Count. Indicates how many entries may be\n\t\t\t\t\t\t\t\twritten
        to the transmit FIFO. 0 = FIFO full. This is a read-only\n\t\t\t\t\t\t\t\tfield
        that is valid only when the TxFIFO is fully configured and\n\t\t\t\t\t\t\t\tenabled."
  - !Register
    name: STATUSART1
    addr: 0x1c039104
    description: USART0 status
    read_allowed: true
    write_allowed: true
    reset_value: 0x300
    fields:
    - !Field
      name: RXTH
      bit_offset: 0
      bit_width: 1
      description: "Receive FIFO Threshold. When 1, the receive FIFO threshold\n\t\t\t\t\t\t\t\thas
        been reached. This is a read-only bit."
    - !Field
      name: TXTH
      bit_offset: 1
      bit_width: 1
      description: "Transmit FIFO Threshold. When 1, the transmit FIFO\n\t\t\t\t\t\t\t\tthreshold
        has been reached. This is a read-only bit."
    - !Field
      name: RESERVED
      bit_offset: 2
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: RXTIMEOUT
      bit_offset: 4
      bit_width: 1
      description: "Receive FIFO Timeout. When 1, the receive FIFO has timed\n\t\t\t\t\t\t\t\tout,
        based on the timeout configuration in the CFGUSART register.\n\t\t\t\t\t\t\t\tThe
        timeout condition can be cleared by writing a 1 to this bit, by\n\t\t\t\t\t\t\t\tenabling
        or disabling the timeout interrupt, or by writing a 1 to\n\t\t\t\t\t\t\t\tthe
        timeout interrupt enable."
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: BUSERR
      bit_offset: 7
      bit_width: 1
      description: "Bus Error. When 1, a bus error has occurred while\n\t\t\t\t\t\t\t\tprocessing
        data for USARTn. The bus error flag can be cleared by\n\t\t\t\t\t\t\t\twriting
        a 1 to this bit."
    - !Field
      name: RXEMPTY
      bit_offset: 8
      bit_width: 1
      description: "Receive FIFO Empty. When 1, the receive FIFO is currently\n\t\t\t\t\t\t\t\tempty.
        This is a read-only bit."
    - !Field
      name: TXEMPTY
      bit_offset: 9
      bit_width: 1
      description: "Transmit FIFO Empty. When 1, the transmit FIFO is currently\n\t\t\t\t\t\t\t\tempty.
        This is a read-only bit."
    - !Field
      name: RESERVED
      bit_offset: 10
      bit_width: 6
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: RXCOUNT
      bit_offset: 16
      bit_width: 8
      description: "Receive FIFO Count. Indicates how many entries may be read\n\t\t\t\t\t\t\t\tfrom
        the receive FIFO. 0 = FIFO empty. This is a read-only\n\t\t\t\t\t\t\t\tfield."
    - !Field
      name: TXCOUNT
      bit_offset: 24
      bit_width: 8
      description: "Transmit FIFO Count. Indicates how many entries may be\n\t\t\t\t\t\t\t\twritten
        to the transmit FIFO. 0 = FIFO full. This is a read-only\n\t\t\t\t\t\t\t\tfield
        that is valid only when the TxFIFO is fully configured and\n\t\t\t\t\t\t\t\tenabled."
  - !Register
    name: STATUSART2
    addr: 0x1c039204
    description: USART0 status
    read_allowed: true
    write_allowed: true
    reset_value: 0x300
    fields:
    - !Field
      name: RXTH
      bit_offset: 0
      bit_width: 1
      description: "Receive FIFO Threshold. When 1, the receive FIFO threshold\n\t\t\t\t\t\t\t\thas
        been reached. This is a read-only bit."
    - !Field
      name: TXTH
      bit_offset: 1
      bit_width: 1
      description: "Transmit FIFO Threshold. When 1, the transmit FIFO\n\t\t\t\t\t\t\t\tthreshold
        has been reached. This is a read-only bit."
    - !Field
      name: RESERVED
      bit_offset: 2
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: RXTIMEOUT
      bit_offset: 4
      bit_width: 1
      description: "Receive FIFO Timeout. When 1, the receive FIFO has timed\n\t\t\t\t\t\t\t\tout,
        based on the timeout configuration in the CFGUSART register.\n\t\t\t\t\t\t\t\tThe
        timeout condition can be cleared by writing a 1 to this bit, by\n\t\t\t\t\t\t\t\tenabling
        or disabling the timeout interrupt, or by writing a 1 to\n\t\t\t\t\t\t\t\tthe
        timeout interrupt enable."
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: BUSERR
      bit_offset: 7
      bit_width: 1
      description: "Bus Error. When 1, a bus error has occurred while\n\t\t\t\t\t\t\t\tprocessing
        data for USARTn. The bus error flag can be cleared by\n\t\t\t\t\t\t\t\twriting
        a 1 to this bit."
    - !Field
      name: RXEMPTY
      bit_offset: 8
      bit_width: 1
      description: "Receive FIFO Empty. When 1, the receive FIFO is currently\n\t\t\t\t\t\t\t\tempty.
        This is a read-only bit."
    - !Field
      name: TXEMPTY
      bit_offset: 9
      bit_width: 1
      description: "Transmit FIFO Empty. When 1, the transmit FIFO is currently\n\t\t\t\t\t\t\t\tempty.
        This is a read-only bit."
    - !Field
      name: RESERVED
      bit_offset: 10
      bit_width: 6
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: RXCOUNT
      bit_offset: 16
      bit_width: 8
      description: "Receive FIFO Count. Indicates how many entries may be read\n\t\t\t\t\t\t\t\tfrom
        the receive FIFO. 0 = FIFO empty. This is a read-only\n\t\t\t\t\t\t\t\tfield."
    - !Field
      name: TXCOUNT
      bit_offset: 24
      bit_width: 8
      description: "Transmit FIFO Count. Indicates how many entries may be\n\t\t\t\t\t\t\t\twritten
        to the transmit FIFO. 0 = FIFO full. This is a read-only\n\t\t\t\t\t\t\t\tfield
        that is valid only when the TxFIFO is fully configured and\n\t\t\t\t\t\t\t\tenabled."
  - !Register
    name: STATUSART3
    addr: 0x1c039304
    description: USART0 status
    read_allowed: true
    write_allowed: true
    reset_value: 0x300
    fields:
    - !Field
      name: RXTH
      bit_offset: 0
      bit_width: 1
      description: "Receive FIFO Threshold. When 1, the receive FIFO threshold\n\t\t\t\t\t\t\t\thas
        been reached. This is a read-only bit."
    - !Field
      name: TXTH
      bit_offset: 1
      bit_width: 1
      description: "Transmit FIFO Threshold. When 1, the transmit FIFO\n\t\t\t\t\t\t\t\tthreshold
        has been reached. This is a read-only bit."
    - !Field
      name: RESERVED
      bit_offset: 2
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: RXTIMEOUT
      bit_offset: 4
      bit_width: 1
      description: "Receive FIFO Timeout. When 1, the receive FIFO has timed\n\t\t\t\t\t\t\t\tout,
        based on the timeout configuration in the CFGUSART register.\n\t\t\t\t\t\t\t\tThe
        timeout condition can be cleared by writing a 1 to this bit, by\n\t\t\t\t\t\t\t\tenabling
        or disabling the timeout interrupt, or by writing a 1 to\n\t\t\t\t\t\t\t\tthe
        timeout interrupt enable."
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: BUSERR
      bit_offset: 7
      bit_width: 1
      description: "Bus Error. When 1, a bus error has occurred while\n\t\t\t\t\t\t\t\tprocessing
        data for USARTn. The bus error flag can be cleared by\n\t\t\t\t\t\t\t\twriting
        a 1 to this bit."
    - !Field
      name: RXEMPTY
      bit_offset: 8
      bit_width: 1
      description: "Receive FIFO Empty. When 1, the receive FIFO is currently\n\t\t\t\t\t\t\t\tempty.
        This is a read-only bit."
    - !Field
      name: TXEMPTY
      bit_offset: 9
      bit_width: 1
      description: "Transmit FIFO Empty. When 1, the transmit FIFO is currently\n\t\t\t\t\t\t\t\tempty.
        This is a read-only bit."
    - !Field
      name: RESERVED
      bit_offset: 10
      bit_width: 6
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: RXCOUNT
      bit_offset: 16
      bit_width: 8
      description: "Receive FIFO Count. Indicates how many entries may be read\n\t\t\t\t\t\t\t\tfrom
        the receive FIFO. 0 = FIFO empty. This is a read-only\n\t\t\t\t\t\t\t\tfield."
    - !Field
      name: TXCOUNT
      bit_offset: 24
      bit_width: 8
      description: "Transmit FIFO Count. Indicates how many entries may be\n\t\t\t\t\t\t\t\twritten
        to the transmit FIFO. 0 = FIFO full. This is a read-only\n\t\t\t\t\t\t\t\tfield
        that is valid only when the TxFIFO is fully configured and\n\t\t\t\t\t\t\t\tenabled."
  - !Register
    name: INTSTATUSART0
    addr: 0x1c039008
    description: USART0 interrupt status
    read_allowed: true
    write_allowed: false
    reset_value: 0x300
    fields:
    - !Field
      name: RXTH
      bit_offset: 0
      bit_width: 1
      description: "Receive FIFO Threshold. When 1, the receive FIFO threshold\n\t\t\t\t\t\t\t\thas
        been reached, and the related interrupt is\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: TXTH
      bit_offset: 1
      bit_width: 1
      description: "Transmit FIFO Threshold. When 1, the transmit FIFO\n\t\t\t\t\t\t\t\tthreshold
        has been reached, and the related interrupt is\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: RESERVED
      bit_offset: 2
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: RXTIMEOUT
      bit_offset: 4
      bit_width: 1
      description: "Receive Timeout. When 1, the receive FIFO has timed out,\n\t\t\t\t\t\t\t\tbased
        on the timeout configuration in the CFGUSART register, and the\n\t\t\t\t\t\t\t\trelated
        interrupt is enabled."
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: BUSERR
      bit_offset: 7
      bit_width: 1
      description: "Bus Error. This is simply a copy of the same bit in the\n\t\t\t\t\t\t\t\tSTATUSART
        register. The bus error interrupt is always\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: RXEMPTY
      bit_offset: 8
      bit_width: 1
      description: "Receive FIFO Empty. This is simply a copy of the same bit\n\t\t\t\t\t\t\t\tin
        the STATUSART register."
    - !Field
      name: TXEMPTY
      bit_offset: 9
      bit_width: 1
      description: "Transmit FIFO Empty. This is simply a copy of the same bit\n\t\t\t\t\t\t\t\tin
        the STATUSART register."
    - !Field
      name: RESERVED
      bit_offset: 10
      bit_width: 6
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: RXCOUNT
      bit_offset: 16
      bit_width: 8
      description: "Receive FIFO Count. This is simply a copy of the same field\n\t\t\t\t\t\t\t\tin
        the STATUSART register, included here so an ISR can read all\n\t\t\t\t\t\t\t\tneeded
        status information in one read."
    - !Field
      name: TXCOUNT
      bit_offset: 24
      bit_width: 8
      description: "Transmit FIFO Available. This is simply a copy of the same\n\t\t\t\t\t\t\t\tfield
        in the STATUSART register, included here so an ISR can read\n\t\t\t\t\t\t\t\tall
        needed status information in one read."
  - !Register
    name: INTSTATUSART1
    addr: 0x1c039108
    description: USART0 interrupt status
    read_allowed: true
    write_allowed: false
    reset_value: 0x300
    fields:
    - !Field
      name: RXTH
      bit_offset: 0
      bit_width: 1
      description: "Receive FIFO Threshold. When 1, the receive FIFO threshold\n\t\t\t\t\t\t\t\thas
        been reached, and the related interrupt is\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: TXTH
      bit_offset: 1
      bit_width: 1
      description: "Transmit FIFO Threshold. When 1, the transmit FIFO\n\t\t\t\t\t\t\t\tthreshold
        has been reached, and the related interrupt is\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: RESERVED
      bit_offset: 2
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: RXTIMEOUT
      bit_offset: 4
      bit_width: 1
      description: "Receive Timeout. When 1, the receive FIFO has timed out,\n\t\t\t\t\t\t\t\tbased
        on the timeout configuration in the CFGUSART register, and the\n\t\t\t\t\t\t\t\trelated
        interrupt is enabled."
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: BUSERR
      bit_offset: 7
      bit_width: 1
      description: "Bus Error. This is simply a copy of the same bit in the\n\t\t\t\t\t\t\t\tSTATUSART
        register. The bus error interrupt is always\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: RXEMPTY
      bit_offset: 8
      bit_width: 1
      description: "Receive FIFO Empty. This is simply a copy of the same bit\n\t\t\t\t\t\t\t\tin
        the STATUSART register."
    - !Field
      name: TXEMPTY
      bit_offset: 9
      bit_width: 1
      description: "Transmit FIFO Empty. This is simply a copy of the same bit\n\t\t\t\t\t\t\t\tin
        the STATUSART register."
    - !Field
      name: RESERVED
      bit_offset: 10
      bit_width: 6
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: RXCOUNT
      bit_offset: 16
      bit_width: 8
      description: "Receive FIFO Count. This is simply a copy of the same field\n\t\t\t\t\t\t\t\tin
        the STATUSART register, included here so an ISR can read all\n\t\t\t\t\t\t\t\tneeded
        status information in one read."
    - !Field
      name: TXCOUNT
      bit_offset: 24
      bit_width: 8
      description: "Transmit FIFO Available. This is simply a copy of the same\n\t\t\t\t\t\t\t\tfield
        in the STATUSART register, included here so an ISR can read\n\t\t\t\t\t\t\t\tall
        needed status information in one read."
  - !Register
    name: INTSTATUSART2
    addr: 0x1c039208
    description: USART0 interrupt status
    read_allowed: true
    write_allowed: false
    reset_value: 0x300
    fields:
    - !Field
      name: RXTH
      bit_offset: 0
      bit_width: 1
      description: "Receive FIFO Threshold. When 1, the receive FIFO threshold\n\t\t\t\t\t\t\t\thas
        been reached, and the related interrupt is\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: TXTH
      bit_offset: 1
      bit_width: 1
      description: "Transmit FIFO Threshold. When 1, the transmit FIFO\n\t\t\t\t\t\t\t\tthreshold
        has been reached, and the related interrupt is\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: RESERVED
      bit_offset: 2
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: RXTIMEOUT
      bit_offset: 4
      bit_width: 1
      description: "Receive Timeout. When 1, the receive FIFO has timed out,\n\t\t\t\t\t\t\t\tbased
        on the timeout configuration in the CFGUSART register, and the\n\t\t\t\t\t\t\t\trelated
        interrupt is enabled."
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: BUSERR
      bit_offset: 7
      bit_width: 1
      description: "Bus Error. This is simply a copy of the same bit in the\n\t\t\t\t\t\t\t\tSTATUSART
        register. The bus error interrupt is always\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: RXEMPTY
      bit_offset: 8
      bit_width: 1
      description: "Receive FIFO Empty. This is simply a copy of the same bit\n\t\t\t\t\t\t\t\tin
        the STATUSART register."
    - !Field
      name: TXEMPTY
      bit_offset: 9
      bit_width: 1
      description: "Transmit FIFO Empty. This is simply a copy of the same bit\n\t\t\t\t\t\t\t\tin
        the STATUSART register."
    - !Field
      name: RESERVED
      bit_offset: 10
      bit_width: 6
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: RXCOUNT
      bit_offset: 16
      bit_width: 8
      description: "Receive FIFO Count. This is simply a copy of the same field\n\t\t\t\t\t\t\t\tin
        the STATUSART register, included here so an ISR can read all\n\t\t\t\t\t\t\t\tneeded
        status information in one read."
    - !Field
      name: TXCOUNT
      bit_offset: 24
      bit_width: 8
      description: "Transmit FIFO Available. This is simply a copy of the same\n\t\t\t\t\t\t\t\tfield
        in the STATUSART register, included here so an ISR can read\n\t\t\t\t\t\t\t\tall
        needed status information in one read."
  - !Register
    name: INTSTATUSART3
    addr: 0x1c039308
    description: USART0 interrupt status
    read_allowed: true
    write_allowed: false
    reset_value: 0x300
    fields:
    - !Field
      name: RXTH
      bit_offset: 0
      bit_width: 1
      description: "Receive FIFO Threshold. When 1, the receive FIFO threshold\n\t\t\t\t\t\t\t\thas
        been reached, and the related interrupt is\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: TXTH
      bit_offset: 1
      bit_width: 1
      description: "Transmit FIFO Threshold. When 1, the transmit FIFO\n\t\t\t\t\t\t\t\tthreshold
        has been reached, and the related interrupt is\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: RESERVED
      bit_offset: 2
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: RXTIMEOUT
      bit_offset: 4
      bit_width: 1
      description: "Receive Timeout. When 1, the receive FIFO has timed out,\n\t\t\t\t\t\t\t\tbased
        on the timeout configuration in the CFGUSART register, and the\n\t\t\t\t\t\t\t\trelated
        interrupt is enabled."
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: BUSERR
      bit_offset: 7
      bit_width: 1
      description: "Bus Error. This is simply a copy of the same bit in the\n\t\t\t\t\t\t\t\tSTATUSART
        register. The bus error interrupt is always\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: RXEMPTY
      bit_offset: 8
      bit_width: 1
      description: "Receive FIFO Empty. This is simply a copy of the same bit\n\t\t\t\t\t\t\t\tin
        the STATUSART register."
    - !Field
      name: TXEMPTY
      bit_offset: 9
      bit_width: 1
      description: "Transmit FIFO Empty. This is simply a copy of the same bit\n\t\t\t\t\t\t\t\tin
        the STATUSART register."
    - !Field
      name: RESERVED
      bit_offset: 10
      bit_width: 6
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: RXCOUNT
      bit_offset: 16
      bit_width: 8
      description: "Receive FIFO Count. This is simply a copy of the same field\n\t\t\t\t\t\t\t\tin
        the STATUSART register, included here so an ISR can read all\n\t\t\t\t\t\t\t\tneeded
        status information in one read."
    - !Field
      name: TXCOUNT
      bit_offset: 24
      bit_width: 8
      description: "Transmit FIFO Available. This is simply a copy of the same\n\t\t\t\t\t\t\t\tfield
        in the STATUSART register, included here so an ISR can read\n\t\t\t\t\t\t\t\tall
        needed status information in one read."
  - !Register
    name: CTLSETUSART0
    addr: 0x1c03900c
    description: "USART0 control read and set register. A complete value may be read\n\t\t\t\t\t\tfrom
      this register. Writing a 1 to any implemented bit position causes that\n\t\t\t\t\t\tbit
      to be set."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXTHINTEN
      bit_offset: 0
      bit_width: 1
      description: Receive FIFO Threshold Interrupt Enable.
    - !Field
      name: TXTHINTEN
      bit_offset: 1
      bit_width: 1
      description: Transmit FIFO Threshold Interrupt Enable.
    - !Field
      name: RESERVED
      bit_offset: 2
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: RXTIMEOUTINTEN
      bit_offset: 4
      bit_width: 1
      description: "Receive FIFO Timeout Interrupt Enable. When enabled, this\n\t\t\t\t\t\t\t\talso
        enables the timeout for this USART. Writing a 1 to this bit\n\t\t\t\t\t\t\t\tresets
        the USART timeout logic."
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 3
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: RXFLUSH
      bit_offset: 8
      bit_width: 1
      description: "Receive FIFO flush. Writing a 1 to this bit forces the\n\t\t\t\t\t\t\t\treceive
        FIFO to be empty."
    - !Field
      name: TXFLUSH
      bit_offset: 9
      bit_width: 1
      description: "Transmit FIFO flush. Writing a 1 to this bit forces the\n\t\t\t\t\t\t\t\ttransmit
        FIFO to be empty."
    - !Field
      name: RESERVED
      bit_offset: 10
      bit_width: 22
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: CTLSETUSART1
    addr: 0x1c03910c
    description: "USART0 control read and set register. A complete value may be read\n\t\t\t\t\t\tfrom
      this register. Writing a 1 to any implemented bit position causes that\n\t\t\t\t\t\tbit
      to be set."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXTHINTEN
      bit_offset: 0
      bit_width: 1
      description: Receive FIFO Threshold Interrupt Enable.
    - !Field
      name: TXTHINTEN
      bit_offset: 1
      bit_width: 1
      description: Transmit FIFO Threshold Interrupt Enable.
    - !Field
      name: RESERVED
      bit_offset: 2
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: RXTIMEOUTINTEN
      bit_offset: 4
      bit_width: 1
      description: "Receive FIFO Timeout Interrupt Enable. When enabled, this\n\t\t\t\t\t\t\t\talso
        enables the timeout for this USART. Writing a 1 to this bit\n\t\t\t\t\t\t\t\tresets
        the USART timeout logic."
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 3
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: RXFLUSH
      bit_offset: 8
      bit_width: 1
      description: "Receive FIFO flush. Writing a 1 to this bit forces the\n\t\t\t\t\t\t\t\treceive
        FIFO to be empty."
    - !Field
      name: TXFLUSH
      bit_offset: 9
      bit_width: 1
      description: "Transmit FIFO flush. Writing a 1 to this bit forces the\n\t\t\t\t\t\t\t\ttransmit
        FIFO to be empty."
    - !Field
      name: RESERVED
      bit_offset: 10
      bit_width: 22
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: CTLSETUSART2
    addr: 0x1c03920c
    description: "USART0 control read and set register. A complete value may be read\n\t\t\t\t\t\tfrom
      this register. Writing a 1 to any implemented bit position causes that\n\t\t\t\t\t\tbit
      to be set."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXTHINTEN
      bit_offset: 0
      bit_width: 1
      description: Receive FIFO Threshold Interrupt Enable.
    - !Field
      name: TXTHINTEN
      bit_offset: 1
      bit_width: 1
      description: Transmit FIFO Threshold Interrupt Enable.
    - !Field
      name: RESERVED
      bit_offset: 2
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: RXTIMEOUTINTEN
      bit_offset: 4
      bit_width: 1
      description: "Receive FIFO Timeout Interrupt Enable. When enabled, this\n\t\t\t\t\t\t\t\talso
        enables the timeout for this USART. Writing a 1 to this bit\n\t\t\t\t\t\t\t\tresets
        the USART timeout logic."
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 3
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: RXFLUSH
      bit_offset: 8
      bit_width: 1
      description: "Receive FIFO flush. Writing a 1 to this bit forces the\n\t\t\t\t\t\t\t\treceive
        FIFO to be empty."
    - !Field
      name: TXFLUSH
      bit_offset: 9
      bit_width: 1
      description: "Transmit FIFO flush. Writing a 1 to this bit forces the\n\t\t\t\t\t\t\t\ttransmit
        FIFO to be empty."
    - !Field
      name: RESERVED
      bit_offset: 10
      bit_width: 22
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: CTLSETUSART3
    addr: 0x1c03930c
    description: "USART0 control read and set register. A complete value may be read\n\t\t\t\t\t\tfrom
      this register. Writing a 1 to any implemented bit position causes that\n\t\t\t\t\t\tbit
      to be set."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXTHINTEN
      bit_offset: 0
      bit_width: 1
      description: Receive FIFO Threshold Interrupt Enable.
    - !Field
      name: TXTHINTEN
      bit_offset: 1
      bit_width: 1
      description: Transmit FIFO Threshold Interrupt Enable.
    - !Field
      name: RESERVED
      bit_offset: 2
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: RXTIMEOUTINTEN
      bit_offset: 4
      bit_width: 1
      description: "Receive FIFO Timeout Interrupt Enable. When enabled, this\n\t\t\t\t\t\t\t\talso
        enables the timeout for this USART. Writing a 1 to this bit\n\t\t\t\t\t\t\t\tresets
        the USART timeout logic."
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 3
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: RXFLUSH
      bit_offset: 8
      bit_width: 1
      description: "Receive FIFO flush. Writing a 1 to this bit forces the\n\t\t\t\t\t\t\t\treceive
        FIFO to be empty."
    - !Field
      name: TXFLUSH
      bit_offset: 9
      bit_width: 1
      description: "Transmit FIFO flush. Writing a 1 to this bit forces the\n\t\t\t\t\t\t\t\ttransmit
        FIFO to be empty."
    - !Field
      name: RESERVED
      bit_offset: 10
      bit_width: 22
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: CTLCLRUSART0
    addr: 0x1c039010
    description: "USART0 control clear register. Writing a 1 to any implemented bit\n\t\t\t\t\t\tposition
      causes the corresponding bit in the related CTLSET register to be\n\t\t\t\t\t\tcleared."
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: RXTHINTCLR
      bit_offset: 0
      bit_width: 1
      description: Receive FIFO Threshold Interrupt clear.
    - !Field
      name: TXTHINTCLR
      bit_offset: 1
      bit_width: 1
      description: Transmit FIFO Threshold Interrupt clear.
    - !Field
      name: RESERVED
      bit_offset: 2
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: RXTIMEOUTINTCLR
      bit_offset: 4
      bit_width: 1
      description: Receive FIFO Time-out Interrupt clear.
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 3
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: RXFLUSHCLR
      bit_offset: 8
      bit_width: 1
      description: Receive FIFO flush clear.
    - !Field
      name: TXFLUSHCLR
      bit_offset: 9
      bit_width: 1
      description: Transmit FIFO flush clear.
    - !Field
      name: RESERVED
      bit_offset: 10
      bit_width: 22
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: CTLCLRUSART1
    addr: 0x1c039110
    description: "USART0 control clear register. Writing a 1 to any implemented bit\n\t\t\t\t\t\tposition
      causes the corresponding bit in the related CTLSET register to be\n\t\t\t\t\t\tcleared."
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: RXTHINTCLR
      bit_offset: 0
      bit_width: 1
      description: Receive FIFO Threshold Interrupt clear.
    - !Field
      name: TXTHINTCLR
      bit_offset: 1
      bit_width: 1
      description: Transmit FIFO Threshold Interrupt clear.
    - !Field
      name: RESERVED
      bit_offset: 2
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: RXTIMEOUTINTCLR
      bit_offset: 4
      bit_width: 1
      description: Receive FIFO Time-out Interrupt clear.
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 3
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: RXFLUSHCLR
      bit_offset: 8
      bit_width: 1
      description: Receive FIFO flush clear.
    - !Field
      name: TXFLUSHCLR
      bit_offset: 9
      bit_width: 1
      description: Transmit FIFO flush clear.
    - !Field
      name: RESERVED
      bit_offset: 10
      bit_width: 22
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: CTLCLRUSART2
    addr: 0x1c039210
    description: "USART0 control clear register. Writing a 1 to any implemented bit\n\t\t\t\t\t\tposition
      causes the corresponding bit in the related CTLSET register to be\n\t\t\t\t\t\tcleared."
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: RXTHINTCLR
      bit_offset: 0
      bit_width: 1
      description: Receive FIFO Threshold Interrupt clear.
    - !Field
      name: TXTHINTCLR
      bit_offset: 1
      bit_width: 1
      description: Transmit FIFO Threshold Interrupt clear.
    - !Field
      name: RESERVED
      bit_offset: 2
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: RXTIMEOUTINTCLR
      bit_offset: 4
      bit_width: 1
      description: Receive FIFO Time-out Interrupt clear.
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 3
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: RXFLUSHCLR
      bit_offset: 8
      bit_width: 1
      description: Receive FIFO flush clear.
    - !Field
      name: TXFLUSHCLR
      bit_offset: 9
      bit_width: 1
      description: Transmit FIFO flush clear.
    - !Field
      name: RESERVED
      bit_offset: 10
      bit_width: 22
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: CTLCLRUSART3
    addr: 0x1c039310
    description: "USART0 control clear register. Writing a 1 to any implemented bit\n\t\t\t\t\t\tposition
      causes the corresponding bit in the related CTLSET register to be\n\t\t\t\t\t\tcleared."
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: RXTHINTCLR
      bit_offset: 0
      bit_width: 1
      description: Receive FIFO Threshold Interrupt clear.
    - !Field
      name: TXTHINTCLR
      bit_offset: 1
      bit_width: 1
      description: Transmit FIFO Threshold Interrupt clear.
    - !Field
      name: RESERVED
      bit_offset: 2
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: RXTIMEOUTINTCLR
      bit_offset: 4
      bit_width: 1
      description: Receive FIFO Time-out Interrupt clear.
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 3
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: RXFLUSHCLR
      bit_offset: 8
      bit_width: 1
      description: Receive FIFO flush clear.
    - !Field
      name: TXFLUSHCLR
      bit_offset: 9
      bit_width: 1
      description: Transmit FIFO flush clear.
    - !Field
      name: RESERVED
      bit_offset: 10
      bit_width: 22
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: RXDATUSART0
    addr: 0x1c039014
    description: USART0 received data
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDAT
      bit_offset: 0
      bit_width: 9
      description: "The UART Receiver Data register contains the next received\n\t\t\t\t\t\t\t\tcharacter.
        The number of bits that are relevant depends on the UART\n\t\t\t\t\t\t\t\tconfiguration
        settings."
    - !Field
      name: RESERVED
      bit_offset: 9
      bit_width: 23
      description: "Reserved, the value read from a reserved bit is not\n\t\t\t\t\t\t\t\tdefined."
  - !Register
    name: RXDATUSART1
    addr: 0x1c039114
    description: USART0 received data
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDAT
      bit_offset: 0
      bit_width: 9
      description: "The UART Receiver Data register contains the next received\n\t\t\t\t\t\t\t\tcharacter.
        The number of bits that are relevant depends on the UART\n\t\t\t\t\t\t\t\tconfiguration
        settings."
    - !Field
      name: RESERVED
      bit_offset: 9
      bit_width: 23
      description: "Reserved, the value read from a reserved bit is not\n\t\t\t\t\t\t\t\tdefined."
  - !Register
    name: RXDATUSART2
    addr: 0x1c039214
    description: USART0 received data
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDAT
      bit_offset: 0
      bit_width: 9
      description: "The UART Receiver Data register contains the next received\n\t\t\t\t\t\t\t\tcharacter.
        The number of bits that are relevant depends on the UART\n\t\t\t\t\t\t\t\tconfiguration
        settings."
    - !Field
      name: RESERVED
      bit_offset: 9
      bit_width: 23
      description: "Reserved, the value read from a reserved bit is not\n\t\t\t\t\t\t\t\tdefined."
  - !Register
    name: RXDATUSART3
    addr: 0x1c039314
    description: USART0 received data
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDAT
      bit_offset: 0
      bit_width: 9
      description: "The UART Receiver Data register contains the next received\n\t\t\t\t\t\t\t\tcharacter.
        The number of bits that are relevant depends on the UART\n\t\t\t\t\t\t\t\tconfiguration
        settings."
    - !Field
      name: RESERVED
      bit_offset: 9
      bit_width: 23
      description: "Reserved, the value read from a reserved bit is not\n\t\t\t\t\t\t\t\tdefined."
  - !Register
    name: RXDATSTATUSART0
    addr: 0x1c039018
    description: USART0 received data with status
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDAT
      bit_offset: 0
      bit_width: 9
      description: "The UART Receiver Data register contains the next received\n\t\t\t\t\t\t\t\tcharacter.
        The number of bits that are relevant depends on the UART\n\t\t\t\t\t\t\t\tconfiguration
        settings."
    - !Field
      name: RESERVED
      bit_offset: 9
      bit_width: 4
      description: "Reserved, the value read from a reserved bit is not\n\t\t\t\t\t\t\t\tdefined."
    - !Field
      name: FRAMERR
      bit_offset: 13
      bit_width: 1
      description: "Framing Error status flag. This bit is valid when there is\n\t\t\t\t\t\t\t\ta
        character to be read in the RXDAT register and reflects the status\n\t\t\t\t\t\t\t\tof
        that character. This bit will set when the character in RXDAT was\n\t\t\t\t\t\t\t\treceived
        with a missing stop bit at the expected location. This\n\t\t\t\t\t\t\t\tcould
        be an indication of a baud rate or configuration mismatch with\n\t\t\t\t\t\t\t\tthe
        transmitting source."
    - !Field
      name: PARITYERR
      bit_offset: 14
      bit_width: 1
      description: "Parity Error status flag. This bit is valid when there is a\n\t\t\t\t\t\t\t\tcharacter
        to be read in the RXDAT register and reflects the status\n\t\t\t\t\t\t\t\tof
        that character. This bit will be set when a parity error is\n\t\t\t\t\t\t\t\tdetected
        in a received character."
    - !Field
      name: RXNOISE
      bit_offset: 15
      bit_width: 1
      description: Received Noise flag.
    - !Field
      name: RESERVED
      bit_offset: 16
      bit_width: 16
      description: "Reserved, the value read from a reserved bit is not\n\t\t\t\t\t\t\t\tdefined."
  - !Register
    name: RXDATSTATUSART1
    addr: 0x1c039118
    description: USART0 received data with status
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDAT
      bit_offset: 0
      bit_width: 9
      description: "The UART Receiver Data register contains the next received\n\t\t\t\t\t\t\t\tcharacter.
        The number of bits that are relevant depends on the UART\n\t\t\t\t\t\t\t\tconfiguration
        settings."
    - !Field
      name: RESERVED
      bit_offset: 9
      bit_width: 4
      description: "Reserved, the value read from a reserved bit is not\n\t\t\t\t\t\t\t\tdefined."
    - !Field
      name: FRAMERR
      bit_offset: 13
      bit_width: 1
      description: "Framing Error status flag. This bit is valid when there is\n\t\t\t\t\t\t\t\ta
        character to be read in the RXDAT register and reflects the status\n\t\t\t\t\t\t\t\tof
        that character. This bit will set when the character in RXDAT was\n\t\t\t\t\t\t\t\treceived
        with a missing stop bit at the expected location. This\n\t\t\t\t\t\t\t\tcould
        be an indication of a baud rate or configuration mismatch with\n\t\t\t\t\t\t\t\tthe
        transmitting source."
    - !Field
      name: PARITYERR
      bit_offset: 14
      bit_width: 1
      description: "Parity Error status flag. This bit is valid when there is a\n\t\t\t\t\t\t\t\tcharacter
        to be read in the RXDAT register and reflects the status\n\t\t\t\t\t\t\t\tof
        that character. This bit will be set when a parity error is\n\t\t\t\t\t\t\t\tdetected
        in a received character."
    - !Field
      name: RXNOISE
      bit_offset: 15
      bit_width: 1
      description: Received Noise flag.
    - !Field
      name: RESERVED
      bit_offset: 16
      bit_width: 16
      description: "Reserved, the value read from a reserved bit is not\n\t\t\t\t\t\t\t\tdefined."
  - !Register
    name: RXDATSTATUSART2
    addr: 0x1c039218
    description: USART0 received data with status
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDAT
      bit_offset: 0
      bit_width: 9
      description: "The UART Receiver Data register contains the next received\n\t\t\t\t\t\t\t\tcharacter.
        The number of bits that are relevant depends on the UART\n\t\t\t\t\t\t\t\tconfiguration
        settings."
    - !Field
      name: RESERVED
      bit_offset: 9
      bit_width: 4
      description: "Reserved, the value read from a reserved bit is not\n\t\t\t\t\t\t\t\tdefined."
    - !Field
      name: FRAMERR
      bit_offset: 13
      bit_width: 1
      description: "Framing Error status flag. This bit is valid when there is\n\t\t\t\t\t\t\t\ta
        character to be read in the RXDAT register and reflects the status\n\t\t\t\t\t\t\t\tof
        that character. This bit will set when the character in RXDAT was\n\t\t\t\t\t\t\t\treceived
        with a missing stop bit at the expected location. This\n\t\t\t\t\t\t\t\tcould
        be an indication of a baud rate or configuration mismatch with\n\t\t\t\t\t\t\t\tthe
        transmitting source."
    - !Field
      name: PARITYERR
      bit_offset: 14
      bit_width: 1
      description: "Parity Error status flag. This bit is valid when there is a\n\t\t\t\t\t\t\t\tcharacter
        to be read in the RXDAT register and reflects the status\n\t\t\t\t\t\t\t\tof
        that character. This bit will be set when a parity error is\n\t\t\t\t\t\t\t\tdetected
        in a received character."
    - !Field
      name: RXNOISE
      bit_offset: 15
      bit_width: 1
      description: Received Noise flag.
    - !Field
      name: RESERVED
      bit_offset: 16
      bit_width: 16
      description: "Reserved, the value read from a reserved bit is not\n\t\t\t\t\t\t\t\tdefined."
  - !Register
    name: RXDATSTATUSART3
    addr: 0x1c039318
    description: USART0 received data with status
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDAT
      bit_offset: 0
      bit_width: 9
      description: "The UART Receiver Data register contains the next received\n\t\t\t\t\t\t\t\tcharacter.
        The number of bits that are relevant depends on the UART\n\t\t\t\t\t\t\t\tconfiguration
        settings."
    - !Field
      name: RESERVED
      bit_offset: 9
      bit_width: 4
      description: "Reserved, the value read from a reserved bit is not\n\t\t\t\t\t\t\t\tdefined."
    - !Field
      name: FRAMERR
      bit_offset: 13
      bit_width: 1
      description: "Framing Error status flag. This bit is valid when there is\n\t\t\t\t\t\t\t\ta
        character to be read in the RXDAT register and reflects the status\n\t\t\t\t\t\t\t\tof
        that character. This bit will set when the character in RXDAT was\n\t\t\t\t\t\t\t\treceived
        with a missing stop bit at the expected location. This\n\t\t\t\t\t\t\t\tcould
        be an indication of a baud rate or configuration mismatch with\n\t\t\t\t\t\t\t\tthe
        transmitting source."
    - !Field
      name: PARITYERR
      bit_offset: 14
      bit_width: 1
      description: "Parity Error status flag. This bit is valid when there is a\n\t\t\t\t\t\t\t\tcharacter
        to be read in the RXDAT register and reflects the status\n\t\t\t\t\t\t\t\tof
        that character. This bit will be set when a parity error is\n\t\t\t\t\t\t\t\tdetected
        in a received character."
    - !Field
      name: RXNOISE
      bit_offset: 15
      bit_width: 1
      description: Received Noise flag.
    - !Field
      name: RESERVED
      bit_offset: 16
      bit_width: 16
      description: "Reserved, the value read from a reserved bit is not\n\t\t\t\t\t\t\t\tdefined."
  - !Register
    name: TXDATUSART0
    addr: 0x1c03901c
    description: USART0 transmit data
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TXDAT
      bit_offset: 0
      bit_width: 9
      description: "Writing to the UART Transmit Data Register causes the data\n\t\t\t\t\t\t\t\tto
        be transmitted as soon as the transmit shift register is\n\t\t\t\t\t\t\t\tavailable
        and the condition for transmitting data is met: TXDIS bit\n\t\t\t\t\t\t\t\t=
        0."
    - !Field
      name: RESERVED
      bit_offset: 9
      bit_width: 23
      description: Reserved. Only zero should be written.
  - !Register
    name: TXDATUSART1
    addr: 0x1c03911c
    description: USART0 transmit data
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TXDAT
      bit_offset: 0
      bit_width: 9
      description: "Writing to the UART Transmit Data Register causes the data\n\t\t\t\t\t\t\t\tto
        be transmitted as soon as the transmit shift register is\n\t\t\t\t\t\t\t\tavailable
        and the condition for transmitting data is met: TXDIS bit\n\t\t\t\t\t\t\t\t=
        0."
    - !Field
      name: RESERVED
      bit_offset: 9
      bit_width: 23
      description: Reserved. Only zero should be written.
  - !Register
    name: TXDATUSART2
    addr: 0x1c03921c
    description: USART0 transmit data
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TXDAT
      bit_offset: 0
      bit_width: 9
      description: "Writing to the UART Transmit Data Register causes the data\n\t\t\t\t\t\t\t\tto
        be transmitted as soon as the transmit shift register is\n\t\t\t\t\t\t\t\tavailable
        and the condition for transmitting data is met: TXDIS bit\n\t\t\t\t\t\t\t\t=
        0."
    - !Field
      name: RESERVED
      bit_offset: 9
      bit_width: 23
      description: Reserved. Only zero should be written.
  - !Register
    name: TXDATUSART3
    addr: 0x1c03931c
    description: USART0 transmit data
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TXDAT
      bit_offset: 0
      bit_width: 9
      description: "Writing to the UART Transmit Data Register causes the data\n\t\t\t\t\t\t\t\tto
        be transmitted as soon as the transmit shift register is\n\t\t\t\t\t\t\t\tavailable
        and the condition for transmitting data is met: TXDIS bit\n\t\t\t\t\t\t\t\t=
        0."
    - !Field
      name: RESERVED
      bit_offset: 9
      bit_width: 23
      description: Reserved. Only zero should be written.
  - !Register
    name: CFGSPI0
    addr: 0x1c03a000
    description: SPI0 configuration
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RESERVED
      bit_offset: 0
      bit_width: 4
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TIMEOUTCONTONWRITE
      bit_offset: 4
      bit_width: 1
      description: "Timeout Continue On Write. When 0, the timeout for the\n\t\t\t\t\t\t\t\trelated
        peripheral is reset every time data is transferred from the\n\t\t\t\t\t\t\t\tperipheral
        into the receive FIFO. When 1, the timeout for the\n\t\t\t\t\t\t\t\trelated
        peripheral is not reset every time data is transferred into\n\t\t\t\t\t\t\t\tthe
        receive FIFO. This allows the timeout to be applied to\n\t\t\t\t\t\t\t\taccumulated
        data, perhaps related to the FIFO\n\t\t\t\t\t\t\t\tthreshold."
    - !Field
      name: TIMEOUTCONTONEMPTY
      bit_offset: 5
      bit_width: 1
      description: "Timeout Continue On Empty. When 0, the timeout for the\n\t\t\t\t\t\t\t\trelated
        peripheral is reset when the receive FIFO becomes empty.\n\t\t\t\t\t\t\t\tWhen
        1, the timeout for the related peripheral is not reset when the\n\t\t\t\t\t\t\t\treceive
        FIFO becomes empty. This allows the timeout to be used to\n\t\t\t\t\t\t\t\tflag
        idle peripherals, and could potentially be used to indicate the\n\t\t\t\t\t\t\t\tend
        of a transmission of indeterminate length."
    - !Field
      name: RESERVED
      bit_offset: 6
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TIMEOUTBASE
      bit_offset: 8
      bit_width: 4
      description: "Specifies the least significant timer bit to compare to\n\t\t\t\t\t\t\t\tTimeoutValue.
        Value can be 0 through 15."
    - !Field
      name: TIMEOUTVALUE
      bit_offset: 12
      bit_width: 4
      description: "Specifies the maximum time value for timeout at the timer\n\t\t\t\t\t\t\t\tposition
        identified by TimeoutBase. Minimum time TimeoutValue - 1.\n\t\t\t\t\t\t\t\tTimeoutValue
        should not be 0 or 1 when timeout is\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: RXTHRESHOLD
      bit_offset: 16
      bit_width: 8
      description: "Receive FIFO Threshold. The System FIFO indicates that the\n\t\t\t\t\t\t\t\tthreshold
        has been reached when the number of entries in the receive\n\t\t\t\t\t\t\t\tFIFO
        is greater than this value. For example, when RxThreshold = 0,\n\t\t\t\t\t\t\t\tthe
        threshold is exceeded when there is at least one entry in the\n\t\t\t\t\t\t\t\treceive
        FIFO. An interrupt can be generated when the RxThreshold has\n\t\t\t\t\t\t\t\tbeen
        reached, but has no effect on DMA requests, which are generated\n\t\t\t\t\t\t\t\twhenever
        the receiver FIFO is not empty."
    - !Field
      name: TXTHRESHOLD
      bit_offset: 24
      bit_width: 8
      description: "Transmit FIFO Threshold. The System FIFO indicates that the\n\t\t\t\t\t\t\t\tthreshold
        has been reached when the number of free entries in the\n\t\t\t\t\t\t\t\ttransmit
        FIFO is less than or equal to this value. For example, when\n\t\t\t\t\t\t\t\tTxThreshold
        = 0, the threshold is exceeded when there is at least\n\t\t\t\t\t\t\t\tone
        free entry in the transmit FIFO. An interrupt can be generated\n\t\t\t\t\t\t\t\twhen
        the TxThreshold has been reached, but has no effect on DMA\n\t\t\t\t\t\t\t\trequests,
        which are generated whenever the transmit FIFO has any\n\t\t\t\t\t\t\t\tfree
        entries."
  - !Register
    name: CFGSPI1
    addr: 0x1c03a100
    description: SPI0 configuration
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RESERVED
      bit_offset: 0
      bit_width: 4
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TIMEOUTCONTONWRITE
      bit_offset: 4
      bit_width: 1
      description: "Timeout Continue On Write. When 0, the timeout for the\n\t\t\t\t\t\t\t\trelated
        peripheral is reset every time data is transferred from the\n\t\t\t\t\t\t\t\tperipheral
        into the receive FIFO. When 1, the timeout for the\n\t\t\t\t\t\t\t\trelated
        peripheral is not reset every time data is transferred into\n\t\t\t\t\t\t\t\tthe
        receive FIFO. This allows the timeout to be applied to\n\t\t\t\t\t\t\t\taccumulated
        data, perhaps related to the FIFO\n\t\t\t\t\t\t\t\tthreshold."
    - !Field
      name: TIMEOUTCONTONEMPTY
      bit_offset: 5
      bit_width: 1
      description: "Timeout Continue On Empty. When 0, the timeout for the\n\t\t\t\t\t\t\t\trelated
        peripheral is reset when the receive FIFO becomes empty.\n\t\t\t\t\t\t\t\tWhen
        1, the timeout for the related peripheral is not reset when the\n\t\t\t\t\t\t\t\treceive
        FIFO becomes empty. This allows the timeout to be used to\n\t\t\t\t\t\t\t\tflag
        idle peripherals, and could potentially be used to indicate the\n\t\t\t\t\t\t\t\tend
        of a transmission of indeterminate length."
    - !Field
      name: RESERVED
      bit_offset: 6
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TIMEOUTBASE
      bit_offset: 8
      bit_width: 4
      description: "Specifies the least significant timer bit to compare to\n\t\t\t\t\t\t\t\tTimeoutValue.
        Value can be 0 through 15."
    - !Field
      name: TIMEOUTVALUE
      bit_offset: 12
      bit_width: 4
      description: "Specifies the maximum time value for timeout at the timer\n\t\t\t\t\t\t\t\tposition
        identified by TimeoutBase. Minimum time TimeoutValue - 1.\n\t\t\t\t\t\t\t\tTimeoutValue
        should not be 0 or 1 when timeout is\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: RXTHRESHOLD
      bit_offset: 16
      bit_width: 8
      description: "Receive FIFO Threshold. The System FIFO indicates that the\n\t\t\t\t\t\t\t\tthreshold
        has been reached when the number of entries in the receive\n\t\t\t\t\t\t\t\tFIFO
        is greater than this value. For example, when RxThreshold = 0,\n\t\t\t\t\t\t\t\tthe
        threshold is exceeded when there is at least one entry in the\n\t\t\t\t\t\t\t\treceive
        FIFO. An interrupt can be generated when the RxThreshold has\n\t\t\t\t\t\t\t\tbeen
        reached, but has no effect on DMA requests, which are generated\n\t\t\t\t\t\t\t\twhenever
        the receiver FIFO is not empty."
    - !Field
      name: TXTHRESHOLD
      bit_offset: 24
      bit_width: 8
      description: "Transmit FIFO Threshold. The System FIFO indicates that the\n\t\t\t\t\t\t\t\tthreshold
        has been reached when the number of free entries in the\n\t\t\t\t\t\t\t\ttransmit
        FIFO is less than or equal to this value. For example, when\n\t\t\t\t\t\t\t\tTxThreshold
        = 0, the threshold is exceeded when there is at least\n\t\t\t\t\t\t\t\tone
        free entry in the transmit FIFO. An interrupt can be generated\n\t\t\t\t\t\t\t\twhen
        the TxThreshold has been reached, but has no effect on DMA\n\t\t\t\t\t\t\t\trequests,
        which are generated whenever the transmit FIFO has any\n\t\t\t\t\t\t\t\tfree
        entries."
  - !Register
    name: STATSPI0
    addr: 0x1c03a004
    description: SPI0 status
    read_allowed: true
    write_allowed: true
    reset_value: 0x300
    fields:
    - !Field
      name: RXTH
      bit_offset: 0
      bit_width: 1
      description: "Receive FIFO Threshold. When 1, the receive FIFO threshold\n\t\t\t\t\t\t\t\thas
        been reached. This is a read-only bit."
    - !Field
      name: TXTH
      bit_offset: 1
      bit_width: 1
      description: "Transmit FIFO Threshold. When 1, the transmit FIFO\n\t\t\t\t\t\t\t\tthreshold
        has been reached. This is a read-only bit."
    - !Field
      name: RESERVED
      bit_offset: 2
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: RXTIMEOUT
      bit_offset: 4
      bit_width: 1
      description: "Receive FIFO Timeout. When 1, the receive FIFO has timed\n\t\t\t\t\t\t\t\tout,
        based on the timeout configuration in the CFGSPI register. The\n\t\t\t\t\t\t\t\ttimeout
        condition can be cleared by writing a 1 to this bit, by\n\t\t\t\t\t\t\t\tenabling
        or disabling the timeout interrupt, or by writing a 1 to\n\t\t\t\t\t\t\t\tthe
        timeout interrupt enable."
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: BUSERR
      bit_offset: 7
      bit_width: 1
      description: "Bus Error. When 1, a bus error has occurred while\n\t\t\t\t\t\t\t\tprocessing
        data for SPI. The bus error flag can be cleared by\n\t\t\t\t\t\t\t\twriting
        a 1 to this bit."
    - !Field
      name: RXEMPTY
      bit_offset: 8
      bit_width: 1
      description: "Receive FIFO Empty. When 1, the receive FIFO is currently\n\t\t\t\t\t\t\t\tempty.
        This is a read-only bit."
    - !Field
      name: TXEMPTY
      bit_offset: 9
      bit_width: 1
      description: "Transmit FIFO Empty. When 1, the transmit FIFO is currently\n\t\t\t\t\t\t\t\tempty.
        This is a read-only bit."
    - !Field
      name: RESERVED
      bit_offset: 10
      bit_width: 6
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: RXCOUNT
      bit_offset: 16
      bit_width: 8
      description: "Receive FIFO Count. Indicates how many entries may be read\n\t\t\t\t\t\t\t\tfrom
        the receive FIFO. 0 = FIFO empty. This is a read-only\n\t\t\t\t\t\t\t\tfield."
    - !Field
      name: TXCOUNT
      bit_offset: 24
      bit_width: 8
      description: "Transmit FIFO Count. Indicates how many entries may be\n\t\t\t\t\t\t\t\twritten
        to the transmit FIFO. 0 = FIFO full. This is a read-only\n\t\t\t\t\t\t\t\tfield
        that is valid only when the TxFIFO is fully configured and\n\t\t\t\t\t\t\t\tenabled."
  - !Register
    name: STATSPI1
    addr: 0x1c03a104
    description: SPI0 status
    read_allowed: true
    write_allowed: true
    reset_value: 0x300
    fields:
    - !Field
      name: RXTH
      bit_offset: 0
      bit_width: 1
      description: "Receive FIFO Threshold. When 1, the receive FIFO threshold\n\t\t\t\t\t\t\t\thas
        been reached. This is a read-only bit."
    - !Field
      name: TXTH
      bit_offset: 1
      bit_width: 1
      description: "Transmit FIFO Threshold. When 1, the transmit FIFO\n\t\t\t\t\t\t\t\tthreshold
        has been reached. This is a read-only bit."
    - !Field
      name: RESERVED
      bit_offset: 2
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: RXTIMEOUT
      bit_offset: 4
      bit_width: 1
      description: "Receive FIFO Timeout. When 1, the receive FIFO has timed\n\t\t\t\t\t\t\t\tout,
        based on the timeout configuration in the CFGSPI register. The\n\t\t\t\t\t\t\t\ttimeout
        condition can be cleared by writing a 1 to this bit, by\n\t\t\t\t\t\t\t\tenabling
        or disabling the timeout interrupt, or by writing a 1 to\n\t\t\t\t\t\t\t\tthe
        timeout interrupt enable."
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: BUSERR
      bit_offset: 7
      bit_width: 1
      description: "Bus Error. When 1, a bus error has occurred while\n\t\t\t\t\t\t\t\tprocessing
        data for SPI. The bus error flag can be cleared by\n\t\t\t\t\t\t\t\twriting
        a 1 to this bit."
    - !Field
      name: RXEMPTY
      bit_offset: 8
      bit_width: 1
      description: "Receive FIFO Empty. When 1, the receive FIFO is currently\n\t\t\t\t\t\t\t\tempty.
        This is a read-only bit."
    - !Field
      name: TXEMPTY
      bit_offset: 9
      bit_width: 1
      description: "Transmit FIFO Empty. When 1, the transmit FIFO is currently\n\t\t\t\t\t\t\t\tempty.
        This is a read-only bit."
    - !Field
      name: RESERVED
      bit_offset: 10
      bit_width: 6
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: RXCOUNT
      bit_offset: 16
      bit_width: 8
      description: "Receive FIFO Count. Indicates how many entries may be read\n\t\t\t\t\t\t\t\tfrom
        the receive FIFO. 0 = FIFO empty. This is a read-only\n\t\t\t\t\t\t\t\tfield."
    - !Field
      name: TXCOUNT
      bit_offset: 24
      bit_width: 8
      description: "Transmit FIFO Count. Indicates how many entries may be\n\t\t\t\t\t\t\t\twritten
        to the transmit FIFO. 0 = FIFO full. This is a read-only\n\t\t\t\t\t\t\t\tfield
        that is valid only when the TxFIFO is fully configured and\n\t\t\t\t\t\t\t\tenabled."
  - !Register
    name: INTSTATSPI0
    addr: 0x1c03a008
    description: SPI0 interrupt status
    read_allowed: true
    write_allowed: false
    reset_value: 0x300
    fields:
    - !Field
      name: RXTH
      bit_offset: 0
      bit_width: 1
      description: "Receive FIFO Threshold. When 1, the receive FIFO threshold\n\t\t\t\t\t\t\t\thas
        been reached, and the related interrupt is\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: TXTH
      bit_offset: 1
      bit_width: 1
      description: "Transmit FIFO Threshold. When 1, the transmit FIFO\n\t\t\t\t\t\t\t\tthreshold
        has been reached, and the related interrupt is\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: RESERVED
      bit_offset: 2
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: RXTIMEOUT
      bit_offset: 4
      bit_width: 1
      description: "Receive Timeout. When 1, the receive FIFO has timed out,\n\t\t\t\t\t\t\t\tbased
        on the timeout configuration in the CFGSPI register, and the\n\t\t\t\t\t\t\t\trelated
        interrupt is enabled."
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: BUSERR
      bit_offset: 7
      bit_width: 1
      description: "Bus Error. This is simply a copy of the same bit in the\n\t\t\t\t\t\t\t\tSTATSPI
        register. The bus error interrupt is always\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: RXEMPTY
      bit_offset: 8
      bit_width: 1
      description: "Receive FIFO Empty. This is simply a copy of the same bit\n\t\t\t\t\t\t\t\tin
        the STATSPI register."
    - !Field
      name: TXEMPTY
      bit_offset: 9
      bit_width: 1
      description: "Transmit FIFO Empty. This is simply a copy of the same bit\n\t\t\t\t\t\t\t\tin
        the STATSPI register."
    - !Field
      name: RESERVED
      bit_offset: 10
      bit_width: 6
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: RXCOUNT
      bit_offset: 16
      bit_width: 8
      description: "Receive FIFO Count. This is simply a copy of the same field\n\t\t\t\t\t\t\t\tin
        the STATSPI register, included here so an ISR can read all needed\n\t\t\t\t\t\t\t\tstatus
        information in one read."
    - !Field
      name: TXCOUNT
      bit_offset: 24
      bit_width: 8
      description: "Transmit FIFO Available. This is simply a copy of the same\n\t\t\t\t\t\t\t\tfield
        in the STATSPI register, included here so an ISR can read all\n\t\t\t\t\t\t\t\tneeded
        status information in one read."
  - !Register
    name: INTSTATSPI1
    addr: 0x1c03a108
    description: SPI0 interrupt status
    read_allowed: true
    write_allowed: false
    reset_value: 0x300
    fields:
    - !Field
      name: RXTH
      bit_offset: 0
      bit_width: 1
      description: "Receive FIFO Threshold. When 1, the receive FIFO threshold\n\t\t\t\t\t\t\t\thas
        been reached, and the related interrupt is\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: TXTH
      bit_offset: 1
      bit_width: 1
      description: "Transmit FIFO Threshold. When 1, the transmit FIFO\n\t\t\t\t\t\t\t\tthreshold
        has been reached, and the related interrupt is\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: RESERVED
      bit_offset: 2
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: RXTIMEOUT
      bit_offset: 4
      bit_width: 1
      description: "Receive Timeout. When 1, the receive FIFO has timed out,\n\t\t\t\t\t\t\t\tbased
        on the timeout configuration in the CFGSPI register, and the\n\t\t\t\t\t\t\t\trelated
        interrupt is enabled."
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: BUSERR
      bit_offset: 7
      bit_width: 1
      description: "Bus Error. This is simply a copy of the same bit in the\n\t\t\t\t\t\t\t\tSTATSPI
        register. The bus error interrupt is always\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: RXEMPTY
      bit_offset: 8
      bit_width: 1
      description: "Receive FIFO Empty. This is simply a copy of the same bit\n\t\t\t\t\t\t\t\tin
        the STATSPI register."
    - !Field
      name: TXEMPTY
      bit_offset: 9
      bit_width: 1
      description: "Transmit FIFO Empty. This is simply a copy of the same bit\n\t\t\t\t\t\t\t\tin
        the STATSPI register."
    - !Field
      name: RESERVED
      bit_offset: 10
      bit_width: 6
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: RXCOUNT
      bit_offset: 16
      bit_width: 8
      description: "Receive FIFO Count. This is simply a copy of the same field\n\t\t\t\t\t\t\t\tin
        the STATSPI register, included here so an ISR can read all needed\n\t\t\t\t\t\t\t\tstatus
        information in one read."
    - !Field
      name: TXCOUNT
      bit_offset: 24
      bit_width: 8
      description: "Transmit FIFO Available. This is simply a copy of the same\n\t\t\t\t\t\t\t\tfield
        in the STATSPI register, included here so an ISR can read all\n\t\t\t\t\t\t\t\tneeded
        status information in one read."
  - !Register
    name: CTLSETSPI0
    addr: 0x1c03a00c
    description: "SPI0 control read and set register. A complete value may be read\n\t\t\t\t\t\tfrom
      this register. Writing a 1 to any implemented bit position causes that\n\t\t\t\t\t\tbit
      to be set."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXTHINTEN
      bit_offset: 0
      bit_width: 1
      description: Receive FIFO Threshold Interrupt Enable.
    - !Field
      name: TXTHINTEN
      bit_offset: 1
      bit_width: 1
      description: Transmit FIFO Threshold Interrupt Enable.
    - !Field
      name: RESERVED
      bit_offset: 2
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: RXTIMEOUTINTEN
      bit_offset: 4
      bit_width: 1
      description: "Receive FIFO Timeout Interrupt Enable. When enabled, this\n\t\t\t\t\t\t\t\talso
        enables the timeout for this SPI. Writing a 1 to this bit\n\t\t\t\t\t\t\t\tresets
        the SPI timeout logic."
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 3
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: RXFLUSH
      bit_offset: 8
      bit_width: 1
      description: "Receive FIFO flush. Writing a 1 to this bit forces the\n\t\t\t\t\t\t\t\treceive
        FIFO to be empty."
    - !Field
      name: TXFLUSH
      bit_offset: 9
      bit_width: 1
      description: "Transmit FIFO flush. Writing a 1 to this bit forces the\n\t\t\t\t\t\t\t\ttransmit
        FIFO to be empty."
    - !Field
      name: RESERVED
      bit_offset: 10
      bit_width: 22
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: CTLSETSPI1
    addr: 0x1c03a10c
    description: "SPI0 control read and set register. A complete value may be read\n\t\t\t\t\t\tfrom
      this register. Writing a 1 to any implemented bit position causes that\n\t\t\t\t\t\tbit
      to be set."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXTHINTEN
      bit_offset: 0
      bit_width: 1
      description: Receive FIFO Threshold Interrupt Enable.
    - !Field
      name: TXTHINTEN
      bit_offset: 1
      bit_width: 1
      description: Transmit FIFO Threshold Interrupt Enable.
    - !Field
      name: RESERVED
      bit_offset: 2
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: RXTIMEOUTINTEN
      bit_offset: 4
      bit_width: 1
      description: "Receive FIFO Timeout Interrupt Enable. When enabled, this\n\t\t\t\t\t\t\t\talso
        enables the timeout for this SPI. Writing a 1 to this bit\n\t\t\t\t\t\t\t\tresets
        the SPI timeout logic."
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 3
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: RXFLUSH
      bit_offset: 8
      bit_width: 1
      description: "Receive FIFO flush. Writing a 1 to this bit forces the\n\t\t\t\t\t\t\t\treceive
        FIFO to be empty."
    - !Field
      name: TXFLUSH
      bit_offset: 9
      bit_width: 1
      description: "Transmit FIFO flush. Writing a 1 to this bit forces the\n\t\t\t\t\t\t\t\ttransmit
        FIFO to be empty."
    - !Field
      name: RESERVED
      bit_offset: 10
      bit_width: 22
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: CTLCLRSPI0
    addr: 0x1c03a010
    description: "SPI0 control clear register. Writing a 1 to any implemented bit\n\t\t\t\t\t\tposition
      causes the corresponding bit in the related CTLSET register to be\n\t\t\t\t\t\tcleared."
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: RESERVED
      bit_offset: 0
      bit_width: 32
      description: "Writing ones to this register clears the corresponding bit\n\t\t\t\t\t\t\t\tor
        bits in the CTLSETSPI register, if they are implemented. Bits\n\t\t\t\t\t\t\t\tthat
        do not correspond to defined bits in CTLSETSPI are reserved and\n\t\t\t\t\t\t\t\tonly
        zeroes should be written to them."
    - !Field
      name: RXTHINTCLR
      bit_offset: 0
      bit_width: 1
      description: Receive FIFO Threshold Interrupt clear.
    - !Field
      name: TXTHINTCLR
      bit_offset: 1
      bit_width: 1
      description: Transmit FIFO Threshold Interrupt clear.
    - !Field
      name: RESERVED
      bit_offset: 2
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: RXTIMEOUTINTCLR
      bit_offset: 4
      bit_width: 1
      description: Receive FIFO Timeout Interrupt clear.
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 3
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: RXFLUSHCLR
      bit_offset: 8
      bit_width: 1
      description: "Receive FIFO flush clear. do the clear bits 8 and 9 do\n\t\t\t\t\t\t\t\tanything?"
    - !Field
      name: TXFLUSHCLR
      bit_offset: 9
      bit_width: 1
      description: Transmit FIFO flush clear.
    - !Field
      name: RESERVED
      bit_offset: 10
      bit_width: 22
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: CTLCLRSPI1
    addr: 0x1c03a110
    description: "SPI0 control clear register. Writing a 1 to any implemented bit\n\t\t\t\t\t\tposition
      causes the corresponding bit in the related CTLSET register to be\n\t\t\t\t\t\tcleared."
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: RESERVED
      bit_offset: 0
      bit_width: 32
      description: "Writing ones to this register clears the corresponding bit\n\t\t\t\t\t\t\t\tor
        bits in the CTLSETSPI register, if they are implemented. Bits\n\t\t\t\t\t\t\t\tthat
        do not correspond to defined bits in CTLSETSPI are reserved and\n\t\t\t\t\t\t\t\tonly
        zeroes should be written to them."
    - !Field
      name: RXTHINTCLR
      bit_offset: 0
      bit_width: 1
      description: Receive FIFO Threshold Interrupt clear.
    - !Field
      name: TXTHINTCLR
      bit_offset: 1
      bit_width: 1
      description: Transmit FIFO Threshold Interrupt clear.
    - !Field
      name: RESERVED
      bit_offset: 2
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: RXTIMEOUTINTCLR
      bit_offset: 4
      bit_width: 1
      description: Receive FIFO Timeout Interrupt clear.
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 3
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: RXFLUSHCLR
      bit_offset: 8
      bit_width: 1
      description: "Receive FIFO flush clear. do the clear bits 8 and 9 do\n\t\t\t\t\t\t\t\tanything?"
    - !Field
      name: TXFLUSHCLR
      bit_offset: 9
      bit_width: 1
      description: Transmit FIFO flush clear.
    - !Field
      name: RESERVED
      bit_offset: 10
      bit_width: 22
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: RXDATSPI0
    addr: 0x1c03a014
    description: "SPI0 received data. These registers are half word\n\t\t\t\t\t\taddressable."
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDAT
      bit_offset: 0
      bit_width: 16
      description: "Receiver Data. This contains the next piece of received\n\t\t\t\t\t\t\t\tdata.
        The number of bits that are used depends on the LEN setting in\n\t\t\t\t\t\t\t\tTXCTL
        / TXDATCTL."
    - !Field
      name: RXSSEL0_N
      bit_offset: 16
      bit_width: 1
      description: "Slave Select for receive. This field allows the state of\n\t\t\t\t\t\t\t\tthe
        SSEL0 pin to be saved along with received data. The value will\n\t\t\t\t\t\t\t\treflect
        the SSEL0 pin for both master and slave operation. A zero\n\t\t\t\t\t\t\t\tindicates
        that a slave select is active. The actual polarity of each\n\t\t\t\t\t\t\t\tslave
        select pin is configured by the related SPOL bit in\n\t\t\t\t\t\t\t\tCFG."
    - !Field
      name: RXSSEL1_N
      bit_offset: 17
      bit_width: 1
      description: "Slave Select for receive. This field allows the state of\n\t\t\t\t\t\t\t\tthe
        SSEL1 pin to be saved along with received data. The value will\n\t\t\t\t\t\t\t\treflect
        the SSEL1 pin for both master and slave operation. A zero\n\t\t\t\t\t\t\t\tindicates
        that a slave select is active. The actual polarity of each\n\t\t\t\t\t\t\t\tslave
        select pin is configured by the related SPOL bit in\n\t\t\t\t\t\t\t\tCFG."
    - !Field
      name: RXSSEL2_N
      bit_offset: 18
      bit_width: 1
      description: "Slave Select for receive. This field allows the state of\n\t\t\t\t\t\t\t\tthe
        SSEL2 pin to be saved along with received data. The value will\n\t\t\t\t\t\t\t\treflect
        the SSEL2 pin for both master and slave operation. A zero\n\t\t\t\t\t\t\t\tindicates
        that a slave select is active. The actual polarity of each\n\t\t\t\t\t\t\t\tslave
        select pin is configured by the related SPOL bit in\n\t\t\t\t\t\t\t\tCFG."
    - !Field
      name: RXSSEL3_N
      bit_offset: 19
      bit_width: 1
      description: "Slave Select for receive. This field allows the state of\n\t\t\t\t\t\t\t\tthe
        SSEL3 pin to be saved along with received data. The value will\n\t\t\t\t\t\t\t\treflect
        the SSEL3 pin for both master and slave operation. A zero\n\t\t\t\t\t\t\t\tindicates
        that a slave select is active. The actual polarity of each\n\t\t\t\t\t\t\t\tslave
        select pin is configured by the related SPOL bit in\n\t\t\t\t\t\t\t\tCFG."
    - !Field
      name: SOT
      bit_offset: 20
      bit_width: 1
      description: "Start of Transfer flag. This flag will be 1 if this is the\n\t\t\t\t\t\t\t\tfirst
        data after the SSELs went from deasserted to asserted (i.e.,\n\t\t\t\t\t\t\t\tany
        previous transfer has ended). This information can be used to\n\t\t\t\t\t\t\t\tidentify
        the first piece of data in cases where the transfer length\n\t\t\t\t\t\t\t\tis
        greater than 16 bit."
    - !Field
      name: RESERVED
      bit_offset: 21
      bit_width: 11
      description: "Reserved, the value read from a reserved bit is not\n\t\t\t\t\t\t\t\tdefined."
  - !Register
    name: RXDATSPI1
    addr: 0x1c03a114
    description: "SPI0 received data. These registers are half word\n\t\t\t\t\t\taddressable."
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDAT
      bit_offset: 0
      bit_width: 16
      description: "Receiver Data. This contains the next piece of received\n\t\t\t\t\t\t\t\tdata.
        The number of bits that are used depends on the LEN setting in\n\t\t\t\t\t\t\t\tTXCTL
        / TXDATCTL."
    - !Field
      name: RXSSEL0_N
      bit_offset: 16
      bit_width: 1
      description: "Slave Select for receive. This field allows the state of\n\t\t\t\t\t\t\t\tthe
        SSEL0 pin to be saved along with received data. The value will\n\t\t\t\t\t\t\t\treflect
        the SSEL0 pin for both master and slave operation. A zero\n\t\t\t\t\t\t\t\tindicates
        that a slave select is active. The actual polarity of each\n\t\t\t\t\t\t\t\tslave
        select pin is configured by the related SPOL bit in\n\t\t\t\t\t\t\t\tCFG."
    - !Field
      name: RXSSEL1_N
      bit_offset: 17
      bit_width: 1
      description: "Slave Select for receive. This field allows the state of\n\t\t\t\t\t\t\t\tthe
        SSEL1 pin to be saved along with received data. The value will\n\t\t\t\t\t\t\t\treflect
        the SSEL1 pin for both master and slave operation. A zero\n\t\t\t\t\t\t\t\tindicates
        that a slave select is active. The actual polarity of each\n\t\t\t\t\t\t\t\tslave
        select pin is configured by the related SPOL bit in\n\t\t\t\t\t\t\t\tCFG."
    - !Field
      name: RXSSEL2_N
      bit_offset: 18
      bit_width: 1
      description: "Slave Select for receive. This field allows the state of\n\t\t\t\t\t\t\t\tthe
        SSEL2 pin to be saved along with received data. The value will\n\t\t\t\t\t\t\t\treflect
        the SSEL2 pin for both master and slave operation. A zero\n\t\t\t\t\t\t\t\tindicates
        that a slave select is active. The actual polarity of each\n\t\t\t\t\t\t\t\tslave
        select pin is configured by the related SPOL bit in\n\t\t\t\t\t\t\t\tCFG."
    - !Field
      name: RXSSEL3_N
      bit_offset: 19
      bit_width: 1
      description: "Slave Select for receive. This field allows the state of\n\t\t\t\t\t\t\t\tthe
        SSEL3 pin to be saved along with received data. The value will\n\t\t\t\t\t\t\t\treflect
        the SSEL3 pin for both master and slave operation. A zero\n\t\t\t\t\t\t\t\tindicates
        that a slave select is active. The actual polarity of each\n\t\t\t\t\t\t\t\tslave
        select pin is configured by the related SPOL bit in\n\t\t\t\t\t\t\t\tCFG."
    - !Field
      name: SOT
      bit_offset: 20
      bit_width: 1
      description: "Start of Transfer flag. This flag will be 1 if this is the\n\t\t\t\t\t\t\t\tfirst
        data after the SSELs went from deasserted to asserted (i.e.,\n\t\t\t\t\t\t\t\tany
        previous transfer has ended). This information can be used to\n\t\t\t\t\t\t\t\tidentify
        the first piece of data in cases where the transfer length\n\t\t\t\t\t\t\t\tis
        greater than 16 bit."
    - !Field
      name: RESERVED
      bit_offset: 21
      bit_width: 11
      description: "Reserved, the value read from a reserved bit is not\n\t\t\t\t\t\t\t\tdefined."
  - !Register
    name: TXDATSPI0
    addr: 0x1c03a018
    description: "SPI0 transmit data. These registers are half word\n\t\t\t\t\t\taddressable."
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TXDAT
      bit_offset: 0
      bit_width: 16
      description: "Transmit Data. This field provides from 1 to 16 bits of\n\t\t\t\t\t\t\t\tdata
        to be transmitted."
    - !Field
      name: TXSSEL0_N
      bit_offset: 16
      bit_width: 1
      description: "Transmit Slave Select. This field asserts SSEL0 in master\n\t\t\t\t\t\t\t\tmode.
        The output on the pin is active LOW by default. The active\n\t\t\t\t\t\t\t\tstate
        of the SSEL0 pin is configured by bits in the CFG\n\t\t\t\t\t\t\t\tregister."
      enum_values:
        0: ASSERTED
        1: NOT_ASSERTED
    - !Field
      name: TXSSEL1_N
      bit_offset: 17
      bit_width: 1
      description: "Transmit Slave Select. This field asserts SSEL1 in master\n\t\t\t\t\t\t\t\tmode.
        The output on the pin is active LOW by default. The active\n\t\t\t\t\t\t\t\tstate
        of the SSEL1 pin is configured by bits in the CFG\n\t\t\t\t\t\t\t\tregister."
      enum_values:
        0: ASSERTED
        1: NOT_ASSERTED
    - !Field
      name: TXSSEL2_N
      bit_offset: 18
      bit_width: 1
      description: "Transmit Slave Select. This field asserts SSEL2 in master\n\t\t\t\t\t\t\t\tmode.
        The output on the pin is active LOW by default. The active\n\t\t\t\t\t\t\t\tstate
        of the SSEL2 pin is configured by bits in the CFG\n\t\t\t\t\t\t\t\tregister."
      enum_values:
        0: ASSERTED
        1: NOT_ASSERTED
    - !Field
      name: TXSSEL3_N
      bit_offset: 19
      bit_width: 1
      description: "Transmit Slave Select. This field asserts SSEL3 in master\n\t\t\t\t\t\t\t\tmode.
        The output on the pin is active LOW by default. The active\n\t\t\t\t\t\t\t\tstate
        of the SSEL3 pin is configured by bits in the CFG\n\t\t\t\t\t\t\t\tregister."
      enum_values:
        0: ASSERTED
        1: NOT_ASSERTED
    - !Field
      name: EOT
      bit_offset: 20
      bit_width: 1
      description: "End of Transfer. The asserted SSEL will be deasserted at\n\t\t\t\t\t\t\t\tthe
        end of a transfer, and remain so for at least the time specified\n\t\t\t\t\t\t\t\tby
        the Transfer_delay value in the DLY register."
      enum_values:
        0: NOT_DEASSERTED
        1: DEASSERTED
    - !Field
      name: EOF
      bit_offset: 21
      bit_width: 1
      description: "End of Frame. Between frames, a delay may be inserted, as\n\t\t\t\t\t\t\t\tdefined
        by the FRAME_DELAY value in the DLY register. The end of a\n\t\t\t\t\t\t\t\tframe
        may not be particularly meaningful if the FRAME_DELAY value =\n\t\t\t\t\t\t\t\t0.
        This control can be used as part of the support for frame lengths\n\t\t\t\t\t\t\t\tgreater
        than 16 bits."
      enum_values:
        0: DATA_NOT_EOF
        1: DATA_EOF
    - !Field
      name: RXIGNORE
      bit_offset: 22
      bit_width: 1
      description: "Receive Ignore. This allows data to be transmitted using\n\t\t\t\t\t\t\t\tthe
        SPI without the need to read unneeded data from the receiver to\n\t\t\t\t\t\t\t\tsimplify
        the transmit process and can be used with the\n\t\t\t\t\t\t\t\tDMA."
      enum_values:
        0: READ_RECEIVED_DATA
        1: IGNORE_RECEIVED_DATA
    - !Field
      name: RESERVED
      bit_offset: 23
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: LEN
      bit_offset: 24
      bit_width: 4
      description: "Data Length. Specifies the data length from 1 to 16 bits.\n\t\t\t\t\t\t\t\tNote
        that transfer lengths greater than 16 bits are supported by\n\t\t\t\t\t\t\t\timplementing
        multiple sequential data transmits. 0x0 = Data transfer\n\t\t\t\t\t\t\t\tis
        1 bit in length. 0x1 = Data transfer is 2 bits in length. 0x2 =\n\t\t\t\t\t\t\t\tData
        transfer is 3 bits in length. ... 0xF = Data transfer is 16\n\t\t\t\t\t\t\t\tbits
        in length."
    - !Field
      name: RESERVED
      bit_offset: 28
      bit_width: 4
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: TXDATSPI1
    addr: 0x1c03a118
    description: "SPI0 transmit data. These registers are half word\n\t\t\t\t\t\taddressable."
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TXDAT
      bit_offset: 0
      bit_width: 16
      description: "Transmit Data. This field provides from 1 to 16 bits of\n\t\t\t\t\t\t\t\tdata
        to be transmitted."
    - !Field
      name: TXSSEL0_N
      bit_offset: 16
      bit_width: 1
      description: "Transmit Slave Select. This field asserts SSEL0 in master\n\t\t\t\t\t\t\t\tmode.
        The output on the pin is active LOW by default. The active\n\t\t\t\t\t\t\t\tstate
        of the SSEL0 pin is configured by bits in the CFG\n\t\t\t\t\t\t\t\tregister."
      enum_values:
        0: ASSERTED
        1: NOT_ASSERTED
    - !Field
      name: TXSSEL1_N
      bit_offset: 17
      bit_width: 1
      description: "Transmit Slave Select. This field asserts SSEL1 in master\n\t\t\t\t\t\t\t\tmode.
        The output on the pin is active LOW by default. The active\n\t\t\t\t\t\t\t\tstate
        of the SSEL1 pin is configured by bits in the CFG\n\t\t\t\t\t\t\t\tregister."
      enum_values:
        0: ASSERTED
        1: NOT_ASSERTED
    - !Field
      name: TXSSEL2_N
      bit_offset: 18
      bit_width: 1
      description: "Transmit Slave Select. This field asserts SSEL2 in master\n\t\t\t\t\t\t\t\tmode.
        The output on the pin is active LOW by default. The active\n\t\t\t\t\t\t\t\tstate
        of the SSEL2 pin is configured by bits in the CFG\n\t\t\t\t\t\t\t\tregister."
      enum_values:
        0: ASSERTED
        1: NOT_ASSERTED
    - !Field
      name: TXSSEL3_N
      bit_offset: 19
      bit_width: 1
      description: "Transmit Slave Select. This field asserts SSEL3 in master\n\t\t\t\t\t\t\t\tmode.
        The output on the pin is active LOW by default. The active\n\t\t\t\t\t\t\t\tstate
        of the SSEL3 pin is configured by bits in the CFG\n\t\t\t\t\t\t\t\tregister."
      enum_values:
        0: ASSERTED
        1: NOT_ASSERTED
    - !Field
      name: EOT
      bit_offset: 20
      bit_width: 1
      description: "End of Transfer. The asserted SSEL will be deasserted at\n\t\t\t\t\t\t\t\tthe
        end of a transfer, and remain so for at least the time specified\n\t\t\t\t\t\t\t\tby
        the Transfer_delay value in the DLY register."
      enum_values:
        0: NOT_DEASSERTED
        1: DEASSERTED
    - !Field
      name: EOF
      bit_offset: 21
      bit_width: 1
      description: "End of Frame. Between frames, a delay may be inserted, as\n\t\t\t\t\t\t\t\tdefined
        by the FRAME_DELAY value in the DLY register. The end of a\n\t\t\t\t\t\t\t\tframe
        may not be particularly meaningful if the FRAME_DELAY value =\n\t\t\t\t\t\t\t\t0.
        This control can be used as part of the support for frame lengths\n\t\t\t\t\t\t\t\tgreater
        than 16 bits."
      enum_values:
        0: DATA_NOT_EOF
        1: DATA_EOF
    - !Field
      name: RXIGNORE
      bit_offset: 22
      bit_width: 1
      description: "Receive Ignore. This allows data to be transmitted using\n\t\t\t\t\t\t\t\tthe
        SPI without the need to read unneeded data from the receiver to\n\t\t\t\t\t\t\t\tsimplify
        the transmit process and can be used with the\n\t\t\t\t\t\t\t\tDMA."
      enum_values:
        0: READ_RECEIVED_DATA
        1: IGNORE_RECEIVED_DATA
    - !Field
      name: RESERVED
      bit_offset: 23
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: LEN
      bit_offset: 24
      bit_width: 4
      description: "Data Length. Specifies the data length from 1 to 16 bits.\n\t\t\t\t\t\t\t\tNote
        that transfer lengths greater than 16 bits are supported by\n\t\t\t\t\t\t\t\timplementing
        multiple sequential data transmits. 0x0 = Data transfer\n\t\t\t\t\t\t\t\tis
        1 bit in length. 0x1 = Data transfer is 2 bits in length. 0x2 =\n\t\t\t\t\t\t\t\tData
        transfer is 3 bits in length. ... 0xF = Data transfer is 16\n\t\t\t\t\t\t\t\tbits
        in length."
    - !Field
      name: RESERVED
      bit_offset: 28
      bit_width: 4
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
- !Module
  name: SYSCON
  description: System configuration
  base_addr: 0x40000000
  size: 0x400
  registers:
  - !Register
    name: SYSMEMREMAP
    addr: 0x40000000
    size_bits: 32
    description: System memory remap
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MAP
      bit_offset: 0
      bit_width: 2
      description: System memory remap. Value 0x3 is reserved.
      enum_values:
        0: BOOT_LOADER_MODE
        1: USER_RAM_MODE
        2: USER_FLASH_MODE
    - !Field
      name: RESERVED
      bit_offset: 2
      bit_width: 30
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: AHBMATPRIO
    addr: 0x40000004
    size_bits: 32
    description: AHB multilayer matrix priority control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI_ICODE
      bit_offset: 0
      bit_width: 2
      description: "I-Code bus priority. Should be lower than PRI_DCODE for\n\t\t\t\t\t\t\t\tproper
        operation."
    - !Field
      name: PRI_DCODE
      bit_offset: 2
      bit_width: 2
      description: D-Code bus priority.
    - !Field
      name: PRI_SYS
      bit_offset: 4
      bit_width: 2
      description: System bus priority.
    - !Field
      name: RESERVED
      bit_offset: 6
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten.."
    - !Field
      name: PRI_DMA
      bit_offset: 8
      bit_width: 2
      description: DMA controller priority.
    - !Field
      name: RESERVED
      bit_offset: 10
      bit_width: 4
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten.."
    - !Field
      name: PRI_FIFO
      bit_offset: 14
      bit_width: 2
      description: System FIFO bus priority
    - !Field
      name: PRI_M0
      bit_offset: 16
      bit_width: 2
      description: Cortex-M0+ bus priority.
    - !Field
      name: RESERVED
      bit_offset: 18
      bit_width: 14
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten.."
  - !Register
    name: SYSTCKCAL
    addr: 0x40000014
    size_bits: 32
    description: System tick counter calibration
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CAL
      bit_offset: 0
      bit_width: 24
      description: System tick timer calibration value.
    - !Field
      name: SKEW
      bit_offset: 24
      bit_width: 1
      description: Initial value for the Systick timer.
    - !Field
      name: NOREF
      bit_offset: 25
      bit_width: 1
      description: Initial value for the Systick timer.
    - !Field
      name: RESERVED
      bit_offset: 26
      bit_width: 6
      description: Reserved.
  - !Register
    name: NMISRC
    addr: 0x4000001c
    size_bits: 32
    description: NMI Source Select
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IRQM4
      bit_offset: 0
      bit_width: 6
      description: "The IRQ number of the interrupt that acts as the\n\t\t\t\t\t\t\t\tNon-Maskable
        Interrupt (NMI) for the Cortex-M4, if enabled by\n\t\t\t\t\t\t\t\tNMIENM4."
    - !Field
      name: RESERVED
      bit_offset: 6
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: IRQM0
      bit_offset: 8
      bit_width: 6
      description: "The IRQ number of the interrupt that acts as the\n\t\t\t\t\t\t\t\tNon-Maskable
        Interrupt (NMI) for the Cortex-M0+, if enabled by\n\t\t\t\t\t\t\t\tNMIENM0."
    - !Field
      name: RESERVED
      bit_offset: 14
      bit_width: 16
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: NMIENM0
      bit_offset: 30
      bit_width: 1
      description: "Write a 1 to this bit to enable the Non-Maskable Interrupt\n\t\t\t\t\t\t\t\t(NMI)
        source selected by IRQM0."
    - !Field
      name: NMIENM4
      bit_offset: 31
      bit_width: 1
      description: "Write a 1 to this bit to enable the Non-Maskable Interrupt\n\t\t\t\t\t\t\t\t(NMI)
        source selected by IRQM4."
  - !Register
    name: ASYNCAPBCTRL
    addr: 0x40000020
    size_bits: 32
    description: Asynchronous APB Control
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: ENABLE
      bit_offset: 0
      bit_width: 1
      description: "Enables the asynchronous APB bridge and\n\t\t\t\t\t\t\t\tsubsystem."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: RESERVED
      bit_offset: 1
      bit_width: 31
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten.."
  - !Register
    name: SYSRSTSTAT
    addr: 0x40000040
    size_bits: 32
    description: System reset status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: POR
      bit_offset: 0
      bit_width: 1
      description: POR reset status
      enum_values:
        0: NO_POR_DETECTED
        1: POR_DETECTED
    - !Field
      name: EXTRST
      bit_offset: 1
      bit_width: 1
      description: "Status of the external RESET pin. External reset\n\t\t\t\t\t\t\t\tstatus."
      enum_values:
        0: NO_RESET_EVENT_DETEC
        1: RESET_DETECTED
    - !Field
      name: WDT
      bit_offset: 2
      bit_width: 1
      description: Status of the Watchdog reset
      enum_values:
        0: NO_WDT_RESET_DETECTE
        1: WDT_RESET_DETECTED
    - !Field
      name: BOD
      bit_offset: 3
      bit_width: 1
      description: Status of the Brown-out detect reset
      enum_values:
        0: NO_BOD_RESET_DETECTE
        1: BOD_RESET_DETECTED
    - !Field
      name: SYSRST
      bit_offset: 4
      bit_width: 1
      description: Status of the software system reset
      enum_values:
        0: NO_SYSTEM_RESET_DETE
        1: SYSTEM_RESET_DETECTE
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 27
      description: Reserved
  - !Register
    name: PRESETCTRL0
    addr: 0x40000044
    size_bits: 32
    description: Peripheral reset control 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RESERVED
      bit_offset: 0
      bit_width: 7
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: FLASH_RST
      bit_offset: 7
      bit_width: 1
      description: "Flash controller reset control. 0 = Clear reset to this\n\t\t\t\t\t\t\t\tfunction.
        1 = Assert reset to this function."
    - !Field
      name: FMC_RST
      bit_offset: 8
      bit_width: 1
      description: "Flash accelerator reset control. 0 = Clear reset to this\n\t\t\t\t\t\t\t\tfunction.
        1 = Assert reset to this function."
    - !Field
      name: RESERVED
      bit_offset: 9
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: MUX_RST
      bit_offset: 11
      bit_width: 1
      description: "Input mux reset control. 0 = Clear reset to this function.\n\t\t\t\t\t\t\t\t1
        = Assert reset to this function."
    - !Field
      name: RESERVED
      bit_offset: 12
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: IOCON_RST
      bit_offset: 13
      bit_width: 1
      description: "IOCON reset control. 0 = Clear reset to this function. 1 =\n\t\t\t\t\t\t\t\tAssert
        reset to this function."
    - !Field
      name: GPIO0_RST
      bit_offset: 14
      bit_width: 1
      description: "GPIO0 reset control. 0 = Clear reset to this function. 1 =\n\t\t\t\t\t\t\t\tAssert
        reset to this function."
    - !Field
      name: GPIO1_RST
      bit_offset: 15
      bit_width: 1
      description: "GPIO1 reset control. 0 = Clear reset to this function. 1 =\n\t\t\t\t\t\t\t\tAssert
        reset to this function."
    - !Field
      name: RESERVED
      bit_offset: 16
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: PINT_RST
      bit_offset: 18
      bit_width: 1
      description: "Pin interrupt (PINT) reset control. 0 = Clear reset to this\n\t\t\t\t\t\t\t\tfunction.
        1 = Assert reset to this function."
    - !Field
      name: GINT_RST
      bit_offset: 19
      bit_width: 1
      description: "Grouped interrupt (GINT) reset control. 0 = Clear reset to\n\t\t\t\t\t\t\t\tthis
        function. 1 = Assert reset to this function."
    - !Field
      name: DMA_RST
      bit_offset: 20
      bit_width: 1
      description: "DMA reset control. 0 = Clear reset to this function. 1 =\n\t\t\t\t\t\t\t\tAssert
        reset to this function."
    - !Field
      name: CRC_RST
      bit_offset: 21
      bit_width: 1
      description: "CRC generator reset control. 0 = Clear reset to this\n\t\t\t\t\t\t\t\tfunction.
        1 = Assert reset to this function."
    - !Field
      name: WWDT_RST
      bit_offset: 22
      bit_width: 1
      description: "Watchdog timer reset control. 0 = Clear reset to this\n\t\t\t\t\t\t\t\tfunction.
        1 = Assert reset to this function."
    - !Field
      name: RTC_RST
      bit_offset: 23
      bit_width: 1
      description: "RTC reset control. 0 = Clear reset to this function. 1 =\n\t\t\t\t\t\t\t\tAssert
        reset to this function."
    - !Field
      name: RESERVED
      bit_offset: 24
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: MAILBOX_RST
      bit_offset: 26
      bit_width: 1
      description: "Mailbox reset control. 0 = Clear reset to this function. 1\n\t\t\t\t\t\t\t\t=
        Assert reset to this function."
    - !Field
      name: ADC0_RST
      bit_offset: 27
      bit_width: 1
      description: "ADC0 reset control. 0 = Clear reset to this function. 1 =\n\t\t\t\t\t\t\t\tAssert
        reset to this function."
    - !Field
      name: RESERVED
      bit_offset: 28
      bit_width: 4
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: PRESETCTRL1
    addr: 0x40000048
    size_bits: 32
    description: Peripheral reset control 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MRT_RST
      bit_offset: 0
      bit_width: 1
      description: "Multi-rate timer (MRT) reset control. 0 = Clear reset to\n\t\t\t\t\t\t\t\tthis
        function. 1 = Assert reset to this function."
    - !Field
      name: RIT_RST
      bit_offset: 1
      bit_width: 1
      description: "Repetitive interrupt timer (RIT) reset control. 0 = Clear\n\t\t\t\t\t\t\t\treset
        to this function. 1 = Assert reset to this\n\t\t\t\t\t\t\t\tfunction."
    - !Field
      name: SCT0_RST
      bit_offset: 2
      bit_width: 1
      description: "State configurable timer 0 (SCT0) reset control. 0 = Clear\n\t\t\t\t\t\t\t\treset
        to this function. 1 = Assert reset to this\n\t\t\t\t\t\t\t\tfunction."
    - !Field
      name: RESERVED
      bit_offset: 3
      bit_width: 6
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: FIFO_RST
      bit_offset: 9
      bit_width: 1
      description: "System FIFO reset control. 0 = Clear reset to this\n\t\t\t\t\t\t\t\tfunction.
        1 = Assert reset to this function."
    - !Field
      name: UTICK_RST
      bit_offset: 10
      bit_width: 1
      description: "Micro-tick Timer reset control. 0 = Clear reset to this\n\t\t\t\t\t\t\t\tfunction.
        1 = Assert reset to this function."
    - !Field
      name: RESERVED
      bit_offset: 11
      bit_width: 11
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TIMER2_RST
      bit_offset: 22
      bit_width: 1
      description: "Timer 2 reset control. 0 = Clear reset to this function. 1\n\t\t\t\t\t\t\t\t=
        Assert reset to this function."
    - !Field
      name: RESERVED
      bit_offset: 23
      bit_width: 3
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TIMER3_RST
      bit_offset: 26
      bit_width: 1
      description: "Timer 3 reset control. 0 = Clear reset to this function. 1\n\t\t\t\t\t\t\t\t=
        Assert reset to this function."
    - !Field
      name: TIMER4_RST
      bit_offset: 27
      bit_width: 1
      description: "Timer 4 reset control. 0 = Clear reset to this function. 1\n\t\t\t\t\t\t\t\t=
        Assert reset to this function."
    - !Field
      name: RESERVED
      bit_offset: 28
      bit_width: 4
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: PRESETCTRLSET0
    addr: 0x4000004c
    size_bits: 32
    description: Set bits in PRESETCTRL0
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: RST_SET0
      bit_offset: 0
      bit_width: 32
      description: "Writing ones to this register sets the corresponding bit or\n\t\t\t\t\t\t\t\tbits
        in the PRESETCTRL0 register, if they are implemented. Bits that\n\t\t\t\t\t\t\t\tdo
        not correspond to defined bits in PRESETCTRL0 are reserved and\n\t\t\t\t\t\t\t\tonly
        zeroes should be written to them."
  - !Register
    name: PRESETCTRLSET1
    addr: 0x40000050
    size_bits: 32
    description: Set bits in PRESETCTRL1
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: RST_SET1
      bit_offset: 0
      bit_width: 32
      description: "Writing ones to this register sets the corresponding bit or\n\t\t\t\t\t\t\t\tbits
        in the PRESETCTRL1 register, if they are implemented. Bits that\n\t\t\t\t\t\t\t\tdo
        not correspond to defined bits in PRESETCTRL1 are reserved and\n\t\t\t\t\t\t\t\tonly
        zeroes should be written to them."
  - !Register
    name: PRESETCTRLCLR0
    addr: 0x40000054
    size_bits: 32
    description: Clear bits in PRESETCTRL0
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: RST_CLR0
      bit_offset: 0
      bit_width: 32
      description: "Writing ones to this register clears the corresponding bit\n\t\t\t\t\t\t\t\tor
        bits in the PRESETCTRL0 register, if they are implemented. Bits\n\t\t\t\t\t\t\t\tthat
        do not correspond to defined bits in PRESETCTRL0 are reserved\n\t\t\t\t\t\t\t\tand
        only zeroes should be written to them."
  - !Register
    name: PRESETCTRLCLR1
    addr: 0x40000058
    size_bits: 32
    description: Clear bits in PRESETCTRL1
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: RST_CLR1
      bit_offset: 0
      bit_width: 32
      description: "Writing ones to this register clears the corresponding bit\n\t\t\t\t\t\t\t\tor
        bits in the PRESETCTRL1 register, if they are implemented. Bits\n\t\t\t\t\t\t\t\tthat
        do not correspond to defined bits in PRESETCTRL1 are reserved\n\t\t\t\t\t\t\t\tand
        only zeroes should be written to them."
  - !Register
    name: PIOPORCAP0
    addr: 0x4000005c
    size_bits: 32
    description: POR captured PIO status 0
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PIOPORSTAT
      bit_offset: 0
      bit_width: 32
      description: "State of PIO0_31 through PIO0_0 at power-on\n\t\t\t\t\t\t\t\treset"
  - !Register
    name: PIOPORCAP1
    addr: 0x40000060
    size_bits: 32
    description: POR captured PIO status 1
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PIOPORSTAT
      bit_offset: 0
      bit_width: 32
      description: "State of PIO1_31 through PIO1_0 at power-on\n\t\t\t\t\t\t\t\treset"
  - !Register
    name: PIORESCAP0
    addr: 0x40000068
    size_bits: 32
    description: Reset captured PIO status 0
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PIORESSTAT
      bit_offset: 0
      bit_width: 32
      description: "State of PIO0_31 through PIO0_0 for resets other than\n\t\t\t\t\t\t\t\tpower-on
        reset."
  - !Register
    name: PIORESCAP1
    addr: 0x4000006c
    size_bits: 32
    description: Reset captured PIO status 1
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PIORESSTAT
      bit_offset: 0
      bit_width: 32
      description: "State of PIO1_31 through PIO1_0 for resets other than\n\t\t\t\t\t\t\t\tpower-on
        reset."
  - !Register
    name: MAINCLKSELA
    addr: 0x40000080
    size_bits: 32
    description: Main clock source select A
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL
      bit_offset: 0
      bit_width: 2
      description: Clock source for main clock source selector A
      enum_values:
        0: IRC_OSCILLATOR
        1: CLKIN
        2: WATCHDOG_OSCILLATOR
        3: RESERVED
    - !Field
      name: RESERVED
      bit_offset: 2
      bit_width: 30
      description: Reserved
  - !Register
    name: MAINCLKSELB
    addr: 0x40000084
    size_bits: 32
    description: Main clock source select B
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL
      bit_offset: 0
      bit_width: 2
      description: "Clock source for main clock source selector B. Selects the\n\t\t\t\t\t\t\t\tclock
        source for the main clock."
      enum_values:
        0: MAINCLKSELA
        1: SYSTEM_PLL_INPUT
        2: SYSTEM_PLL_OUTPUT
        3: RTC_OSC_OUTPUT
    - !Field
      name: RESERVED
      bit_offset: 2
      bit_width: 30
      description: Reserved
  - !Register
    name: ADCCLKSEL
    addr: 0x4000008c
    size_bits: 32
    description: ADC clock source select
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL
      bit_offset: 0
      bit_width: 2
      description: ADC clock source.
      enum_values:
        0: MAIN_CLOCK
        1: SYSTEM_PLL_OUTPUT
        2: IRC_OSCILLATOR
        3: RESERVED
    - !Field
      name: RESERVED
      bit_offset: 2
      bit_width: 30
      description: Reserved
  - !Register
    name: CLKOUTSELA
    addr: 0x40000094
    size_bits: 32
    description: CLKOUT clock source select A
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL
      bit_offset: 0
      bit_width: 2
      description: CLKOUT clock source
      enum_values:
        0: MAIN_CLOCK
        1: CLKIN
        2: WATCHDOG_OSCILLATOR
        3: IRC_OSCILLATOR
    - !Field
      name: RESERVED
      bit_offset: 2
      bit_width: 30
      description: Reserved
  - !Register
    name: CLKOUTSELB
    addr: 0x40000098
    size_bits: 32
    description: CLKOUT clock source select B
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL
      bit_offset: 0
      bit_width: 2
      description: CLKOUT clock source
      enum_values:
        0: CLKOUTSELA
        1: RESERVED
        2: RESERVED
        3: RTC_32_KHZ_CLOCK
    - !Field
      name: RESERVED
      bit_offset: 2
      bit_width: 30
      description: Reserved
  - !Register
    name: SYSPLLCLKSEL
    addr: 0x400000a0
    size_bits: 32
    description: PLL clock source select
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL
      bit_offset: 0
      bit_width: 2
      description: System PLL clock source
      enum_values:
        0: IRC_OSCILLATOR
        1: CLKIN
        2: WATCHDOG_OSCILLATOR
        3: RTC_32_KHZ_CLOCK
    - !Field
      name: RESERVED
      bit_offset: 2
      bit_width: 30
      description: Reserved
  - !Register
    name: AHBCLKCTRL0
    addr: 0x400000c0
    size_bits: 32
    description: AHB Clock control 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: RESERVED
      bit_offset: 0
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: ROM
      bit_offset: 1
      bit_width: 1
      description: "Enables the clock for the Boot ROM. 0 = Disable; 1 =\n\t\t\t\t\t\t\t\tEnable."
    - !Field
      name: RESERVED
      bit_offset: 2
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SRAM1
      bit_offset: 3
      bit_width: 1
      description: "Enables the clock for SRAM1. 0 = Disable; 1 =\n\t\t\t\t\t\t\t\tEnable."
    - !Field
      name: SRAM2
      bit_offset: 4
      bit_width: 1
      description: "Enables the clock for SRAM2. 0 = Disable; 1 =\n\t\t\t\t\t\t\t\tEnable."
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: FLASH
      bit_offset: 7
      bit_width: 1
      description: "Enables the clock for the flash controller. 0 = Disable; 1\n\t\t\t\t\t\t\t\t=
        Enable."
    - !Field
      name: FMC
      bit_offset: 8
      bit_width: 1
      description: "Enables the clock for the Flash accelerator. 0 = Disable; 1\n\t\t\t\t\t\t\t\t=
        Enable."
    - !Field
      name: RESERVED
      bit_offset: 9
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: INPUTMUX
      bit_offset: 11
      bit_width: 1
      description: "Enables the clock for the input muxes. 0 = Disable; 1 =\n\t\t\t\t\t\t\t\tEnable."
    - !Field
      name: RESERVED
      bit_offset: 12
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: IOCON
      bit_offset: 13
      bit_width: 1
      description: "Enables the clock for the IOCON block. 0 = Disable; 1 =\n\t\t\t\t\t\t\t\tEnable."
    - !Field
      name: GPIO0
      bit_offset: 14
      bit_width: 1
      description: "Enables the clock for the GPIO0 port registers. 0 =\n\t\t\t\t\t\t\t\tDisable;
        1 = Enable."
    - !Field
      name: GPIO1
      bit_offset: 15
      bit_width: 1
      description: "Enables the clock for the GPIO1 port registers. 0 =\n\t\t\t\t\t\t\t\tDisable;
        1 = Enable."
    - !Field
      name: RESERVED
      bit_offset: 16
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: PINT
      bit_offset: 18
      bit_width: 1
      description: "Enables the clock for the pin interrupt block.0 = Disable;\n\t\t\t\t\t\t\t\t1
        = Enable."
    - !Field
      name: GINT
      bit_offset: 19
      bit_width: 1
      description: "Enables the clock for the grouped pin interrupt block. 0 =\n\t\t\t\t\t\t\t\tDisable;
        1 = Enable."
    - !Field
      name: DMA
      bit_offset: 20
      bit_width: 1
      description: "Enables the clock for the DMA controller. 0 = Disable; 1 =\n\t\t\t\t\t\t\t\tEnable."
    - !Field
      name: CRC
      bit_offset: 21
      bit_width: 1
      description: "Enables the clock for the CRC engine. 0 = Disable; 1 =\n\t\t\t\t\t\t\t\tEnable."
    - !Field
      name: WWDT
      bit_offset: 22
      bit_width: 1
      description: "Enables the clock for the Watchdog Timer. 0 = Disable; 1 =\n\t\t\t\t\t\t\t\tEnable."
    - !Field
      name: RTC
      bit_offset: 23
      bit_width: 1
      description: "Enables the clock for the RTC. 0 = Disable; 1 =\n\t\t\t\t\t\t\t\tEnable."
    - !Field
      name: RESERVED
      bit_offset: 24
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: MAILBOX
      bit_offset: 26
      bit_width: 1
      description: "Enables the clock for the Mailbox. 0 = Disable; 1 =\n\t\t\t\t\t\t\t\tEnable."
    - !Field
      name: ADC0
      bit_offset: 27
      bit_width: 1
      description: "Enables the clock for the ADC0 register interface. 0 =\n\t\t\t\t\t\t\t\tDisable;
        1 = Enable."
    - !Field
      name: RESERVED
      bit_offset: 28
      bit_width: 4
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: AHBCLKCTRL1
    addr: 0x400000c4
    size_bits: 32
    description: AHB Clock control 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MRT
      bit_offset: 0
      bit_width: 1
      description: "Enables the clock for the Multi-Rate Timer. 0 = Disable; 1\n\t\t\t\t\t\t\t\t=
        Enable."
    - !Field
      name: RIT
      bit_offset: 1
      bit_width: 1
      description: "Enables the clock for the repetitive interrupt timer. 0 =\n\t\t\t\t\t\t\t\tDisable;
        1 = Enable."
    - !Field
      name: SCT0
      bit_offset: 2
      bit_width: 1
      description: "Enables the clock for SCT0. 0 = Disable; 1 =\n\t\t\t\t\t\t\t\tEnable."
    - !Field
      name: RESERVED
      bit_offset: 3
      bit_width: 6
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: FIFO
      bit_offset: 9
      bit_width: 1
      description: "Enables the clock for system FIFOs. 0 = Disable; 1 =\n\t\t\t\t\t\t\t\tEnable."
    - !Field
      name: UTICK
      bit_offset: 10
      bit_width: 1
      description: "Enables the clock for the Micro-tick Timer. 0 = Disable; 1\n\t\t\t\t\t\t\t\t=
        Enable."
    - !Field
      name: RESERVED
      bit_offset: 11
      bit_width: 11
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TIMER2
      bit_offset: 22
      bit_width: 1
      description: "Enables the clock for Timer 2. 0 = Disable; 1 =\n\t\t\t\t\t\t\t\tEnable."
    - !Field
      name: RESERVED
      bit_offset: 23
      bit_width: 3
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TIMER3
      bit_offset: 26
      bit_width: 1
      description: "Enables the clock for Timer 3. 0 = Disable; 1 =\n\t\t\t\t\t\t\t\tEnable."
    - !Field
      name: TIMER4
      bit_offset: 27
      bit_width: 1
      description: "Enables the clock for Timer 4. 0 = Disable; 1 =\n\t\t\t\t\t\t\t\tEnable."
    - !Field
      name: RESERVED
      bit_offset: 28
      bit_width: 4
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: AHBCLKCTRLSET0
    addr: 0x400000c8
    size_bits: 32
    description: Set bits in AHBCLKCTRL0
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CLK_SET0
      bit_offset: 0
      bit_width: 32
      description: "Writing ones to this register sets the corresponding bit or\n\t\t\t\t\t\t\t\tbits
        in the AHBCLKCTRL0 register, if they are implemented. Bits that\n\t\t\t\t\t\t\t\tdo
        not correspond to defined bits in AHBCLKCTRL0 are reserved and\n\t\t\t\t\t\t\t\tonly
        zeroes should be written to them."
  - !Register
    name: AHBCLKCTRLSET1
    addr: 0x400000cc
    size_bits: 32
    description: Set bits in AHBCLKCTRL1
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CLK_SET1
      bit_offset: 0
      bit_width: 32
      description: "Writing ones to this register sets the corresponding bit or\n\t\t\t\t\t\t\t\tbits
        in the AHBCLKCTRL1 register, if they are implemented. Bits that\n\t\t\t\t\t\t\t\tdo
        not correspond to defined bits in AHBCLKCTRL1 are reserved and\n\t\t\t\t\t\t\t\tonly
        zeroes should be written to them."
  - !Register
    name: AHBCLKCTRLCLR0
    addr: 0x400000d0
    size_bits: 32
    description: Clear bits in AHBCLKCTRL0
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CLK_CLR0
      bit_offset: 0
      bit_width: 32
      description: "Writing ones to this register clears the corresponding bit\n\t\t\t\t\t\t\t\tor
        bits in the AHBCLKCTRL0 register, if they are implemented. Bits\n\t\t\t\t\t\t\t\tthat
        do not correspond to defined bits in AHBCLKCTRL0 are reserved\n\t\t\t\t\t\t\t\tand
        only zeroes should be written to them."
  - !Register
    name: AHBCLKCTRLCLR1
    addr: 0x400000d4
    size_bits: 32
    description: Clear bits in AHBCLKCTRL1
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CLK_CLR1
      bit_offset: 0
      bit_width: 32
      description: "Writing ones to this register clears the corresponding bit\n\t\t\t\t\t\t\t\tor
        bits in the AHBCLKCTRL1 register, if they are implemented. Bits\n\t\t\t\t\t\t\t\tthat
        do not correspond to defined bits in AHBCLKCTRL1 are reserved\n\t\t\t\t\t\t\t\tand
        only zeroes should be written to them."
  - !Register
    name: SYSTICKCLKDIV
    addr: 0x400000e0
    size_bits: 32
    description: SYSTICK clock divider
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DIV
      bit_offset: 0
      bit_width: 8
      description: "SYSTICK clock divider value. 0: Disable SYSTICK timer\n\t\t\t\t\t\t\t\tclock.
        1: Divide by 1. to 255: Divide by 255."
    - !Field
      name: RESERVED
      bit_offset: 8
      bit_width: 24
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: AHBCLKDIV
    addr: 0x40000100
    size_bits: 32
    description: System clock divider
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: DIV
      bit_offset: 0
      bit_width: 8
      description: "System AHB clock divider value. 0: System clock disabled.\n\t\t\t\t\t\t\t\t1:
        Divide by 1. to 255: Divide by 255."
    - !Field
      name: RESERVED
      bit_offset: 8
      bit_width: 24
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: ADCCLKDIV
    addr: 0x40000108
    size_bits: 32
    description: ADC clock divider
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DIV
      bit_offset: 0
      bit_width: 8
      description: "ADC clock divider value. 0: Disable ADC clock. 1: Divide by\n\t\t\t\t\t\t\t\t1.
        to 255: Divide by 255."
    - !Field
      name: RESERVED
      bit_offset: 8
      bit_width: 24
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: CLKOUTDIV
    addr: 0x4000010c
    size_bits: 32
    description: CLKOUT clock divider
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DIV
      bit_offset: 0
      bit_width: 8
      description: "CLKOUT clock divider value. 0: Disable CLKOUT clock\n\t\t\t\t\t\t\t\tdivider.
        1: Divide by 1. to 255: Divide by 255."
    - !Field
      name: RESERVED
      bit_offset: 8
      bit_width: 24
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: FREQMECTRL
    addr: 0x40000120
    size_bits: 32
    description: Frequency measure register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CAPVAL
      bit_offset: 0
      bit_width: 14
      description: "Stores the capture result which is used to calculate the\n\t\t\t\t\t\t\t\tfrequency
        of the target clock. This field is\n\t\t\t\t\t\t\t\tread-only."
    - !Field
      name: RESERVED
      bit_offset: 14
      bit_width: 17
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: PROG
      bit_offset: 31
      bit_width: 1
      description: "Set this bit to one to initiate a frequency measurement\n\t\t\t\t\t\t\t\tcycle.
        Hardware clears this bit when the measurement cycle has\n\t\t\t\t\t\t\t\tcompleted
        and there is valid capture data in the CAPVAL field (bits\n\t\t\t\t\t\t\t\t13:0)."
  - !Register
    name: FLASHCFG
    addr: 0x40000124
    size_bits: 32
    description: Flash wait states configuration
    read_allowed: true
    write_allowed: true
    reset_value: 0x5000
    fields:
    - !Field
      name: RESERVED
      bit_offset: 0
      bit_width: 12
      description: "Reserved. Do not change the value of these bits. Bits 11:0\n\t\t\t\t\t\t\t\tmust
        be written back exactly as read."
    - !Field
      name: FLASHTIM
      bit_offset: 12
      bit_width: 3
      description: "Flash memory access time. FLASHTIM +1 is equal to the\n\t\t\t\t\t\t\t\tnumber
        of system clocks used for flash access."
      enum_values:
        0: 1_CLOCK_CYCLE
        1: 2_CLOCK_CYCLES
        2: 3_CLOCK_CYCLES
        3: 4_CLOCK_CYCLES
        4: 5_CLOCK_CYCLES
        5: 6_CLOCK_CYCLES
        6: 7_CLOCK_CYCLES
        7: 8_CLOCK_CYCLES
    - !Field
      name: RESERVED
      bit_offset: 15
      bit_width: 17
      description: "Reserved. Do not change the value of these bits. Bits 31:2\n\t\t\t\t\t\t\t\tmust
        be written back exactly as read."
  - !Register
    name: FIFOCTRL
    addr: 0x40000148
    size_bits: 32
    description: Serial interface FIFO enables
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: U0TXFIFOEN
      bit_offset: 0
      bit_width: 1
      description: USART0 transmitter FIFO enable
    - !Field
      name: U1TXFIFOEN
      bit_offset: 1
      bit_width: 1
      description: USART1 transmitter FIFO enable
    - !Field
      name: U2TXFIFOEN
      bit_offset: 2
      bit_width: 1
      description: USART2 transmitter FIFO enable
    - !Field
      name: U3TXFIFOEN
      bit_offset: 3
      bit_width: 1
      description: USART3 transmitter FIFO enable
    - !Field
      name: SPI0TXFIFOEN
      bit_offset: 4
      bit_width: 1
      description: SPI0 transmitter FIFO enable
    - !Field
      name: SPI1TXFIFOEN
      bit_offset: 5
      bit_width: 1
      description: SPI1 transmitter FIFO enable
    - !Field
      name: RESERVED
      bit_offset: 6
      bit_width: 1
      description: Reserved
    - !Field
      name: RESERVED
      bit_offset: 7
      bit_width: 1
      description: Reserved
    - !Field
      name: U0RXFIFOEN
      bit_offset: 8
      bit_width: 1
      description: USART0 receiver FIFO enable
    - !Field
      name: U1RXFIFOEN
      bit_offset: 9
      bit_width: 1
      description: USART1 receiver FIFO enable
    - !Field
      name: U2RXFIFOEN
      bit_offset: 10
      bit_width: 1
      description: USART2 receiver FIFO enable
    - !Field
      name: U3RXFIFOEN
      bit_offset: 11
      bit_width: 1
      description: USART3 receiver FIFO enable
    - !Field
      name: SPI0RXFIFOEN
      bit_offset: 12
      bit_width: 1
      description: SPI0 receiver FIFO enable
    - !Field
      name: SPI1RXFIFOEN
      bit_offset: 13
      bit_width: 1
      description: SPI1 receiver FIFO enable
    - !Field
      name: RESERVED
      bit_offset: 14
      bit_width: 18
      description: Reserved
  - !Register
    name: IRCCTRL
    addr: 0x40000184
    size_bits: 32
    description: IRC oscillator control
    read_allowed: true
    write_allowed: true
    reset_value: 0x80
    fields:
    - !Field
      name: TRIM
      bit_offset: 0
      bit_width: 8
      description: Trim value
    - !Field
      name: RESERVED
      bit_offset: 8
      bit_width: 24
      description: Reserved
  - !Register
    name: RTCOSCCTRL
    addr: 0x40000190
    size_bits: 32
    description: RTC oscillator 32 kHz output control
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: RTC 32 kHz clock enable.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: RESERVED
      bit_offset: 1
      bit_width: 31
      description: Reserved
  - !Register
    name: SYSPLLCTRL
    addr: 0x400001b0
    size_bits: 32
    description: PLL control
    read_allowed: true
    write_allowed: true
    reset_value: 0x8000
    fields:
    - !Field
      name: SELR
      bit_offset: 0
      bit_width: 4
      description: Bandwidth select R value
    - !Field
      name: SELI
      bit_offset: 4
      bit_width: 6
      description: Bandwidth select I value
    - !Field
      name: SELP
      bit_offset: 10
      bit_width: 5
      description: Bandwidth select P value
    - !Field
      name: BYPASS
      bit_offset: 15
      bit_width: 1
      description: PLL bypass control
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: BYPASSCCODIV2
      bit_offset: 16
      bit_width: 1
      description: Bypass feedback clock divide by 2.
      enum_values:
        0: DIVIDE_BY_2
        1: BYPASS
    - !Field
      name: UPLIMOFF
      bit_offset: 17
      bit_width: 1
      description: Enable spread spectrum/fractional mode
      enum_values:
        0: NORMAL_MODE
        1: SSGC_MODE
    - !Field
      name: BANDSEL
      bit_offset: 18
      bit_width: 1
      description: "PLL filter control. Set this bit to one when the SSGC is\n\t\t\t\t\t\t\t\tdisabled
        or at low frequencies."
      enum_values:
        0: SSCG_CONTROL
        1: MDEC_CONTROL
    - !Field
      name: DIRECTI
      bit_offset: 19
      bit_width: 1
      description: PLL0 direct input enable
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: DIRECTO
      bit_offset: 20
      bit_width: 1
      description: PLL0 direct output enable
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: RESERVED
      bit_offset: 21
      bit_width: 11
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: SYSPLLSTAT
    addr: 0x400001b4
    size_bits: 32
    description: PLL status
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: LOCK
      bit_offset: 0
      bit_width: 1
      description: PLL0 lock indicator
    - !Field
      name: RESERVED
      bit_offset: 1
      bit_width: 31
      description: Reserved
  - !Register
    name: SYSPLLNDEC
    addr: 0x400001b8
    size_bits: 32
    description: PLL N decoder
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NDEC
      bit_offset: 0
      bit_width: 10
      description: Decoded N-divider coefficient value
    - !Field
      name: NREQ
      bit_offset: 10
      bit_width: 1
      description: "NDEC reload request. When a 1 is written to this bit, the\n\t\t\t\t\t\t\t\tNDEC
        value is loaded into the PLL. Must be cleared by software for\n\t\t\t\t\t\t\t\tany
        subsequent load, or the PLL can be powered down and back up via\n\t\t\t\t\t\t\t\tthe
        PDEN_SYS_PLL bit in the PDRUNCFG register if the NDEC value is\n\t\t\t\t\t\t\t\tchanged."
    - !Field
      name: RESERVED
      bit_offset: 11
      bit_width: 21
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: SYSPLLPDEC
    addr: 0x400001bc
    size_bits: 32
    description: PLL P decoder
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PDEC
      bit_offset: 0
      bit_width: 7
      description: Decoded P-divider coefficient value
    - !Field
      name: PREQ
      bit_offset: 7
      bit_width: 1
      description: "PDEC reload request. When a 1 is written to this bit, the\n\t\t\t\t\t\t\t\tPDEC
        value is loaded into the PLL. Must be cleared by software for\n\t\t\t\t\t\t\t\tany
        subsequent load, or the PLL can be powered down and back up via\n\t\t\t\t\t\t\t\tthe
        PDEN_SYS_PLL bit in the PDRUNCFG register if the PDEC value is\n\t\t\t\t\t\t\t\tchanged."
    - !Field
      name: RESERVED
      bit_offset: 8
      bit_width: 24
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: SYSPLLSSCTRL0
    addr: 0x400001c0
    size_bits: 32
    description: PLL spread spectrum control 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MDEC
      bit_offset: 0
      bit_width: 17
      description: Decoded M-divider coefficient value
    - !Field
      name: MREQ
      bit_offset: 17
      bit_width: 1
      description: "MDEC reload request. When a 1 is written to this bit, the\n\t\t\t\t\t\t\t\tMDEC
        value is loaded into the PLL. Must be cleared by software for\n\t\t\t\t\t\t\t\tany
        subsequent load, or the PLL can be powered down and back up via\n\t\t\t\t\t\t\t\tthe
        PDEN_SYS_PLL bit in the PDRUNCFG register if the MDEC value is\n\t\t\t\t\t\t\t\tchanged."
    - !Field
      name: SEL_EXT
      bit_offset: 18
      bit_width: 1
      description: Select spread spectrum mode.
      enum_values:
        0: SPREAD_SPECTRUM_MODE
        1: MDEC_ENABLED
    - !Field
      name: RESERVED
      bit_offset: 19
      bit_width: 13
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: SYSPLLSSCTRL1
    addr: 0x400001c4
    size_bits: 32
    description: PLL spread spectrum control 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x10000000
    fields:
    - !Field
      name: MD
      bit_offset: 0
      bit_width: 19
      description: "M- divider value with fraction. MD[18:11] : integer portion\n\t\t\t\t\t\t\t\tof
        the feedback divider value. MD[10:0] : fractional portion of the\n\t\t\t\t\t\t\t\tfeedback
        divider value."
    - !Field
      name: MDREQ
      bit_offset: 19
      bit_width: 1
      description: "MD reload request. When a 1 is written to this bit, the MD\n\t\t\t\t\t\t\t\tvalue
        is loaded into the PLL. This bit is cleared when the load is\n\t\t\t\t\t\t\t\tcomplete."
    - !Field
      name: MF
      bit_offset: 20
      bit_width: 3
      description: "Programmable modulation frequency fm = Fref/Nss with Fref =\n\t\t\t\t\t\t\t\tFin/N
        0b000 => Nss = 512 (fm = 3.9 - 7.8 kHz) 0b001 => Nss = 384 (fm\n\t\t\t\t\t\t\t\t=
        5.2 - 10.4 kHz) 0b010 => Nss = 256 (fm = 7.8 - 15.6 kHz) 0b011 =>\n\t\t\t\t\t\t\t\tNss
        = 128 (fm = 15.6 - 31.3 kHz) 0b100 => Nss = 64 (fm = 32.3 - 64.5\n\t\t\t\t\t\t\t\tkHz)
        0b101 => Nss = 32 (fm = 62.5- 125 kHz) 0b110 => Nss = 24 (fm =\n\t\t\t\t\t\t\t\t83.3-
        166.6 kHz) 0b111 => Nss = 16 (fm = 125- 250 kHz)"
    - !Field
      name: MR
      bit_offset: 23
      bit_width: 3
      description: "Programmable frequency modulation depth deltafmodpk-pk =\n\t\t\t\t\t\t\t\tFref
        x k/Fcco = k/MDdec 0 = no spread 0b000 => k = 0 (no spread\n\t\t\t\t\t\t\t\tspectrum)
        0b001 => k = 1 0b010 => k = 1.5 0b011 => k = 2 0b100 => k\n\t\t\t\t\t\t\t\t=
        3 0b101 => k = 4 0b110 => k = 6 0b111 => k = 8"
    - !Field
      name: MC
      bit_offset: 26
      bit_width: 2
      description: "Modulation waveform control 0 = no compensation\n\t\t\t\t\t\t\t\tCompensation
        for low pass filtering of the PLL to get a triangular\n\t\t\t\t\t\t\t\tmodulation
        at the output of the PLL, giving a flat frequency\n\t\t\t\t\t\t\t\tspectrum.
        0b00 => no compensation 0b10 => recommended setting 0b11\n\t\t\t\t\t\t\t\t=>
        max. compensation"
    - !Field
      name: PD
      bit_offset: 28
      bit_width: 1
      description: Power down.
      enum_values:
        0: ENABLED
        1: DISABLED
    - !Field
      name: DITHER
      bit_offset: 29
      bit_width: 1
      description: Select modulation frequency.
      enum_values:
        0: FIXED
        1: DITHER
    - !Field
      name: RESERVED
      bit_offset: 30
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: PDRUNCFG
    addr: 0x40000210
    size_bits: 32
    description: Power configuration register
    read_allowed: true
    write_allowed: true
    reset_value: 0x500500
    fields:
    - !Field
      name: RESERVED
      bit_offset: 0
      bit_width: 3
      description: .
    - !Field
      name: PDEN_IRC_OSC
      bit_offset: 3
      bit_width: 1
      description: "IRC oscillator output. 0 = Powered; 1 = Powered\n\t\t\t\t\t\t\t\tdown."
    - !Field
      name: PDEN_IRC
      bit_offset: 4
      bit_width: 1
      description: "IRC oscillator. 0 = Powered; 1 = Powered\n\t\t\t\t\t\t\t\tdown."
    - !Field
      name: PDEN_FLASH
      bit_offset: 5
      bit_width: 1
      description: Flash memory. 0 = Powered; 1 = Powered down.
    - !Field
      name: RESERVED
      bit_offset: 6
      bit_width: 1
      description: Reserved.
    - !Field
      name: PDEN_BOD_RST
      bit_offset: 7
      bit_width: 1
      description: "Brown-out Detect reset. 0 = Powered; 1 = Powered\n\t\t\t\t\t\t\t\tdown."
    - !Field
      name: PDEN_BOD_INTR
      bit_offset: 8
      bit_width: 1
      description: "Brown-out Detect interrupt. 0 = Powered; 1 = Powered\n\t\t\t\t\t\t\t\tdown."
    - !Field
      name: RESERVED
      bit_offset: 9
      bit_width: 1
      description: Reserved.
    - !Field
      name: PDEN_ADC0
      bit_offset: 10
      bit_width: 1
      description: ADC0. 0 = Powered; 1 = Powered down.
    - !Field
      name: RESERVED
      bit_offset: 11
      bit_width: 2
      description: Reserved.
    - !Field
      name: PDEN_SRAM0A
      bit_offset: 13
      bit_width: 1
      description: "First 8 kB of SRAM0). 0 = Powered; 1 = Powered\n\t\t\t\t\t\t\t\tdown."
    - !Field
      name: PDEN_SRAM0B
      bit_offset: 14
      bit_width: 1
      description: "Remaining portion of SRAM0). 0 = Powered; 1 = Powered\n\t\t\t\t\t\t\t\tdown."
    - !Field
      name: PDEN_SRAM1
      bit_offset: 15
      bit_width: 1
      description: SRAM1. 0 = Powered; 1 = Powered down.
    - !Field
      name: PDEN_SRAM2
      bit_offset: 16
      bit_width: 1
      description: "SRAM2 (undedicated 8 kB RAM). 0 = Powered; 1 = Powered\n\t\t\t\t\t\t\t\tdown."
    - !Field
      name: PDEN_ROM
      bit_offset: 17
      bit_width: 1
      description: ROM. 0 = Powered; 1 = Powered down.
    - !Field
      name: RESERVED
      bit_offset: 18
      bit_width: 1
      description: Reserved.
    - !Field
      name: PDEN_VDDA
      bit_offset: 19
      bit_width: 1
      description: "Vdda to the ADC, must be enabled for the ADC to work. Also\n\t\t\t\t\t\t\t\tsee
        bit 23. 0 = Powered; 1 = Powered down."
    - !Field
      name: PDEN_WDT_OSC
      bit_offset: 20
      bit_width: 1
      description: "Watchdog oscillator. 0 = Powered; 1 = Powered\n\t\t\t\t\t\t\t\tdown."
    - !Field
      name: RESERVED
      bit_offset: 21
      bit_width: 1
      description: Reserved.
    - !Field
      name: PDEN_SYS_PLL
      bit_offset: 22
      bit_width: 1
      description: PLL0. 0 = Powered; 1 = Powered down.
    - !Field
      name: PDEN_VREFP
      bit_offset: 23
      bit_width: 1
      description: "Vrefp to the ADC, must be enabled for the ADC to work. Also\n\t\t\t\t\t\t\t\tsee
        bit 19. 0 = Powered; 1 = Powered down."
    - !Field
      name: PDEN_32K_OSC
      bit_offset: 24
      bit_width: 1
      description: "32 kHz RTC oscillator. 0 = Powered; 1 = Powered\n\t\t\t\t\t\t\t\tdown."
    - !Field
      name: RESERVED
      bit_offset: 25
      bit_width: 7
      description: Reserved.
  - !Register
    name: PDRUNCFGSET
    addr: 0x40000214
    size_bits: 32
    description: Set bits in PDRUNCFG
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PD_SET
      bit_offset: 0
      bit_width: 32
      description: "Writing ones to this register sets the corresponding bit or\n\t\t\t\t\t\t\t\tbits
        in the PDRUNCFG register, if they are implemented. Bits that do\n\t\t\t\t\t\t\t\tnot
        correspond to defined bits in PDRUNCFG are reserved and only\n\t\t\t\t\t\t\t\tzeroes
        should be written to them."
  - !Register
    name: PDRUNCFGCLR
    addr: 0x40000218
    size_bits: 32
    description: Clear bits in PDRUNCFG
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PD_CLR
      bit_offset: 0
      bit_width: 32
      description: "Writing ones to this register clears the corresponding bit\n\t\t\t\t\t\t\t\tor
        bits in the PDRUNCFG register, if they are implemented. Bits that\n\t\t\t\t\t\t\t\tdo
        not correspond to defined bits in PDRUNCFG are reserved and only\n\t\t\t\t\t\t\t\tzeroes
        should be written to them."
  - !Register
    name: STARTERP0
    addr: 0x40000240
    size_bits: 32
    description: Start logic 0 wake-up enable register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WWDT
      bit_offset: 0
      bit_width: 1
      description: "WWDT interrupt wake-up. 0 = Wake-up disabled. 1 = Wake-up\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: BOD
      bit_offset: 1
      bit_width: 1
      description: "BOD interrupt wake-up. 0 = Wake-up disabled. 1 = Wake-up\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: RESERVED
      bit_offset: 2
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: DMA
      bit_offset: 3
      bit_width: 1
      description: "DMA wake-up. 0 = Wake-up disabled. 1 = Wake-up enabled.\n\t\t\t\t\t\t\t\tTypically
        used in sleep mode only."
    - !Field
      name: GINT0
      bit_offset: 4
      bit_width: 1
      description: "Group interrupt 0 wake-up. 0 = Wake-up disabled. 1 =\n\t\t\t\t\t\t\t\tWake-up
        enabled."
    - !Field
      name: PINT0
      bit_offset: 5
      bit_width: 1
      description: "GPIO pin interrupt 0 wake-up. 0 = Wake-up disabled. 1 =\n\t\t\t\t\t\t\t\tWake-up
        enabled. Not for pattern match."
    - !Field
      name: PINT1
      bit_offset: 6
      bit_width: 1
      description: "GPIO pin interrupt 1 wake-up. 0 = Wake-up disabled. 1 =\n\t\t\t\t\t\t\t\tWake-up
        enabled. Not for pattern match."
    - !Field
      name: PINT2
      bit_offset: 7
      bit_width: 1
      description: "GPIO pin interrupt 2 wake-up. 0 = Wake-up disabled. 1 =\n\t\t\t\t\t\t\t\tWake-up
        enabled. Not for pattern match."
    - !Field
      name: PINT3
      bit_offset: 8
      bit_width: 1
      description: "GPIO pin interrupt 3 wake-up. 0 = Wake-up disabled. 1 =\n\t\t\t\t\t\t\t\tWake-up
        enabled. Not for pattern match."
    - !Field
      name: UTICK
      bit_offset: 9
      bit_width: 1
      description: "Micro-tick Timer wake-up. 0 = Wake-up disabled. 1 = Wake-up\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: MRT
      bit_offset: 10
      bit_width: 1
      description: "Multi-Rate Timer wake-up. 0 = Wake-up disabled. 1 = Wake-up\n\t\t\t\t\t\t\t\tenabled.
        Typically used in sleep mode only."
    - !Field
      name: TIMER0
      bit_offset: 11
      bit_width: 1
      description: "Timer 0 wake-up. 0 = Wake-up disabled. 1 = Wake-up\n\t\t\t\t\t\t\t\tenabled.Typically
        used in sleep mode only."
    - !Field
      name: TIMER1
      bit_offset: 12
      bit_width: 1
      description: "Timer 1 wake-up. 0 = Wake-up disabled. 1 = Wake-up\n\t\t\t\t\t\t\t\tenabled.Typically
        used in sleep mode only."
    - !Field
      name: TIMER2
      bit_offset: 13
      bit_width: 1
      description: "Timer 2 wake-up. 0 = Wake-up disabled. 1 = Wake-up\n\t\t\t\t\t\t\t\tenabled.Typically
        used in sleep mode only."
    - !Field
      name: TIMER3
      bit_offset: 14
      bit_width: 1
      description: "Timer 3 wake-up. 0 = Wake-up disabled. 1 = Wake-up\n\t\t\t\t\t\t\t\tenabled.Typically
        used in sleep mode only."
    - !Field
      name: TIMER4
      bit_offset: 15
      bit_width: 1
      description: "Timer 4 wake-up. 0 = Wake-up disabled. 1 = Wake-up\n\t\t\t\t\t\t\t\tenabled.Typically
        used in sleep mode only."
    - !Field
      name: SCT0
      bit_offset: 16
      bit_width: 1
      description: "SCT0 wake-up. 0 = Wake-up disabled. 1 = Wake-up\n\t\t\t\t\t\t\t\tenabled.Typically
        used in sleep mode only."
    - !Field
      name: USART0
      bit_offset: 17
      bit_width: 1
      description: "USART0 interrupt wake-up. 0 = Wake-up disabled. 1 = Wake-up\n\t\t\t\t\t\t\t\tenabled.
        Peripheral interrupt."
    - !Field
      name: USART1
      bit_offset: 18
      bit_width: 1
      description: "USART1 interrupt wake-up. 0 = Wake-up disabled. 1 = Wake-up\n\t\t\t\t\t\t\t\tenabled.
        Peripheral interrupt."
    - !Field
      name: USART2
      bit_offset: 19
      bit_width: 1
      description: "USART2 interrupt wake-up. 0 = Wake-up disabled. 1 = Wake-up\n\t\t\t\t\t\t\t\tenabled.
        Peripheral interrupt."
    - !Field
      name: USART3
      bit_offset: 20
      bit_width: 1
      description: "USART2 interrupt wake-up. 0 = Wake-up disabled. 1 = Wake-up\n\t\t\t\t\t\t\t\tenabled.
        Peripheral interrupt."
    - !Field
      name: I2C0
      bit_offset: 21
      bit_width: 1
      description: "I2C0 interrupt wake-up. 0 = Wake-up disabled. 1 = Wake-up\n\t\t\t\t\t\t\t\tenabled.
        Peripheral interrupt."
    - !Field
      name: I2C1
      bit_offset: 22
      bit_width: 1
      description: "I2C1 interrupt wake-up. 0 = Wake-up disabled. 1 = Wake-up\n\t\t\t\t\t\t\t\tenabled.
        Peripheral interrupt."
    - !Field
      name: I2C2
      bit_offset: 23
      bit_width: 1
      description: "I2C2 interrupt wake-up. 0 = Wake-up disabled. 1 = Wake-up\n\t\t\t\t\t\t\t\tenabled.
        Peripheral interrupt."
    - !Field
      name: SPI0
      bit_offset: 24
      bit_width: 1
      description: "SPI0 interrupt wake-up. 0 = Wake-up disabled. 1 = Wake-up\n\t\t\t\t\t\t\t\tenabled.
        Peripheral interrupt."
    - !Field
      name: SPI1
      bit_offset: 25
      bit_width: 1
      description: "SPI1 interrupt wake-up. 0 = Wake-up disabled. 1 = Wake-up\n\t\t\t\t\t\t\t\tenabled.
        Peripheral interrupt."
    - !Field
      name: ADC0_SEQA
      bit_offset: 26
      bit_width: 1
      description: "ADC0 sequence A interrupt wake-up. 0 = Wake-up disabled. 1\n\t\t\t\t\t\t\t\t=
        Wake-up enabled.Typically used in sleep mode only."
    - !Field
      name: ADC0_SEQB
      bit_offset: 27
      bit_width: 1
      description: "ADC0 sequence B interrupt wake-up. 0 = Wake-up disabled. 1\n\t\t\t\t\t\t\t\t=
        Wake-up enabled.Typically used in sleep mode only."
    - !Field
      name: ADC0_THCMP
      bit_offset: 28
      bit_width: 1
      description: "ADC0 threshold and error interrupt wake-up. 0 = Wake-up\n\t\t\t\t\t\t\t\tdisabled.
        1 = Wake-up enabled.Typically used in sleep mode\n\t\t\t\t\t\t\t\tonly."
    - !Field
      name: RTC
      bit_offset: 29
      bit_width: 1
      description: "RTC interrupt wake-up. 0 = Wake-up disabled. 1 = Wake-up\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: RESERVED
      bit_offset: 30
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: MAILBOX
      bit_offset: 31
      bit_width: 1
      description: "Mailbox interrupt wake-up. 0 = Wake-up disabled. 1 =\n\t\t\t\t\t\t\t\tWake-up
        enabled.Typically used in sleep mode only."
  - !Register
    name: STARTERP1
    addr: 0x40000244
    size_bits: 32
    description: Start logic 1 wake-up enable register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: GINT1
      bit_offset: 0
      bit_width: 1
      description: "Group interrupt 0 wake-up. 0 = Wake-up disabled. 1 =\n\t\t\t\t\t\t\t\tWake-up
        enabled."
    - !Field
      name: PINT4
      bit_offset: 1
      bit_width: 1
      description: "GPIO pin interrupt 4 wake-up. 0 = Wake-up disabled. 1 =\n\t\t\t\t\t\t\t\tWake-up
        enabled. Not for pattern match."
    - !Field
      name: PINT5
      bit_offset: 2
      bit_width: 1
      description: "GPIO pin interrupt 5 wake-up. 0 = Wake-up disabled. 1 =\n\t\t\t\t\t\t\t\tWake-up
        enabled. Not for pattern match."
    - !Field
      name: PINT6
      bit_offset: 3
      bit_width: 1
      description: "GPIO pin interrupt 6 wake-up. 0 = Wake-up disabled. 1 =\n\t\t\t\t\t\t\t\tWake-up
        enabled. Not for pattern match."
    - !Field
      name: PINT7
      bit_offset: 4
      bit_width: 1
      description: "GPIO pin interrupt 7 wake-up. 0 = Wake-up disabled. 1 =\n\t\t\t\t\t\t\t\tWake-up
        enabled. Not for pattern match."
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 3
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten.."
    - !Field
      name: RIT
      bit_offset: 8
      bit_width: 1
      description: "Repetitive Interrupt Timer interrupt wake-up. 0 = Wake-up\n\t\t\t\t\t\t\t\tdisabled.
        1 = Wake-up enabled. Typically used in sleep mode\n\t\t\t\t\t\t\t\tonly."
    - !Field
      name: RESERVED
      bit_offset: 15
      bit_width: 17
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten.."
  - !Register
    name: STARTERPSET0
    addr: 0x40000248
    size_bits: 32
    description: Set bits in STARTERP0
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: START_SET0
      bit_offset: 0
      bit_width: 32
      description: "Writing ones to this register sets the corresponding bit or\n\t\t\t\t\t\t\t\tbits
        in the STARTERP0 register, if they are implemented. Bits that\n\t\t\t\t\t\t\t\tdo
        not correspond to defined bits in STARTERP0 are reserved and only\n\t\t\t\t\t\t\t\tzeroes
        should be written to them."
  - !Register
    name: STARTERPSET1
    addr: 0x4000024c
    size_bits: 32
    description: Set bits in STARTERP1
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: START_SET1
      bit_offset: 0
      bit_width: 32
      description: "Writing ones to this register sets the corresponding bit or\n\t\t\t\t\t\t\t\tbits
        in the STARTERP1 register, if they are implemented. Bits that\n\t\t\t\t\t\t\t\tdo
        not correspond to defined bits in STARTERP1 are reserved and only\n\t\t\t\t\t\t\t\tzeroes
        should be written to them."
  - !Register
    name: STARTERPCLR0
    addr: 0x40000250
    size_bits: 32
    description: Clear bits in STARTERP0
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: START_CLR0
      bit_offset: 0
      bit_width: 32
      description: "Writing ones to this register clears the corresponding bit\n\t\t\t\t\t\t\t\tor
        bits in the STARTERP0 register, if they are implemented. Bits\n\t\t\t\t\t\t\t\tthat
        do not correspond to defined bits in STARTERP0 are reserved and\n\t\t\t\t\t\t\t\tonly
        zeroes should be written to them."
  - !Register
    name: STARTERPCLR1
    addr: 0x40000254
    size_bits: 32
    description: Clear bits in STARTERP1
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: START_CLR1
      bit_offset: 0
      bit_width: 32
      description: "Writing ones to this register clears the corresponding bit\n\t\t\t\t\t\t\t\tor
        bits in the STARTERP1 register, if they are implemented. Bits\n\t\t\t\t\t\t\t\tthat
        do not correspond to defined bits in STARTERP1 are reserved and\n\t\t\t\t\t\t\t\tonly
        zeroes should be written to them."
  - !Register
    name: CPUCTRL
    addr: 0x40000300
    size_bits: 32
    description: CPU Control for multiple processors
    read_allowed: true
    write_allowed: true
    reset_value: 0x4d
    fields:
    - !Field
      name: MASTERCPU
      bit_offset: 0
      bit_width: 1
      description: "Determines which CPU is considered the master. The master\n\t\t\t\t\t\t\t\tCPU
        cannot have its clock turned off via the related CMnCLKEN bit or\n\t\t\t\t\t\t\t\tbe
        reset via the related CMxRSTEN in this register. The slave CPU\n\t\t\t\t\t\t\t\twakes
        up briefly following device reset, then goes back to sleep\n\t\t\t\t\t\t\t\tuntil
        activated by the master CPU."
      enum_values:
        0: M0P
        1: M4
    - !Field
      name: RESERVED
      bit_offset: 1
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten.."
    - !Field
      name: CM4CLKEN
      bit_offset: 2
      bit_width: 1
      description: Cortex-M4 clock enable.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: CM0CLKEN
      bit_offset: 3
      bit_width: 1
      description: Cortex-M0+ clock enable.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: CM4RSTEN
      bit_offset: 4
      bit_width: 1
      description: Cortex-M4 reset.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: CM0RSTEN
      bit_offset: 5
      bit_width: 1
      description: Cortex-M0+ reset.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: POWERCPU
      bit_offset: 6
      bit_width: 1
      description: "Identifies the owner of reduced power mode control: which\n\t\t\t\t\t\t\t\tCPU
        can cause the device to enter Sleep, Deep Sleep, Power-down, and\n\t\t\t\t\t\t\t\tDeep
        Power-down modes."
      enum_values:
        0: M0P
        1: M4
    - !Field
      name: RESERVED
      bit_offset: 7
      bit_width: 25
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten.."
  - !Register
    name: CPBOOT
    addr: 0x40000304
    size_bits: 32
    description: Coprocessor Boot Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BOOTADDR
      bit_offset: 0
      bit_width: 32
      description: Slave processor boot address.
  - !Register
    name: CPSTACK
    addr: 0x40000308
    size_bits: 32
    description: Coprocessor Stack Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: STACKADDR
      bit_offset: 0
      bit_width: 32
      description: Slave processor stack address.
  - !Register
    name: JTAGIDCODE
    addr: 0x400003f4
    size_bits: 32
    description: JTAG ID code register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: JTAGID
      bit_offset: 0
      bit_width: 32
      description: JTAG ID code.
  - !Register
    name: DEVICE_ID0
    addr: 0x400003f8
    size_bits: 32
    description: Part ID register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PARTID
      bit_offset: 0
      bit_width: 32
      description: Part ID
  - !Register
    name: DEVICE_ID1
    addr: 0x400003fc
    size_bits: 32
    description: Boot ROM and die revision register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: REVID
      bit_offset: 0
      bit_width: 32
      description: Revision.
- !Module
  name: CT32B2
  description: 'Standard counter/timer 2 '
  base_addr: 0x40004000
  size: 0x78
  registers:
  - !Register
    name: IR
    addr: 0x40004000
    size_bits: 32
    description: "Interrupt Register. The IR can be written to clear interrupts. The\n\t\t\t\t\t\tIR
      can be read to identify which of eight possible interrupt sources are\n\t\t\t\t\t\tpending."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MR0INT
      bit_offset: 0
      bit_width: 1
      description: Interrupt flag for match channel 0.
    - !Field
      name: MR1INT
      bit_offset: 1
      bit_width: 1
      description: Interrupt flag for match channel 1.
    - !Field
      name: MR2INT
      bit_offset: 2
      bit_width: 1
      description: Interrupt flag for match channel 2.
    - !Field
      name: MR3INT
      bit_offset: 3
      bit_width: 1
      description: Interrupt flag for match channel 3.
    - !Field
      name: CR0INT
      bit_offset: 4
      bit_width: 1
      description: Interrupt flag for capture channel 0 event.
    - !Field
      name: CR1INT
      bit_offset: 5
      bit_width: 1
      description: Interrupt flag for capture channel 1 event.
    - !Field
      name: CR2INT
      bit_offset: 6
      bit_width: 1
      description: Interrupt flag for capture channel 2 event.
    - !Field
      name: CR3INT
      bit_offset: 7
      bit_width: 1
      description: Interrupt flag for capture channel 3 event.
    - !Field
      name: RESERVED
      bit_offset: 6
      bit_width: 26
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: TCR
    addr: 0x40004004
    size_bits: 32
    description: "Timer Control Register. The TCR is used to control the Timer\n\t\t\t\t\t\tCounter
      functions. The Timer Counter can be disabled or reset through the\n\t\t\t\t\t\tTCR."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CEN
      bit_offset: 0
      bit_width: 1
      description: Counter enable.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: CRST
      bit_offset: 1
      bit_width: 1
      description: Counter reset.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: RESERVED
      bit_offset: 2
      bit_width: 30
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: TC
    addr: 0x40004008
    size_bits: 32
    description: "Timer Counter. The 32 bit TC is incremented every PR+1 cycles of\n\t\t\t\t\t\tPCLK.
      The TC is controlled through the TCR."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TCVAL
      bit_offset: 0
      bit_width: 32
      description: Timer counter value.
  - !Register
    name: PR
    addr: 0x4000400c
    size_bits: 32
    description: "Prescale Register. When the Prescale Counter (PC) is equal to this\n\t\t\t\t\t\tvalue,
      the next clock increments the TC and clears the PC."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRVAL
      bit_offset: 0
      bit_width: 32
      description: Prescale counter value.
  - !Register
    name: PC
    addr: 0x40004010
    size_bits: 32
    description: "Prescale Counter. The 32 bit PC is a counter which is incremented\n\t\t\t\t\t\tto
      the value stored in PR. When the value in PR is reached, the TC is\n\t\t\t\t\t\tincremented
      and the PC is cleared. The PC is observable and controllable\n\t\t\t\t\t\tthrough
      the bus interface."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PCVAL
      bit_offset: 0
      bit_width: 32
      description: Prescale counter value.
  - !Register
    name: MCR
    addr: 0x40004014
    size_bits: 32
    description: "Match Control Register. The MCR is used to control if an interrupt\n\t\t\t\t\t\tis
      generated and if the TC is reset when a Match occurs."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MR0I
      bit_offset: 0
      bit_width: 1
      description: "Interrupt on MR0: an interrupt is generated when MR0\n\t\t\t\t\t\t\t\tmatches
        the value in the TC. 0 = disabled. 1 =\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: MR0R
      bit_offset: 1
      bit_width: 1
      description: "Reset on MR0: the TC will be reset if MR0 matches it. 0 =\n\t\t\t\t\t\t\t\tdisabled.
        1 = enabled."
    - !Field
      name: MR0S
      bit_offset: 2
      bit_width: 1
      description: "Stop on MR0: the TC and PC will be stopped and TCR[0] will\n\t\t\t\t\t\t\t\tbe
        set to 0 if MR0 matches the TC. 0 = disabled. 1 =\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: MR1I
      bit_offset: 3
      bit_width: 1
      description: "Interrupt on MR1: an interrupt is generated when MR1\n\t\t\t\t\t\t\t\tmatches
        the value in the TC. 0 = disabled. 1 = enabled. 0 =\n\t\t\t\t\t\t\t\tdisabled.
        1 = enabled."
    - !Field
      name: MR1R
      bit_offset: 4
      bit_width: 1
      description: "Reset on MR1: the TC will be reset if MR1 matches it. 0 =\n\t\t\t\t\t\t\t\tdisabled.
        1 = enabled."
    - !Field
      name: MR1S
      bit_offset: 5
      bit_width: 1
      description: "Stop on MR1: the TC and PC will be stopped and TCR[0] will\n\t\t\t\t\t\t\t\tbe
        set to 0 if MR1 matches the TC. 0 = disabled. 1 =\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: MR2I
      bit_offset: 6
      bit_width: 1
      description: "Interrupt on MR2: an interrupt is generated when MR2\n\t\t\t\t\t\t\t\tmatches
        the value in the TC. 0 = disabled. 1 =\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: MR2R
      bit_offset: 7
      bit_width: 1
      description: "Reset on MR2: the TC will be reset if MR2 matches it. 0 =\n\t\t\t\t\t\t\t\tdisabled.
        1 = enabled."
    - !Field
      name: MR2S
      bit_offset: 8
      bit_width: 1
      description: "Stop on MR2: the TC and PC will be stopped and TCR[0] will\n\t\t\t\t\t\t\t\tbe
        set to 0 if MR2 matches the TC. 0 = disabled. 1 =\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: MR3I
      bit_offset: 9
      bit_width: 1
      description: "Interrupt on MR3: an interrupt is generated when MR3\n\t\t\t\t\t\t\t\tmatches
        the value in the TC. 0 = disabled. 1 =\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: MR3R
      bit_offset: 10
      bit_width: 1
      description: "Reset on MR3: the TC will be reset if MR3 matches it. 0 =\n\t\t\t\t\t\t\t\tdisabled.
        1 = enabled."
    - !Field
      name: MR3S
      bit_offset: 11
      bit_width: 1
      description: "Stop on MR3: the TC and PC will be stopped and TCR[0] will\n\t\t\t\t\t\t\t\tbe
        set to 0 if MR3 matches the TC. 0 = disabled. 1 =\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: RESERVED
      bit_offset: 12
      bit_width: 20
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: CCR
    addr: 0x40004028
    size_bits: 32
    description: "Capture Control Register. The CCR controls which edges of the\n\t\t\t\t\t\tcapture
      inputs are used to load the Capture Registers and whether or not an\n\t\t\t\t\t\tinterrupt
      is generated when a capture takes place."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CAP0RE
      bit_offset: 0
      bit_width: 1
      description: "Rising edge of capture channel 0: a sequence of 0 then 1\n\t\t\t\t\t\t\t\tcauses
        CR0 to be loaded with the contents of TC. 0 = disabled. 1 =\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: CAP0FE
      bit_offset: 1
      bit_width: 1
      description: "Falling edge of capture channel 0: a sequence of 1 then 0\n\t\t\t\t\t\t\t\tcauses
        CR0 to be loaded with the contents of TC. 0 = disabled. 1 =\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: CAP0I
      bit_offset: 2
      bit_width: 1
      description: "Generate interrupt on channel 0 capture event: a CR0 load\n\t\t\t\t\t\t\t\tgenerates
        an interrupt."
    - !Field
      name: CAP1RE
      bit_offset: 3
      bit_width: 1
      description: "Rising edge of capture channel 1: a sequence of 0 then 1\n\t\t\t\t\t\t\t\tcauses
        CR1 to be loaded with the contents of TC. 0 = disabled. 1 =\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: CAP1FE
      bit_offset: 4
      bit_width: 1
      description: "Falling edge of capture channel 1: a sequence of 1 then 0\n\t\t\t\t\t\t\t\tcauses
        CR1 to be loaded with the contents of TC. 0 = disabled. 1 =\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: CAP1I
      bit_offset: 5
      bit_width: 1
      description: "Generate interrupt on channel 1 capture event: a CR1 load\n\t\t\t\t\t\t\t\tgenerates
        an interrupt."
    - !Field
      name: CAP2RE
      bit_offset: 6
      bit_width: 1
      description: "Rising edge of capture channel 2: a sequence of 0 then 1\n\t\t\t\t\t\t\t\tcauses
        CR2 to be loaded with the contents of TC. 0 = disabled. 1 =\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: CAP2FE
      bit_offset: 7
      bit_width: 1
      description: "Falling edge of capture channel 2: a sequence of 1 then 0\n\t\t\t\t\t\t\t\tcauses
        CR2 to be loaded with the contents of TC. 0 = disabled. 1 =\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: CAP2I
      bit_offset: 8
      bit_width: 1
      description: "Generate interrupt on channel 2 capture event: a CR2 load\n\t\t\t\t\t\t\t\tgenerates
        an interrupt."
    - !Field
      name: CAP3RE
      bit_offset: 9
      bit_width: 1
      description: "Rising edge of capture channel 3: a sequence of 0 then 1\n\t\t\t\t\t\t\t\tcauses
        CR3 to be loaded with the contents of TC. 0 = disabled. 1 =\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: CAP3FE
      bit_offset: 10
      bit_width: 1
      description: "Falling edge of capture channel 3: a sequence of 1 then 0\n\t\t\t\t\t\t\t\tcauses
        CR3 to be loaded with the contents of TC. 0 = disabled. 1 =\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: CAP3I
      bit_offset: 11
      bit_width: 1
      description: "Generate interrupt on channel 3 capture event: a CR3 load\n\t\t\t\t\t\t\t\tgenerates
        an interrupt."
    - !Field
      name: RESERVED
      bit_offset: 12
      bit_width: 20
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: EMR
    addr: 0x4000403c
    size_bits: 32
    description: "External Match Register. The EMR controls the match function and\n\t\t\t\t\t\tthe
      external match pins."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EM0
      bit_offset: 0
      bit_width: 1
      description: "External Match 0. This bit reflects the state of output\n\t\t\t\t\t\t\t\tMAT0,
        whether or not this output is connected to a pin. When a match\n\t\t\t\t\t\t\t\toccurs
        between the TC and MR0, this bit can either toggle, go LOW,\n\t\t\t\t\t\t\t\tgo
        HIGH, or do nothing, as selected by EMR[5:4]. This bit is driven\n\t\t\t\t\t\t\t\tto
        the MAT pins if the match function is selected via IOCON. 0 =\n\t\t\t\t\t\t\t\tLOW.
        1 = HIGH."
    - !Field
      name: EM1
      bit_offset: 1
      bit_width: 1
      description: "External Match 1. This bit reflects the state of output\n\t\t\t\t\t\t\t\tMAT1,
        whether or not this output is connected to a pin. When a match\n\t\t\t\t\t\t\t\toccurs
        between the TC and MR1, this bit can either toggle, go LOW,\n\t\t\t\t\t\t\t\tgo
        HIGH, or do nothing, as selected by EMR[7:6]. This bit is driven\n\t\t\t\t\t\t\t\tto
        the MAT pins if the match function is selected via IOCON. 0 =\n\t\t\t\t\t\t\t\tLOW.
        1 = HIGH."
    - !Field
      name: EM2
      bit_offset: 2
      bit_width: 1
      description: "External Match 2. This bit reflects the state of output\n\t\t\t\t\t\t\t\tMAT2,
        whether or not this output is connected to a pin. When a match\n\t\t\t\t\t\t\t\toccurs
        between the TC and MR2, this bit can either toggle, go LOW,\n\t\t\t\t\t\t\t\tgo
        HIGH, or do nothing, as selected by EMR[9:8]. This bit is driven\n\t\t\t\t\t\t\t\tto
        the MAT pins if the match function is selected via IOCON. 0 =\n\t\t\t\t\t\t\t\tLOW.
        1 = HIGH."
    - !Field
      name: EM3
      bit_offset: 3
      bit_width: 1
      description: "External Match 3. This bit reflects the state of output\n\t\t\t\t\t\t\t\tMAT3,
        whether or not this output is connected to a pin. When a match\n\t\t\t\t\t\t\t\toccurs
        between the TC and MR3, this bit can either toggle, go LOW,\n\t\t\t\t\t\t\t\tgo
        HIGH, or do nothing, as selected by MR[11:10]. This bit is driven\n\t\t\t\t\t\t\t\tto
        the MAT pins if the match function is selected via IOCON. 0 =\n\t\t\t\t\t\t\t\tLOW.
        1 = HIGH."
    - !Field
      name: EMC0
      bit_offset: 4
      bit_width: 2
      description: "External Match Control 0. Determines the functionality of\n\t\t\t\t\t\t\t\tExternal
        Match 0."
      enum_values:
        0: DO_NOTHING
        1: CLEAR
        2: SET
        3: TOGGLE
    - !Field
      name: EMC1
      bit_offset: 6
      bit_width: 2
      description: "External Match Control 1. Determines the functionality of\n\t\t\t\t\t\t\t\tExternal
        Match 1."
      enum_values:
        0: DO_NOTHING
        1: CLEAR
        2: SET
        3: TOGGLE
    - !Field
      name: EMC2
      bit_offset: 8
      bit_width: 2
      description: "External Match Control 2. Determines the functionality of\n\t\t\t\t\t\t\t\tExternal
        Match 2."
      enum_values:
        0: DO_NOTHING
        1: CLEAR
        2: SET
        3: TOGGLE
    - !Field
      name: EMC3
      bit_offset: 10
      bit_width: 2
      description: "External Match Control 3. Determines the functionality of\n\t\t\t\t\t\t\t\tExternal
        Match 3."
      enum_values:
        0: DO_NOTHING
        1: CLEAR
        2: SET
        3: TOGGLE
    - !Field
      name: RESERVED
      bit_offset: 12
      bit_width: 20
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: CTCR
    addr: 0x40004070
    size_bits: 32
    description: "Count Control Register. The CTCR selects between Timer and Counter\n\t\t\t\t\t\tmode,
      and in Counter mode selects the signal and edge(s) for\n\t\t\t\t\t\tcounting."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CTMODE
      bit_offset: 0
      bit_width: 2
      description: "Counter/Timer Mode This field selects which rising PCLK\n\t\t\t\t\t\t\t\tedges
        can increment Timer's Prescale Counter (PC), or clear PC and\n\t\t\t\t\t\t\t\tincrement
        Timer Counter (TC). Timer Mode: the TC is incremented when\n\t\t\t\t\t\t\t\tthe
        Prescale Counter matches the Prescale Register."
      enum_values:
        0: TIMER_MODE
        1: COUNTER_MODE_RISING
        2: COUNTER_MODE_FALLING
        3: COUNTER_MODE_DUAL_ED
    - !Field
      name: CINSEL
      bit_offset: 2
      bit_width: 2
      description: "Count Input Select When bits 1:0 in this register are not\n\t\t\t\t\t\t\t\t00,
        these bits select which CAP pin is sampled for clocking. Note:\n\t\t\t\t\t\t\t\tIf
        Counter mode is selected for a particular CAPn input in the CTCR,\n\t\t\t\t\t\t\t\tthe
        3 bits for that input in the Capture Control Register (CCR) must\n\t\t\t\t\t\t\t\tbe
        programmed as 000. However, capture and/or interrupt can be\n\t\t\t\t\t\t\t\tselected
        for the other 3 CAPn inputs in the same\n\t\t\t\t\t\t\t\ttimer."
      enum_values:
        0: CHANNEL_0
        1: CHANNEL_1
        2: CHANNEL_2
        3: CHANNEL_3
    - !Field
      name: ENCC
      bit_offset: 4
      bit_width: 1
      description: "Setting this bit to 1 enables clearing of the timer and the\n\t\t\t\t\t\t\t\tprescaler
        when the capture-edge event specified in bits 7:5\n\t\t\t\t\t\t\t\toccurs."
    - !Field
      name: SELCC
      bit_offset: 5
      bit_width: 3
      description: "Edge select. When bit 4 is 1, these bits select which\n\t\t\t\t\t\t\t\tcapture
        input edge will cause the timer and prescaler to be cleared.\n\t\t\t\t\t\t\t\tThese
        bits have no effect when bit 4 is low. Values 0x2 to 0x3 and\n\t\t\t\t\t\t\t\t0x6
        to 0x7 are reserved."
      enum_values:
        0: CHANNEL_0_RISING_EDG
        1: CHANNEL_0_FALLING_ED
        2: CHANNEL_1_RISING_EDG
        3: CHANNEL_1_FALLING_ED
        4: CHANNEL_2_RISING_EDG
        5: CHANNEL_2_FALLING_ED
    - !Field
      name: RESERVED
      bit_offset: 8
      bit_width: 24
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: PWMC
    addr: 0x40004074
    size_bits: 32
    description: "PWM Control Register. The PWMCON enables PWM mode for the external\n\t\t\t\t\t\tmatch
      pins."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PWMEN0
      bit_offset: 0
      bit_width: 1
      description: PWM mode enable for channel0.
      enum_values:
        0: MATCH
        1: PWM
    - !Field
      name: PWMEN1
      bit_offset: 1
      bit_width: 1
      description: PWM mode enable for channel1.
      enum_values:
        0: MATCH
        1: PWM
    - !Field
      name: PWMEN2
      bit_offset: 2
      bit_width: 1
      description: PWM mode enable for channel2.
      enum_values:
        0: MATCH
        1: PWM
    - !Field
      name: PWMEN3
      bit_offset: 3
      bit_width: 1
      description: "PWM mode enable for channel3. Note: It is recommended to\n\t\t\t\t\t\t\t\tuse
        match channel 3 to set the PWM cycle."
      enum_values:
        0: MATCH
        1: PWM
    - !Field
      name: RESERVED
      bit_offset: 4
      bit_width: 28
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: MR0
    addr: 0x40004018
    description: "Match Register 0. MR0 can be enabled through the MCR to reset the\n\t\t\t\t\t\tTC,
      stop both the TC and PC, and/or generate an interrupt every time MR0\n\t\t\t\t\t\tmatches
      the TC."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MATCH
      bit_offset: 0
      bit_width: 32
      description: Timer counter match value.
  - !Register
    name: MR1
    addr: 0x4000401c
    description: "Match Register 0. MR0 can be enabled through the MCR to reset the\n\t\t\t\t\t\tTC,
      stop both the TC and PC, and/or generate an interrupt every time MR0\n\t\t\t\t\t\tmatches
      the TC."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MATCH
      bit_offset: 0
      bit_width: 32
      description: Timer counter match value.
  - !Register
    name: MR2
    addr: 0x40004020
    description: "Match Register 0. MR0 can be enabled through the MCR to reset the\n\t\t\t\t\t\tTC,
      stop both the TC and PC, and/or generate an interrupt every time MR0\n\t\t\t\t\t\tmatches
      the TC."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MATCH
      bit_offset: 0
      bit_width: 32
      description: Timer counter match value.
  - !Register
    name: MR3
    addr: 0x40004024
    description: "Match Register 0. MR0 can be enabled through the MCR to reset the\n\t\t\t\t\t\tTC,
      stop both the TC and PC, and/or generate an interrupt every time MR0\n\t\t\t\t\t\tmatches
      the TC."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MATCH
      bit_offset: 0
      bit_width: 32
      description: Timer counter match value.
  - !Register
    name: CR0
    addr: 0x4000402c
    description: "Capture Register 0. CR0 is loaded with the value of TC when there\n\t\t\t\t\t\tis
      an event on the CAPn.0 input."
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAP
      bit_offset: 0
      bit_width: 32
      description: Timer counter capture value.
  - !Register
    name: CR1
    addr: 0x40004030
    description: "Capture Register 0. CR0 is loaded with the value of TC when there\n\t\t\t\t\t\tis
      an event on the CAPn.0 input."
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAP
      bit_offset: 0
      bit_width: 32
      description: Timer counter capture value.
  - !Register
    name: CR2
    addr: 0x40004034
    description: "Capture Register 0. CR0 is loaded with the value of TC when there\n\t\t\t\t\t\tis
      an event on the CAPn.0 input."
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAP
      bit_offset: 0
      bit_width: 32
      description: Timer counter capture value.
  - !Register
    name: CR3
    addr: 0x40004038
    description: "Capture Register 0. CR0 is loaded with the value of TC when there\n\t\t\t\t\t\tis
      an event on the CAPn.0 input."
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAP
      bit_offset: 0
      bit_width: 32
      description: Timer counter capture value.
- !Module
  name: CT32B3
  description: 'Standard counter/timer 3 '
  base_addr: 0x40008000
  size: 0x78
  registers:
  - !Register
    name: IR
    addr: 0x40008000
    size_bits: 32
    description: "Interrupt Register. The IR can be written to clear interrupts. The\n\t\t\t\t\t\tIR
      can be read to identify which of eight possible interrupt sources are\n\t\t\t\t\t\tpending."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MR0INT
      bit_offset: 0
      bit_width: 1
      description: Interrupt flag for match channel 0.
    - !Field
      name: MR1INT
      bit_offset: 1
      bit_width: 1
      description: Interrupt flag for match channel 1.
    - !Field
      name: MR2INT
      bit_offset: 2
      bit_width: 1
      description: Interrupt flag for match channel 2.
    - !Field
      name: MR3INT
      bit_offset: 3
      bit_width: 1
      description: Interrupt flag for match channel 3.
    - !Field
      name: CR0INT
      bit_offset: 4
      bit_width: 1
      description: Interrupt flag for capture channel 0 event.
    - !Field
      name: CR1INT
      bit_offset: 5
      bit_width: 1
      description: Interrupt flag for capture channel 1 event.
    - !Field
      name: CR2INT
      bit_offset: 6
      bit_width: 1
      description: Interrupt flag for capture channel 2 event.
    - !Field
      name: CR3INT
      bit_offset: 7
      bit_width: 1
      description: Interrupt flag for capture channel 3 event.
    - !Field
      name: RESERVED
      bit_offset: 6
      bit_width: 26
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: TCR
    addr: 0x40008004
    size_bits: 32
    description: "Timer Control Register. The TCR is used to control the Timer\n\t\t\t\t\t\tCounter
      functions. The Timer Counter can be disabled or reset through the\n\t\t\t\t\t\tTCR."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CEN
      bit_offset: 0
      bit_width: 1
      description: Counter enable.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: CRST
      bit_offset: 1
      bit_width: 1
      description: Counter reset.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: RESERVED
      bit_offset: 2
      bit_width: 30
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: TC
    addr: 0x40008008
    size_bits: 32
    description: "Timer Counter. The 32 bit TC is incremented every PR+1 cycles of\n\t\t\t\t\t\tPCLK.
      The TC is controlled through the TCR."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TCVAL
      bit_offset: 0
      bit_width: 32
      description: Timer counter value.
  - !Register
    name: PR
    addr: 0x4000800c
    size_bits: 32
    description: "Prescale Register. When the Prescale Counter (PC) is equal to this\n\t\t\t\t\t\tvalue,
      the next clock increments the TC and clears the PC."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRVAL
      bit_offset: 0
      bit_width: 32
      description: Prescale counter value.
  - !Register
    name: PC
    addr: 0x40008010
    size_bits: 32
    description: "Prescale Counter. The 32 bit PC is a counter which is incremented\n\t\t\t\t\t\tto
      the value stored in PR. When the value in PR is reached, the TC is\n\t\t\t\t\t\tincremented
      and the PC is cleared. The PC is observable and controllable\n\t\t\t\t\t\tthrough
      the bus interface."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PCVAL
      bit_offset: 0
      bit_width: 32
      description: Prescale counter value.
  - !Register
    name: MCR
    addr: 0x40008014
    size_bits: 32
    description: "Match Control Register. The MCR is used to control if an interrupt\n\t\t\t\t\t\tis
      generated and if the TC is reset when a Match occurs."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MR0I
      bit_offset: 0
      bit_width: 1
      description: "Interrupt on MR0: an interrupt is generated when MR0\n\t\t\t\t\t\t\t\tmatches
        the value in the TC. 0 = disabled. 1 =\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: MR0R
      bit_offset: 1
      bit_width: 1
      description: "Reset on MR0: the TC will be reset if MR0 matches it. 0 =\n\t\t\t\t\t\t\t\tdisabled.
        1 = enabled."
    - !Field
      name: MR0S
      bit_offset: 2
      bit_width: 1
      description: "Stop on MR0: the TC and PC will be stopped and TCR[0] will\n\t\t\t\t\t\t\t\tbe
        set to 0 if MR0 matches the TC. 0 = disabled. 1 =\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: MR1I
      bit_offset: 3
      bit_width: 1
      description: "Interrupt on MR1: an interrupt is generated when MR1\n\t\t\t\t\t\t\t\tmatches
        the value in the TC. 0 = disabled. 1 = enabled. 0 =\n\t\t\t\t\t\t\t\tdisabled.
        1 = enabled."
    - !Field
      name: MR1R
      bit_offset: 4
      bit_width: 1
      description: "Reset on MR1: the TC will be reset if MR1 matches it. 0 =\n\t\t\t\t\t\t\t\tdisabled.
        1 = enabled."
    - !Field
      name: MR1S
      bit_offset: 5
      bit_width: 1
      description: "Stop on MR1: the TC and PC will be stopped and TCR[0] will\n\t\t\t\t\t\t\t\tbe
        set to 0 if MR1 matches the TC. 0 = disabled. 1 =\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: MR2I
      bit_offset: 6
      bit_width: 1
      description: "Interrupt on MR2: an interrupt is generated when MR2\n\t\t\t\t\t\t\t\tmatches
        the value in the TC. 0 = disabled. 1 =\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: MR2R
      bit_offset: 7
      bit_width: 1
      description: "Reset on MR2: the TC will be reset if MR2 matches it. 0 =\n\t\t\t\t\t\t\t\tdisabled.
        1 = enabled."
    - !Field
      name: MR2S
      bit_offset: 8
      bit_width: 1
      description: "Stop on MR2: the TC and PC will be stopped and TCR[0] will\n\t\t\t\t\t\t\t\tbe
        set to 0 if MR2 matches the TC. 0 = disabled. 1 =\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: MR3I
      bit_offset: 9
      bit_width: 1
      description: "Interrupt on MR3: an interrupt is generated when MR3\n\t\t\t\t\t\t\t\tmatches
        the value in the TC. 0 = disabled. 1 =\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: MR3R
      bit_offset: 10
      bit_width: 1
      description: "Reset on MR3: the TC will be reset if MR3 matches it. 0 =\n\t\t\t\t\t\t\t\tdisabled.
        1 = enabled."
    - !Field
      name: MR3S
      bit_offset: 11
      bit_width: 1
      description: "Stop on MR3: the TC and PC will be stopped and TCR[0] will\n\t\t\t\t\t\t\t\tbe
        set to 0 if MR3 matches the TC. 0 = disabled. 1 =\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: RESERVED
      bit_offset: 12
      bit_width: 20
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: CCR
    addr: 0x40008028
    size_bits: 32
    description: "Capture Control Register. The CCR controls which edges of the\n\t\t\t\t\t\tcapture
      inputs are used to load the Capture Registers and whether or not an\n\t\t\t\t\t\tinterrupt
      is generated when a capture takes place."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CAP0RE
      bit_offset: 0
      bit_width: 1
      description: "Rising edge of capture channel 0: a sequence of 0 then 1\n\t\t\t\t\t\t\t\tcauses
        CR0 to be loaded with the contents of TC. 0 = disabled. 1 =\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: CAP0FE
      bit_offset: 1
      bit_width: 1
      description: "Falling edge of capture channel 0: a sequence of 1 then 0\n\t\t\t\t\t\t\t\tcauses
        CR0 to be loaded with the contents of TC. 0 = disabled. 1 =\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: CAP0I
      bit_offset: 2
      bit_width: 1
      description: "Generate interrupt on channel 0 capture event: a CR0 load\n\t\t\t\t\t\t\t\tgenerates
        an interrupt."
    - !Field
      name: CAP1RE
      bit_offset: 3
      bit_width: 1
      description: "Rising edge of capture channel 1: a sequence of 0 then 1\n\t\t\t\t\t\t\t\tcauses
        CR1 to be loaded with the contents of TC. 0 = disabled. 1 =\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: CAP1FE
      bit_offset: 4
      bit_width: 1
      description: "Falling edge of capture channel 1: a sequence of 1 then 0\n\t\t\t\t\t\t\t\tcauses
        CR1 to be loaded with the contents of TC. 0 = disabled. 1 =\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: CAP1I
      bit_offset: 5
      bit_width: 1
      description: "Generate interrupt on channel 1 capture event: a CR1 load\n\t\t\t\t\t\t\t\tgenerates
        an interrupt."
    - !Field
      name: CAP2RE
      bit_offset: 6
      bit_width: 1
      description: "Rising edge of capture channel 2: a sequence of 0 then 1\n\t\t\t\t\t\t\t\tcauses
        CR2 to be loaded with the contents of TC. 0 = disabled. 1 =\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: CAP2FE
      bit_offset: 7
      bit_width: 1
      description: "Falling edge of capture channel 2: a sequence of 1 then 0\n\t\t\t\t\t\t\t\tcauses
        CR2 to be loaded with the contents of TC. 0 = disabled. 1 =\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: CAP2I
      bit_offset: 8
      bit_width: 1
      description: "Generate interrupt on channel 2 capture event: a CR2 load\n\t\t\t\t\t\t\t\tgenerates
        an interrupt."
    - !Field
      name: CAP3RE
      bit_offset: 9
      bit_width: 1
      description: "Rising edge of capture channel 3: a sequence of 0 then 1\n\t\t\t\t\t\t\t\tcauses
        CR3 to be loaded with the contents of TC. 0 = disabled. 1 =\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: CAP3FE
      bit_offset: 10
      bit_width: 1
      description: "Falling edge of capture channel 3: a sequence of 1 then 0\n\t\t\t\t\t\t\t\tcauses
        CR3 to be loaded with the contents of TC. 0 = disabled. 1 =\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: CAP3I
      bit_offset: 11
      bit_width: 1
      description: "Generate interrupt on channel 3 capture event: a CR3 load\n\t\t\t\t\t\t\t\tgenerates
        an interrupt."
    - !Field
      name: RESERVED
      bit_offset: 12
      bit_width: 20
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: EMR
    addr: 0x4000803c
    size_bits: 32
    description: "External Match Register. The EMR controls the match function and\n\t\t\t\t\t\tthe
      external match pins."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EM0
      bit_offset: 0
      bit_width: 1
      description: "External Match 0. This bit reflects the state of output\n\t\t\t\t\t\t\t\tMAT0,
        whether or not this output is connected to a pin. When a match\n\t\t\t\t\t\t\t\toccurs
        between the TC and MR0, this bit can either toggle, go LOW,\n\t\t\t\t\t\t\t\tgo
        HIGH, or do nothing, as selected by EMR[5:4]. This bit is driven\n\t\t\t\t\t\t\t\tto
        the MAT pins if the match function is selected via IOCON. 0 =\n\t\t\t\t\t\t\t\tLOW.
        1 = HIGH."
    - !Field
      name: EM1
      bit_offset: 1
      bit_width: 1
      description: "External Match 1. This bit reflects the state of output\n\t\t\t\t\t\t\t\tMAT1,
        whether or not this output is connected to a pin. When a match\n\t\t\t\t\t\t\t\toccurs
        between the TC and MR1, this bit can either toggle, go LOW,\n\t\t\t\t\t\t\t\tgo
        HIGH, or do nothing, as selected by EMR[7:6]. This bit is driven\n\t\t\t\t\t\t\t\tto
        the MAT pins if the match function is selected via IOCON. 0 =\n\t\t\t\t\t\t\t\tLOW.
        1 = HIGH."
    - !Field
      name: EM2
      bit_offset: 2
      bit_width: 1
      description: "External Match 2. This bit reflects the state of output\n\t\t\t\t\t\t\t\tMAT2,
        whether or not this output is connected to a pin. When a match\n\t\t\t\t\t\t\t\toccurs
        between the TC and MR2, this bit can either toggle, go LOW,\n\t\t\t\t\t\t\t\tgo
        HIGH, or do nothing, as selected by EMR[9:8]. This bit is driven\n\t\t\t\t\t\t\t\tto
        the MAT pins if the match function is selected via IOCON. 0 =\n\t\t\t\t\t\t\t\tLOW.
        1 = HIGH."
    - !Field
      name: EM3
      bit_offset: 3
      bit_width: 1
      description: "External Match 3. This bit reflects the state of output\n\t\t\t\t\t\t\t\tMAT3,
        whether or not this output is connected to a pin. When a match\n\t\t\t\t\t\t\t\toccurs
        between the TC and MR3, this bit can either toggle, go LOW,\n\t\t\t\t\t\t\t\tgo
        HIGH, or do nothing, as selected by MR[11:10]. This bit is driven\n\t\t\t\t\t\t\t\tto
        the MAT pins if the match function is selected via IOCON. 0 =\n\t\t\t\t\t\t\t\tLOW.
        1 = HIGH."
    - !Field
      name: EMC0
      bit_offset: 4
      bit_width: 2
      description: "External Match Control 0. Determines the functionality of\n\t\t\t\t\t\t\t\tExternal
        Match 0."
      enum_values:
        0: DO_NOTHING
        1: CLEAR
        2: SET
        3: TOGGLE
    - !Field
      name: EMC1
      bit_offset: 6
      bit_width: 2
      description: "External Match Control 1. Determines the functionality of\n\t\t\t\t\t\t\t\tExternal
        Match 1."
      enum_values:
        0: DO_NOTHING
        1: CLEAR
        2: SET
        3: TOGGLE
    - !Field
      name: EMC2
      bit_offset: 8
      bit_width: 2
      description: "External Match Control 2. Determines the functionality of\n\t\t\t\t\t\t\t\tExternal
        Match 2."
      enum_values:
        0: DO_NOTHING
        1: CLEAR
        2: SET
        3: TOGGLE
    - !Field
      name: EMC3
      bit_offset: 10
      bit_width: 2
      description: "External Match Control 3. Determines the functionality of\n\t\t\t\t\t\t\t\tExternal
        Match 3."
      enum_values:
        0: DO_NOTHING
        1: CLEAR
        2: SET
        3: TOGGLE
    - !Field
      name: RESERVED
      bit_offset: 12
      bit_width: 20
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: CTCR
    addr: 0x40008070
    size_bits: 32
    description: "Count Control Register. The CTCR selects between Timer and Counter\n\t\t\t\t\t\tmode,
      and in Counter mode selects the signal and edge(s) for\n\t\t\t\t\t\tcounting."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CTMODE
      bit_offset: 0
      bit_width: 2
      description: "Counter/Timer Mode This field selects which rising PCLK\n\t\t\t\t\t\t\t\tedges
        can increment Timer's Prescale Counter (PC), or clear PC and\n\t\t\t\t\t\t\t\tincrement
        Timer Counter (TC). Timer Mode: the TC is incremented when\n\t\t\t\t\t\t\t\tthe
        Prescale Counter matches the Prescale Register."
      enum_values:
        0: TIMER_MODE
        1: COUNTER_MODE_RISING
        2: COUNTER_MODE_FALLING
        3: COUNTER_MODE_DUAL_ED
    - !Field
      name: CINSEL
      bit_offset: 2
      bit_width: 2
      description: "Count Input Select When bits 1:0 in this register are not\n\t\t\t\t\t\t\t\t00,
        these bits select which CAP pin is sampled for clocking. Note:\n\t\t\t\t\t\t\t\tIf
        Counter mode is selected for a particular CAPn input in the CTCR,\n\t\t\t\t\t\t\t\tthe
        3 bits for that input in the Capture Control Register (CCR) must\n\t\t\t\t\t\t\t\tbe
        programmed as 000. However, capture and/or interrupt can be\n\t\t\t\t\t\t\t\tselected
        for the other 3 CAPn inputs in the same\n\t\t\t\t\t\t\t\ttimer."
      enum_values:
        0: CHANNEL_0
        1: CHANNEL_1
        2: CHANNEL_2
        3: CHANNEL_3
    - !Field
      name: ENCC
      bit_offset: 4
      bit_width: 1
      description: "Setting this bit to 1 enables clearing of the timer and the\n\t\t\t\t\t\t\t\tprescaler
        when the capture-edge event specified in bits 7:5\n\t\t\t\t\t\t\t\toccurs."
    - !Field
      name: SELCC
      bit_offset: 5
      bit_width: 3
      description: "Edge select. When bit 4 is 1, these bits select which\n\t\t\t\t\t\t\t\tcapture
        input edge will cause the timer and prescaler to be cleared.\n\t\t\t\t\t\t\t\tThese
        bits have no effect when bit 4 is low. Values 0x2 to 0x3 and\n\t\t\t\t\t\t\t\t0x6
        to 0x7 are reserved."
      enum_values:
        0: CHANNEL_0_RISING_EDG
        1: CHANNEL_0_FALLING_ED
        2: CHANNEL_1_RISING_EDG
        3: CHANNEL_1_FALLING_ED
        4: CHANNEL_2_RISING_EDG
        5: CHANNEL_2_FALLING_ED
    - !Field
      name: RESERVED
      bit_offset: 8
      bit_width: 24
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: PWMC
    addr: 0x40008074
    size_bits: 32
    description: "PWM Control Register. The PWMCON enables PWM mode for the external\n\t\t\t\t\t\tmatch
      pins."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PWMEN0
      bit_offset: 0
      bit_width: 1
      description: PWM mode enable for channel0.
      enum_values:
        0: MATCH
        1: PWM
    - !Field
      name: PWMEN1
      bit_offset: 1
      bit_width: 1
      description: PWM mode enable for channel1.
      enum_values:
        0: MATCH
        1: PWM
    - !Field
      name: PWMEN2
      bit_offset: 2
      bit_width: 1
      description: PWM mode enable for channel2.
      enum_values:
        0: MATCH
        1: PWM
    - !Field
      name: PWMEN3
      bit_offset: 3
      bit_width: 1
      description: "PWM mode enable for channel3. Note: It is recommended to\n\t\t\t\t\t\t\t\tuse
        match channel 3 to set the PWM cycle."
      enum_values:
        0: MATCH
        1: PWM
    - !Field
      name: RESERVED
      bit_offset: 4
      bit_width: 28
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: MR0
    addr: 0x40008018
    description: "Match Register 0. MR0 can be enabled through the MCR to reset the\n\t\t\t\t\t\tTC,
      stop both the TC and PC, and/or generate an interrupt every time MR0\n\t\t\t\t\t\tmatches
      the TC."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MATCH
      bit_offset: 0
      bit_width: 32
      description: Timer counter match value.
  - !Register
    name: MR1
    addr: 0x4000801c
    description: "Match Register 0. MR0 can be enabled through the MCR to reset the\n\t\t\t\t\t\tTC,
      stop both the TC and PC, and/or generate an interrupt every time MR0\n\t\t\t\t\t\tmatches
      the TC."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MATCH
      bit_offset: 0
      bit_width: 32
      description: Timer counter match value.
  - !Register
    name: MR2
    addr: 0x40008020
    description: "Match Register 0. MR0 can be enabled through the MCR to reset the\n\t\t\t\t\t\tTC,
      stop both the TC and PC, and/or generate an interrupt every time MR0\n\t\t\t\t\t\tmatches
      the TC."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MATCH
      bit_offset: 0
      bit_width: 32
      description: Timer counter match value.
  - !Register
    name: MR3
    addr: 0x40008024
    description: "Match Register 0. MR0 can be enabled through the MCR to reset the\n\t\t\t\t\t\tTC,
      stop both the TC and PC, and/or generate an interrupt every time MR0\n\t\t\t\t\t\tmatches
      the TC."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MATCH
      bit_offset: 0
      bit_width: 32
      description: Timer counter match value.
  - !Register
    name: CR0
    addr: 0x4000802c
    description: "Capture Register 0. CR0 is loaded with the value of TC when there\n\t\t\t\t\t\tis
      an event on the CAPn.0 input."
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAP
      bit_offset: 0
      bit_width: 32
      description: Timer counter capture value.
  - !Register
    name: CR1
    addr: 0x40008030
    description: "Capture Register 0. CR0 is loaded with the value of TC when there\n\t\t\t\t\t\tis
      an event on the CAPn.0 input."
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAP
      bit_offset: 0
      bit_width: 32
      description: Timer counter capture value.
  - !Register
    name: CR2
    addr: 0x40008034
    description: "Capture Register 0. CR0 is loaded with the value of TC when there\n\t\t\t\t\t\tis
      an event on the CAPn.0 input."
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAP
      bit_offset: 0
      bit_width: 32
      description: Timer counter capture value.
  - !Register
    name: CR3
    addr: 0x40008038
    description: "Capture Register 0. CR0 is loaded with the value of TC when there\n\t\t\t\t\t\tis
      an event on the CAPn.0 input."
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAP
      bit_offset: 0
      bit_width: 32
      description: Timer counter capture value.
- !Module
  name: CT32B4
  description: 'Standard counter/timer 4 '
  base_addr: 0x4000c000
  size: 0x78
  registers:
  - !Register
    name: IR
    addr: 0x4000c000
    size_bits: 32
    description: "Interrupt Register. The IR can be written to clear interrupts. The\n\t\t\t\t\t\tIR
      can be read to identify which of eight possible interrupt sources are\n\t\t\t\t\t\tpending."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MR0INT
      bit_offset: 0
      bit_width: 1
      description: Interrupt flag for match channel 0.
    - !Field
      name: MR1INT
      bit_offset: 1
      bit_width: 1
      description: Interrupt flag for match channel 1.
    - !Field
      name: MR2INT
      bit_offset: 2
      bit_width: 1
      description: Interrupt flag for match channel 2.
    - !Field
      name: MR3INT
      bit_offset: 3
      bit_width: 1
      description: Interrupt flag for match channel 3.
    - !Field
      name: CR0INT
      bit_offset: 4
      bit_width: 1
      description: Interrupt flag for capture channel 0 event.
    - !Field
      name: CR1INT
      bit_offset: 5
      bit_width: 1
      description: Interrupt flag for capture channel 1 event.
    - !Field
      name: CR2INT
      bit_offset: 6
      bit_width: 1
      description: Interrupt flag for capture channel 2 event.
    - !Field
      name: CR3INT
      bit_offset: 7
      bit_width: 1
      description: Interrupt flag for capture channel 3 event.
    - !Field
      name: RESERVED
      bit_offset: 6
      bit_width: 26
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: TCR
    addr: 0x4000c004
    size_bits: 32
    description: "Timer Control Register. The TCR is used to control the Timer\n\t\t\t\t\t\tCounter
      functions. The Timer Counter can be disabled or reset through the\n\t\t\t\t\t\tTCR."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CEN
      bit_offset: 0
      bit_width: 1
      description: Counter enable.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: CRST
      bit_offset: 1
      bit_width: 1
      description: Counter reset.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: RESERVED
      bit_offset: 2
      bit_width: 30
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: TC
    addr: 0x4000c008
    size_bits: 32
    description: "Timer Counter. The 32 bit TC is incremented every PR+1 cycles of\n\t\t\t\t\t\tPCLK.
      The TC is controlled through the TCR."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TCVAL
      bit_offset: 0
      bit_width: 32
      description: Timer counter value.
  - !Register
    name: PR
    addr: 0x4000c00c
    size_bits: 32
    description: "Prescale Register. When the Prescale Counter (PC) is equal to this\n\t\t\t\t\t\tvalue,
      the next clock increments the TC and clears the PC."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRVAL
      bit_offset: 0
      bit_width: 32
      description: Prescale counter value.
  - !Register
    name: PC
    addr: 0x4000c010
    size_bits: 32
    description: "Prescale Counter. The 32 bit PC is a counter which is incremented\n\t\t\t\t\t\tto
      the value stored in PR. When the value in PR is reached, the TC is\n\t\t\t\t\t\tincremented
      and the PC is cleared. The PC is observable and controllable\n\t\t\t\t\t\tthrough
      the bus interface."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PCVAL
      bit_offset: 0
      bit_width: 32
      description: Prescale counter value.
  - !Register
    name: MCR
    addr: 0x4000c014
    size_bits: 32
    description: "Match Control Register. The MCR is used to control if an interrupt\n\t\t\t\t\t\tis
      generated and if the TC is reset when a Match occurs."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MR0I
      bit_offset: 0
      bit_width: 1
      description: "Interrupt on MR0: an interrupt is generated when MR0\n\t\t\t\t\t\t\t\tmatches
        the value in the TC. 0 = disabled. 1 =\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: MR0R
      bit_offset: 1
      bit_width: 1
      description: "Reset on MR0: the TC will be reset if MR0 matches it. 0 =\n\t\t\t\t\t\t\t\tdisabled.
        1 = enabled."
    - !Field
      name: MR0S
      bit_offset: 2
      bit_width: 1
      description: "Stop on MR0: the TC and PC will be stopped and TCR[0] will\n\t\t\t\t\t\t\t\tbe
        set to 0 if MR0 matches the TC. 0 = disabled. 1 =\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: MR1I
      bit_offset: 3
      bit_width: 1
      description: "Interrupt on MR1: an interrupt is generated when MR1\n\t\t\t\t\t\t\t\tmatches
        the value in the TC. 0 = disabled. 1 = enabled. 0 =\n\t\t\t\t\t\t\t\tdisabled.
        1 = enabled."
    - !Field
      name: MR1R
      bit_offset: 4
      bit_width: 1
      description: "Reset on MR1: the TC will be reset if MR1 matches it. 0 =\n\t\t\t\t\t\t\t\tdisabled.
        1 = enabled."
    - !Field
      name: MR1S
      bit_offset: 5
      bit_width: 1
      description: "Stop on MR1: the TC and PC will be stopped and TCR[0] will\n\t\t\t\t\t\t\t\tbe
        set to 0 if MR1 matches the TC. 0 = disabled. 1 =\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: MR2I
      bit_offset: 6
      bit_width: 1
      description: "Interrupt on MR2: an interrupt is generated when MR2\n\t\t\t\t\t\t\t\tmatches
        the value in the TC. 0 = disabled. 1 =\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: MR2R
      bit_offset: 7
      bit_width: 1
      description: "Reset on MR2: the TC will be reset if MR2 matches it. 0 =\n\t\t\t\t\t\t\t\tdisabled.
        1 = enabled."
    - !Field
      name: MR2S
      bit_offset: 8
      bit_width: 1
      description: "Stop on MR2: the TC and PC will be stopped and TCR[0] will\n\t\t\t\t\t\t\t\tbe
        set to 0 if MR2 matches the TC. 0 = disabled. 1 =\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: MR3I
      bit_offset: 9
      bit_width: 1
      description: "Interrupt on MR3: an interrupt is generated when MR3\n\t\t\t\t\t\t\t\tmatches
        the value in the TC. 0 = disabled. 1 =\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: MR3R
      bit_offset: 10
      bit_width: 1
      description: "Reset on MR3: the TC will be reset if MR3 matches it. 0 =\n\t\t\t\t\t\t\t\tdisabled.
        1 = enabled."
    - !Field
      name: MR3S
      bit_offset: 11
      bit_width: 1
      description: "Stop on MR3: the TC and PC will be stopped and TCR[0] will\n\t\t\t\t\t\t\t\tbe
        set to 0 if MR3 matches the TC. 0 = disabled. 1 =\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: RESERVED
      bit_offset: 12
      bit_width: 20
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: CCR
    addr: 0x4000c028
    size_bits: 32
    description: "Capture Control Register. The CCR controls which edges of the\n\t\t\t\t\t\tcapture
      inputs are used to load the Capture Registers and whether or not an\n\t\t\t\t\t\tinterrupt
      is generated when a capture takes place."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CAP0RE
      bit_offset: 0
      bit_width: 1
      description: "Rising edge of capture channel 0: a sequence of 0 then 1\n\t\t\t\t\t\t\t\tcauses
        CR0 to be loaded with the contents of TC. 0 = disabled. 1 =\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: CAP0FE
      bit_offset: 1
      bit_width: 1
      description: "Falling edge of capture channel 0: a sequence of 1 then 0\n\t\t\t\t\t\t\t\tcauses
        CR0 to be loaded with the contents of TC. 0 = disabled. 1 =\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: CAP0I
      bit_offset: 2
      bit_width: 1
      description: "Generate interrupt on channel 0 capture event: a CR0 load\n\t\t\t\t\t\t\t\tgenerates
        an interrupt."
    - !Field
      name: CAP1RE
      bit_offset: 3
      bit_width: 1
      description: "Rising edge of capture channel 1: a sequence of 0 then 1\n\t\t\t\t\t\t\t\tcauses
        CR1 to be loaded with the contents of TC. 0 = disabled. 1 =\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: CAP1FE
      bit_offset: 4
      bit_width: 1
      description: "Falling edge of capture channel 1: a sequence of 1 then 0\n\t\t\t\t\t\t\t\tcauses
        CR1 to be loaded with the contents of TC. 0 = disabled. 1 =\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: CAP1I
      bit_offset: 5
      bit_width: 1
      description: "Generate interrupt on channel 1 capture event: a CR1 load\n\t\t\t\t\t\t\t\tgenerates
        an interrupt."
    - !Field
      name: CAP2RE
      bit_offset: 6
      bit_width: 1
      description: "Rising edge of capture channel 2: a sequence of 0 then 1\n\t\t\t\t\t\t\t\tcauses
        CR2 to be loaded with the contents of TC. 0 = disabled. 1 =\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: CAP2FE
      bit_offset: 7
      bit_width: 1
      description: "Falling edge of capture channel 2: a sequence of 1 then 0\n\t\t\t\t\t\t\t\tcauses
        CR2 to be loaded with the contents of TC. 0 = disabled. 1 =\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: CAP2I
      bit_offset: 8
      bit_width: 1
      description: "Generate interrupt on channel 2 capture event: a CR2 load\n\t\t\t\t\t\t\t\tgenerates
        an interrupt."
    - !Field
      name: CAP3RE
      bit_offset: 9
      bit_width: 1
      description: "Rising edge of capture channel 3: a sequence of 0 then 1\n\t\t\t\t\t\t\t\tcauses
        CR3 to be loaded with the contents of TC. 0 = disabled. 1 =\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: CAP3FE
      bit_offset: 10
      bit_width: 1
      description: "Falling edge of capture channel 3: a sequence of 1 then 0\n\t\t\t\t\t\t\t\tcauses
        CR3 to be loaded with the contents of TC. 0 = disabled. 1 =\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: CAP3I
      bit_offset: 11
      bit_width: 1
      description: "Generate interrupt on channel 3 capture event: a CR3 load\n\t\t\t\t\t\t\t\tgenerates
        an interrupt."
    - !Field
      name: RESERVED
      bit_offset: 12
      bit_width: 20
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: EMR
    addr: 0x4000c03c
    size_bits: 32
    description: "External Match Register. The EMR controls the match function and\n\t\t\t\t\t\tthe
      external match pins."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EM0
      bit_offset: 0
      bit_width: 1
      description: "External Match 0. This bit reflects the state of output\n\t\t\t\t\t\t\t\tMAT0,
        whether or not this output is connected to a pin. When a match\n\t\t\t\t\t\t\t\toccurs
        between the TC and MR0, this bit can either toggle, go LOW,\n\t\t\t\t\t\t\t\tgo
        HIGH, or do nothing, as selected by EMR[5:4]. This bit is driven\n\t\t\t\t\t\t\t\tto
        the MAT pins if the match function is selected via IOCON. 0 =\n\t\t\t\t\t\t\t\tLOW.
        1 = HIGH."
    - !Field
      name: EM1
      bit_offset: 1
      bit_width: 1
      description: "External Match 1. This bit reflects the state of output\n\t\t\t\t\t\t\t\tMAT1,
        whether or not this output is connected to a pin. When a match\n\t\t\t\t\t\t\t\toccurs
        between the TC and MR1, this bit can either toggle, go LOW,\n\t\t\t\t\t\t\t\tgo
        HIGH, or do nothing, as selected by EMR[7:6]. This bit is driven\n\t\t\t\t\t\t\t\tto
        the MAT pins if the match function is selected via IOCON. 0 =\n\t\t\t\t\t\t\t\tLOW.
        1 = HIGH."
    - !Field
      name: EM2
      bit_offset: 2
      bit_width: 1
      description: "External Match 2. This bit reflects the state of output\n\t\t\t\t\t\t\t\tMAT2,
        whether or not this output is connected to a pin. When a match\n\t\t\t\t\t\t\t\toccurs
        between the TC and MR2, this bit can either toggle, go LOW,\n\t\t\t\t\t\t\t\tgo
        HIGH, or do nothing, as selected by EMR[9:8]. This bit is driven\n\t\t\t\t\t\t\t\tto
        the MAT pins if the match function is selected via IOCON. 0 =\n\t\t\t\t\t\t\t\tLOW.
        1 = HIGH."
    - !Field
      name: EM3
      bit_offset: 3
      bit_width: 1
      description: "External Match 3. This bit reflects the state of output\n\t\t\t\t\t\t\t\tMAT3,
        whether or not this output is connected to a pin. When a match\n\t\t\t\t\t\t\t\toccurs
        between the TC and MR3, this bit can either toggle, go LOW,\n\t\t\t\t\t\t\t\tgo
        HIGH, or do nothing, as selected by MR[11:10]. This bit is driven\n\t\t\t\t\t\t\t\tto
        the MAT pins if the match function is selected via IOCON. 0 =\n\t\t\t\t\t\t\t\tLOW.
        1 = HIGH."
    - !Field
      name: EMC0
      bit_offset: 4
      bit_width: 2
      description: "External Match Control 0. Determines the functionality of\n\t\t\t\t\t\t\t\tExternal
        Match 0."
      enum_values:
        0: DO_NOTHING
        1: CLEAR
        2: SET
        3: TOGGLE
    - !Field
      name: EMC1
      bit_offset: 6
      bit_width: 2
      description: "External Match Control 1. Determines the functionality of\n\t\t\t\t\t\t\t\tExternal
        Match 1."
      enum_values:
        0: DO_NOTHING
        1: CLEAR
        2: SET
        3: TOGGLE
    - !Field
      name: EMC2
      bit_offset: 8
      bit_width: 2
      description: "External Match Control 2. Determines the functionality of\n\t\t\t\t\t\t\t\tExternal
        Match 2."
      enum_values:
        0: DO_NOTHING
        1: CLEAR
        2: SET
        3: TOGGLE
    - !Field
      name: EMC3
      bit_offset: 10
      bit_width: 2
      description: "External Match Control 3. Determines the functionality of\n\t\t\t\t\t\t\t\tExternal
        Match 3."
      enum_values:
        0: DO_NOTHING
        1: CLEAR
        2: SET
        3: TOGGLE
    - !Field
      name: RESERVED
      bit_offset: 12
      bit_width: 20
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: CTCR
    addr: 0x4000c070
    size_bits: 32
    description: "Count Control Register. The CTCR selects between Timer and Counter\n\t\t\t\t\t\tmode,
      and in Counter mode selects the signal and edge(s) for\n\t\t\t\t\t\tcounting."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CTMODE
      bit_offset: 0
      bit_width: 2
      description: "Counter/Timer Mode This field selects which rising PCLK\n\t\t\t\t\t\t\t\tedges
        can increment Timer's Prescale Counter (PC), or clear PC and\n\t\t\t\t\t\t\t\tincrement
        Timer Counter (TC). Timer Mode: the TC is incremented when\n\t\t\t\t\t\t\t\tthe
        Prescale Counter matches the Prescale Register."
      enum_values:
        0: TIMER_MODE
        1: COUNTER_MODE_RISING
        2: COUNTER_MODE_FALLING
        3: COUNTER_MODE_DUAL_ED
    - !Field
      name: CINSEL
      bit_offset: 2
      bit_width: 2
      description: "Count Input Select When bits 1:0 in this register are not\n\t\t\t\t\t\t\t\t00,
        these bits select which CAP pin is sampled for clocking. Note:\n\t\t\t\t\t\t\t\tIf
        Counter mode is selected for a particular CAPn input in the CTCR,\n\t\t\t\t\t\t\t\tthe
        3 bits for that input in the Capture Control Register (CCR) must\n\t\t\t\t\t\t\t\tbe
        programmed as 000. However, capture and/or interrupt can be\n\t\t\t\t\t\t\t\tselected
        for the other 3 CAPn inputs in the same\n\t\t\t\t\t\t\t\ttimer."
      enum_values:
        0: CHANNEL_0
        1: CHANNEL_1
        2: CHANNEL_2
        3: CHANNEL_3
    - !Field
      name: ENCC
      bit_offset: 4
      bit_width: 1
      description: "Setting this bit to 1 enables clearing of the timer and the\n\t\t\t\t\t\t\t\tprescaler
        when the capture-edge event specified in bits 7:5\n\t\t\t\t\t\t\t\toccurs."
    - !Field
      name: SELCC
      bit_offset: 5
      bit_width: 3
      description: "Edge select. When bit 4 is 1, these bits select which\n\t\t\t\t\t\t\t\tcapture
        input edge will cause the timer and prescaler to be cleared.\n\t\t\t\t\t\t\t\tThese
        bits have no effect when bit 4 is low. Values 0x2 to 0x3 and\n\t\t\t\t\t\t\t\t0x6
        to 0x7 are reserved."
      enum_values:
        0: CHANNEL_0_RISING_EDG
        1: CHANNEL_0_FALLING_ED
        2: CHANNEL_1_RISING_EDG
        3: CHANNEL_1_FALLING_ED
        4: CHANNEL_2_RISING_EDG
        5: CHANNEL_2_FALLING_ED
    - !Field
      name: RESERVED
      bit_offset: 8
      bit_width: 24
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: PWMC
    addr: 0x4000c074
    size_bits: 32
    description: "PWM Control Register. The PWMCON enables PWM mode for the external\n\t\t\t\t\t\tmatch
      pins."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PWMEN0
      bit_offset: 0
      bit_width: 1
      description: PWM mode enable for channel0.
      enum_values:
        0: MATCH
        1: PWM
    - !Field
      name: PWMEN1
      bit_offset: 1
      bit_width: 1
      description: PWM mode enable for channel1.
      enum_values:
        0: MATCH
        1: PWM
    - !Field
      name: PWMEN2
      bit_offset: 2
      bit_width: 1
      description: PWM mode enable for channel2.
      enum_values:
        0: MATCH
        1: PWM
    - !Field
      name: PWMEN3
      bit_offset: 3
      bit_width: 1
      description: "PWM mode enable for channel3. Note: It is recommended to\n\t\t\t\t\t\t\t\tuse
        match channel 3 to set the PWM cycle."
      enum_values:
        0: MATCH
        1: PWM
    - !Field
      name: RESERVED
      bit_offset: 4
      bit_width: 28
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: MR0
    addr: 0x4000c018
    description: "Match Register 0. MR0 can be enabled through the MCR to reset the\n\t\t\t\t\t\tTC,
      stop both the TC and PC, and/or generate an interrupt every time MR0\n\t\t\t\t\t\tmatches
      the TC."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MATCH
      bit_offset: 0
      bit_width: 32
      description: Timer counter match value.
  - !Register
    name: MR1
    addr: 0x4000c01c
    description: "Match Register 0. MR0 can be enabled through the MCR to reset the\n\t\t\t\t\t\tTC,
      stop both the TC and PC, and/or generate an interrupt every time MR0\n\t\t\t\t\t\tmatches
      the TC."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MATCH
      bit_offset: 0
      bit_width: 32
      description: Timer counter match value.
  - !Register
    name: MR2
    addr: 0x4000c020
    description: "Match Register 0. MR0 can be enabled through the MCR to reset the\n\t\t\t\t\t\tTC,
      stop both the TC and PC, and/or generate an interrupt every time MR0\n\t\t\t\t\t\tmatches
      the TC."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MATCH
      bit_offset: 0
      bit_width: 32
      description: Timer counter match value.
  - !Register
    name: MR3
    addr: 0x4000c024
    description: "Match Register 0. MR0 can be enabled through the MCR to reset the\n\t\t\t\t\t\tTC,
      stop both the TC and PC, and/or generate an interrupt every time MR0\n\t\t\t\t\t\tmatches
      the TC."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MATCH
      bit_offset: 0
      bit_width: 32
      description: Timer counter match value.
  - !Register
    name: CR0
    addr: 0x4000c02c
    description: "Capture Register 0. CR0 is loaded with the value of TC when there\n\t\t\t\t\t\tis
      an event on the CAPn.0 input."
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAP
      bit_offset: 0
      bit_width: 32
      description: Timer counter capture value.
  - !Register
    name: CR1
    addr: 0x4000c030
    description: "Capture Register 0. CR0 is loaded with the value of TC when there\n\t\t\t\t\t\tis
      an event on the CAPn.0 input."
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAP
      bit_offset: 0
      bit_width: 32
      description: Timer counter capture value.
  - !Register
    name: CR2
    addr: 0x4000c034
    description: "Capture Register 0. CR0 is loaded with the value of TC when there\n\t\t\t\t\t\tis
      an event on the CAPn.0 input."
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAP
      bit_offset: 0
      bit_width: 32
      description: Timer counter capture value.
  - !Register
    name: CR3
    addr: 0x4000c038
    description: "Capture Register 0. CR0 is loaded with the value of TC when there\n\t\t\t\t\t\tis
      an event on the CAPn.0 input."
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAP
      bit_offset: 0
      bit_width: 32
      description: Timer counter capture value.
- !Module
  name: GINT0
  description: Group GPIO input interrupt 0
  base_addr: 0x40010000
  size: 0x4c
  registers:
  - !Register
    name: CTRL
    addr: 0x40010000
    size_bits: 32
    description: GPIO grouped interrupt control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INT
      bit_offset: 0
      bit_width: 1
      description: "Group interrupt status. This bit is cleared by writing a\n\t\t\t\t\t\t\t\tone
        to it. Writing zero has no effect."
      enum_values:
        0: NO_REQUEST
        1: REQUEST_ACTIVE
    - !Field
      name: COMB
      bit_offset: 1
      bit_width: 1
      description: Combine enabled inputs for group interrupt
      enum_values:
        0: OR
        1: AND
    - !Field
      name: TRIG
      bit_offset: 2
      bit_width: 1
      description: Group interrupt trigger
      enum_values:
        0: EDGE_TRIGGERED
        1: LEVEL_TRIGGERED
    - !Field
      name: RESERVED
      bit_offset: 3
      bit_width: 29
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: PORT_POL0
    addr: 0x40010020
    description: GPIO grouped interrupt port 0 polarity register
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: POL
      bit_offset: 0
      bit_width: 32
      description: "Configure pin polarity of port m pins for group interrupt.\n\t\t\t\t\t\t\t\tBit
        n corresponds to pin PIOm_n of port m. 0 = the pin is active\n\t\t\t\t\t\t\t\tLOW.
        If the level on this pin is LOW, the pin contributes to the\n\t\t\t\t\t\t\t\tgroup
        interrupt. 1 = the pin is active HIGH. If the level on this\n\t\t\t\t\t\t\t\tpin
        is HIGH, the pin contributes to the group\n\t\t\t\t\t\t\t\tinterrupt."
  - !Register
    name: PORT_POL1
    addr: 0x40010024
    description: GPIO grouped interrupt port 0 polarity register
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: POL
      bit_offset: 0
      bit_width: 32
      description: "Configure pin polarity of port m pins for group interrupt.\n\t\t\t\t\t\t\t\tBit
        n corresponds to pin PIOm_n of port m. 0 = the pin is active\n\t\t\t\t\t\t\t\tLOW.
        If the level on this pin is LOW, the pin contributes to the\n\t\t\t\t\t\t\t\tgroup
        interrupt. 1 = the pin is active HIGH. If the level on this\n\t\t\t\t\t\t\t\tpin
        is HIGH, the pin contributes to the group\n\t\t\t\t\t\t\t\tinterrupt."
  - !Register
    name: PORT_POL2
    addr: 0x40010028
    description: GPIO grouped interrupt port 0 polarity register
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: POL
      bit_offset: 0
      bit_width: 32
      description: "Configure pin polarity of port m pins for group interrupt.\n\t\t\t\t\t\t\t\tBit
        n corresponds to pin PIOm_n of port m. 0 = the pin is active\n\t\t\t\t\t\t\t\tLOW.
        If the level on this pin is LOW, the pin contributes to the\n\t\t\t\t\t\t\t\tgroup
        interrupt. 1 = the pin is active HIGH. If the level on this\n\t\t\t\t\t\t\t\tpin
        is HIGH, the pin contributes to the group\n\t\t\t\t\t\t\t\tinterrupt."
  - !Register
    name: PORT_ENA0
    addr: 0x40010040
    description: GPIO grouped interrupt port 0 enable register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ENA
      bit_offset: 0
      bit_width: 32
      description: "Enable port 0 pin for group interrupt. Bit n corresponds to\n\t\t\t\t\t\t\t\tpin
        Pm_n of port m. 0 = the port 0 pin is disabled and does not\n\t\t\t\t\t\t\t\tcontribute
        to the grouped interrupt. 1 = the port 0 pin is enabled\n\t\t\t\t\t\t\t\tand
        contributes to the grouped interrupt."
  - !Register
    name: PORT_ENA1
    addr: 0x40010044
    description: GPIO grouped interrupt port 0 enable register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ENA
      bit_offset: 0
      bit_width: 32
      description: "Enable port 0 pin for group interrupt. Bit n corresponds to\n\t\t\t\t\t\t\t\tpin
        Pm_n of port m. 0 = the port 0 pin is disabled and does not\n\t\t\t\t\t\t\t\tcontribute
        to the grouped interrupt. 1 = the port 0 pin is enabled\n\t\t\t\t\t\t\t\tand
        contributes to the grouped interrupt."
  - !Register
    name: PORT_ENA2
    addr: 0x40010048
    description: GPIO grouped interrupt port 0 enable register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ENA
      bit_offset: 0
      bit_width: 32
      description: "Enable port 0 pin for group interrupt. Bit n corresponds to\n\t\t\t\t\t\t\t\tpin
        Pm_n of port m. 0 = the port 0 pin is disabled and does not\n\t\t\t\t\t\t\t\tcontribute
        to the grouped interrupt. 1 = the port 0 pin is enabled\n\t\t\t\t\t\t\t\tand
        contributes to the grouped interrupt."
- !Module
  name: GINT1
  description: Group GPIO input interrupt 1
  base_addr: 0x40014000
  size: 0x4c
  registers:
  - !Register
    name: CTRL
    addr: 0x40014000
    size_bits: 32
    description: GPIO grouped interrupt control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INT
      bit_offset: 0
      bit_width: 1
      description: "Group interrupt status. This bit is cleared by writing a\n\t\t\t\t\t\t\t\tone
        to it. Writing zero has no effect."
      enum_values:
        0: NO_REQUEST
        1: REQUEST_ACTIVE
    - !Field
      name: COMB
      bit_offset: 1
      bit_width: 1
      description: Combine enabled inputs for group interrupt
      enum_values:
        0: OR
        1: AND
    - !Field
      name: TRIG
      bit_offset: 2
      bit_width: 1
      description: Group interrupt trigger
      enum_values:
        0: EDGE_TRIGGERED
        1: LEVEL_TRIGGERED
    - !Field
      name: RESERVED
      bit_offset: 3
      bit_width: 29
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: PORT_POL0
    addr: 0x40014020
    description: GPIO grouped interrupt port 0 polarity register
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: POL
      bit_offset: 0
      bit_width: 32
      description: "Configure pin polarity of port m pins for group interrupt.\n\t\t\t\t\t\t\t\tBit
        n corresponds to pin PIOm_n of port m. 0 = the pin is active\n\t\t\t\t\t\t\t\tLOW.
        If the level on this pin is LOW, the pin contributes to the\n\t\t\t\t\t\t\t\tgroup
        interrupt. 1 = the pin is active HIGH. If the level on this\n\t\t\t\t\t\t\t\tpin
        is HIGH, the pin contributes to the group\n\t\t\t\t\t\t\t\tinterrupt."
  - !Register
    name: PORT_POL1
    addr: 0x40014024
    description: GPIO grouped interrupt port 0 polarity register
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: POL
      bit_offset: 0
      bit_width: 32
      description: "Configure pin polarity of port m pins for group interrupt.\n\t\t\t\t\t\t\t\tBit
        n corresponds to pin PIOm_n of port m. 0 = the pin is active\n\t\t\t\t\t\t\t\tLOW.
        If the level on this pin is LOW, the pin contributes to the\n\t\t\t\t\t\t\t\tgroup
        interrupt. 1 = the pin is active HIGH. If the level on this\n\t\t\t\t\t\t\t\tpin
        is HIGH, the pin contributes to the group\n\t\t\t\t\t\t\t\tinterrupt."
  - !Register
    name: PORT_POL2
    addr: 0x40014028
    description: GPIO grouped interrupt port 0 polarity register
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: POL
      bit_offset: 0
      bit_width: 32
      description: "Configure pin polarity of port m pins for group interrupt.\n\t\t\t\t\t\t\t\tBit
        n corresponds to pin PIOm_n of port m. 0 = the pin is active\n\t\t\t\t\t\t\t\tLOW.
        If the level on this pin is LOW, the pin contributes to the\n\t\t\t\t\t\t\t\tgroup
        interrupt. 1 = the pin is active HIGH. If the level on this\n\t\t\t\t\t\t\t\tpin
        is HIGH, the pin contributes to the group\n\t\t\t\t\t\t\t\tinterrupt."
  - !Register
    name: PORT_ENA0
    addr: 0x40014040
    description: GPIO grouped interrupt port 0 enable register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ENA
      bit_offset: 0
      bit_width: 32
      description: "Enable port 0 pin for group interrupt. Bit n corresponds to\n\t\t\t\t\t\t\t\tpin
        Pm_n of port m. 0 = the port 0 pin is disabled and does not\n\t\t\t\t\t\t\t\tcontribute
        to the grouped interrupt. 1 = the port 0 pin is enabled\n\t\t\t\t\t\t\t\tand
        contributes to the grouped interrupt."
  - !Register
    name: PORT_ENA1
    addr: 0x40014044
    description: GPIO grouped interrupt port 0 enable register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ENA
      bit_offset: 0
      bit_width: 32
      description: "Enable port 0 pin for group interrupt. Bit n corresponds to\n\t\t\t\t\t\t\t\tpin
        Pm_n of port m. 0 = the port 0 pin is disabled and does not\n\t\t\t\t\t\t\t\tcontribute
        to the grouped interrupt. 1 = the port 0 pin is enabled\n\t\t\t\t\t\t\t\tand
        contributes to the grouped interrupt."
  - !Register
    name: PORT_ENA2
    addr: 0x40014048
    description: GPIO grouped interrupt port 0 enable register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ENA
      bit_offset: 0
      bit_width: 32
      description: "Enable port 0 pin for group interrupt. Bit n corresponds to\n\t\t\t\t\t\t\t\tpin
        Pm_n of port m. 0 = the port 0 pin is disabled and does not\n\t\t\t\t\t\t\t\tcontribute
        to the grouped interrupt. 1 = the port 0 pin is enabled\n\t\t\t\t\t\t\t\tand
        contributes to the grouped interrupt."
- !Module
  name: PINT
  description: Pin interrupt and pattern match engine
  base_addr: 0x40018000
  size: 0x34
  registers:
  - !Register
    name: ISEL
    addr: 0x40018000
    size_bits: 32
    description: Pin Interrupt Mode register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PMODE
      bit_offset: 0
      bit_width: 8
      description: "Selects the interrupt mode for each pin interrupt. Bit n\n\t\t\t\t\t\t\t\tconfigures
        the pin interrupt selected in PINTSELn. 0 = Edge\n\t\t\t\t\t\t\t\tsensitive
        1 = Level sensitive"
    - !Field
      name: RESERVED
      bit_offset: 8
      bit_width: 24
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: IENR
    addr: 0x40018004
    size_bits: 32
    description: "Pin interrupt level or rising edge interrupt enable\n\t\t\t\t\t\tregister"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ENRL
      bit_offset: 0
      bit_width: 8
      description: "Enables the rising edge or level interrupt for each pin\n\t\t\t\t\t\t\t\tinterrupt.
        Bit n configures the pin interrupt selected in PINTSELn.\n\t\t\t\t\t\t\t\t0
        = Disable rising edge or level interrupt. 1 = Enable rising edge\n\t\t\t\t\t\t\t\tor
        level interrupt."
    - !Field
      name: RESERVED
      bit_offset: 8
      bit_width: 24
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten.."
  - !Register
    name: SIENR
    addr: 0x40018008
    size_bits: 32
    description: "Pin interrupt level or rising edge interrupt set\n\t\t\t\t\t\tregister"
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: SETENRL
      bit_offset: 0
      bit_width: 8
      description: "Ones written to this address set bits in the IENR, thus\n\t\t\t\t\t\t\t\tenabling
        interrupts. Bit n sets bit n in the IENR register. 0 = No\n\t\t\t\t\t\t\t\toperation.
        1 = Enable rising edge or level interrupt."
    - !Field
      name: RESERVED
      bit_offset: 8
      bit_width: 24
      description: Reserved.
  - !Register
    name: CIENR
    addr: 0x4001800c
    size_bits: 32
    description: "Pin interrupt level (rising edge interrupt) clear\n\t\t\t\t\t\tregister"
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CENRL
      bit_offset: 0
      bit_width: 8
      description: "Ones written to this address clear bits in the IENR, thus\n\t\t\t\t\t\t\t\tdisabling
        the interrupts. Bit n clears bit n in the IENR register. 0\n\t\t\t\t\t\t\t\t=
        No operation. 1 = Disable rising edge or level\n\t\t\t\t\t\t\t\tinterrupt."
    - !Field
      name: RESERVED
      bit_offset: 8
      bit_width: 24
      description: Reserved.
  - !Register
    name: IENF
    addr: 0x40018010
    size_bits: 32
    description: "Pin interrupt active level or falling edge interrupt enable\n\t\t\t\t\t\tregister"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ENAF
      bit_offset: 0
      bit_width: 8
      description: "Enables the falling edge or configures the active level\n\t\t\t\t\t\t\t\tinterrupt
        for each pin interrupt. Bit n configures the pin interrupt\n\t\t\t\t\t\t\t\tselected
        in PINTSELn. 0 = Disable falling edge interrupt or set\n\t\t\t\t\t\t\t\tactive
        interrupt level LOW. 1 = Enable falling edge interrupt\n\t\t\t\t\t\t\t\tenabled
        or set active interrupt level HIGH."
    - !Field
      name: RESERVED
      bit_offset: 8
      bit_width: 24
      description: Reserved.
  - !Register
    name: SIENF
    addr: 0x40018014
    size_bits: 32
    description: "Pin interrupt active level or falling edge interrupt set\n\t\t\t\t\t\tregister"
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: SETENAF
      bit_offset: 0
      bit_width: 8
      description: "Ones written to this address set bits in the IENF, thus\n\t\t\t\t\t\t\t\tenabling
        interrupts. Bit n sets bit n in the IENF register. 0 = No\n\t\t\t\t\t\t\t\toperation.
        1 = Select HIGH-active interrupt or enable falling edge\n\t\t\t\t\t\t\t\tinterrupt."
    - !Field
      name: RESERVED
      bit_offset: 8
      bit_width: 24
      description: Reserved.
  - !Register
    name: CIENF
    addr: 0x40018018
    size_bits: 32
    description: "Pin interrupt active level or falling edge interrupt clear\n\t\t\t\t\t\tregister"
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CENAF
      bit_offset: 0
      bit_width: 8
      description: "Ones written to this address clears bits in the IENF, thus\n\t\t\t\t\t\t\t\tdisabling
        interrupts. Bit n clears bit n in the IENF register. 0 =\n\t\t\t\t\t\t\t\tNo
        operation. 1 = LOW-active interrupt selected or falling edge\n\t\t\t\t\t\t\t\tinterrupt
        disabled."
    - !Field
      name: RESERVED
      bit_offset: 8
      bit_width: 24
      description: Reserved.
  - !Register
    name: RISE
    addr: 0x4001801c
    size_bits: 32
    description: Pin interrupt rising edge register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RDET
      bit_offset: 0
      bit_width: 8
      description: "Rising edge detect. Bit n detects the rising edge of the\n\t\t\t\t\t\t\t\tpin
        selected in PINTSELn. Read 0: No rising edge has been detected\n\t\t\t\t\t\t\t\ton
        this pin since Reset or the last time a one was written to this\n\t\t\t\t\t\t\t\tbit.
        Write 0: no operation. Read 1: a rising edge has been detected\n\t\t\t\t\t\t\t\tsince
        Reset or the last time a one was written to this bit. Write 1:\n\t\t\t\t\t\t\t\tclear
        rising edge detection for this pin."
    - !Field
      name: RESERVED
      bit_offset: 8
      bit_width: 24
      description: Reserved.
  - !Register
    name: FALL
    addr: 0x40018020
    size_bits: 32
    description: Pin interrupt falling edge register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FDET
      bit_offset: 0
      bit_width: 8
      description: "Falling edge detect. Bit n detects the falling edge of the\n\t\t\t\t\t\t\t\tpin
        selected in PINTSELn. Read 0: No falling edge has been detected\n\t\t\t\t\t\t\t\ton
        this pin since Reset or the last time a one was written to this\n\t\t\t\t\t\t\t\tbit.
        Write 0: no operation. Read 1: a falling edge has been detected\n\t\t\t\t\t\t\t\tsince
        Reset or the last time a one was written to this bit. Write 1:\n\t\t\t\t\t\t\t\tclear
        falling edge detection for this pin."
    - !Field
      name: RESERVED
      bit_offset: 8
      bit_width: 24
      description: Reserved.
  - !Register
    name: IST
    addr: 0x40018024
    size_bits: 32
    description: Pin interrupt status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PSTAT
      bit_offset: 0
      bit_width: 8
      description: "Pin interrupt status. Bit n returns the status, clears the\n\t\t\t\t\t\t\t\tedge
        interrupt, or inverts the active level of the pin selected in\n\t\t\t\t\t\t\t\tPINTSELn.
        Read 0: interrupt is not being requested for this\n\t\t\t\t\t\t\t\tinterrupt
        pin. Write 0: no operation. Read 1: interrupt is being\n\t\t\t\t\t\t\t\trequested
        for this interrupt pin. Write 1 (edge-sensitive): clear\n\t\t\t\t\t\t\t\trising-
        and falling-edge detection for this pin. Write 1\n\t\t\t\t\t\t\t\t(level-sensitive):
        switch the active level for this pin (in the IENF\n\t\t\t\t\t\t\t\tregister)."
    - !Field
      name: RESERVED
      bit_offset: 8
      bit_width: 24
      description: Reserved.
  - !Register
    name: PMCTRL
    addr: 0x40018028
    size_bits: 32
    description: Pattern match interrupt control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL_PMATCH
      bit_offset: 0
      bit_width: 1
      description: "Specifies whether the 8 pin interrupts are controlled by\n\t\t\t\t\t\t\t\tthe
        pin interrupt function or by the pattern match\n\t\t\t\t\t\t\t\tfunction."
      enum_values:
        0: PIN_INTERRUPT
        1: PATTERN_MATCH
    - !Field
      name: ENA_RXEV
      bit_offset: 1
      bit_width: 1
      description: "Enables the RXEV output to the CPU and/or to a GPIO output\n\t\t\t\t\t\t\t\twhen
        the specified boolean expression evaluates to\n\t\t\t\t\t\t\t\ttrue."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: RESERVED
      bit_offset: 2
      bit_width: 22
      description: Reserved. Do not write 1s to unused bits.
    - !Field
      name: PMAT
      bit_offset: 24
      bit_width: 8
      description: "This field displays the current state of pattern matches. A\n\t\t\t\t\t\t\t\t1
        in any bit of this field indicates that the corresponding product\n\t\t\t\t\t\t\t\tterm
        is matched by the current state of the appropriate\n\t\t\t\t\t\t\t\tinputs."
  - !Register
    name: PMSRC
    addr: 0x4001802c
    size_bits: 32
    description: Pattern match interrupt bit-slice source register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: Reserved
      bit_offset: 0
      bit_width: 8
      description: Software should not write 1s to unused bits.
    - !Field
      name: SRC0
      bit_offset: 8
      bit_width: 3
      description: Selects the input source for bit slice 0
      enum_values:
        0: INPUT_0
        1: INPUT_1
        2: INPUT_2
        3: INPUT_3
        4: INPUT_4
        5: INPUT_5
        6: INPUT_6
        7: INPUT_7
    - !Field
      name: SRC1
      bit_offset: 11
      bit_width: 3
      description: Selects the input source for bit slice 1
      enum_values:
        0: INPUT_0
        1: INPUT_1
        2: INPUT_2
        3: INPUT_3
        4: INPUT_4
        5: INPUT_5
        6: INPUT_6
        7: INPUT_7
    - !Field
      name: SRC2
      bit_offset: 14
      bit_width: 3
      description: Selects the input source for bit slice 2
      enum_values:
        0: INPUT_0
        1: INPUT_1
        2: INPUT_2
        3: INPUT_3
        4: INPUT_4
        5: INPUT_5
        6: INPUT_6
        7: INPUT_7
    - !Field
      name: SRC3
      bit_offset: 17
      bit_width: 3
      description: Selects the input source for bit slice 3
      enum_values:
        0: INPUT_0
        1: INPUT_1
        2: INPUT_2
        3: INPUT_3
        4: INPUT_4
        5: INPUT_5
        6: INPUT_6
        7: INPUT_7
    - !Field
      name: SRC4
      bit_offset: 20
      bit_width: 3
      description: Selects the input source for bit slice 4
      enum_values:
        0: INPUT_0
        1: INPUT_1
        2: INPUT_2
        3: INPUT_3
        4: INPUT_4
        5: INPUT_5
        6: INPUT_6
        7: INPUT_7
    - !Field
      name: SRC5
      bit_offset: 23
      bit_width: 3
      description: Selects the input source for bit slice 5
      enum_values:
        0: INPUT_0
        1: INPUT_1
        2: INPUT_2
        3: INPUT_3
        4: INPUT_4
        5: INPUT_5
        6: INPUT_6
        7: INPUT_7
    - !Field
      name: SRC6
      bit_offset: 26
      bit_width: 3
      description: Selects the input source for bit slice 6
      enum_values:
        0: INPUT_0
        1: INPUT_1
        2: INPUT_2
        3: INPUT_3
        4: INPUT_4
        5: INPUT_5
        6: INPUT_6
        7: INPUT_7
    - !Field
      name: SRC7
      bit_offset: 29
      bit_width: 3
      description: Selects the input source for bit slice 7
      enum_values:
        0: INPUT_0
        1: INPUT_1
        2: INPUT_2
        3: INPUT_3
        4: INPUT_4
        5: INPUT_5
        6: INPUT_6
        7: INPUT_7
  - !Register
    name: PMCFG
    addr: 0x40018030
    size_bits: 32
    description: "Pattern match interrupt bit slice configuration\n\t\t\t\t\t\tregister"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PROD_ENDPTS0
      bit_offset: 0
      bit_width: 1
      description: Determines whether slice 0 is an endpoint.
      enum_values:
        0: NO_EFFECT
        1: ENDPOINT
    - !Field
      name: PROD_ENDPTS1
      bit_offset: 1
      bit_width: 1
      description: Determines whether slice 1 is an endpoint.
      enum_values:
        0: NO_EFFECT
        1: ENDPOINT
    - !Field
      name: PROD_ENDPTS2
      bit_offset: 2
      bit_width: 1
      description: Determines whether slice 2 is an endpoint.
      enum_values:
        0: NO_EFFECT
        1: ENDPOINT
    - !Field
      name: PROD_ENDPTS3
      bit_offset: 3
      bit_width: 1
      description: Determines whether slice 3 is an endpoint.
      enum_values:
        0: NO_EFFECT
        1: ENDPOINT
    - !Field
      name: PROD_ENDPTS4
      bit_offset: 4
      bit_width: 1
      description: Determines whether slice 4 is an endpoint.
      enum_values:
        0: NO_EFFECT
        1: ENDPOINT
    - !Field
      name: PROD_ENDPTS5
      bit_offset: 5
      bit_width: 1
      description: Determines whether slice 5 is an endpoint.
      enum_values:
        0: NO_EFFECT
        1: ENDPOINT
    - !Field
      name: PROD_ENDPTS6
      bit_offset: 6
      bit_width: 1
      description: Determines whether slice 6 is an endpoint.
      enum_values:
        0: NO_EFFECT
        1: ENDPOINT
    - !Field
      name: RESERVED
      bit_offset: 7
      bit_width: 1
      description: "Reserved. Bit slice 7 is automatically considered a product\n\t\t\t\t\t\t\t\tend
        point."
    - !Field
      name: CFG0
      bit_offset: 8
      bit_width: 3
      description: "Specifies the match contribution condition for bit slice\n\t\t\t\t\t\t\t\t0."
      enum_values:
        0: CONSTANT_HIGH
        1: STICKY_RISING_EDGE
        2: STICKY_FALLING_EDGE
        3: STICKY_RISING_OR_FAL
        4: HIGH_LEVEL
        5: LOW_LEVEL
        6: CONSTANT_0
        7: EVENT
    - !Field
      name: CFG1
      bit_offset: 11
      bit_width: 3
      description: "Specifies the match contribution condition for bit slice\n\t\t\t\t\t\t\t\t1."
      enum_values:
        0: CONSTANT_HIGH
        1: STICKY_RISING_EDGE
        2: STICKY_FALLING_EDGE
        3: STICKY_RISING_OR_FAL
        4: HIGH_LEVEL
        5: LOW_LEVEL
        6: CONSTANT_0
        7: EVENT
    - !Field
      name: CFG2
      bit_offset: 14
      bit_width: 3
      description: "Specifies the match contribution condition for bit slice\n\t\t\t\t\t\t\t\t2."
      enum_values:
        0: CONSTANT_HIGH
        1: STICKY_RISING_EDGE
        2: STICKY_FALLING_EDGE
        3: STICKY_RISING_OR_FAL
        4: HIGH_LEVEL
        5: LOW_LEVEL
        6: CONSTANT_0
        7: EVENT
    - !Field
      name: CFG3
      bit_offset: 17
      bit_width: 3
      description: "Specifies the match contribution condition for bit slice\n\t\t\t\t\t\t\t\t3."
      enum_values:
        0: CONSTANT_HIGH
        1: STICKY_RISING_EDGE
        2: STICKY_FALLING_EDGE
        3: STICKY_RISING_OR_FAL
        4: HIGH_LEVEL
        5: LOW_LEVEL
        6: CONSTANT_0
        7: EVENT
    - !Field
      name: CFG4
      bit_offset: 20
      bit_width: 3
      description: "Specifies the match contribution condition for bit slice\n\t\t\t\t\t\t\t\t4."
      enum_values:
        0: CONSTANT_HIGH
        1: STICKY_RISING_EDGE
        2: STICKY_FALLING_EDGE
        3: STICKY_RISING_OR_FAL
        4: HIGH_LEVEL
        5: LOW_LEVEL
        6: CONSTANT_0
        7: EVENT
    - !Field
      name: CFG5
      bit_offset: 23
      bit_width: 3
      description: "Specifies the match contribution condition for bit slice\n\t\t\t\t\t\t\t\t5."
      enum_values:
        0: CONSTANT_HIGH
        1: STICKY_RISING_EDGE
        2: STICKY_FALLING_EDGE
        3: STICKY_RISING_OR_FAL
        4: HIGH_LEVEL
        5: LOW_LEVEL
        6: CONSTANT_0
        7: EVENT
    - !Field
      name: CFG6
      bit_offset: 26
      bit_width: 3
      description: "Specifies the match contribution condition for bit slice\n\t\t\t\t\t\t\t\t6."
      enum_values:
        0: CONSTANT_HIGH
        1: STICKY_RISING_EDGE
        2: STICKY_FALLING_EDGE
        3: STICKY_RISING_OR_FAL
        4: HIGH_LEVEL
        5: LOW_LEVEL
        6: CONSTANT_0
        7: EVENT
    - !Field
      name: CFG7
      bit_offset: 29
      bit_width: 3
      description: "Specifies the match contribution condition for bit slice\n\t\t\t\t\t\t\t\t7."
      enum_values:
        0: CONSTANT_HIGH
        1: STICKY_RISING_EDGE
        2: STICKY_FALLING_EDGE
        3: STICKY_RISING_OR_FAL
        4: HIGH_LEVEL
        5: LOW_LEVEL
        6: CONSTANT_0
        7: EVENT
- !Module
  name: IOCON
  description: 'I/O pin configuration '
  base_addr: 0x4001c000
  size: 0xc8
  registers:
  - !Register
    name: PIO0_0
    addr: 0x4001c000
    description: "Digital I/O control for port 0 pins PIO0_0 to\n\t\t\t\t\t\tPIO0_15."
    read_allowed: true
    write_allowed: true
    reset_value: 0x190
    fields:
    - !Field
      name: FUNC
      bit_offset: 0
      bit_width: 3
      description: Selects pin function.
    - !Field
      name: MODE
      bit_offset: 3
      bit_width: 2
      description: "Selects function mode (on-chip pull-up/pull-down resistor\n\t\t\t\t\t\t\t\tcontrol)."
      enum_values:
        0: INACTIVE
        1: PULL_DOWN
        2: PULL_UP
        3: REPEATER
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: INVERT
      bit_offset: 6
      bit_width: 1
      description: Input polarity.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: DIGIMODE
      bit_offset: 7
      bit_width: 1
      description: Select Analog/Digital mode.
      enum_values:
        0: ANALOG_MODE
        1: DIGITAL_MODE
    - !Field
      name: FILTEROFF
      bit_offset: 8
      bit_width: 1
      description: Controls input glitch filter.
      enum_values:
        0: FILTER_ENABLED
        1: FILTER_DISABLED
    - !Field
      name: SLEW
      bit_offset: 9
      bit_width: 1
      description: Driver slew rate.
      enum_values:
        0: STANDARD_MODE
        1: FAST_MODE
    - !Field
      name: OD
      bit_offset: 10
      bit_width: 1
      description: Controls open-drain mode.
      enum_values:
        0: NORMAL
        1: OPEN_DRAIN
    - !Field
      name: RESERVED
      bit_offset: 11
      bit_width: 21
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: PIO0_1
    addr: 0x4001c004
    description: "Digital I/O control for port 0 pins PIO0_0 to\n\t\t\t\t\t\tPIO0_15."
    read_allowed: true
    write_allowed: true
    reset_value: 0x190
    fields:
    - !Field
      name: FUNC
      bit_offset: 0
      bit_width: 3
      description: Selects pin function.
    - !Field
      name: MODE
      bit_offset: 3
      bit_width: 2
      description: "Selects function mode (on-chip pull-up/pull-down resistor\n\t\t\t\t\t\t\t\tcontrol)."
      enum_values:
        0: INACTIVE
        1: PULL_DOWN
        2: PULL_UP
        3: REPEATER
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: INVERT
      bit_offset: 6
      bit_width: 1
      description: Input polarity.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: DIGIMODE
      bit_offset: 7
      bit_width: 1
      description: Select Analog/Digital mode.
      enum_values:
        0: ANALOG_MODE
        1: DIGITAL_MODE
    - !Field
      name: FILTEROFF
      bit_offset: 8
      bit_width: 1
      description: Controls input glitch filter.
      enum_values:
        0: FILTER_ENABLED
        1: FILTER_DISABLED
    - !Field
      name: SLEW
      bit_offset: 9
      bit_width: 1
      description: Driver slew rate.
      enum_values:
        0: STANDARD_MODE
        1: FAST_MODE
    - !Field
      name: OD
      bit_offset: 10
      bit_width: 1
      description: Controls open-drain mode.
      enum_values:
        0: NORMAL
        1: OPEN_DRAIN
    - !Field
      name: RESERVED
      bit_offset: 11
      bit_width: 21
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: PIO0_2
    addr: 0x4001c008
    description: "Digital I/O control for port 0 pins PIO0_0 to\n\t\t\t\t\t\tPIO0_15."
    read_allowed: true
    write_allowed: true
    reset_value: 0x190
    fields:
    - !Field
      name: FUNC
      bit_offset: 0
      bit_width: 3
      description: Selects pin function.
    - !Field
      name: MODE
      bit_offset: 3
      bit_width: 2
      description: "Selects function mode (on-chip pull-up/pull-down resistor\n\t\t\t\t\t\t\t\tcontrol)."
      enum_values:
        0: INACTIVE
        1: PULL_DOWN
        2: PULL_UP
        3: REPEATER
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: INVERT
      bit_offset: 6
      bit_width: 1
      description: Input polarity.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: DIGIMODE
      bit_offset: 7
      bit_width: 1
      description: Select Analog/Digital mode.
      enum_values:
        0: ANALOG_MODE
        1: DIGITAL_MODE
    - !Field
      name: FILTEROFF
      bit_offset: 8
      bit_width: 1
      description: Controls input glitch filter.
      enum_values:
        0: FILTER_ENABLED
        1: FILTER_DISABLED
    - !Field
      name: SLEW
      bit_offset: 9
      bit_width: 1
      description: Driver slew rate.
      enum_values:
        0: STANDARD_MODE
        1: FAST_MODE
    - !Field
      name: OD
      bit_offset: 10
      bit_width: 1
      description: Controls open-drain mode.
      enum_values:
        0: NORMAL
        1: OPEN_DRAIN
    - !Field
      name: RESERVED
      bit_offset: 11
      bit_width: 21
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: PIO0_3
    addr: 0x4001c00c
    description: "Digital I/O control for port 0 pins PIO0_0 to\n\t\t\t\t\t\tPIO0_15."
    read_allowed: true
    write_allowed: true
    reset_value: 0x190
    fields:
    - !Field
      name: FUNC
      bit_offset: 0
      bit_width: 3
      description: Selects pin function.
    - !Field
      name: MODE
      bit_offset: 3
      bit_width: 2
      description: "Selects function mode (on-chip pull-up/pull-down resistor\n\t\t\t\t\t\t\t\tcontrol)."
      enum_values:
        0: INACTIVE
        1: PULL_DOWN
        2: PULL_UP
        3: REPEATER
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: INVERT
      bit_offset: 6
      bit_width: 1
      description: Input polarity.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: DIGIMODE
      bit_offset: 7
      bit_width: 1
      description: Select Analog/Digital mode.
      enum_values:
        0: ANALOG_MODE
        1: DIGITAL_MODE
    - !Field
      name: FILTEROFF
      bit_offset: 8
      bit_width: 1
      description: Controls input glitch filter.
      enum_values:
        0: FILTER_ENABLED
        1: FILTER_DISABLED
    - !Field
      name: SLEW
      bit_offset: 9
      bit_width: 1
      description: Driver slew rate.
      enum_values:
        0: STANDARD_MODE
        1: FAST_MODE
    - !Field
      name: OD
      bit_offset: 10
      bit_width: 1
      description: Controls open-drain mode.
      enum_values:
        0: NORMAL
        1: OPEN_DRAIN
    - !Field
      name: RESERVED
      bit_offset: 11
      bit_width: 21
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: PIO0_4
    addr: 0x4001c010
    description: "Digital I/O control for port 0 pins PIO0_0 to\n\t\t\t\t\t\tPIO0_15."
    read_allowed: true
    write_allowed: true
    reset_value: 0x190
    fields:
    - !Field
      name: FUNC
      bit_offset: 0
      bit_width: 3
      description: Selects pin function.
    - !Field
      name: MODE
      bit_offset: 3
      bit_width: 2
      description: "Selects function mode (on-chip pull-up/pull-down resistor\n\t\t\t\t\t\t\t\tcontrol)."
      enum_values:
        0: INACTIVE
        1: PULL_DOWN
        2: PULL_UP
        3: REPEATER
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: INVERT
      bit_offset: 6
      bit_width: 1
      description: Input polarity.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: DIGIMODE
      bit_offset: 7
      bit_width: 1
      description: Select Analog/Digital mode.
      enum_values:
        0: ANALOG_MODE
        1: DIGITAL_MODE
    - !Field
      name: FILTEROFF
      bit_offset: 8
      bit_width: 1
      description: Controls input glitch filter.
      enum_values:
        0: FILTER_ENABLED
        1: FILTER_DISABLED
    - !Field
      name: SLEW
      bit_offset: 9
      bit_width: 1
      description: Driver slew rate.
      enum_values:
        0: STANDARD_MODE
        1: FAST_MODE
    - !Field
      name: OD
      bit_offset: 10
      bit_width: 1
      description: Controls open-drain mode.
      enum_values:
        0: NORMAL
        1: OPEN_DRAIN
    - !Field
      name: RESERVED
      bit_offset: 11
      bit_width: 21
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: PIO0_5
    addr: 0x4001c014
    description: "Digital I/O control for port 0 pins PIO0_0 to\n\t\t\t\t\t\tPIO0_15."
    read_allowed: true
    write_allowed: true
    reset_value: 0x190
    fields:
    - !Field
      name: FUNC
      bit_offset: 0
      bit_width: 3
      description: Selects pin function.
    - !Field
      name: MODE
      bit_offset: 3
      bit_width: 2
      description: "Selects function mode (on-chip pull-up/pull-down resistor\n\t\t\t\t\t\t\t\tcontrol)."
      enum_values:
        0: INACTIVE
        1: PULL_DOWN
        2: PULL_UP
        3: REPEATER
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: INVERT
      bit_offset: 6
      bit_width: 1
      description: Input polarity.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: DIGIMODE
      bit_offset: 7
      bit_width: 1
      description: Select Analog/Digital mode.
      enum_values:
        0: ANALOG_MODE
        1: DIGITAL_MODE
    - !Field
      name: FILTEROFF
      bit_offset: 8
      bit_width: 1
      description: Controls input glitch filter.
      enum_values:
        0: FILTER_ENABLED
        1: FILTER_DISABLED
    - !Field
      name: SLEW
      bit_offset: 9
      bit_width: 1
      description: Driver slew rate.
      enum_values:
        0: STANDARD_MODE
        1: FAST_MODE
    - !Field
      name: OD
      bit_offset: 10
      bit_width: 1
      description: Controls open-drain mode.
      enum_values:
        0: NORMAL
        1: OPEN_DRAIN
    - !Field
      name: RESERVED
      bit_offset: 11
      bit_width: 21
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: PIO0_6
    addr: 0x4001c018
    description: "Digital I/O control for port 0 pins PIO0_0 to\n\t\t\t\t\t\tPIO0_15."
    read_allowed: true
    write_allowed: true
    reset_value: 0x190
    fields:
    - !Field
      name: FUNC
      bit_offset: 0
      bit_width: 3
      description: Selects pin function.
    - !Field
      name: MODE
      bit_offset: 3
      bit_width: 2
      description: "Selects function mode (on-chip pull-up/pull-down resistor\n\t\t\t\t\t\t\t\tcontrol)."
      enum_values:
        0: INACTIVE
        1: PULL_DOWN
        2: PULL_UP
        3: REPEATER
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: INVERT
      bit_offset: 6
      bit_width: 1
      description: Input polarity.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: DIGIMODE
      bit_offset: 7
      bit_width: 1
      description: Select Analog/Digital mode.
      enum_values:
        0: ANALOG_MODE
        1: DIGITAL_MODE
    - !Field
      name: FILTEROFF
      bit_offset: 8
      bit_width: 1
      description: Controls input glitch filter.
      enum_values:
        0: FILTER_ENABLED
        1: FILTER_DISABLED
    - !Field
      name: SLEW
      bit_offset: 9
      bit_width: 1
      description: Driver slew rate.
      enum_values:
        0: STANDARD_MODE
        1: FAST_MODE
    - !Field
      name: OD
      bit_offset: 10
      bit_width: 1
      description: Controls open-drain mode.
      enum_values:
        0: NORMAL
        1: OPEN_DRAIN
    - !Field
      name: RESERVED
      bit_offset: 11
      bit_width: 21
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: PIO0_7
    addr: 0x4001c01c
    description: "Digital I/O control for port 0 pins PIO0_0 to\n\t\t\t\t\t\tPIO0_15."
    read_allowed: true
    write_allowed: true
    reset_value: 0x190
    fields:
    - !Field
      name: FUNC
      bit_offset: 0
      bit_width: 3
      description: Selects pin function.
    - !Field
      name: MODE
      bit_offset: 3
      bit_width: 2
      description: "Selects function mode (on-chip pull-up/pull-down resistor\n\t\t\t\t\t\t\t\tcontrol)."
      enum_values:
        0: INACTIVE
        1: PULL_DOWN
        2: PULL_UP
        3: REPEATER
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: INVERT
      bit_offset: 6
      bit_width: 1
      description: Input polarity.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: DIGIMODE
      bit_offset: 7
      bit_width: 1
      description: Select Analog/Digital mode.
      enum_values:
        0: ANALOG_MODE
        1: DIGITAL_MODE
    - !Field
      name: FILTEROFF
      bit_offset: 8
      bit_width: 1
      description: Controls input glitch filter.
      enum_values:
        0: FILTER_ENABLED
        1: FILTER_DISABLED
    - !Field
      name: SLEW
      bit_offset: 9
      bit_width: 1
      description: Driver slew rate.
      enum_values:
        0: STANDARD_MODE
        1: FAST_MODE
    - !Field
      name: OD
      bit_offset: 10
      bit_width: 1
      description: Controls open-drain mode.
      enum_values:
        0: NORMAL
        1: OPEN_DRAIN
    - !Field
      name: RESERVED
      bit_offset: 11
      bit_width: 21
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: PIO0_8
    addr: 0x4001c020
    description: "Digital I/O control for port 0 pins PIO0_0 to\n\t\t\t\t\t\tPIO0_15."
    read_allowed: true
    write_allowed: true
    reset_value: 0x190
    fields:
    - !Field
      name: FUNC
      bit_offset: 0
      bit_width: 3
      description: Selects pin function.
    - !Field
      name: MODE
      bit_offset: 3
      bit_width: 2
      description: "Selects function mode (on-chip pull-up/pull-down resistor\n\t\t\t\t\t\t\t\tcontrol)."
      enum_values:
        0: INACTIVE
        1: PULL_DOWN
        2: PULL_UP
        3: REPEATER
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: INVERT
      bit_offset: 6
      bit_width: 1
      description: Input polarity.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: DIGIMODE
      bit_offset: 7
      bit_width: 1
      description: Select Analog/Digital mode.
      enum_values:
        0: ANALOG_MODE
        1: DIGITAL_MODE
    - !Field
      name: FILTEROFF
      bit_offset: 8
      bit_width: 1
      description: Controls input glitch filter.
      enum_values:
        0: FILTER_ENABLED
        1: FILTER_DISABLED
    - !Field
      name: SLEW
      bit_offset: 9
      bit_width: 1
      description: Driver slew rate.
      enum_values:
        0: STANDARD_MODE
        1: FAST_MODE
    - !Field
      name: OD
      bit_offset: 10
      bit_width: 1
      description: Controls open-drain mode.
      enum_values:
        0: NORMAL
        1: OPEN_DRAIN
    - !Field
      name: RESERVED
      bit_offset: 11
      bit_width: 21
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: PIO0_9
    addr: 0x4001c024
    description: "Digital I/O control for port 0 pins PIO0_0 to\n\t\t\t\t\t\tPIO0_15."
    read_allowed: true
    write_allowed: true
    reset_value: 0x190
    fields:
    - !Field
      name: FUNC
      bit_offset: 0
      bit_width: 3
      description: Selects pin function.
    - !Field
      name: MODE
      bit_offset: 3
      bit_width: 2
      description: "Selects function mode (on-chip pull-up/pull-down resistor\n\t\t\t\t\t\t\t\tcontrol)."
      enum_values:
        0: INACTIVE
        1: PULL_DOWN
        2: PULL_UP
        3: REPEATER
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: INVERT
      bit_offset: 6
      bit_width: 1
      description: Input polarity.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: DIGIMODE
      bit_offset: 7
      bit_width: 1
      description: Select Analog/Digital mode.
      enum_values:
        0: ANALOG_MODE
        1: DIGITAL_MODE
    - !Field
      name: FILTEROFF
      bit_offset: 8
      bit_width: 1
      description: Controls input glitch filter.
      enum_values:
        0: FILTER_ENABLED
        1: FILTER_DISABLED
    - !Field
      name: SLEW
      bit_offset: 9
      bit_width: 1
      description: Driver slew rate.
      enum_values:
        0: STANDARD_MODE
        1: FAST_MODE
    - !Field
      name: OD
      bit_offset: 10
      bit_width: 1
      description: Controls open-drain mode.
      enum_values:
        0: NORMAL
        1: OPEN_DRAIN
    - !Field
      name: RESERVED
      bit_offset: 11
      bit_width: 21
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: PIO0_10
    addr: 0x4001c028
    description: "Digital I/O control for port 0 pins PIO0_0 to\n\t\t\t\t\t\tPIO0_15."
    read_allowed: true
    write_allowed: true
    reset_value: 0x190
    fields:
    - !Field
      name: FUNC
      bit_offset: 0
      bit_width: 3
      description: Selects pin function.
    - !Field
      name: MODE
      bit_offset: 3
      bit_width: 2
      description: "Selects function mode (on-chip pull-up/pull-down resistor\n\t\t\t\t\t\t\t\tcontrol)."
      enum_values:
        0: INACTIVE
        1: PULL_DOWN
        2: PULL_UP
        3: REPEATER
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: INVERT
      bit_offset: 6
      bit_width: 1
      description: Input polarity.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: DIGIMODE
      bit_offset: 7
      bit_width: 1
      description: Select Analog/Digital mode.
      enum_values:
        0: ANALOG_MODE
        1: DIGITAL_MODE
    - !Field
      name: FILTEROFF
      bit_offset: 8
      bit_width: 1
      description: Controls input glitch filter.
      enum_values:
        0: FILTER_ENABLED
        1: FILTER_DISABLED
    - !Field
      name: SLEW
      bit_offset: 9
      bit_width: 1
      description: Driver slew rate.
      enum_values:
        0: STANDARD_MODE
        1: FAST_MODE
    - !Field
      name: OD
      bit_offset: 10
      bit_width: 1
      description: Controls open-drain mode.
      enum_values:
        0: NORMAL
        1: OPEN_DRAIN
    - !Field
      name: RESERVED
      bit_offset: 11
      bit_width: 21
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: PIO0_11
    addr: 0x4001c02c
    description: "Digital I/O control for port 0 pins PIO0_0 to\n\t\t\t\t\t\tPIO0_15."
    read_allowed: true
    write_allowed: true
    reset_value: 0x190
    fields:
    - !Field
      name: FUNC
      bit_offset: 0
      bit_width: 3
      description: Selects pin function.
    - !Field
      name: MODE
      bit_offset: 3
      bit_width: 2
      description: "Selects function mode (on-chip pull-up/pull-down resistor\n\t\t\t\t\t\t\t\tcontrol)."
      enum_values:
        0: INACTIVE
        1: PULL_DOWN
        2: PULL_UP
        3: REPEATER
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: INVERT
      bit_offset: 6
      bit_width: 1
      description: Input polarity.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: DIGIMODE
      bit_offset: 7
      bit_width: 1
      description: Select Analog/Digital mode.
      enum_values:
        0: ANALOG_MODE
        1: DIGITAL_MODE
    - !Field
      name: FILTEROFF
      bit_offset: 8
      bit_width: 1
      description: Controls input glitch filter.
      enum_values:
        0: FILTER_ENABLED
        1: FILTER_DISABLED
    - !Field
      name: SLEW
      bit_offset: 9
      bit_width: 1
      description: Driver slew rate.
      enum_values:
        0: STANDARD_MODE
        1: FAST_MODE
    - !Field
      name: OD
      bit_offset: 10
      bit_width: 1
      description: Controls open-drain mode.
      enum_values:
        0: NORMAL
        1: OPEN_DRAIN
    - !Field
      name: RESERVED
      bit_offset: 11
      bit_width: 21
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: PIO0_12
    addr: 0x4001c030
    description: "Digital I/O control for port 0 pins PIO0_0 to\n\t\t\t\t\t\tPIO0_15."
    read_allowed: true
    write_allowed: true
    reset_value: 0x190
    fields:
    - !Field
      name: FUNC
      bit_offset: 0
      bit_width: 3
      description: Selects pin function.
    - !Field
      name: MODE
      bit_offset: 3
      bit_width: 2
      description: "Selects function mode (on-chip pull-up/pull-down resistor\n\t\t\t\t\t\t\t\tcontrol)."
      enum_values:
        0: INACTIVE
        1: PULL_DOWN
        2: PULL_UP
        3: REPEATER
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: INVERT
      bit_offset: 6
      bit_width: 1
      description: Input polarity.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: DIGIMODE
      bit_offset: 7
      bit_width: 1
      description: Select Analog/Digital mode.
      enum_values:
        0: ANALOG_MODE
        1: DIGITAL_MODE
    - !Field
      name: FILTEROFF
      bit_offset: 8
      bit_width: 1
      description: Controls input glitch filter.
      enum_values:
        0: FILTER_ENABLED
        1: FILTER_DISABLED
    - !Field
      name: SLEW
      bit_offset: 9
      bit_width: 1
      description: Driver slew rate.
      enum_values:
        0: STANDARD_MODE
        1: FAST_MODE
    - !Field
      name: OD
      bit_offset: 10
      bit_width: 1
      description: Controls open-drain mode.
      enum_values:
        0: NORMAL
        1: OPEN_DRAIN
    - !Field
      name: RESERVED
      bit_offset: 11
      bit_width: 21
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: PIO0_13
    addr: 0x4001c034
    description: "Digital I/O control for port 0 pins PIO0_0 to\n\t\t\t\t\t\tPIO0_15."
    read_allowed: true
    write_allowed: true
    reset_value: 0x190
    fields:
    - !Field
      name: FUNC
      bit_offset: 0
      bit_width: 3
      description: Selects pin function.
    - !Field
      name: MODE
      bit_offset: 3
      bit_width: 2
      description: "Selects function mode (on-chip pull-up/pull-down resistor\n\t\t\t\t\t\t\t\tcontrol)."
      enum_values:
        0: INACTIVE
        1: PULL_DOWN
        2: PULL_UP
        3: REPEATER
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: INVERT
      bit_offset: 6
      bit_width: 1
      description: Input polarity.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: DIGIMODE
      bit_offset: 7
      bit_width: 1
      description: Select Analog/Digital mode.
      enum_values:
        0: ANALOG_MODE
        1: DIGITAL_MODE
    - !Field
      name: FILTEROFF
      bit_offset: 8
      bit_width: 1
      description: Controls input glitch filter.
      enum_values:
        0: FILTER_ENABLED
        1: FILTER_DISABLED
    - !Field
      name: SLEW
      bit_offset: 9
      bit_width: 1
      description: Driver slew rate.
      enum_values:
        0: STANDARD_MODE
        1: FAST_MODE
    - !Field
      name: OD
      bit_offset: 10
      bit_width: 1
      description: Controls open-drain mode.
      enum_values:
        0: NORMAL
        1: OPEN_DRAIN
    - !Field
      name: RESERVED
      bit_offset: 11
      bit_width: 21
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: PIO0_14
    addr: 0x4001c038
    description: "Digital I/O control for port 0 pins PIO0_0 to\n\t\t\t\t\t\tPIO0_15."
    read_allowed: true
    write_allowed: true
    reset_value: 0x190
    fields:
    - !Field
      name: FUNC
      bit_offset: 0
      bit_width: 3
      description: Selects pin function.
    - !Field
      name: MODE
      bit_offset: 3
      bit_width: 2
      description: "Selects function mode (on-chip pull-up/pull-down resistor\n\t\t\t\t\t\t\t\tcontrol)."
      enum_values:
        0: INACTIVE
        1: PULL_DOWN
        2: PULL_UP
        3: REPEATER
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: INVERT
      bit_offset: 6
      bit_width: 1
      description: Input polarity.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: DIGIMODE
      bit_offset: 7
      bit_width: 1
      description: Select Analog/Digital mode.
      enum_values:
        0: ANALOG_MODE
        1: DIGITAL_MODE
    - !Field
      name: FILTEROFF
      bit_offset: 8
      bit_width: 1
      description: Controls input glitch filter.
      enum_values:
        0: FILTER_ENABLED
        1: FILTER_DISABLED
    - !Field
      name: SLEW
      bit_offset: 9
      bit_width: 1
      description: Driver slew rate.
      enum_values:
        0: STANDARD_MODE
        1: FAST_MODE
    - !Field
      name: OD
      bit_offset: 10
      bit_width: 1
      description: Controls open-drain mode.
      enum_values:
        0: NORMAL
        1: OPEN_DRAIN
    - !Field
      name: RESERVED
      bit_offset: 11
      bit_width: 21
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: PIO0_15
    addr: 0x4001c03c
    description: "Digital I/O control for port 0 pins PIO0_0 to\n\t\t\t\t\t\tPIO0_15."
    read_allowed: true
    write_allowed: true
    reset_value: 0x190
    fields:
    - !Field
      name: FUNC
      bit_offset: 0
      bit_width: 3
      description: Selects pin function.
    - !Field
      name: MODE
      bit_offset: 3
      bit_width: 2
      description: "Selects function mode (on-chip pull-up/pull-down resistor\n\t\t\t\t\t\t\t\tcontrol)."
      enum_values:
        0: INACTIVE
        1: PULL_DOWN
        2: PULL_UP
        3: REPEATER
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: INVERT
      bit_offset: 6
      bit_width: 1
      description: Input polarity.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: DIGIMODE
      bit_offset: 7
      bit_width: 1
      description: Select Analog/Digital mode.
      enum_values:
        0: ANALOG_MODE
        1: DIGITAL_MODE
    - !Field
      name: FILTEROFF
      bit_offset: 8
      bit_width: 1
      description: Controls input glitch filter.
      enum_values:
        0: FILTER_ENABLED
        1: FILTER_DISABLED
    - !Field
      name: SLEW
      bit_offset: 9
      bit_width: 1
      description: Driver slew rate.
      enum_values:
        0: STANDARD_MODE
        1: FAST_MODE
    - !Field
      name: OD
      bit_offset: 10
      bit_width: 1
      description: Controls open-drain mode.
      enum_values:
        0: NORMAL
        1: OPEN_DRAIN
    - !Field
      name: RESERVED
      bit_offset: 11
      bit_width: 21
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: PIO0_16
    addr: 0x4001c040
    description: "Digital I/O control for port 0 pins PIO0_16 to\n\t\t\t\t\t\tPIO0_17."
    read_allowed: true
    write_allowed: true
    reset_value: 0x195
    fields:
    - !Field
      name: FUNC
      bit_offset: 0
      bit_width: 3
      description: Selects pin function.
    - !Field
      name: MODE
      bit_offset: 3
      bit_width: 2
      description: "Selects function mode (on-chip pull-up/pull-down resistor\n\t\t\t\t\t\t\t\tcontrol)."
      enum_values:
        0: INACTIVE
        1: PULL_DOWN
        2: PULL_UP
        3: REPEATER
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: INVERT
      bit_offset: 6
      bit_width: 1
      description: Input polarity.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: DIGIMODE
      bit_offset: 7
      bit_width: 1
      description: Select Analog/Digital mode.
      enum_values:
        0: ANALOG_MODE
        1: DIGITAL_MODE
    - !Field
      name: FILTEROFF
      bit_offset: 8
      bit_width: 1
      description: Controls input glitch filter.
      enum_values:
        0: FILTER_ENABLED
        1: FILTER_DISABLED
    - !Field
      name: SLEW
      bit_offset: 9
      bit_width: 1
      description: Driver slew rate.
      enum_values:
        0: STANDARD_MODE
        1: FAST_MODE
    - !Field
      name: OD
      bit_offset: 10
      bit_width: 1
      description: Controls open-drain mode.
      enum_values:
        0: NORMAL
        1: OPEN_DRAIN
    - !Field
      name: RESERVED
      bit_offset: 11
      bit_width: 21
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: PIO0_17
    addr: 0x4001c044
    description: "Digital I/O control for port 0 pins PIO0_16 to\n\t\t\t\t\t\tPIO0_17."
    read_allowed: true
    write_allowed: true
    reset_value: 0x195
    fields:
    - !Field
      name: FUNC
      bit_offset: 0
      bit_width: 3
      description: Selects pin function.
    - !Field
      name: MODE
      bit_offset: 3
      bit_width: 2
      description: "Selects function mode (on-chip pull-up/pull-down resistor\n\t\t\t\t\t\t\t\tcontrol)."
      enum_values:
        0: INACTIVE
        1: PULL_DOWN
        2: PULL_UP
        3: REPEATER
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: INVERT
      bit_offset: 6
      bit_width: 1
      description: Input polarity.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: DIGIMODE
      bit_offset: 7
      bit_width: 1
      description: Select Analog/Digital mode.
      enum_values:
        0: ANALOG_MODE
        1: DIGITAL_MODE
    - !Field
      name: FILTEROFF
      bit_offset: 8
      bit_width: 1
      description: Controls input glitch filter.
      enum_values:
        0: FILTER_ENABLED
        1: FILTER_DISABLED
    - !Field
      name: SLEW
      bit_offset: 9
      bit_width: 1
      description: Driver slew rate.
      enum_values:
        0: STANDARD_MODE
        1: FAST_MODE
    - !Field
      name: OD
      bit_offset: 10
      bit_width: 1
      description: Controls open-drain mode.
      enum_values:
        0: NORMAL
        1: OPEN_DRAIN
    - !Field
      name: RESERVED
      bit_offset: 11
      bit_width: 21
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: PIO0_18
    addr: 0x4001c048
    description: "Digital I/O control for port 0 pins PIO0_18 to\n\t\t\t\t\t\tPIO0_22."
    read_allowed: true
    write_allowed: true
    reset_value: 0x190
    fields:
    - !Field
      name: FUNC
      bit_offset: 0
      bit_width: 3
      description: Selects pin function.
    - !Field
      name: MODE
      bit_offset: 3
      bit_width: 2
      description: "Selects function mode (on-chip pull-up/pull-down resistor\n\t\t\t\t\t\t\t\tcontrol)."
      enum_values:
        0: INACTIVE
        1: PULL_DOWN
        2: PULL_UP
        3: REPEATER
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: INVERT
      bit_offset: 6
      bit_width: 1
      description: Input polarity.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: DIGIMODE
      bit_offset: 7
      bit_width: 1
      description: Select Analog/Digital mode.
      enum_values:
        0: ANALOG_MODE
        1: DIGITAL_MODE
    - !Field
      name: FILTEROFF
      bit_offset: 8
      bit_width: 1
      description: Controls input glitch filter.
      enum_values:
        0: FILTER_ENABLED
        1: FILTER_DISABLED
    - !Field
      name: SLEW
      bit_offset: 9
      bit_width: 1
      description: Driver slew rate.
      enum_values:
        0: STANDARD_MODE
        1: FAST_MODE
    - !Field
      name: OD
      bit_offset: 10
      bit_width: 1
      description: Controls open-drain mode.
      enum_values:
        0: NORMAL
        1: OPEN_DRAIN
    - !Field
      name: RESERVED
      bit_offset: 11
      bit_width: 21
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: PIO0_19
    addr: 0x4001c04c
    description: "Digital I/O control for port 0 pins PIO0_18 to\n\t\t\t\t\t\tPIO0_22."
    read_allowed: true
    write_allowed: true
    reset_value: 0x190
    fields:
    - !Field
      name: FUNC
      bit_offset: 0
      bit_width: 3
      description: Selects pin function.
    - !Field
      name: MODE
      bit_offset: 3
      bit_width: 2
      description: "Selects function mode (on-chip pull-up/pull-down resistor\n\t\t\t\t\t\t\t\tcontrol)."
      enum_values:
        0: INACTIVE
        1: PULL_DOWN
        2: PULL_UP
        3: REPEATER
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: INVERT
      bit_offset: 6
      bit_width: 1
      description: Input polarity.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: DIGIMODE
      bit_offset: 7
      bit_width: 1
      description: Select Analog/Digital mode.
      enum_values:
        0: ANALOG_MODE
        1: DIGITAL_MODE
    - !Field
      name: FILTEROFF
      bit_offset: 8
      bit_width: 1
      description: Controls input glitch filter.
      enum_values:
        0: FILTER_ENABLED
        1: FILTER_DISABLED
    - !Field
      name: SLEW
      bit_offset: 9
      bit_width: 1
      description: Driver slew rate.
      enum_values:
        0: STANDARD_MODE
        1: FAST_MODE
    - !Field
      name: OD
      bit_offset: 10
      bit_width: 1
      description: Controls open-drain mode.
      enum_values:
        0: NORMAL
        1: OPEN_DRAIN
    - !Field
      name: RESERVED
      bit_offset: 11
      bit_width: 21
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: PIO0_20
    addr: 0x4001c050
    description: "Digital I/O control for port 0 pins PIO0_18 to\n\t\t\t\t\t\tPIO0_22."
    read_allowed: true
    write_allowed: true
    reset_value: 0x190
    fields:
    - !Field
      name: FUNC
      bit_offset: 0
      bit_width: 3
      description: Selects pin function.
    - !Field
      name: MODE
      bit_offset: 3
      bit_width: 2
      description: "Selects function mode (on-chip pull-up/pull-down resistor\n\t\t\t\t\t\t\t\tcontrol)."
      enum_values:
        0: INACTIVE
        1: PULL_DOWN
        2: PULL_UP
        3: REPEATER
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: INVERT
      bit_offset: 6
      bit_width: 1
      description: Input polarity.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: DIGIMODE
      bit_offset: 7
      bit_width: 1
      description: Select Analog/Digital mode.
      enum_values:
        0: ANALOG_MODE
        1: DIGITAL_MODE
    - !Field
      name: FILTEROFF
      bit_offset: 8
      bit_width: 1
      description: Controls input glitch filter.
      enum_values:
        0: FILTER_ENABLED
        1: FILTER_DISABLED
    - !Field
      name: SLEW
      bit_offset: 9
      bit_width: 1
      description: Driver slew rate.
      enum_values:
        0: STANDARD_MODE
        1: FAST_MODE
    - !Field
      name: OD
      bit_offset: 10
      bit_width: 1
      description: Controls open-drain mode.
      enum_values:
        0: NORMAL
        1: OPEN_DRAIN
    - !Field
      name: RESERVED
      bit_offset: 11
      bit_width: 21
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: PIO0_21
    addr: 0x4001c054
    description: "Digital I/O control for port 0 pins PIO0_18 to\n\t\t\t\t\t\tPIO0_22."
    read_allowed: true
    write_allowed: true
    reset_value: 0x190
    fields:
    - !Field
      name: FUNC
      bit_offset: 0
      bit_width: 3
      description: Selects pin function.
    - !Field
      name: MODE
      bit_offset: 3
      bit_width: 2
      description: "Selects function mode (on-chip pull-up/pull-down resistor\n\t\t\t\t\t\t\t\tcontrol)."
      enum_values:
        0: INACTIVE
        1: PULL_DOWN
        2: PULL_UP
        3: REPEATER
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: INVERT
      bit_offset: 6
      bit_width: 1
      description: Input polarity.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: DIGIMODE
      bit_offset: 7
      bit_width: 1
      description: Select Analog/Digital mode.
      enum_values:
        0: ANALOG_MODE
        1: DIGITAL_MODE
    - !Field
      name: FILTEROFF
      bit_offset: 8
      bit_width: 1
      description: Controls input glitch filter.
      enum_values:
        0: FILTER_ENABLED
        1: FILTER_DISABLED
    - !Field
      name: SLEW
      bit_offset: 9
      bit_width: 1
      description: Driver slew rate.
      enum_values:
        0: STANDARD_MODE
        1: FAST_MODE
    - !Field
      name: OD
      bit_offset: 10
      bit_width: 1
      description: Controls open-drain mode.
      enum_values:
        0: NORMAL
        1: OPEN_DRAIN
    - !Field
      name: RESERVED
      bit_offset: 11
      bit_width: 21
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: PIO0_22
    addr: 0x4001c058
    description: "Digital I/O control for port 0 pins PIO0_18 to\n\t\t\t\t\t\tPIO0_22."
    read_allowed: true
    write_allowed: true
    reset_value: 0x190
    fields:
    - !Field
      name: FUNC
      bit_offset: 0
      bit_width: 3
      description: Selects pin function.
    - !Field
      name: MODE
      bit_offset: 3
      bit_width: 2
      description: "Selects function mode (on-chip pull-up/pull-down resistor\n\t\t\t\t\t\t\t\tcontrol)."
      enum_values:
        0: INACTIVE
        1: PULL_DOWN
        2: PULL_UP
        3: REPEATER
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: INVERT
      bit_offset: 6
      bit_width: 1
      description: Input polarity.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: DIGIMODE
      bit_offset: 7
      bit_width: 1
      description: Select Analog/Digital mode.
      enum_values:
        0: ANALOG_MODE
        1: DIGITAL_MODE
    - !Field
      name: FILTEROFF
      bit_offset: 8
      bit_width: 1
      description: Controls input glitch filter.
      enum_values:
        0: FILTER_ENABLED
        1: FILTER_DISABLED
    - !Field
      name: SLEW
      bit_offset: 9
      bit_width: 1
      description: Driver slew rate.
      enum_values:
        0: STANDARD_MODE
        1: FAST_MODE
    - !Field
      name: OD
      bit_offset: 10
      bit_width: 1
      description: Controls open-drain mode.
      enum_values:
        0: NORMAL
        1: OPEN_DRAIN
    - !Field
      name: RESERVED
      bit_offset: 11
      bit_width: 21
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: PIO0_23
    addr: 0x4001c05c
    description: "Digital I/O control for port 0 pins PIO0_23 to PIO0_28. These pins\n\t\t\t\t\t\tsupport
      I2C with true open-drain, drive and filtering for modes up to\n\t\t\t\t\t\tFast-mode
      Plus."
    read_allowed: true
    write_allowed: true
    reset_value: 0x1a0
    fields:
    - !Field
      name: FUNC
      bit_offset: 0
      bit_width: 3
      description: Selects pin function.
    - !Field
      name: RESERVED
      bit_offset: 3
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: I2CSLEW
      bit_offset: 5
      bit_width: 1
      description: Controls slew rate of I2C pad.
      enum_values:
        0: I2C_MODE
        1: GPIO_MODE
    - !Field
      name: INVERT
      bit_offset: 6
      bit_width: 1
      description: Input polarity.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: DIGIMODE
      bit_offset: 7
      bit_width: 1
      description: Select Analog/Digital mode.
      enum_values:
        0: ANALOG_MODE
        1: DIGITAL_MODE
    - !Field
      name: FILTEROFF
      bit_offset: 8
      bit_width: 1
      description: Controls input glitch filter.
      enum_values:
        0: FILTER_ENABLED
        1: FILTER_DISABLED
    - !Field
      name: I2CDRIVE
      bit_offset: 9
      bit_width: 1
      description: "Controls the current sink capability of the\n\t\t\t\t\t\t\t\tpin."
      enum_values:
        0: LOW_DRIVE
        1: HIGH_DRIVE
    - !Field
      name: I2CFILTER
      bit_offset: 10
      bit_width: 1
      description: "Configures I2C features for standard mode, fast mode, and\n\t\t\t\t\t\t\t\tFast
        Mode Plus operation."
      enum_values:
        0: ENABLED
        1: DISABLED
    - !Field
      name: RESERVED
      bit_offset: 11
      bit_width: 21
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: PIO0_24
    addr: 0x4001c060
    description: "Digital I/O control for port 0 pins PIO0_23 to PIO0_28. These pins\n\t\t\t\t\t\tsupport
      I2C with true open-drain, drive and filtering for modes up to\n\t\t\t\t\t\tFast-mode
      Plus."
    read_allowed: true
    write_allowed: true
    reset_value: 0x1a0
    fields:
    - !Field
      name: FUNC
      bit_offset: 0
      bit_width: 3
      description: Selects pin function.
    - !Field
      name: RESERVED
      bit_offset: 3
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: I2CSLEW
      bit_offset: 5
      bit_width: 1
      description: Controls slew rate of I2C pad.
      enum_values:
        0: I2C_MODE
        1: GPIO_MODE
    - !Field
      name: INVERT
      bit_offset: 6
      bit_width: 1
      description: Input polarity.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: DIGIMODE
      bit_offset: 7
      bit_width: 1
      description: Select Analog/Digital mode.
      enum_values:
        0: ANALOG_MODE
        1: DIGITAL_MODE
    - !Field
      name: FILTEROFF
      bit_offset: 8
      bit_width: 1
      description: Controls input glitch filter.
      enum_values:
        0: FILTER_ENABLED
        1: FILTER_DISABLED
    - !Field
      name: I2CDRIVE
      bit_offset: 9
      bit_width: 1
      description: "Controls the current sink capability of the\n\t\t\t\t\t\t\t\tpin."
      enum_values:
        0: LOW_DRIVE
        1: HIGH_DRIVE
    - !Field
      name: I2CFILTER
      bit_offset: 10
      bit_width: 1
      description: "Configures I2C features for standard mode, fast mode, and\n\t\t\t\t\t\t\t\tFast
        Mode Plus operation."
      enum_values:
        0: ENABLED
        1: DISABLED
    - !Field
      name: RESERVED
      bit_offset: 11
      bit_width: 21
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: PIO0_25
    addr: 0x4001c064
    description: "Digital I/O control for port 0 pins PIO0_23 to PIO0_28. These pins\n\t\t\t\t\t\tsupport
      I2C with true open-drain, drive and filtering for modes up to\n\t\t\t\t\t\tFast-mode
      Plus."
    read_allowed: true
    write_allowed: true
    reset_value: 0x1a0
    fields:
    - !Field
      name: FUNC
      bit_offset: 0
      bit_width: 3
      description: Selects pin function.
    - !Field
      name: RESERVED
      bit_offset: 3
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: I2CSLEW
      bit_offset: 5
      bit_width: 1
      description: Controls slew rate of I2C pad.
      enum_values:
        0: I2C_MODE
        1: GPIO_MODE
    - !Field
      name: INVERT
      bit_offset: 6
      bit_width: 1
      description: Input polarity.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: DIGIMODE
      bit_offset: 7
      bit_width: 1
      description: Select Analog/Digital mode.
      enum_values:
        0: ANALOG_MODE
        1: DIGITAL_MODE
    - !Field
      name: FILTEROFF
      bit_offset: 8
      bit_width: 1
      description: Controls input glitch filter.
      enum_values:
        0: FILTER_ENABLED
        1: FILTER_DISABLED
    - !Field
      name: I2CDRIVE
      bit_offset: 9
      bit_width: 1
      description: "Controls the current sink capability of the\n\t\t\t\t\t\t\t\tpin."
      enum_values:
        0: LOW_DRIVE
        1: HIGH_DRIVE
    - !Field
      name: I2CFILTER
      bit_offset: 10
      bit_width: 1
      description: "Configures I2C features for standard mode, fast mode, and\n\t\t\t\t\t\t\t\tFast
        Mode Plus operation."
      enum_values:
        0: ENABLED
        1: DISABLED
    - !Field
      name: RESERVED
      bit_offset: 11
      bit_width: 21
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: PIO0_26
    addr: 0x4001c068
    description: "Digital I/O control for port 0 pins PIO0_23 to PIO0_28. These pins\n\t\t\t\t\t\tsupport
      I2C with true open-drain, drive and filtering for modes up to\n\t\t\t\t\t\tFast-mode
      Plus."
    read_allowed: true
    write_allowed: true
    reset_value: 0x1a0
    fields:
    - !Field
      name: FUNC
      bit_offset: 0
      bit_width: 3
      description: Selects pin function.
    - !Field
      name: RESERVED
      bit_offset: 3
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: I2CSLEW
      bit_offset: 5
      bit_width: 1
      description: Controls slew rate of I2C pad.
      enum_values:
        0: I2C_MODE
        1: GPIO_MODE
    - !Field
      name: INVERT
      bit_offset: 6
      bit_width: 1
      description: Input polarity.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: DIGIMODE
      bit_offset: 7
      bit_width: 1
      description: Select Analog/Digital mode.
      enum_values:
        0: ANALOG_MODE
        1: DIGITAL_MODE
    - !Field
      name: FILTEROFF
      bit_offset: 8
      bit_width: 1
      description: Controls input glitch filter.
      enum_values:
        0: FILTER_ENABLED
        1: FILTER_DISABLED
    - !Field
      name: I2CDRIVE
      bit_offset: 9
      bit_width: 1
      description: "Controls the current sink capability of the\n\t\t\t\t\t\t\t\tpin."
      enum_values:
        0: LOW_DRIVE
        1: HIGH_DRIVE
    - !Field
      name: I2CFILTER
      bit_offset: 10
      bit_width: 1
      description: "Configures I2C features for standard mode, fast mode, and\n\t\t\t\t\t\t\t\tFast
        Mode Plus operation."
      enum_values:
        0: ENABLED
        1: DISABLED
    - !Field
      name: RESERVED
      bit_offset: 11
      bit_width: 21
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: PIO0_27
    addr: 0x4001c06c
    description: "Digital I/O control for port 0 pins PIO0_23 to PIO0_28. These pins\n\t\t\t\t\t\tsupport
      I2C with true open-drain, drive and filtering for modes up to\n\t\t\t\t\t\tFast-mode
      Plus."
    read_allowed: true
    write_allowed: true
    reset_value: 0x1a0
    fields:
    - !Field
      name: FUNC
      bit_offset: 0
      bit_width: 3
      description: Selects pin function.
    - !Field
      name: RESERVED
      bit_offset: 3
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: I2CSLEW
      bit_offset: 5
      bit_width: 1
      description: Controls slew rate of I2C pad.
      enum_values:
        0: I2C_MODE
        1: GPIO_MODE
    - !Field
      name: INVERT
      bit_offset: 6
      bit_width: 1
      description: Input polarity.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: DIGIMODE
      bit_offset: 7
      bit_width: 1
      description: Select Analog/Digital mode.
      enum_values:
        0: ANALOG_MODE
        1: DIGITAL_MODE
    - !Field
      name: FILTEROFF
      bit_offset: 8
      bit_width: 1
      description: Controls input glitch filter.
      enum_values:
        0: FILTER_ENABLED
        1: FILTER_DISABLED
    - !Field
      name: I2CDRIVE
      bit_offset: 9
      bit_width: 1
      description: "Controls the current sink capability of the\n\t\t\t\t\t\t\t\tpin."
      enum_values:
        0: LOW_DRIVE
        1: HIGH_DRIVE
    - !Field
      name: I2CFILTER
      bit_offset: 10
      bit_width: 1
      description: "Configures I2C features for standard mode, fast mode, and\n\t\t\t\t\t\t\t\tFast
        Mode Plus operation."
      enum_values:
        0: ENABLED
        1: DISABLED
    - !Field
      name: RESERVED
      bit_offset: 11
      bit_width: 21
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: PIO0_28
    addr: 0x4001c070
    description: "Digital I/O control for port 0 pins PIO0_23 to PIO0_28. These pins\n\t\t\t\t\t\tsupport
      I2C with true open-drain, drive and filtering for modes up to\n\t\t\t\t\t\tFast-mode
      Plus."
    read_allowed: true
    write_allowed: true
    reset_value: 0x1a0
    fields:
    - !Field
      name: FUNC
      bit_offset: 0
      bit_width: 3
      description: Selects pin function.
    - !Field
      name: RESERVED
      bit_offset: 3
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: I2CSLEW
      bit_offset: 5
      bit_width: 1
      description: Controls slew rate of I2C pad.
      enum_values:
        0: I2C_MODE
        1: GPIO_MODE
    - !Field
      name: INVERT
      bit_offset: 6
      bit_width: 1
      description: Input polarity.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: DIGIMODE
      bit_offset: 7
      bit_width: 1
      description: Select Analog/Digital mode.
      enum_values:
        0: ANALOG_MODE
        1: DIGITAL_MODE
    - !Field
      name: FILTEROFF
      bit_offset: 8
      bit_width: 1
      description: Controls input glitch filter.
      enum_values:
        0: FILTER_ENABLED
        1: FILTER_DISABLED
    - !Field
      name: I2CDRIVE
      bit_offset: 9
      bit_width: 1
      description: "Controls the current sink capability of the\n\t\t\t\t\t\t\t\tpin."
      enum_values:
        0: LOW_DRIVE
        1: HIGH_DRIVE
    - !Field
      name: I2CFILTER
      bit_offset: 10
      bit_width: 1
      description: "Configures I2C features for standard mode, fast mode, and\n\t\t\t\t\t\t\t\tFast
        Mode Plus operation."
      enum_values:
        0: ENABLED
        1: DISABLED
    - !Field
      name: RESERVED
      bit_offset: 11
      bit_width: 21
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: PIO0_29
    addr: 0x4001c074
    description: "Digital I/O control for port 0 pins PIO0_29 to PIO0_31. These pins\n\t\t\t\t\t\tinclude
      an ADC input."
    read_allowed: true
    write_allowed: true
    reset_value: 0x190
    fields:
    - !Field
      name: FUNC
      bit_offset: 0
      bit_width: 3
      description: Selects pin function.
    - !Field
      name: MODE
      bit_offset: 3
      bit_width: 2
      description: "Selects function mode (on-chip pull-up/pull-down resistor\n\t\t\t\t\t\t\t\tcontrol)."
      enum_values:
        0: INACTIVE
        1: PULL_DOWN
        2: PULL_UP
        3: REPEATER
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: INVERT
      bit_offset: 6
      bit_width: 1
      description: Input polarity.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: DIGIMODE
      bit_offset: 7
      bit_width: 1
      description: Select Analog/Digital mode.
      enum_values:
        0: ANALOG_MODE
        1: DIGITAL_MODE
    - !Field
      name: FILTEROFF
      bit_offset: 8
      bit_width: 1
      description: Controls input glitch filter.
      enum_values:
        0: FILTER_ENABLED
        1: FILTER_DISABLED
    - !Field
      name: RESERVED
      bit_offset: 9
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: OD
      bit_offset: 10
      bit_width: 1
      description: Controls open-drain mode.
      enum_values:
        0: NORMAL
        1: OPEN_DRAIN
    - !Field
      name: RESERVED
      bit_offset: 11
      bit_width: 21
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: PIO0_30
    addr: 0x4001c078
    description: "Digital I/O control for port 0 pins PIO0_29 to PIO0_31. These pins\n\t\t\t\t\t\tinclude
      an ADC input."
    read_allowed: true
    write_allowed: true
    reset_value: 0x190
    fields:
    - !Field
      name: FUNC
      bit_offset: 0
      bit_width: 3
      description: Selects pin function.
    - !Field
      name: MODE
      bit_offset: 3
      bit_width: 2
      description: "Selects function mode (on-chip pull-up/pull-down resistor\n\t\t\t\t\t\t\t\tcontrol)."
      enum_values:
        0: INACTIVE
        1: PULL_DOWN
        2: PULL_UP
        3: REPEATER
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: INVERT
      bit_offset: 6
      bit_width: 1
      description: Input polarity.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: DIGIMODE
      bit_offset: 7
      bit_width: 1
      description: Select Analog/Digital mode.
      enum_values:
        0: ANALOG_MODE
        1: DIGITAL_MODE
    - !Field
      name: FILTEROFF
      bit_offset: 8
      bit_width: 1
      description: Controls input glitch filter.
      enum_values:
        0: FILTER_ENABLED
        1: FILTER_DISABLED
    - !Field
      name: RESERVED
      bit_offset: 9
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: OD
      bit_offset: 10
      bit_width: 1
      description: Controls open-drain mode.
      enum_values:
        0: NORMAL
        1: OPEN_DRAIN
    - !Field
      name: RESERVED
      bit_offset: 11
      bit_width: 21
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: PIO0_31
    addr: 0x4001c07c
    description: "Digital I/O control for port 0 pins PIO0_29 to PIO0_31. These pins\n\t\t\t\t\t\tinclude
      an ADC input."
    read_allowed: true
    write_allowed: true
    reset_value: 0x190
    fields:
    - !Field
      name: FUNC
      bit_offset: 0
      bit_width: 3
      description: Selects pin function.
    - !Field
      name: MODE
      bit_offset: 3
      bit_width: 2
      description: "Selects function mode (on-chip pull-up/pull-down resistor\n\t\t\t\t\t\t\t\tcontrol)."
      enum_values:
        0: INACTIVE
        1: PULL_DOWN
        2: PULL_UP
        3: REPEATER
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: INVERT
      bit_offset: 6
      bit_width: 1
      description: Input polarity.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: DIGIMODE
      bit_offset: 7
      bit_width: 1
      description: Select Analog/Digital mode.
      enum_values:
        0: ANALOG_MODE
        1: DIGITAL_MODE
    - !Field
      name: FILTEROFF
      bit_offset: 8
      bit_width: 1
      description: Controls input glitch filter.
      enum_values:
        0: FILTER_ENABLED
        1: FILTER_DISABLED
    - !Field
      name: RESERVED
      bit_offset: 9
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: OD
      bit_offset: 10
      bit_width: 1
      description: Controls open-drain mode.
      enum_values:
        0: NORMAL
        1: OPEN_DRAIN
    - !Field
      name: RESERVED
      bit_offset: 11
      bit_width: 21
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: PIO1_0
    addr: 0x4001c080
    description: "Digital I/O control for port 1 pins PIO0_0 to PIO0_8. These pins\n\t\t\t\t\t\tinclude
      an ADC input."
    read_allowed: true
    write_allowed: true
    reset_value: 0x190
    fields:
    - !Field
      name: FUNC
      bit_offset: 0
      bit_width: 3
      description: Selects pin function.
    - !Field
      name: MODE
      bit_offset: 3
      bit_width: 2
      description: "Selects function mode (on-chip pull-up/pull-down resistor\n\t\t\t\t\t\t\t\tcontrol)."
      enum_values:
        0: INACTIVE
        1: PULL_DOWN
        2: PULL_UP
        3: REPEATER
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: INVERT
      bit_offset: 6
      bit_width: 1
      description: Input polarity.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: DIGIMODE
      bit_offset: 7
      bit_width: 1
      description: Select Analog/Digital mode.
      enum_values:
        0: ANALOG_MODE
        1: DIGITAL_MODE
    - !Field
      name: FILTEROFF
      bit_offset: 8
      bit_width: 1
      description: Controls input glitch filter.
      enum_values:
        0: FILTER_ENABLED
        1: FILTER_DISABLED
    - !Field
      name: RESERVED
      bit_offset: 9
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: OD
      bit_offset: 10
      bit_width: 1
      description: Controls open-drain mode.
      enum_values:
        0: NORMAL
        1: OPEN_DRAIN
    - !Field
      name: RESERVED
      bit_offset: 11
      bit_width: 21
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: PIO1_1
    addr: 0x4001c084
    description: "Digital I/O control for port 1 pins PIO0_0 to PIO0_8. These pins\n\t\t\t\t\t\tinclude
      an ADC input."
    read_allowed: true
    write_allowed: true
    reset_value: 0x190
    fields:
    - !Field
      name: FUNC
      bit_offset: 0
      bit_width: 3
      description: Selects pin function.
    - !Field
      name: MODE
      bit_offset: 3
      bit_width: 2
      description: "Selects function mode (on-chip pull-up/pull-down resistor\n\t\t\t\t\t\t\t\tcontrol)."
      enum_values:
        0: INACTIVE
        1: PULL_DOWN
        2: PULL_UP
        3: REPEATER
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: INVERT
      bit_offset: 6
      bit_width: 1
      description: Input polarity.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: DIGIMODE
      bit_offset: 7
      bit_width: 1
      description: Select Analog/Digital mode.
      enum_values:
        0: ANALOG_MODE
        1: DIGITAL_MODE
    - !Field
      name: FILTEROFF
      bit_offset: 8
      bit_width: 1
      description: Controls input glitch filter.
      enum_values:
        0: FILTER_ENABLED
        1: FILTER_DISABLED
    - !Field
      name: RESERVED
      bit_offset: 9
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: OD
      bit_offset: 10
      bit_width: 1
      description: Controls open-drain mode.
      enum_values:
        0: NORMAL
        1: OPEN_DRAIN
    - !Field
      name: RESERVED
      bit_offset: 11
      bit_width: 21
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: PIO1_2
    addr: 0x4001c088
    description: "Digital I/O control for port 1 pins PIO0_0 to PIO0_8. These pins\n\t\t\t\t\t\tinclude
      an ADC input."
    read_allowed: true
    write_allowed: true
    reset_value: 0x190
    fields:
    - !Field
      name: FUNC
      bit_offset: 0
      bit_width: 3
      description: Selects pin function.
    - !Field
      name: MODE
      bit_offset: 3
      bit_width: 2
      description: "Selects function mode (on-chip pull-up/pull-down resistor\n\t\t\t\t\t\t\t\tcontrol)."
      enum_values:
        0: INACTIVE
        1: PULL_DOWN
        2: PULL_UP
        3: REPEATER
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: INVERT
      bit_offset: 6
      bit_width: 1
      description: Input polarity.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: DIGIMODE
      bit_offset: 7
      bit_width: 1
      description: Select Analog/Digital mode.
      enum_values:
        0: ANALOG_MODE
        1: DIGITAL_MODE
    - !Field
      name: FILTEROFF
      bit_offset: 8
      bit_width: 1
      description: Controls input glitch filter.
      enum_values:
        0: FILTER_ENABLED
        1: FILTER_DISABLED
    - !Field
      name: RESERVED
      bit_offset: 9
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: OD
      bit_offset: 10
      bit_width: 1
      description: Controls open-drain mode.
      enum_values:
        0: NORMAL
        1: OPEN_DRAIN
    - !Field
      name: RESERVED
      bit_offset: 11
      bit_width: 21
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: PIO1_3
    addr: 0x4001c08c
    description: "Digital I/O control for port 1 pins PIO0_0 to PIO0_8. These pins\n\t\t\t\t\t\tinclude
      an ADC input."
    read_allowed: true
    write_allowed: true
    reset_value: 0x190
    fields:
    - !Field
      name: FUNC
      bit_offset: 0
      bit_width: 3
      description: Selects pin function.
    - !Field
      name: MODE
      bit_offset: 3
      bit_width: 2
      description: "Selects function mode (on-chip pull-up/pull-down resistor\n\t\t\t\t\t\t\t\tcontrol)."
      enum_values:
        0: INACTIVE
        1: PULL_DOWN
        2: PULL_UP
        3: REPEATER
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: INVERT
      bit_offset: 6
      bit_width: 1
      description: Input polarity.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: DIGIMODE
      bit_offset: 7
      bit_width: 1
      description: Select Analog/Digital mode.
      enum_values:
        0: ANALOG_MODE
        1: DIGITAL_MODE
    - !Field
      name: FILTEROFF
      bit_offset: 8
      bit_width: 1
      description: Controls input glitch filter.
      enum_values:
        0: FILTER_ENABLED
        1: FILTER_DISABLED
    - !Field
      name: RESERVED
      bit_offset: 9
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: OD
      bit_offset: 10
      bit_width: 1
      description: Controls open-drain mode.
      enum_values:
        0: NORMAL
        1: OPEN_DRAIN
    - !Field
      name: RESERVED
      bit_offset: 11
      bit_width: 21
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: PIO1_4
    addr: 0x4001c090
    description: "Digital I/O control for port 1 pins PIO0_0 to PIO0_8. These pins\n\t\t\t\t\t\tinclude
      an ADC input."
    read_allowed: true
    write_allowed: true
    reset_value: 0x190
    fields:
    - !Field
      name: FUNC
      bit_offset: 0
      bit_width: 3
      description: Selects pin function.
    - !Field
      name: MODE
      bit_offset: 3
      bit_width: 2
      description: "Selects function mode (on-chip pull-up/pull-down resistor\n\t\t\t\t\t\t\t\tcontrol)."
      enum_values:
        0: INACTIVE
        1: PULL_DOWN
        2: PULL_UP
        3: REPEATER
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: INVERT
      bit_offset: 6
      bit_width: 1
      description: Input polarity.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: DIGIMODE
      bit_offset: 7
      bit_width: 1
      description: Select Analog/Digital mode.
      enum_values:
        0: ANALOG_MODE
        1: DIGITAL_MODE
    - !Field
      name: FILTEROFF
      bit_offset: 8
      bit_width: 1
      description: Controls input glitch filter.
      enum_values:
        0: FILTER_ENABLED
        1: FILTER_DISABLED
    - !Field
      name: RESERVED
      bit_offset: 9
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: OD
      bit_offset: 10
      bit_width: 1
      description: Controls open-drain mode.
      enum_values:
        0: NORMAL
        1: OPEN_DRAIN
    - !Field
      name: RESERVED
      bit_offset: 11
      bit_width: 21
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: PIO1_5
    addr: 0x4001c094
    description: "Digital I/O control for port 1 pins PIO0_0 to PIO0_8. These pins\n\t\t\t\t\t\tinclude
      an ADC input."
    read_allowed: true
    write_allowed: true
    reset_value: 0x190
    fields:
    - !Field
      name: FUNC
      bit_offset: 0
      bit_width: 3
      description: Selects pin function.
    - !Field
      name: MODE
      bit_offset: 3
      bit_width: 2
      description: "Selects function mode (on-chip pull-up/pull-down resistor\n\t\t\t\t\t\t\t\tcontrol)."
      enum_values:
        0: INACTIVE
        1: PULL_DOWN
        2: PULL_UP
        3: REPEATER
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: INVERT
      bit_offset: 6
      bit_width: 1
      description: Input polarity.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: DIGIMODE
      bit_offset: 7
      bit_width: 1
      description: Select Analog/Digital mode.
      enum_values:
        0: ANALOG_MODE
        1: DIGITAL_MODE
    - !Field
      name: FILTEROFF
      bit_offset: 8
      bit_width: 1
      description: Controls input glitch filter.
      enum_values:
        0: FILTER_ENABLED
        1: FILTER_DISABLED
    - !Field
      name: RESERVED
      bit_offset: 9
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: OD
      bit_offset: 10
      bit_width: 1
      description: Controls open-drain mode.
      enum_values:
        0: NORMAL
        1: OPEN_DRAIN
    - !Field
      name: RESERVED
      bit_offset: 11
      bit_width: 21
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: PIO1_6
    addr: 0x4001c098
    description: "Digital I/O control for port 1 pins PIO0_0 to PIO0_8. These pins\n\t\t\t\t\t\tinclude
      an ADC input."
    read_allowed: true
    write_allowed: true
    reset_value: 0x190
    fields:
    - !Field
      name: FUNC
      bit_offset: 0
      bit_width: 3
      description: Selects pin function.
    - !Field
      name: MODE
      bit_offset: 3
      bit_width: 2
      description: "Selects function mode (on-chip pull-up/pull-down resistor\n\t\t\t\t\t\t\t\tcontrol)."
      enum_values:
        0: INACTIVE
        1: PULL_DOWN
        2: PULL_UP
        3: REPEATER
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: INVERT
      bit_offset: 6
      bit_width: 1
      description: Input polarity.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: DIGIMODE
      bit_offset: 7
      bit_width: 1
      description: Select Analog/Digital mode.
      enum_values:
        0: ANALOG_MODE
        1: DIGITAL_MODE
    - !Field
      name: FILTEROFF
      bit_offset: 8
      bit_width: 1
      description: Controls input glitch filter.
      enum_values:
        0: FILTER_ENABLED
        1: FILTER_DISABLED
    - !Field
      name: RESERVED
      bit_offset: 9
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: OD
      bit_offset: 10
      bit_width: 1
      description: Controls open-drain mode.
      enum_values:
        0: NORMAL
        1: OPEN_DRAIN
    - !Field
      name: RESERVED
      bit_offset: 11
      bit_width: 21
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: PIO1_7
    addr: 0x4001c09c
    description: "Digital I/O control for port 1 pins PIO0_0 to PIO0_8. These pins\n\t\t\t\t\t\tinclude
      an ADC input."
    read_allowed: true
    write_allowed: true
    reset_value: 0x190
    fields:
    - !Field
      name: FUNC
      bit_offset: 0
      bit_width: 3
      description: Selects pin function.
    - !Field
      name: MODE
      bit_offset: 3
      bit_width: 2
      description: "Selects function mode (on-chip pull-up/pull-down resistor\n\t\t\t\t\t\t\t\tcontrol)."
      enum_values:
        0: INACTIVE
        1: PULL_DOWN
        2: PULL_UP
        3: REPEATER
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: INVERT
      bit_offset: 6
      bit_width: 1
      description: Input polarity.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: DIGIMODE
      bit_offset: 7
      bit_width: 1
      description: Select Analog/Digital mode.
      enum_values:
        0: ANALOG_MODE
        1: DIGITAL_MODE
    - !Field
      name: FILTEROFF
      bit_offset: 8
      bit_width: 1
      description: Controls input glitch filter.
      enum_values:
        0: FILTER_ENABLED
        1: FILTER_DISABLED
    - !Field
      name: RESERVED
      bit_offset: 9
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: OD
      bit_offset: 10
      bit_width: 1
      description: Controls open-drain mode.
      enum_values:
        0: NORMAL
        1: OPEN_DRAIN
    - !Field
      name: RESERVED
      bit_offset: 11
      bit_width: 21
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: PIO1_8
    addr: 0x4001c0a0
    description: "Digital I/O control for port 1 pins PIO0_0 to PIO0_8. These pins\n\t\t\t\t\t\tinclude
      an ADC input."
    read_allowed: true
    write_allowed: true
    reset_value: 0x190
    fields:
    - !Field
      name: FUNC
      bit_offset: 0
      bit_width: 3
      description: Selects pin function.
    - !Field
      name: MODE
      bit_offset: 3
      bit_width: 2
      description: "Selects function mode (on-chip pull-up/pull-down resistor\n\t\t\t\t\t\t\t\tcontrol)."
      enum_values:
        0: INACTIVE
        1: PULL_DOWN
        2: PULL_UP
        3: REPEATER
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: INVERT
      bit_offset: 6
      bit_width: 1
      description: Input polarity.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: DIGIMODE
      bit_offset: 7
      bit_width: 1
      description: Select Analog/Digital mode.
      enum_values:
        0: ANALOG_MODE
        1: DIGITAL_MODE
    - !Field
      name: FILTEROFF
      bit_offset: 8
      bit_width: 1
      description: Controls input glitch filter.
      enum_values:
        0: FILTER_ENABLED
        1: FILTER_DISABLED
    - !Field
      name: RESERVED
      bit_offset: 9
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: OD
      bit_offset: 10
      bit_width: 1
      description: Controls open-drain mode.
      enum_values:
        0: NORMAL
        1: OPEN_DRAIN
    - !Field
      name: RESERVED
      bit_offset: 11
      bit_width: 21
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: PIO1_9
    addr: 0x4001c0a4
    description: "Digital I/O control for port 1 pins PIO1_9 to\n\t\t\t\t\t\tPIO1_17."
    read_allowed: true
    write_allowed: true
    reset_value: 0x190
    fields:
    - !Field
      name: FUNC
      bit_offset: 0
      bit_width: 3
      description: Selects pin function.
    - !Field
      name: MODE
      bit_offset: 3
      bit_width: 2
      description: "Selects function mode (on-chip pull-up/pull-down resistor\n\t\t\t\t\t\t\t\tcontrol)."
      enum_values:
        0: INACTIVE
        1: PULL_DOWN
        2: PULL_UP
        3: REPEATER
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: INVERT
      bit_offset: 6
      bit_width: 1
      description: Input polarity.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: DIGIMODE
      bit_offset: 7
      bit_width: 1
      description: Select Analog/Digital mode.
      enum_values:
        0: ANALOG_MODE
        1: DIGITAL_MODE
    - !Field
      name: FILTEROFF
      bit_offset: 8
      bit_width: 1
      description: Controls input glitch filter.
      enum_values:
        0: FILTER_ENABLED
        1: FILTER_DISABLED
    - !Field
      name: SLEW
      bit_offset: 9
      bit_width: 1
      description: Driver slew rate.
      enum_values:
        0: STANDARD_MODE
        1: FAST_MODE
    - !Field
      name: OD
      bit_offset: 10
      bit_width: 1
      description: Controls open-drain mode.
      enum_values:
        0: NORMAL
        1: OPEN_DRAIN
    - !Field
      name: RESERVED
      bit_offset: 11
      bit_width: 21
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: PIO1_10
    addr: 0x4001c0a8
    description: "Digital I/O control for port 1 pins PIO1_9 to\n\t\t\t\t\t\tPIO1_17."
    read_allowed: true
    write_allowed: true
    reset_value: 0x190
    fields:
    - !Field
      name: FUNC
      bit_offset: 0
      bit_width: 3
      description: Selects pin function.
    - !Field
      name: MODE
      bit_offset: 3
      bit_width: 2
      description: "Selects function mode (on-chip pull-up/pull-down resistor\n\t\t\t\t\t\t\t\tcontrol)."
      enum_values:
        0: INACTIVE
        1: PULL_DOWN
        2: PULL_UP
        3: REPEATER
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: INVERT
      bit_offset: 6
      bit_width: 1
      description: Input polarity.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: DIGIMODE
      bit_offset: 7
      bit_width: 1
      description: Select Analog/Digital mode.
      enum_values:
        0: ANALOG_MODE
        1: DIGITAL_MODE
    - !Field
      name: FILTEROFF
      bit_offset: 8
      bit_width: 1
      description: Controls input glitch filter.
      enum_values:
        0: FILTER_ENABLED
        1: FILTER_DISABLED
    - !Field
      name: SLEW
      bit_offset: 9
      bit_width: 1
      description: Driver slew rate.
      enum_values:
        0: STANDARD_MODE
        1: FAST_MODE
    - !Field
      name: OD
      bit_offset: 10
      bit_width: 1
      description: Controls open-drain mode.
      enum_values:
        0: NORMAL
        1: OPEN_DRAIN
    - !Field
      name: RESERVED
      bit_offset: 11
      bit_width: 21
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: PIO1_11
    addr: 0x4001c0ac
    description: "Digital I/O control for port 1 pins PIO1_9 to\n\t\t\t\t\t\tPIO1_17."
    read_allowed: true
    write_allowed: true
    reset_value: 0x190
    fields:
    - !Field
      name: FUNC
      bit_offset: 0
      bit_width: 3
      description: Selects pin function.
    - !Field
      name: MODE
      bit_offset: 3
      bit_width: 2
      description: "Selects function mode (on-chip pull-up/pull-down resistor\n\t\t\t\t\t\t\t\tcontrol)."
      enum_values:
        0: INACTIVE
        1: PULL_DOWN
        2: PULL_UP
        3: REPEATER
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: INVERT
      bit_offset: 6
      bit_width: 1
      description: Input polarity.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: DIGIMODE
      bit_offset: 7
      bit_width: 1
      description: Select Analog/Digital mode.
      enum_values:
        0: ANALOG_MODE
        1: DIGITAL_MODE
    - !Field
      name: FILTEROFF
      bit_offset: 8
      bit_width: 1
      description: Controls input glitch filter.
      enum_values:
        0: FILTER_ENABLED
        1: FILTER_DISABLED
    - !Field
      name: SLEW
      bit_offset: 9
      bit_width: 1
      description: Driver slew rate.
      enum_values:
        0: STANDARD_MODE
        1: FAST_MODE
    - !Field
      name: OD
      bit_offset: 10
      bit_width: 1
      description: Controls open-drain mode.
      enum_values:
        0: NORMAL
        1: OPEN_DRAIN
    - !Field
      name: RESERVED
      bit_offset: 11
      bit_width: 21
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: PIO1_12
    addr: 0x4001c0b0
    description: "Digital I/O control for port 1 pins PIO1_9 to\n\t\t\t\t\t\tPIO1_17."
    read_allowed: true
    write_allowed: true
    reset_value: 0x190
    fields:
    - !Field
      name: FUNC
      bit_offset: 0
      bit_width: 3
      description: Selects pin function.
    - !Field
      name: MODE
      bit_offset: 3
      bit_width: 2
      description: "Selects function mode (on-chip pull-up/pull-down resistor\n\t\t\t\t\t\t\t\tcontrol)."
      enum_values:
        0: INACTIVE
        1: PULL_DOWN
        2: PULL_UP
        3: REPEATER
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: INVERT
      bit_offset: 6
      bit_width: 1
      description: Input polarity.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: DIGIMODE
      bit_offset: 7
      bit_width: 1
      description: Select Analog/Digital mode.
      enum_values:
        0: ANALOG_MODE
        1: DIGITAL_MODE
    - !Field
      name: FILTEROFF
      bit_offset: 8
      bit_width: 1
      description: Controls input glitch filter.
      enum_values:
        0: FILTER_ENABLED
        1: FILTER_DISABLED
    - !Field
      name: SLEW
      bit_offset: 9
      bit_width: 1
      description: Driver slew rate.
      enum_values:
        0: STANDARD_MODE
        1: FAST_MODE
    - !Field
      name: OD
      bit_offset: 10
      bit_width: 1
      description: Controls open-drain mode.
      enum_values:
        0: NORMAL
        1: OPEN_DRAIN
    - !Field
      name: RESERVED
      bit_offset: 11
      bit_width: 21
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: PIO1_13
    addr: 0x4001c0b4
    description: "Digital I/O control for port 1 pins PIO1_9 to\n\t\t\t\t\t\tPIO1_17."
    read_allowed: true
    write_allowed: true
    reset_value: 0x190
    fields:
    - !Field
      name: FUNC
      bit_offset: 0
      bit_width: 3
      description: Selects pin function.
    - !Field
      name: MODE
      bit_offset: 3
      bit_width: 2
      description: "Selects function mode (on-chip pull-up/pull-down resistor\n\t\t\t\t\t\t\t\tcontrol)."
      enum_values:
        0: INACTIVE
        1: PULL_DOWN
        2: PULL_UP
        3: REPEATER
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: INVERT
      bit_offset: 6
      bit_width: 1
      description: Input polarity.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: DIGIMODE
      bit_offset: 7
      bit_width: 1
      description: Select Analog/Digital mode.
      enum_values:
        0: ANALOG_MODE
        1: DIGITAL_MODE
    - !Field
      name: FILTEROFF
      bit_offset: 8
      bit_width: 1
      description: Controls input glitch filter.
      enum_values:
        0: FILTER_ENABLED
        1: FILTER_DISABLED
    - !Field
      name: SLEW
      bit_offset: 9
      bit_width: 1
      description: Driver slew rate.
      enum_values:
        0: STANDARD_MODE
        1: FAST_MODE
    - !Field
      name: OD
      bit_offset: 10
      bit_width: 1
      description: Controls open-drain mode.
      enum_values:
        0: NORMAL
        1: OPEN_DRAIN
    - !Field
      name: RESERVED
      bit_offset: 11
      bit_width: 21
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: PIO1_14
    addr: 0x4001c0b8
    description: "Digital I/O control for port 1 pins PIO1_9 to\n\t\t\t\t\t\tPIO1_17."
    read_allowed: true
    write_allowed: true
    reset_value: 0x190
    fields:
    - !Field
      name: FUNC
      bit_offset: 0
      bit_width: 3
      description: Selects pin function.
    - !Field
      name: MODE
      bit_offset: 3
      bit_width: 2
      description: "Selects function mode (on-chip pull-up/pull-down resistor\n\t\t\t\t\t\t\t\tcontrol)."
      enum_values:
        0: INACTIVE
        1: PULL_DOWN
        2: PULL_UP
        3: REPEATER
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: INVERT
      bit_offset: 6
      bit_width: 1
      description: Input polarity.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: DIGIMODE
      bit_offset: 7
      bit_width: 1
      description: Select Analog/Digital mode.
      enum_values:
        0: ANALOG_MODE
        1: DIGITAL_MODE
    - !Field
      name: FILTEROFF
      bit_offset: 8
      bit_width: 1
      description: Controls input glitch filter.
      enum_values:
        0: FILTER_ENABLED
        1: FILTER_DISABLED
    - !Field
      name: SLEW
      bit_offset: 9
      bit_width: 1
      description: Driver slew rate.
      enum_values:
        0: STANDARD_MODE
        1: FAST_MODE
    - !Field
      name: OD
      bit_offset: 10
      bit_width: 1
      description: Controls open-drain mode.
      enum_values:
        0: NORMAL
        1: OPEN_DRAIN
    - !Field
      name: RESERVED
      bit_offset: 11
      bit_width: 21
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: PIO1_15
    addr: 0x4001c0bc
    description: "Digital I/O control for port 1 pins PIO1_9 to\n\t\t\t\t\t\tPIO1_17."
    read_allowed: true
    write_allowed: true
    reset_value: 0x190
    fields:
    - !Field
      name: FUNC
      bit_offset: 0
      bit_width: 3
      description: Selects pin function.
    - !Field
      name: MODE
      bit_offset: 3
      bit_width: 2
      description: "Selects function mode (on-chip pull-up/pull-down resistor\n\t\t\t\t\t\t\t\tcontrol)."
      enum_values:
        0: INACTIVE
        1: PULL_DOWN
        2: PULL_UP
        3: REPEATER
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: INVERT
      bit_offset: 6
      bit_width: 1
      description: Input polarity.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: DIGIMODE
      bit_offset: 7
      bit_width: 1
      description: Select Analog/Digital mode.
      enum_values:
        0: ANALOG_MODE
        1: DIGITAL_MODE
    - !Field
      name: FILTEROFF
      bit_offset: 8
      bit_width: 1
      description: Controls input glitch filter.
      enum_values:
        0: FILTER_ENABLED
        1: FILTER_DISABLED
    - !Field
      name: SLEW
      bit_offset: 9
      bit_width: 1
      description: Driver slew rate.
      enum_values:
        0: STANDARD_MODE
        1: FAST_MODE
    - !Field
      name: OD
      bit_offset: 10
      bit_width: 1
      description: Controls open-drain mode.
      enum_values:
        0: NORMAL
        1: OPEN_DRAIN
    - !Field
      name: RESERVED
      bit_offset: 11
      bit_width: 21
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: PIO1_16
    addr: 0x4001c0c0
    description: "Digital I/O control for port 1 pins PIO1_9 to\n\t\t\t\t\t\tPIO1_17."
    read_allowed: true
    write_allowed: true
    reset_value: 0x190
    fields:
    - !Field
      name: FUNC
      bit_offset: 0
      bit_width: 3
      description: Selects pin function.
    - !Field
      name: MODE
      bit_offset: 3
      bit_width: 2
      description: "Selects function mode (on-chip pull-up/pull-down resistor\n\t\t\t\t\t\t\t\tcontrol)."
      enum_values:
        0: INACTIVE
        1: PULL_DOWN
        2: PULL_UP
        3: REPEATER
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: INVERT
      bit_offset: 6
      bit_width: 1
      description: Input polarity.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: DIGIMODE
      bit_offset: 7
      bit_width: 1
      description: Select Analog/Digital mode.
      enum_values:
        0: ANALOG_MODE
        1: DIGITAL_MODE
    - !Field
      name: FILTEROFF
      bit_offset: 8
      bit_width: 1
      description: Controls input glitch filter.
      enum_values:
        0: FILTER_ENABLED
        1: FILTER_DISABLED
    - !Field
      name: SLEW
      bit_offset: 9
      bit_width: 1
      description: Driver slew rate.
      enum_values:
        0: STANDARD_MODE
        1: FAST_MODE
    - !Field
      name: OD
      bit_offset: 10
      bit_width: 1
      description: Controls open-drain mode.
      enum_values:
        0: NORMAL
        1: OPEN_DRAIN
    - !Field
      name: RESERVED
      bit_offset: 11
      bit_width: 21
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: PIO1_17
    addr: 0x4001c0c4
    description: "Digital I/O control for port 1 pins PIO1_9 to\n\t\t\t\t\t\tPIO1_17."
    read_allowed: true
    write_allowed: true
    reset_value: 0x190
    fields:
    - !Field
      name: FUNC
      bit_offset: 0
      bit_width: 3
      description: Selects pin function.
    - !Field
      name: MODE
      bit_offset: 3
      bit_width: 2
      description: "Selects function mode (on-chip pull-up/pull-down resistor\n\t\t\t\t\t\t\t\tcontrol)."
      enum_values:
        0: INACTIVE
        1: PULL_DOWN
        2: PULL_UP
        3: REPEATER
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: INVERT
      bit_offset: 6
      bit_width: 1
      description: Input polarity.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: DIGIMODE
      bit_offset: 7
      bit_width: 1
      description: Select Analog/Digital mode.
      enum_values:
        0: ANALOG_MODE
        1: DIGITAL_MODE
    - !Field
      name: FILTEROFF
      bit_offset: 8
      bit_width: 1
      description: Controls input glitch filter.
      enum_values:
        0: FILTER_ENABLED
        1: FILTER_DISABLED
    - !Field
      name: SLEW
      bit_offset: 9
      bit_width: 1
      description: Driver slew rate.
      enum_values:
        0: STANDARD_MODE
        1: FAST_MODE
    - !Field
      name: OD
      bit_offset: 10
      bit_width: 1
      description: Controls open-drain mode.
      enum_values:
        0: NORMAL
        1: OPEN_DRAIN
    - !Field
      name: RESERVED
      bit_offset: 11
      bit_width: 21
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
- !Module
  name: UTICK
  description: Micro-tick timer
  base_addr: 0x40020000
  size: 0x8
  registers:
  - !Register
    name: CTRL
    addr: 0x40020000
    size_bits: 32
    description: Control register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DELAYVAL
      bit_offset: 0
      bit_width: 31
      description: "Tick interval value. The delay will be equal to DELAYVAL +\n\t\t\t\t\t\t\t\t1
        periods of the timer clock. The minimum usable value is 1, for a\n\t\t\t\t\t\t\t\tdelay
        of 2 timer clocks. A value of 0 stops the timer."
    - !Field
      name: REPEAT
      bit_offset: 31
      bit_width: 1
      description: "Repeat delay. 0 = One-time delay. 1 = Delay repeats\n\t\t\t\t\t\t\t\tcontinuously."
  - !Register
    name: STAT
    addr: 0x40020004
    size_bits: 32
    description: Status register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INTR
      bit_offset: 0
      bit_width: 1
      description: "Interrupt flag. 0 = No interrupt is pending. 1 = An\n\t\t\t\t\t\t\t\tinterrupt
        is pending. A write of any value to this register clears\n\t\t\t\t\t\t\t\tthis
        flag."
    - !Field
      name: ACTIVE
      bit_offset: 1
      bit_width: 1
      description: "Active flag. 0 = The Micro-Tick Timer is stopped. 1 = The\n\t\t\t\t\t\t\t\tMicro-Tick
        Timer is currently active."
    - !Field
      name: RESERVED
      bit_offset: 2
      bit_width: 30
      description: Reserved
- !Module
  name: ADVSYSCON
  description: 'Advanced System configuration '
  base_addr: 0x4002c000
  size: 0x48
  registers:
  - !Register
    name: BODCTRL
    addr: 0x4002c044
    size_bits: 32
    description: Brown-Out Detect control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BODRSTLEV
      bit_offset: 0
      bit_width: 2
      description: BOD reset level
      enum_values:
        0: LEVEL_0_1
        1: LEVEL_1_1
        2: LEVEL_2_2
        3: LEVEL_3_2
    - !Field
      name: BODINTVAL
      bit_offset: 2
      bit_width: 2
      description: BOD interrupt level
      enum_values:
        0: LEVEL_0_2
        1: LEVEL_1_2
        2: LEVEL_2_2
        3: LEVEL_3_3
    - !Field
      name: BODRSTENA
      bit_offset: 4
      bit_width: 1
      description: BOD reset enable
      enum_values:
        0: DISABLE_RESET_FUNCTI
        1: ENABLE_RESET_FUNCTIO
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 27
      description: Reserved
- !Module
  name: WWDT
  description: Windowed Watchdog Timer
  base_addr: 0x40038000
  size: 0x1c
  registers:
  - !Register
    name: MOD
    addr: 0x40038000
    size_bits: 32
    description: "Watchdog mode register. This register contains the basic mode and\n\t\t\t\t\t\tstatus
      of the Watchdog Timer."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WDEN
      bit_offset: 0
      bit_width: 1
      description: "Watchdog enable bit. Once this bit is set to one and a\n\t\t\t\t\t\t\t\twatchdog
        feed is performed, the watchdog timer will run\n\t\t\t\t\t\t\t\tpermanently."
      enum_values:
        0: STOP
        1: RUN
    - !Field
      name: WDRESET
      bit_offset: 1
      bit_width: 1
      description: "Watchdog reset enable bit. Once this bit has been written\n\t\t\t\t\t\t\t\twith
        a 1 it cannot be re-written with a 0."
      enum_values:
        0: INTERRUPT
        1: RESET
    - !Field
      name: WDTOF
      bit_offset: 2
      bit_width: 1
      description: "Watchdog time-out flag. Set when the watchdog timer times\n\t\t\t\t\t\t\t\tout,
        by a feed error, or by events associated with WDPROTECT.\n\t\t\t\t\t\t\t\tCleared
        by software. Causes a chip reset if WDRESET =\n\t\t\t\t\t\t\t\t1."
    - !Field
      name: WDINT
      bit_offset: 3
      bit_width: 1
      description: "Warning interrupt flag. Set when the timer reaches the\n\t\t\t\t\t\t\t\tvalue
        in WDWARNINT. Cleared by software."
    - !Field
      name: WDPROTECT
      bit_offset: 4
      bit_width: 1
      description: "Watchdog update mode. This bit can be set once by software\n\t\t\t\t\t\t\t\tand
        is only cleared by a reset."
      enum_values:
        0: FLEXIBLE
        1: THRESHOLD
    - !Field
      name: LOCK
      bit_offset: 5
      bit_width: 1
      description: "Once this bit is set to one and a watchdog feed is\n\t\t\t\t\t\t\t\tperformed,
        disabling or powering down the watchdog oscillator is\n\t\t\t\t\t\t\t\tprevented
        by hardware. This bit can be set once by software and is\n\t\t\t\t\t\t\t\tonly
        cleared by any reset."
    - !Field
      name: RESERVED
      bit_offset: 6
      bit_width: 26
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: TC
    addr: 0x40038004
    size_bits: 32
    description: "Watchdog timer constant register. This 24-bit register determines\n\t\t\t\t\t\tthe
      time-out value."
    read_allowed: true
    write_allowed: true
    reset_value: 0xff
    fields:
    - !Field
      name: COUNT
      bit_offset: 0
      bit_width: 24
      description: Watchdog time-out value.
    - !Field
      name: RESERVED
      bit_offset: 24
      bit_width: 8
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: FEED
    addr: 0x40038008
    size_bits: 32
    description: "Watchdog feed sequence register. Writing 0xAA followed by 0x55 to\n\t\t\t\t\t\tthis
      register reloads the Watchdog timer with the value contained in\n\t\t\t\t\t\tWDTC."
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: FEED
      bit_offset: 0
      bit_width: 8
      description: Feed value should be 0xAA followed by 0x55.
    - !Field
      name: RESERVED
      bit_offset: 8
      bit_width: 24
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: TV
    addr: 0x4003800c
    size_bits: 32
    description: "Watchdog timer value register. This 24-bit register reads out the\n\t\t\t\t\t\tcurrent
      value of the Watchdog timer."
    read_allowed: true
    write_allowed: false
    reset_value: 0xff
    fields:
    - !Field
      name: COUNT
      bit_offset: 0
      bit_width: 24
      description: Counter timer value.
    - !Field
      name: RESERVED
      bit_offset: 24
      bit_width: 8
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: WARNINT
    addr: 0x40038014
    size_bits: 32
    description: Watchdog Warning Interrupt compare value.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WARNINT
      bit_offset: 0
      bit_width: 10
      description: Watchdog warning interrupt compare value.
    - !Field
      name: RESERVED
      bit_offset: 10
      bit_width: 22
      description: Reserved, only zero should be written.
  - !Register
    name: WINDOW
    addr: 0x40038018
    size_bits: 32
    description: Watchdog Window compare value.
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffff
    fields:
    - !Field
      name: WINDOW
      bit_offset: 0
      bit_width: 24
      description: Watchdog window value.
    - !Field
      name: RESERVED
      bit_offset: 24
      bit_width: 8
      description: Reserved, only zero should be written.
- !Module
  name: RTC
  description: Real-Time Clock
  base_addr: 0x4003c000
  size: 0x10
  registers:
  - !Register
    name: CTRL
    addr: 0x4003c000
    size_bits: 32
    description: RTC control register
    read_allowed: true
    write_allowed: true
    reset_value: 0xf
    fields:
    - !Field
      name: SWRESET
      bit_offset: 0
      bit_width: 1
      description: Software reset control
      enum_values:
        0: NOT_IN_RESET
        1: IN_RESET
    - !Field
      name: OFD
      bit_offset: 1
      bit_width: 1
      description: Oscillator fail detect status.
      enum_values:
        0: RUN
        1: FAIL
    - !Field
      name: ALARM1HZ
      bit_offset: 2
      bit_width: 1
      description: RTC 1 Hz timer alarm flag status.
      enum_values:
        0: NO_MATCH
        1: MATCH
    - !Field
      name: WAKE1KHZ
      bit_offset: 3
      bit_width: 1
      description: RTC 1 kHz timer wake-up flag status.
      enum_values:
        0: RUN
        1: TIME_OUT
    - !Field
      name: ALARMDPD_EN
      bit_offset: 4
      bit_width: 1
      description: "RTC 1 Hz timer alarm enable for Deep\n\t\t\t\t\t\t\t\tpower-down."
      enum_values:
        0: DISABLE
        1: ENABLE
    - !Field
      name: WAKEDPD_EN
      bit_offset: 5
      bit_width: 1
      description: "RTC 1 kHz timer wake-up enable for Deep\n\t\t\t\t\t\t\t\tpower-down."
      enum_values:
        0: DISABLE
        1: ENABLE
    - !Field
      name: RTC1KHZ_EN
      bit_offset: 6
      bit_width: 1
      description: "RTC 1 kHz clock enable. This bit can be set to 0 to\n\t\t\t\t\t\t\t\tconserve
        power if the 1 kHz timer is not used. This bit has no\n\t\t\t\t\t\t\t\teffect
        when the RTC is disabled (bit 7 of this register is\n\t\t\t\t\t\t\t\t0)."
      enum_values:
        0: DISABLE
        1: ENABLE
    - !Field
      name: RTC_EN
      bit_offset: 7
      bit_width: 1
      description: RTC enable.
      enum_values:
        0: DISABLE
        1: ENABLE
    - !Field
      name: RESERVED
      bit_offset: 8
      bit_width: 24
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: MATCH
    addr: 0x4003c004
    size_bits: 32
    description: RTC match register
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: MATVAL
      bit_offset: 0
      bit_width: 32
      description: "Contains the match value against which the 1 Hz RTC timer\n\t\t\t\t\t\t\t\twill
        be compared to generate set the alarm flag RTC_ALARM and\n\t\t\t\t\t\t\t\tgenerate
        an alarm interrupt/wake-up if enabled."
  - !Register
    name: COUNT
    addr: 0x4003c008
    size_bits: 32
    description: RTC counter register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL
      bit_offset: 0
      bit_width: 32
      description: "A read reflects the current value of the main, 1 Hz RTC\n\t\t\t\t\t\t\t\ttimer.
        A write loads a new initial value into the timer. The RTC\n\t\t\t\t\t\t\t\tcounter
        will count up continuously at a 1 Hz rate once the RTC\n\t\t\t\t\t\t\t\tSoftware
        Reset is removed (by clearing bit 0 of the CTRL register).\n\t\t\t\t\t\t\t\tOnly
        write to this register when the RTC_EN bit in the RTC CTRL\n\t\t\t\t\t\t\t\tRegister
        is 0. The counter increments one second after the RTC_EN\n\t\t\t\t\t\t\t\tbit
        is set."
  - !Register
    name: WAKE
    addr: 0x4003c00c
    size_bits: 32
    description: RTC high-resolution/wake-up timer control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL
      bit_offset: 0
      bit_width: 16
      description: "A read reflects the current value of the\n\t\t\t\t\t\t\t\thigh-resolution/wake-up
        timer. A write pre-loads a start count value\n\t\t\t\t\t\t\t\tinto the wake-up
        timer and initializes a count-down sequence. Do not\n\t\t\t\t\t\t\t\twrite
        to this register while counting is in progress."
    - !Field
      name: RESERVED
      bit_offset: 16
      bit_width: 16
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten.."
- !Module
  name: INPUTMUX
  description: Input multiplexing
  base_addr: 0x40050000
  size: 0x168
  registers:
  - !Register
    name: FREQMEAS_REF
    addr: 0x40050160
    size_bits: 32
    description: "Clock selection for frequency measurement function reference\n\t\t\t\t\t\tclock"
    read_allowed: true
    write_allowed: true
    reset_value: 0x1f
    fields:
    - !Field
      name: CLKIN
      bit_offset: 0
      bit_width: 5
      description: "Clock source number (decimal value) for frequency measure\n\t\t\t\t\t\t\t\tfunction
        target clock: 0 = System oscillator (MAIN_OSC) 1 = IRC\n\t\t\t\t\t\t\t\toscillator
        2 = Watchdog oscillator 3 = 32 kHz RTC oscillator 4 =\n\t\t\t\t\t\t\t\tMain
        clock (see Section 4.5.21) 5 = PIO0_4 6 = PIO0_20 7 = PIO0_24 8\n\t\t\t\t\t\t\t\t=
        PIO1_4"
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 27
      description: Reserved.
  - !Register
    name: FREQMEAS_TARGET
    addr: 0x40050164
    size_bits: 32
    description: "Clock selection for frequency measurement function target\n\t\t\t\t\t\tclock"
    read_allowed: true
    write_allowed: true
    reset_value: 0x1f
    fields:
    - !Field
      name: CLKIN
      bit_offset: 0
      bit_width: 5
      description: "Clock source number (decimal value) for frequency measure\n\t\t\t\t\t\t\t\tfunction
        target clock: 0 = System oscillator (MAIN_OSC) 1 = IRC\n\t\t\t\t\t\t\t\toscillator
        2 = Watchdog oscillator 3 = 32 kHz RTC oscillator 4 =\n\t\t\t\t\t\t\t\tMain
        clock (see Section 4.5.18) 5 = PIO0_4 6 = PIO0_20 7 = PIO0_24 8\n\t\t\t\t\t\t\t\t=
        PIO1_4"
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 27
      description: Reserved.
  - !Register
    name: PINTSEL0
    addr: 0x400500c0
    description: Pin interrupt select register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INTPIN
      bit_offset: 0
      bit_width: 8
      description: "Pin number select for pin interrupt or pattern match engine\n\t\t\t\t\t\t\t\tinput.
        (PIO0_0 to PIO1_31 correspond to numbers 0 to\n\t\t\t\t\t\t\t\t63)."
    - !Field
      name: RESERVED
      bit_offset: 8
      bit_width: 24
      description: Reserved
  - !Register
    name: PINTSEL1
    addr: 0x400500c4
    description: Pin interrupt select register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INTPIN
      bit_offset: 0
      bit_width: 8
      description: "Pin number select for pin interrupt or pattern match engine\n\t\t\t\t\t\t\t\tinput.
        (PIO0_0 to PIO1_31 correspond to numbers 0 to\n\t\t\t\t\t\t\t\t63)."
    - !Field
      name: RESERVED
      bit_offset: 8
      bit_width: 24
      description: Reserved
  - !Register
    name: PINTSEL2
    addr: 0x400500c8
    description: Pin interrupt select register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INTPIN
      bit_offset: 0
      bit_width: 8
      description: "Pin number select for pin interrupt or pattern match engine\n\t\t\t\t\t\t\t\tinput.
        (PIO0_0 to PIO1_31 correspond to numbers 0 to\n\t\t\t\t\t\t\t\t63)."
    - !Field
      name: RESERVED
      bit_offset: 8
      bit_width: 24
      description: Reserved
  - !Register
    name: PINTSEL3
    addr: 0x400500cc
    description: Pin interrupt select register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INTPIN
      bit_offset: 0
      bit_width: 8
      description: "Pin number select for pin interrupt or pattern match engine\n\t\t\t\t\t\t\t\tinput.
        (PIO0_0 to PIO1_31 correspond to numbers 0 to\n\t\t\t\t\t\t\t\t63)."
    - !Field
      name: RESERVED
      bit_offset: 8
      bit_width: 24
      description: Reserved
  - !Register
    name: PINTSEL4
    addr: 0x400500d0
    description: Pin interrupt select register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INTPIN
      bit_offset: 0
      bit_width: 8
      description: "Pin number select for pin interrupt or pattern match engine\n\t\t\t\t\t\t\t\tinput.
        (PIO0_0 to PIO1_31 correspond to numbers 0 to\n\t\t\t\t\t\t\t\t63)."
    - !Field
      name: RESERVED
      bit_offset: 8
      bit_width: 24
      description: Reserved
  - !Register
    name: PINTSEL5
    addr: 0x400500d4
    description: Pin interrupt select register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INTPIN
      bit_offset: 0
      bit_width: 8
      description: "Pin number select for pin interrupt or pattern match engine\n\t\t\t\t\t\t\t\tinput.
        (PIO0_0 to PIO1_31 correspond to numbers 0 to\n\t\t\t\t\t\t\t\t63)."
    - !Field
      name: RESERVED
      bit_offset: 8
      bit_width: 24
      description: Reserved
  - !Register
    name: PINTSEL6
    addr: 0x400500d8
    description: Pin interrupt select register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INTPIN
      bit_offset: 0
      bit_width: 8
      description: "Pin number select for pin interrupt or pattern match engine\n\t\t\t\t\t\t\t\tinput.
        (PIO0_0 to PIO1_31 correspond to numbers 0 to\n\t\t\t\t\t\t\t\t63)."
    - !Field
      name: RESERVED
      bit_offset: 8
      bit_width: 24
      description: Reserved
  - !Register
    name: PINTSEL7
    addr: 0x400500dc
    description: Pin interrupt select register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INTPIN
      bit_offset: 0
      bit_width: 8
      description: "Pin number select for pin interrupt or pattern match engine\n\t\t\t\t\t\t\t\tinput.
        (PIO0_0 to PIO1_31 correspond to numbers 0 to\n\t\t\t\t\t\t\t\t63)."
    - !Field
      name: RESERVED
      bit_offset: 8
      bit_width: 24
      description: Reserved
  - !Register
    name: DMA_ITRIG_INMUX0
    addr: 0x400500e0
    description: Trigger select register for DMA channel 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x1f
    fields:
    - !Field
      name: INP
      bit_offset: 0
      bit_width: 5
      description: "Trigger input number (decimal value) for DMA channel n (n =\n\t\t\t\t\t\t\t\t0
        to 21). 0 = ADC0 Sequence A interrupt 1 = ADC0 Sequence B\n\t\t\t\t\t\t\t\tinterrupt
        2 = SCT0 DMA request 0 3 = SCT0 DMA request 1 4 = Timer 0\n\t\t\t\t\t\t\t\tMatch
        0 5 = Timer 0 Match 1 6 = Timer 1 Match 0 7 = Timer 2 Match 0\n\t\t\t\t\t\t\t\t8
        = Timer 2 Match 1 9 = Timer 3 Match 0 10 = Timer 4 Match 0 11 =\n\t\t\t\t\t\t\t\tTimer
        4 Match 1 12 = Pin interrupt 0 13 = Pin interrupt 1 14 = Pin\n\t\t\t\t\t\t\t\tinterrupt
        2 15 = Pin interrupt 3 16 = DMA output trigger mux 0 17 =\n\t\t\t\t\t\t\t\tDMA
        output trigger mux 1 18 = DMA output trigger mux 2 19 = DMA\n\t\t\t\t\t\t\t\toutput
        trigger mux 3"
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 27
      description: Reserved.
  - !Register
    name: DMA_ITRIG_INMUX1
    addr: 0x400500e4
    description: Trigger select register for DMA channel 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x1f
    fields:
    - !Field
      name: INP
      bit_offset: 0
      bit_width: 5
      description: "Trigger input number (decimal value) for DMA channel n (n =\n\t\t\t\t\t\t\t\t0
        to 21). 0 = ADC0 Sequence A interrupt 1 = ADC0 Sequence B\n\t\t\t\t\t\t\t\tinterrupt
        2 = SCT0 DMA request 0 3 = SCT0 DMA request 1 4 = Timer 0\n\t\t\t\t\t\t\t\tMatch
        0 5 = Timer 0 Match 1 6 = Timer 1 Match 0 7 = Timer 2 Match 0\n\t\t\t\t\t\t\t\t8
        = Timer 2 Match 1 9 = Timer 3 Match 0 10 = Timer 4 Match 0 11 =\n\t\t\t\t\t\t\t\tTimer
        4 Match 1 12 = Pin interrupt 0 13 = Pin interrupt 1 14 = Pin\n\t\t\t\t\t\t\t\tinterrupt
        2 15 = Pin interrupt 3 16 = DMA output trigger mux 0 17 =\n\t\t\t\t\t\t\t\tDMA
        output trigger mux 1 18 = DMA output trigger mux 2 19 = DMA\n\t\t\t\t\t\t\t\toutput
        trigger mux 3"
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 27
      description: Reserved.
  - !Register
    name: DMA_ITRIG_INMUX2
    addr: 0x400500e8
    description: Trigger select register for DMA channel 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x1f
    fields:
    - !Field
      name: INP
      bit_offset: 0
      bit_width: 5
      description: "Trigger input number (decimal value) for DMA channel n (n =\n\t\t\t\t\t\t\t\t0
        to 21). 0 = ADC0 Sequence A interrupt 1 = ADC0 Sequence B\n\t\t\t\t\t\t\t\tinterrupt
        2 = SCT0 DMA request 0 3 = SCT0 DMA request 1 4 = Timer 0\n\t\t\t\t\t\t\t\tMatch
        0 5 = Timer 0 Match 1 6 = Timer 1 Match 0 7 = Timer 2 Match 0\n\t\t\t\t\t\t\t\t8
        = Timer 2 Match 1 9 = Timer 3 Match 0 10 = Timer 4 Match 0 11 =\n\t\t\t\t\t\t\t\tTimer
        4 Match 1 12 = Pin interrupt 0 13 = Pin interrupt 1 14 = Pin\n\t\t\t\t\t\t\t\tinterrupt
        2 15 = Pin interrupt 3 16 = DMA output trigger mux 0 17 =\n\t\t\t\t\t\t\t\tDMA
        output trigger mux 1 18 = DMA output trigger mux 2 19 = DMA\n\t\t\t\t\t\t\t\toutput
        trigger mux 3"
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 27
      description: Reserved.
  - !Register
    name: DMA_ITRIG_INMUX3
    addr: 0x400500ec
    description: Trigger select register for DMA channel 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x1f
    fields:
    - !Field
      name: INP
      bit_offset: 0
      bit_width: 5
      description: "Trigger input number (decimal value) for DMA channel n (n =\n\t\t\t\t\t\t\t\t0
        to 21). 0 = ADC0 Sequence A interrupt 1 = ADC0 Sequence B\n\t\t\t\t\t\t\t\tinterrupt
        2 = SCT0 DMA request 0 3 = SCT0 DMA request 1 4 = Timer 0\n\t\t\t\t\t\t\t\tMatch
        0 5 = Timer 0 Match 1 6 = Timer 1 Match 0 7 = Timer 2 Match 0\n\t\t\t\t\t\t\t\t8
        = Timer 2 Match 1 9 = Timer 3 Match 0 10 = Timer 4 Match 0 11 =\n\t\t\t\t\t\t\t\tTimer
        4 Match 1 12 = Pin interrupt 0 13 = Pin interrupt 1 14 = Pin\n\t\t\t\t\t\t\t\tinterrupt
        2 15 = Pin interrupt 3 16 = DMA output trigger mux 0 17 =\n\t\t\t\t\t\t\t\tDMA
        output trigger mux 1 18 = DMA output trigger mux 2 19 = DMA\n\t\t\t\t\t\t\t\toutput
        trigger mux 3"
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 27
      description: Reserved.
  - !Register
    name: DMA_ITRIG_INMUX4
    addr: 0x400500f0
    description: Trigger select register for DMA channel 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x1f
    fields:
    - !Field
      name: INP
      bit_offset: 0
      bit_width: 5
      description: "Trigger input number (decimal value) for DMA channel n (n =\n\t\t\t\t\t\t\t\t0
        to 21). 0 = ADC0 Sequence A interrupt 1 = ADC0 Sequence B\n\t\t\t\t\t\t\t\tinterrupt
        2 = SCT0 DMA request 0 3 = SCT0 DMA request 1 4 = Timer 0\n\t\t\t\t\t\t\t\tMatch
        0 5 = Timer 0 Match 1 6 = Timer 1 Match 0 7 = Timer 2 Match 0\n\t\t\t\t\t\t\t\t8
        = Timer 2 Match 1 9 = Timer 3 Match 0 10 = Timer 4 Match 0 11 =\n\t\t\t\t\t\t\t\tTimer
        4 Match 1 12 = Pin interrupt 0 13 = Pin interrupt 1 14 = Pin\n\t\t\t\t\t\t\t\tinterrupt
        2 15 = Pin interrupt 3 16 = DMA output trigger mux 0 17 =\n\t\t\t\t\t\t\t\tDMA
        output trigger mux 1 18 = DMA output trigger mux 2 19 = DMA\n\t\t\t\t\t\t\t\toutput
        trigger mux 3"
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 27
      description: Reserved.
  - !Register
    name: DMA_ITRIG_INMUX5
    addr: 0x400500f4
    description: Trigger select register for DMA channel 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x1f
    fields:
    - !Field
      name: INP
      bit_offset: 0
      bit_width: 5
      description: "Trigger input number (decimal value) for DMA channel n (n =\n\t\t\t\t\t\t\t\t0
        to 21). 0 = ADC0 Sequence A interrupt 1 = ADC0 Sequence B\n\t\t\t\t\t\t\t\tinterrupt
        2 = SCT0 DMA request 0 3 = SCT0 DMA request 1 4 = Timer 0\n\t\t\t\t\t\t\t\tMatch
        0 5 = Timer 0 Match 1 6 = Timer 1 Match 0 7 = Timer 2 Match 0\n\t\t\t\t\t\t\t\t8
        = Timer 2 Match 1 9 = Timer 3 Match 0 10 = Timer 4 Match 0 11 =\n\t\t\t\t\t\t\t\tTimer
        4 Match 1 12 = Pin interrupt 0 13 = Pin interrupt 1 14 = Pin\n\t\t\t\t\t\t\t\tinterrupt
        2 15 = Pin interrupt 3 16 = DMA output trigger mux 0 17 =\n\t\t\t\t\t\t\t\tDMA
        output trigger mux 1 18 = DMA output trigger mux 2 19 = DMA\n\t\t\t\t\t\t\t\toutput
        trigger mux 3"
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 27
      description: Reserved.
  - !Register
    name: DMA_ITRIG_INMUX6
    addr: 0x400500f8
    description: Trigger select register for DMA channel 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x1f
    fields:
    - !Field
      name: INP
      bit_offset: 0
      bit_width: 5
      description: "Trigger input number (decimal value) for DMA channel n (n =\n\t\t\t\t\t\t\t\t0
        to 21). 0 = ADC0 Sequence A interrupt 1 = ADC0 Sequence B\n\t\t\t\t\t\t\t\tinterrupt
        2 = SCT0 DMA request 0 3 = SCT0 DMA request 1 4 = Timer 0\n\t\t\t\t\t\t\t\tMatch
        0 5 = Timer 0 Match 1 6 = Timer 1 Match 0 7 = Timer 2 Match 0\n\t\t\t\t\t\t\t\t8
        = Timer 2 Match 1 9 = Timer 3 Match 0 10 = Timer 4 Match 0 11 =\n\t\t\t\t\t\t\t\tTimer
        4 Match 1 12 = Pin interrupt 0 13 = Pin interrupt 1 14 = Pin\n\t\t\t\t\t\t\t\tinterrupt
        2 15 = Pin interrupt 3 16 = DMA output trigger mux 0 17 =\n\t\t\t\t\t\t\t\tDMA
        output trigger mux 1 18 = DMA output trigger mux 2 19 = DMA\n\t\t\t\t\t\t\t\toutput
        trigger mux 3"
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 27
      description: Reserved.
  - !Register
    name: DMA_ITRIG_INMUX7
    addr: 0x400500fc
    description: Trigger select register for DMA channel 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x1f
    fields:
    - !Field
      name: INP
      bit_offset: 0
      bit_width: 5
      description: "Trigger input number (decimal value) for DMA channel n (n =\n\t\t\t\t\t\t\t\t0
        to 21). 0 = ADC0 Sequence A interrupt 1 = ADC0 Sequence B\n\t\t\t\t\t\t\t\tinterrupt
        2 = SCT0 DMA request 0 3 = SCT0 DMA request 1 4 = Timer 0\n\t\t\t\t\t\t\t\tMatch
        0 5 = Timer 0 Match 1 6 = Timer 1 Match 0 7 = Timer 2 Match 0\n\t\t\t\t\t\t\t\t8
        = Timer 2 Match 1 9 = Timer 3 Match 0 10 = Timer 4 Match 0 11 =\n\t\t\t\t\t\t\t\tTimer
        4 Match 1 12 = Pin interrupt 0 13 = Pin interrupt 1 14 = Pin\n\t\t\t\t\t\t\t\tinterrupt
        2 15 = Pin interrupt 3 16 = DMA output trigger mux 0 17 =\n\t\t\t\t\t\t\t\tDMA
        output trigger mux 1 18 = DMA output trigger mux 2 19 = DMA\n\t\t\t\t\t\t\t\toutput
        trigger mux 3"
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 27
      description: Reserved.
  - !Register
    name: DMA_ITRIG_INMUX8
    addr: 0x40050100
    description: Trigger select register for DMA channel 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x1f
    fields:
    - !Field
      name: INP
      bit_offset: 0
      bit_width: 5
      description: "Trigger input number (decimal value) for DMA channel n (n =\n\t\t\t\t\t\t\t\t0
        to 21). 0 = ADC0 Sequence A interrupt 1 = ADC0 Sequence B\n\t\t\t\t\t\t\t\tinterrupt
        2 = SCT0 DMA request 0 3 = SCT0 DMA request 1 4 = Timer 0\n\t\t\t\t\t\t\t\tMatch
        0 5 = Timer 0 Match 1 6 = Timer 1 Match 0 7 = Timer 2 Match 0\n\t\t\t\t\t\t\t\t8
        = Timer 2 Match 1 9 = Timer 3 Match 0 10 = Timer 4 Match 0 11 =\n\t\t\t\t\t\t\t\tTimer
        4 Match 1 12 = Pin interrupt 0 13 = Pin interrupt 1 14 = Pin\n\t\t\t\t\t\t\t\tinterrupt
        2 15 = Pin interrupt 3 16 = DMA output trigger mux 0 17 =\n\t\t\t\t\t\t\t\tDMA
        output trigger mux 1 18 = DMA output trigger mux 2 19 = DMA\n\t\t\t\t\t\t\t\toutput
        trigger mux 3"
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 27
      description: Reserved.
  - !Register
    name: DMA_ITRIG_INMUX9
    addr: 0x40050104
    description: Trigger select register for DMA channel 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x1f
    fields:
    - !Field
      name: INP
      bit_offset: 0
      bit_width: 5
      description: "Trigger input number (decimal value) for DMA channel n (n =\n\t\t\t\t\t\t\t\t0
        to 21). 0 = ADC0 Sequence A interrupt 1 = ADC0 Sequence B\n\t\t\t\t\t\t\t\tinterrupt
        2 = SCT0 DMA request 0 3 = SCT0 DMA request 1 4 = Timer 0\n\t\t\t\t\t\t\t\tMatch
        0 5 = Timer 0 Match 1 6 = Timer 1 Match 0 7 = Timer 2 Match 0\n\t\t\t\t\t\t\t\t8
        = Timer 2 Match 1 9 = Timer 3 Match 0 10 = Timer 4 Match 0 11 =\n\t\t\t\t\t\t\t\tTimer
        4 Match 1 12 = Pin interrupt 0 13 = Pin interrupt 1 14 = Pin\n\t\t\t\t\t\t\t\tinterrupt
        2 15 = Pin interrupt 3 16 = DMA output trigger mux 0 17 =\n\t\t\t\t\t\t\t\tDMA
        output trigger mux 1 18 = DMA output trigger mux 2 19 = DMA\n\t\t\t\t\t\t\t\toutput
        trigger mux 3"
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 27
      description: Reserved.
  - !Register
    name: DMA_ITRIG_INMUX10
    addr: 0x40050108
    description: Trigger select register for DMA channel 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x1f
    fields:
    - !Field
      name: INP
      bit_offset: 0
      bit_width: 5
      description: "Trigger input number (decimal value) for DMA channel n (n =\n\t\t\t\t\t\t\t\t0
        to 21). 0 = ADC0 Sequence A interrupt 1 = ADC0 Sequence B\n\t\t\t\t\t\t\t\tinterrupt
        2 = SCT0 DMA request 0 3 = SCT0 DMA request 1 4 = Timer 0\n\t\t\t\t\t\t\t\tMatch
        0 5 = Timer 0 Match 1 6 = Timer 1 Match 0 7 = Timer 2 Match 0\n\t\t\t\t\t\t\t\t8
        = Timer 2 Match 1 9 = Timer 3 Match 0 10 = Timer 4 Match 0 11 =\n\t\t\t\t\t\t\t\tTimer
        4 Match 1 12 = Pin interrupt 0 13 = Pin interrupt 1 14 = Pin\n\t\t\t\t\t\t\t\tinterrupt
        2 15 = Pin interrupt 3 16 = DMA output trigger mux 0 17 =\n\t\t\t\t\t\t\t\tDMA
        output trigger mux 1 18 = DMA output trigger mux 2 19 = DMA\n\t\t\t\t\t\t\t\toutput
        trigger mux 3"
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 27
      description: Reserved.
  - !Register
    name: DMA_ITRIG_INMUX11
    addr: 0x4005010c
    description: Trigger select register for DMA channel 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x1f
    fields:
    - !Field
      name: INP
      bit_offset: 0
      bit_width: 5
      description: "Trigger input number (decimal value) for DMA channel n (n =\n\t\t\t\t\t\t\t\t0
        to 21). 0 = ADC0 Sequence A interrupt 1 = ADC0 Sequence B\n\t\t\t\t\t\t\t\tinterrupt
        2 = SCT0 DMA request 0 3 = SCT0 DMA request 1 4 = Timer 0\n\t\t\t\t\t\t\t\tMatch
        0 5 = Timer 0 Match 1 6 = Timer 1 Match 0 7 = Timer 2 Match 0\n\t\t\t\t\t\t\t\t8
        = Timer 2 Match 1 9 = Timer 3 Match 0 10 = Timer 4 Match 0 11 =\n\t\t\t\t\t\t\t\tTimer
        4 Match 1 12 = Pin interrupt 0 13 = Pin interrupt 1 14 = Pin\n\t\t\t\t\t\t\t\tinterrupt
        2 15 = Pin interrupt 3 16 = DMA output trigger mux 0 17 =\n\t\t\t\t\t\t\t\tDMA
        output trigger mux 1 18 = DMA output trigger mux 2 19 = DMA\n\t\t\t\t\t\t\t\toutput
        trigger mux 3"
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 27
      description: Reserved.
  - !Register
    name: DMA_ITRIG_INMUX12
    addr: 0x40050110
    description: Trigger select register for DMA channel 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x1f
    fields:
    - !Field
      name: INP
      bit_offset: 0
      bit_width: 5
      description: "Trigger input number (decimal value) for DMA channel n (n =\n\t\t\t\t\t\t\t\t0
        to 21). 0 = ADC0 Sequence A interrupt 1 = ADC0 Sequence B\n\t\t\t\t\t\t\t\tinterrupt
        2 = SCT0 DMA request 0 3 = SCT0 DMA request 1 4 = Timer 0\n\t\t\t\t\t\t\t\tMatch
        0 5 = Timer 0 Match 1 6 = Timer 1 Match 0 7 = Timer 2 Match 0\n\t\t\t\t\t\t\t\t8
        = Timer 2 Match 1 9 = Timer 3 Match 0 10 = Timer 4 Match 0 11 =\n\t\t\t\t\t\t\t\tTimer
        4 Match 1 12 = Pin interrupt 0 13 = Pin interrupt 1 14 = Pin\n\t\t\t\t\t\t\t\tinterrupt
        2 15 = Pin interrupt 3 16 = DMA output trigger mux 0 17 =\n\t\t\t\t\t\t\t\tDMA
        output trigger mux 1 18 = DMA output trigger mux 2 19 = DMA\n\t\t\t\t\t\t\t\toutput
        trigger mux 3"
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 27
      description: Reserved.
  - !Register
    name: DMA_ITRIG_INMUX13
    addr: 0x40050114
    description: Trigger select register for DMA channel 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x1f
    fields:
    - !Field
      name: INP
      bit_offset: 0
      bit_width: 5
      description: "Trigger input number (decimal value) for DMA channel n (n =\n\t\t\t\t\t\t\t\t0
        to 21). 0 = ADC0 Sequence A interrupt 1 = ADC0 Sequence B\n\t\t\t\t\t\t\t\tinterrupt
        2 = SCT0 DMA request 0 3 = SCT0 DMA request 1 4 = Timer 0\n\t\t\t\t\t\t\t\tMatch
        0 5 = Timer 0 Match 1 6 = Timer 1 Match 0 7 = Timer 2 Match 0\n\t\t\t\t\t\t\t\t8
        = Timer 2 Match 1 9 = Timer 3 Match 0 10 = Timer 4 Match 0 11 =\n\t\t\t\t\t\t\t\tTimer
        4 Match 1 12 = Pin interrupt 0 13 = Pin interrupt 1 14 = Pin\n\t\t\t\t\t\t\t\tinterrupt
        2 15 = Pin interrupt 3 16 = DMA output trigger mux 0 17 =\n\t\t\t\t\t\t\t\tDMA
        output trigger mux 1 18 = DMA output trigger mux 2 19 = DMA\n\t\t\t\t\t\t\t\toutput
        trigger mux 3"
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 27
      description: Reserved.
  - !Register
    name: DMA_ITRIG_INMUX14
    addr: 0x40050118
    description: Trigger select register for DMA channel 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x1f
    fields:
    - !Field
      name: INP
      bit_offset: 0
      bit_width: 5
      description: "Trigger input number (decimal value) for DMA channel n (n =\n\t\t\t\t\t\t\t\t0
        to 21). 0 = ADC0 Sequence A interrupt 1 = ADC0 Sequence B\n\t\t\t\t\t\t\t\tinterrupt
        2 = SCT0 DMA request 0 3 = SCT0 DMA request 1 4 = Timer 0\n\t\t\t\t\t\t\t\tMatch
        0 5 = Timer 0 Match 1 6 = Timer 1 Match 0 7 = Timer 2 Match 0\n\t\t\t\t\t\t\t\t8
        = Timer 2 Match 1 9 = Timer 3 Match 0 10 = Timer 4 Match 0 11 =\n\t\t\t\t\t\t\t\tTimer
        4 Match 1 12 = Pin interrupt 0 13 = Pin interrupt 1 14 = Pin\n\t\t\t\t\t\t\t\tinterrupt
        2 15 = Pin interrupt 3 16 = DMA output trigger mux 0 17 =\n\t\t\t\t\t\t\t\tDMA
        output trigger mux 1 18 = DMA output trigger mux 2 19 = DMA\n\t\t\t\t\t\t\t\toutput
        trigger mux 3"
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 27
      description: Reserved.
  - !Register
    name: DMA_ITRIG_INMUX15
    addr: 0x4005011c
    description: Trigger select register for DMA channel 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x1f
    fields:
    - !Field
      name: INP
      bit_offset: 0
      bit_width: 5
      description: "Trigger input number (decimal value) for DMA channel n (n =\n\t\t\t\t\t\t\t\t0
        to 21). 0 = ADC0 Sequence A interrupt 1 = ADC0 Sequence B\n\t\t\t\t\t\t\t\tinterrupt
        2 = SCT0 DMA request 0 3 = SCT0 DMA request 1 4 = Timer 0\n\t\t\t\t\t\t\t\tMatch
        0 5 = Timer 0 Match 1 6 = Timer 1 Match 0 7 = Timer 2 Match 0\n\t\t\t\t\t\t\t\t8
        = Timer 2 Match 1 9 = Timer 3 Match 0 10 = Timer 4 Match 0 11 =\n\t\t\t\t\t\t\t\tTimer
        4 Match 1 12 = Pin interrupt 0 13 = Pin interrupt 1 14 = Pin\n\t\t\t\t\t\t\t\tinterrupt
        2 15 = Pin interrupt 3 16 = DMA output trigger mux 0 17 =\n\t\t\t\t\t\t\t\tDMA
        output trigger mux 1 18 = DMA output trigger mux 2 19 = DMA\n\t\t\t\t\t\t\t\toutput
        trigger mux 3"
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 27
      description: Reserved.
  - !Register
    name: DMA_ITRIG_INMUX16
    addr: 0x40050120
    description: Trigger select register for DMA channel 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x1f
    fields:
    - !Field
      name: INP
      bit_offset: 0
      bit_width: 5
      description: "Trigger input number (decimal value) for DMA channel n (n =\n\t\t\t\t\t\t\t\t0
        to 21). 0 = ADC0 Sequence A interrupt 1 = ADC0 Sequence B\n\t\t\t\t\t\t\t\tinterrupt
        2 = SCT0 DMA request 0 3 = SCT0 DMA request 1 4 = Timer 0\n\t\t\t\t\t\t\t\tMatch
        0 5 = Timer 0 Match 1 6 = Timer 1 Match 0 7 = Timer 2 Match 0\n\t\t\t\t\t\t\t\t8
        = Timer 2 Match 1 9 = Timer 3 Match 0 10 = Timer 4 Match 0 11 =\n\t\t\t\t\t\t\t\tTimer
        4 Match 1 12 = Pin interrupt 0 13 = Pin interrupt 1 14 = Pin\n\t\t\t\t\t\t\t\tinterrupt
        2 15 = Pin interrupt 3 16 = DMA output trigger mux 0 17 =\n\t\t\t\t\t\t\t\tDMA
        output trigger mux 1 18 = DMA output trigger mux 2 19 = DMA\n\t\t\t\t\t\t\t\toutput
        trigger mux 3"
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 27
      description: Reserved.
  - !Register
    name: DMA_ITRIG_INMUX17
    addr: 0x40050124
    description: Trigger select register for DMA channel 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x1f
    fields:
    - !Field
      name: INP
      bit_offset: 0
      bit_width: 5
      description: "Trigger input number (decimal value) for DMA channel n (n =\n\t\t\t\t\t\t\t\t0
        to 21). 0 = ADC0 Sequence A interrupt 1 = ADC0 Sequence B\n\t\t\t\t\t\t\t\tinterrupt
        2 = SCT0 DMA request 0 3 = SCT0 DMA request 1 4 = Timer 0\n\t\t\t\t\t\t\t\tMatch
        0 5 = Timer 0 Match 1 6 = Timer 1 Match 0 7 = Timer 2 Match 0\n\t\t\t\t\t\t\t\t8
        = Timer 2 Match 1 9 = Timer 3 Match 0 10 = Timer 4 Match 0 11 =\n\t\t\t\t\t\t\t\tTimer
        4 Match 1 12 = Pin interrupt 0 13 = Pin interrupt 1 14 = Pin\n\t\t\t\t\t\t\t\tinterrupt
        2 15 = Pin interrupt 3 16 = DMA output trigger mux 0 17 =\n\t\t\t\t\t\t\t\tDMA
        output trigger mux 1 18 = DMA output trigger mux 2 19 = DMA\n\t\t\t\t\t\t\t\toutput
        trigger mux 3"
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 27
      description: Reserved.
  - !Register
    name: DMA_ITRIG_INMUX18
    addr: 0x40050128
    description: Trigger select register for DMA channel 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x1f
    fields:
    - !Field
      name: INP
      bit_offset: 0
      bit_width: 5
      description: "Trigger input number (decimal value) for DMA channel n (n =\n\t\t\t\t\t\t\t\t0
        to 21). 0 = ADC0 Sequence A interrupt 1 = ADC0 Sequence B\n\t\t\t\t\t\t\t\tinterrupt
        2 = SCT0 DMA request 0 3 = SCT0 DMA request 1 4 = Timer 0\n\t\t\t\t\t\t\t\tMatch
        0 5 = Timer 0 Match 1 6 = Timer 1 Match 0 7 = Timer 2 Match 0\n\t\t\t\t\t\t\t\t8
        = Timer 2 Match 1 9 = Timer 3 Match 0 10 = Timer 4 Match 0 11 =\n\t\t\t\t\t\t\t\tTimer
        4 Match 1 12 = Pin interrupt 0 13 = Pin interrupt 1 14 = Pin\n\t\t\t\t\t\t\t\tinterrupt
        2 15 = Pin interrupt 3 16 = DMA output trigger mux 0 17 =\n\t\t\t\t\t\t\t\tDMA
        output trigger mux 1 18 = DMA output trigger mux 2 19 = DMA\n\t\t\t\t\t\t\t\toutput
        trigger mux 3"
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 27
      description: Reserved.
  - !Register
    name: DMA_ITRIG_INMUX19
    addr: 0x4005012c
    description: Trigger select register for DMA channel 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x1f
    fields:
    - !Field
      name: INP
      bit_offset: 0
      bit_width: 5
      description: "Trigger input number (decimal value) for DMA channel n (n =\n\t\t\t\t\t\t\t\t0
        to 21). 0 = ADC0 Sequence A interrupt 1 = ADC0 Sequence B\n\t\t\t\t\t\t\t\tinterrupt
        2 = SCT0 DMA request 0 3 = SCT0 DMA request 1 4 = Timer 0\n\t\t\t\t\t\t\t\tMatch
        0 5 = Timer 0 Match 1 6 = Timer 1 Match 0 7 = Timer 2 Match 0\n\t\t\t\t\t\t\t\t8
        = Timer 2 Match 1 9 = Timer 3 Match 0 10 = Timer 4 Match 0 11 =\n\t\t\t\t\t\t\t\tTimer
        4 Match 1 12 = Pin interrupt 0 13 = Pin interrupt 1 14 = Pin\n\t\t\t\t\t\t\t\tinterrupt
        2 15 = Pin interrupt 3 16 = DMA output trigger mux 0 17 =\n\t\t\t\t\t\t\t\tDMA
        output trigger mux 1 18 = DMA output trigger mux 2 19 = DMA\n\t\t\t\t\t\t\t\toutput
        trigger mux 3"
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 27
      description: Reserved.
  - !Register
    name: DMA_ITRIG_INMUX20
    addr: 0x40050130
    description: Trigger select register for DMA channel 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x1f
    fields:
    - !Field
      name: INP
      bit_offset: 0
      bit_width: 5
      description: "Trigger input number (decimal value) for DMA channel n (n =\n\t\t\t\t\t\t\t\t0
        to 21). 0 = ADC0 Sequence A interrupt 1 = ADC0 Sequence B\n\t\t\t\t\t\t\t\tinterrupt
        2 = SCT0 DMA request 0 3 = SCT0 DMA request 1 4 = Timer 0\n\t\t\t\t\t\t\t\tMatch
        0 5 = Timer 0 Match 1 6 = Timer 1 Match 0 7 = Timer 2 Match 0\n\t\t\t\t\t\t\t\t8
        = Timer 2 Match 1 9 = Timer 3 Match 0 10 = Timer 4 Match 0 11 =\n\t\t\t\t\t\t\t\tTimer
        4 Match 1 12 = Pin interrupt 0 13 = Pin interrupt 1 14 = Pin\n\t\t\t\t\t\t\t\tinterrupt
        2 15 = Pin interrupt 3 16 = DMA output trigger mux 0 17 =\n\t\t\t\t\t\t\t\tDMA
        output trigger mux 1 18 = DMA output trigger mux 2 19 = DMA\n\t\t\t\t\t\t\t\toutput
        trigger mux 3"
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 27
      description: Reserved.
  - !Register
    name: DMA_ITRIG_INMUX21
    addr: 0x40050134
    description: Trigger select register for DMA channel 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x1f
    fields:
    - !Field
      name: INP
      bit_offset: 0
      bit_width: 5
      description: "Trigger input number (decimal value) for DMA channel n (n =\n\t\t\t\t\t\t\t\t0
        to 21). 0 = ADC0 Sequence A interrupt 1 = ADC0 Sequence B\n\t\t\t\t\t\t\t\tinterrupt
        2 = SCT0 DMA request 0 3 = SCT0 DMA request 1 4 = Timer 0\n\t\t\t\t\t\t\t\tMatch
        0 5 = Timer 0 Match 1 6 = Timer 1 Match 0 7 = Timer 2 Match 0\n\t\t\t\t\t\t\t\t8
        = Timer 2 Match 1 9 = Timer 3 Match 0 10 = Timer 4 Match 0 11 =\n\t\t\t\t\t\t\t\tTimer
        4 Match 1 12 = Pin interrupt 0 13 = Pin interrupt 1 14 = Pin\n\t\t\t\t\t\t\t\tinterrupt
        2 15 = Pin interrupt 3 16 = DMA output trigger mux 0 17 =\n\t\t\t\t\t\t\t\tDMA
        output trigger mux 1 18 = DMA output trigger mux 2 19 = DMA\n\t\t\t\t\t\t\t\toutput
        trigger mux 3"
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 27
      description: Reserved.
  - !Register
    name: DMA_OTRIG_INMUX0
    addr: 0x40050140
    description: DMA output trigger selection to become DMA trigger 16
    read_allowed: true
    write_allowed: true
    reset_value: 0x1f
    fields:
    - !Field
      name: INP
      bit_offset: 0
      bit_width: 5
      description: "DMA trigger output number (decimal value) for DMA channel n\n\t\t\t\t\t\t\t\t(n
        = 0 to 19)."
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 27
      description: Reserved.
  - !Register
    name: DMA_OTRIG_INMUX1
    addr: 0x40050144
    description: DMA output trigger selection to become DMA trigger 16
    read_allowed: true
    write_allowed: true
    reset_value: 0x1f
    fields:
    - !Field
      name: INP
      bit_offset: 0
      bit_width: 5
      description: "DMA trigger output number (decimal value) for DMA channel n\n\t\t\t\t\t\t\t\t(n
        = 0 to 19)."
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 27
      description: Reserved.
  - !Register
    name: DMA_OTRIG_INMUX2
    addr: 0x40050148
    description: DMA output trigger selection to become DMA trigger 16
    read_allowed: true
    write_allowed: true
    reset_value: 0x1f
    fields:
    - !Field
      name: INP
      bit_offset: 0
      bit_width: 5
      description: "DMA trigger output number (decimal value) for DMA channel n\n\t\t\t\t\t\t\t\t(n
        = 0 to 19)."
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 27
      description: Reserved.
  - !Register
    name: DMA_OTRIG_INMUX3
    addr: 0x4005014c
    description: DMA output trigger selection to become DMA trigger 16
    read_allowed: true
    write_allowed: true
    reset_value: 0x1f
    fields:
    - !Field
      name: INP
      bit_offset: 0
      bit_width: 5
      description: "DMA trigger output number (decimal value) for DMA channel n\n\t\t\t\t\t\t\t\t(n
        = 0 to 19)."
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 27
      description: Reserved.
- !Module
  name: RIT
  description: Repetitive Interrupt Timer
  base_addr: 0x40070000
  size: 0x20
  registers:
  - !Register
    name: COMPVAL
    addr: 0x40070000
    size_bits: 32
    description: "Compare value LSB register. Holds the 32 LSBs of the compare\n\t\t\t\t\t\tvalue."
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: RICOMP
      bit_offset: 0
      bit_width: 32
      description: "Compare register. Holds the 32 LSBs of the value which is\n\t\t\t\t\t\t\t\tcompared
        to the counter."
  - !Register
    name: MASK
    addr: 0x40070004
    size_bits: 32
    description: "Mask LSB register. This register holds the 32 LSB s of the mask\n\t\t\t\t\t\tvalue.
      A 1 written to any bit will force the compare to be true for the\n\t\t\t\t\t\tcorresponding
      bit of the counter and compare register."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RIMASK
      bit_offset: 0
      bit_width: 32
      description: "Mask register. This register holds the 32 LSBs of the mask\n\t\t\t\t\t\t\t\tvalue.
        A one written to any bit overrides the result of the\n\t\t\t\t\t\t\t\tcomparison
        for the corresponding bit of the counter and compare\n\t\t\t\t\t\t\t\tregister
        (causes the comparison of the register bits to be always\n\t\t\t\t\t\t\t\ttrue)."
  - !Register
    name: CTRL
    addr: 0x40070008
    size_bits: 32
    description: Control register.
    read_allowed: true
    write_allowed: true
    reset_value: 0xc
    fields:
    - !Field
      name: RITINT
      bit_offset: 0
      bit_width: 1
      description: Interrupt flag
      enum_values:
        1: MATCH
        0: NOMTCH
    - !Field
      name: RITENCLR
      bit_offset: 1
      bit_width: 1
      description: Timer enable clear
      enum_values:
        1: CLEAR
        0: NOCLEAR
    - !Field
      name: RITENBR
      bit_offset: 2
      bit_width: 1
      description: Timer enable for debug
      enum_values:
        1: HALT
        0: DEBUG
    - !Field
      name: RITEN
      bit_offset: 3
      bit_width: 1
      description: Timer enable.
      enum_values:
        1: TIMER_ENABLED
        0: TIMER_DISABLED
    - !Field
      name: RESERVED
      bit_offset: 4
      bit_width: 28
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: COUNTER
    addr: 0x4007000c
    size_bits: 32
    description: Counter LSB register. 32 LSBs of the counter.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RICOUNTER
      bit_offset: 0
      bit_width: 32
      description: "32 LSBs of the up counter. Counts continuously unless RITEN\n\t\t\t\t\t\t\t\tbit
        in CTRL register is cleared or debug mode is entered (if enabled\n\t\t\t\t\t\t\t\tby
        the RITNEBR bit in RICTRL). Can be loaded to any value in\n\t\t\t\t\t\t\t\tsoftware."
  - !Register
    name: COMPVAL_H
    addr: 0x40070010
    size_bits: 32
    description: "Compare value MSB register. Holds the 16 MSBs of the compare\n\t\t\t\t\t\tvalue."
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: RICOMP
      bit_offset: 0
      bit_width: 16
      description: "Compare value MSB register. Holds the 16 MSBs of the value\n\t\t\t\t\t\t\t\twhich
        is compared to the counter."
    - !Field
      name: RESERVED
      bit_offset: 16
      bit_width: 16
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: MASK_H
    addr: 0x40070014
    size_bits: 32
    description: "Mask MSB register. This register holds the 16 MSBs of the mask\n\t\t\t\t\t\tvalue.
      A 1 written to any bit will force a compare on the corresponding bit\n\t\t\t\t\t\tof
      the counter and compare register."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RIMASK
      bit_offset: 0
      bit_width: 16
      description: "Mask register. This register holds the 16 MSBs of the mask\n\t\t\t\t\t\t\t\tvalue.
        A one written to any bit overrides the result of the\n\t\t\t\t\t\t\t\tcomparison
        for the corresponding bit of the counter and compare\n\t\t\t\t\t\t\t\tregister
        (causes the comparison of the register bits to be always\n\t\t\t\t\t\t\t\ttrue)."
    - !Field
      name: RESERVED
      bit_offset: 16
      bit_width: 16
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: COUNTER_H
    addr: 0x4007001c
    size_bits: 32
    description: Counter MSB register. 16 MSBs of the counter.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RICOUNTER
      bit_offset: 0
      bit_width: 16
      description: "16 LSBs of the up counter. Counts continuously unless RITEN\n\t\t\t\t\t\t\t\tbit
        in RICTRL register is cleared or debug mode is entered (if\n\t\t\t\t\t\t\t\tenabled
        by the RITNEBR bit in RICTRL). Can be loaded to any value in\n\t\t\t\t\t\t\t\tsoftware."
    - !Field
      name: RESERVED
      bit_offset: 16
      bit_width: 16
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
- !Module
  name: MRT
  description: Multi-Rate Timer
  base_addr: 0x40074000
  size: 0xfc
  registers:
  - !Register
    name: MODCFG
    addr: 0x400740f0
    size_bits: 32
    description: "Module Configuration register. This register provides information\n\t\t\t\t\t\tabout
      this particular MRT instance, and allows choosing an overall mode for\n\t\t\t\t\t\tthe
      idle channel feature."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NOC
      bit_offset: 0
      bit_width: 4
      description: "Identifies the number of channels in this\n\t\t\t\t\t\t\t\tMRT."
    - !Field
      name: NOB
      bit_offset: 4
      bit_width: 5
      description: "Identifies the number of timer bits in this\n\t\t\t\t\t\t\t\tMRT."
    - !Field
      name: RESERVED
      bit_offset: 9
      bit_width: 22
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: MULTITASK
      bit_offset: 31
      bit_width: 1
      description: "Selects the operating mode for the INUSE flags and the\n\t\t\t\t\t\t\t\tIDLE_CH
        register. See Idle channel register (IDLE_CH) for\n\t\t\t\t\t\t\t\tdetails."
      enum_values:
        0: HARDWARE_STATUS_MODE
        1: MULTI_TASK_MODE
  - !Register
    name: IDLE_CH
    addr: 0x400740f4
    size_bits: 32
    description: "Idle channel register. This register returns the number of the\n\t\t\t\t\t\tfirst
      idle channel."
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RESERVED
      bit_offset: 0
      bit_width: 4
      description: Reserved.
    - !Field
      name: CHAN
      bit_offset: 4
      bit_width: 4
      description: "Idle channel. Reading the CHAN bits, returns the lowest\n\t\t\t\t\t\t\t\tidle
        timer channel. The number is positioned such that it can be\n\t\t\t\t\t\t\t\tused
        as an offset from the MRT base address in order to access the\n\t\t\t\t\t\t\t\tregisters
        for the allocated channel. If all timer channels are\n\t\t\t\t\t\t\t\trunning,
        CHAN = 0xF. See text above for more details."
    - !Field
      name: RESERVED
      bit_offset: 8
      bit_width: 24
      description: Reserved.
  - !Register
    name: IRQ_FLAG
    addr: 0x400740f8
    size_bits: 32
    description: Global interrupt flag register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: GFLAG0
      bit_offset: 0
      bit_width: 1
      description: Monitors the interrupt flag of TIMER0.
      enum_values:
        0: NO_PENDING_INTERRUPT
        1: PENDING_INTERRUPT
    - !Field
      name: GFLAG1
      bit_offset: 1
      bit_width: 1
      description: "Monitors the interrupt flag of TIMER1. See description of\n\t\t\t\t\t\t\t\tchannel
        0."
    - !Field
      name: GFLAG2
      bit_offset: 2
      bit_width: 1
      description: "Monitors the interrupt flag of TIMER2. See description of\n\t\t\t\t\t\t\t\tchannel
        0."
    - !Field
      name: GFLAG3
      bit_offset: 3
      bit_width: 1
      description: "Monitors the interrupt flag of TIMER3. See description of\n\t\t\t\t\t\t\t\tchannel
        0."
    - !Field
      name: RESERVED
      bit_offset: 4
      bit_width: 28
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: INTVAL0
    addr: 0x40074000
    description: "MRTn Time interval value register. This value is loaded into the\n\t\t\t\t\t\tTIMER0
      register."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IVALUE
      bit_offset: 0
      bit_width: 24
      description: "Time interval load value. This value is loaded into the\n\t\t\t\t\t\t\t\tTIMERn
        register and the MRT channel n starts counting down from\n\t\t\t\t\t\t\t\tIVALUE
        -1. If the timer is idle, writing a non-zero value to this\n\t\t\t\t\t\t\t\tbit
        field starts the timer immediately. If the timer is running,\n\t\t\t\t\t\t\t\twriting
        a zero to this bit field does the following: If LOAD = 1,\n\t\t\t\t\t\t\t\tthe
        timer stops immediately. If LOAD = 0, the timer stops at the end\n\t\t\t\t\t\t\t\tof
        the time interval."
    - !Field
      name: RESERVED
      bit_offset: 24
      bit_width: 7
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: LOAD
      bit_offset: 31
      bit_width: 1
      description: "Determines how the timer interval value IVALUE -1 is loaded\n\t\t\t\t\t\t\t\tinto
        the TIMERn register. This bit is write-only. Reading this bit\n\t\t\t\t\t\t\t\talways
        returns 0."
      enum_values:
        0: NO_FORCE_LOAD
        1: FORCE_LOAD
  - !Register
    name: INTVAL1
    addr: 0x40074010
    description: "MRTn Time interval value register. This value is loaded into the\n\t\t\t\t\t\tTIMER0
      register."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IVALUE
      bit_offset: 0
      bit_width: 24
      description: "Time interval load value. This value is loaded into the\n\t\t\t\t\t\t\t\tTIMERn
        register and the MRT channel n starts counting down from\n\t\t\t\t\t\t\t\tIVALUE
        -1. If the timer is idle, writing a non-zero value to this\n\t\t\t\t\t\t\t\tbit
        field starts the timer immediately. If the timer is running,\n\t\t\t\t\t\t\t\twriting
        a zero to this bit field does the following: If LOAD = 1,\n\t\t\t\t\t\t\t\tthe
        timer stops immediately. If LOAD = 0, the timer stops at the end\n\t\t\t\t\t\t\t\tof
        the time interval."
    - !Field
      name: RESERVED
      bit_offset: 24
      bit_width: 7
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: LOAD
      bit_offset: 31
      bit_width: 1
      description: "Determines how the timer interval value IVALUE -1 is loaded\n\t\t\t\t\t\t\t\tinto
        the TIMERn register. This bit is write-only. Reading this bit\n\t\t\t\t\t\t\t\talways
        returns 0."
      enum_values:
        0: NO_FORCE_LOAD
        1: FORCE_LOAD
  - !Register
    name: INTVAL2
    addr: 0x40074020
    description: "MRTn Time interval value register. This value is loaded into the\n\t\t\t\t\t\tTIMER0
      register."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IVALUE
      bit_offset: 0
      bit_width: 24
      description: "Time interval load value. This value is loaded into the\n\t\t\t\t\t\t\t\tTIMERn
        register and the MRT channel n starts counting down from\n\t\t\t\t\t\t\t\tIVALUE
        -1. If the timer is idle, writing a non-zero value to this\n\t\t\t\t\t\t\t\tbit
        field starts the timer immediately. If the timer is running,\n\t\t\t\t\t\t\t\twriting
        a zero to this bit field does the following: If LOAD = 1,\n\t\t\t\t\t\t\t\tthe
        timer stops immediately. If LOAD = 0, the timer stops at the end\n\t\t\t\t\t\t\t\tof
        the time interval."
    - !Field
      name: RESERVED
      bit_offset: 24
      bit_width: 7
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: LOAD
      bit_offset: 31
      bit_width: 1
      description: "Determines how the timer interval value IVALUE -1 is loaded\n\t\t\t\t\t\t\t\tinto
        the TIMERn register. This bit is write-only. Reading this bit\n\t\t\t\t\t\t\t\talways
        returns 0."
      enum_values:
        0: NO_FORCE_LOAD
        1: FORCE_LOAD
  - !Register
    name: INTVAL3
    addr: 0x40074030
    description: "MRTn Time interval value register. This value is loaded into the\n\t\t\t\t\t\tTIMER0
      register."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IVALUE
      bit_offset: 0
      bit_width: 24
      description: "Time interval load value. This value is loaded into the\n\t\t\t\t\t\t\t\tTIMERn
        register and the MRT channel n starts counting down from\n\t\t\t\t\t\t\t\tIVALUE
        -1. If the timer is idle, writing a non-zero value to this\n\t\t\t\t\t\t\t\tbit
        field starts the timer immediately. If the timer is running,\n\t\t\t\t\t\t\t\twriting
        a zero to this bit field does the following: If LOAD = 1,\n\t\t\t\t\t\t\t\tthe
        timer stops immediately. If LOAD = 0, the timer stops at the end\n\t\t\t\t\t\t\t\tof
        the time interval."
    - !Field
      name: RESERVED
      bit_offset: 24
      bit_width: 7
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: LOAD
      bit_offset: 31
      bit_width: 1
      description: "Determines how the timer interval value IVALUE -1 is loaded\n\t\t\t\t\t\t\t\tinto
        the TIMERn register. This bit is write-only. Reading this bit\n\t\t\t\t\t\t\t\talways
        returns 0."
      enum_values:
        0: NO_FORCE_LOAD
        1: FORCE_LOAD
  - !Register
    name: TIMER0
    addr: 0x40074004
    description: "MRTn Timer register. This register reads the value of the\n\t\t\t\t\t\tdown-counter."
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffff
    fields:
    - !Field
      name: VALUE
      bit_offset: 0
      bit_width: 24
      description: "Holds the current timer value of the down-counter. The\n\t\t\t\t\t\t\t\tinitial
        value of the TIMERn register is loaded as IVALUE - 1 from\n\t\t\t\t\t\t\t\tthe
        INTVALn register either at the end of the time interval or\n\t\t\t\t\t\t\t\timmediately
        in the following cases: INTVALn register is updated in\n\t\t\t\t\t\t\t\tthe
        idle state. INTVALn register is updated with LOAD = 1. When the\n\t\t\t\t\t\t\t\ttimer
        is in idle state, reading this bit fields returns -1 (0x00FF\n\t\t\t\t\t\t\t\tFFFF)."
    - !Field
      name: RESERVED
      bit_offset: 24
      bit_width: 8
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: TIMER1
    addr: 0x40074014
    description: "MRTn Timer register. This register reads the value of the\n\t\t\t\t\t\tdown-counter."
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffff
    fields:
    - !Field
      name: VALUE
      bit_offset: 0
      bit_width: 24
      description: "Holds the current timer value of the down-counter. The\n\t\t\t\t\t\t\t\tinitial
        value of the TIMERn register is loaded as IVALUE - 1 from\n\t\t\t\t\t\t\t\tthe
        INTVALn register either at the end of the time interval or\n\t\t\t\t\t\t\t\timmediately
        in the following cases: INTVALn register is updated in\n\t\t\t\t\t\t\t\tthe
        idle state. INTVALn register is updated with LOAD = 1. When the\n\t\t\t\t\t\t\t\ttimer
        is in idle state, reading this bit fields returns -1 (0x00FF\n\t\t\t\t\t\t\t\tFFFF)."
    - !Field
      name: RESERVED
      bit_offset: 24
      bit_width: 8
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: TIMER2
    addr: 0x40074024
    description: "MRTn Timer register. This register reads the value of the\n\t\t\t\t\t\tdown-counter."
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffff
    fields:
    - !Field
      name: VALUE
      bit_offset: 0
      bit_width: 24
      description: "Holds the current timer value of the down-counter. The\n\t\t\t\t\t\t\t\tinitial
        value of the TIMERn register is loaded as IVALUE - 1 from\n\t\t\t\t\t\t\t\tthe
        INTVALn register either at the end of the time interval or\n\t\t\t\t\t\t\t\timmediately
        in the following cases: INTVALn register is updated in\n\t\t\t\t\t\t\t\tthe
        idle state. INTVALn register is updated with LOAD = 1. When the\n\t\t\t\t\t\t\t\ttimer
        is in idle state, reading this bit fields returns -1 (0x00FF\n\t\t\t\t\t\t\t\tFFFF)."
    - !Field
      name: RESERVED
      bit_offset: 24
      bit_width: 8
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: TIMER3
    addr: 0x40074034
    description: "MRTn Timer register. This register reads the value of the\n\t\t\t\t\t\tdown-counter."
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffff
    fields:
    - !Field
      name: VALUE
      bit_offset: 0
      bit_width: 24
      description: "Holds the current timer value of the down-counter. The\n\t\t\t\t\t\t\t\tinitial
        value of the TIMERn register is loaded as IVALUE - 1 from\n\t\t\t\t\t\t\t\tthe
        INTVALn register either at the end of the time interval or\n\t\t\t\t\t\t\t\timmediately
        in the following cases: INTVALn register is updated in\n\t\t\t\t\t\t\t\tthe
        idle state. INTVALn register is updated with LOAD = 1. When the\n\t\t\t\t\t\t\t\ttimer
        is in idle state, reading this bit fields returns -1 (0x00FF\n\t\t\t\t\t\t\t\tFFFF)."
    - !Field
      name: RESERVED
      bit_offset: 24
      bit_width: 8
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: CTRL0
    addr: 0x40074008
    description: "MRTn Control register. This register controls the MRTn\n\t\t\t\t\t\tmodes."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INTEN
      bit_offset: 0
      bit_width: 1
      description: Enable the TIMERn interrupt.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: MODE
      bit_offset: 1
      bit_width: 2
      description: Selects timer mode.
      enum_values:
        0: REPEAT_INTERRUPT_MOD
        1: ONE_SHOT_INTERRUPT_M
        2: ONE_SHOT_STALL_MODE
        3: RESERVED
    - !Field
      name: RESERVED
      bit_offset: 3
      bit_width: 29
      description: Reserved.
  - !Register
    name: CTRL1
    addr: 0x40074018
    description: "MRTn Control register. This register controls the MRTn\n\t\t\t\t\t\tmodes."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INTEN
      bit_offset: 0
      bit_width: 1
      description: Enable the TIMERn interrupt.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: MODE
      bit_offset: 1
      bit_width: 2
      description: Selects timer mode.
      enum_values:
        0: REPEAT_INTERRUPT_MOD
        1: ONE_SHOT_INTERRUPT_M
        2: ONE_SHOT_STALL_MODE
        3: RESERVED
    - !Field
      name: RESERVED
      bit_offset: 3
      bit_width: 29
      description: Reserved.
  - !Register
    name: CTRL2
    addr: 0x40074028
    description: "MRTn Control register. This register controls the MRTn\n\t\t\t\t\t\tmodes."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INTEN
      bit_offset: 0
      bit_width: 1
      description: Enable the TIMERn interrupt.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: MODE
      bit_offset: 1
      bit_width: 2
      description: Selects timer mode.
      enum_values:
        0: REPEAT_INTERRUPT_MOD
        1: ONE_SHOT_INTERRUPT_M
        2: ONE_SHOT_STALL_MODE
        3: RESERVED
    - !Field
      name: RESERVED
      bit_offset: 3
      bit_width: 29
      description: Reserved.
  - !Register
    name: CTRL3
    addr: 0x40074038
    description: "MRTn Control register. This register controls the MRTn\n\t\t\t\t\t\tmodes."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INTEN
      bit_offset: 0
      bit_width: 1
      description: Enable the TIMERn interrupt.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: MODE
      bit_offset: 1
      bit_width: 2
      description: Selects timer mode.
      enum_values:
        0: REPEAT_INTERRUPT_MOD
        1: ONE_SHOT_INTERRUPT_M
        2: ONE_SHOT_STALL_MODE
        3: RESERVED
    - !Field
      name: RESERVED
      bit_offset: 3
      bit_width: 29
      description: Reserved.
  - !Register
    name: STAT0
    addr: 0x4007400c
    description: MRTn Status register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INTFLAG
      bit_offset: 0
      bit_width: 1
      description: Monitors the interrupt flag.
      enum_values:
        0: NO_PENDING_INTERRUPT
        1: PENDING_INTERRUPT
    - !Field
      name: RUN
      bit_offset: 1
      bit_width: 1
      description: "Indicates the state of TIMERn. This bit is\n\t\t\t\t\t\t\t\tread-only."
      enum_values:
        0: IDLE_STATE
        1: RUNNING
    - !Field
      name: INUSE
      bit_offset: 2
      bit_width: 1
      description: "Channel In Use flag. Operating details depend on the\n\t\t\t\t\t\t\t\tMULTITASK
        bit in the MODCFG register, and affects the use of\n\t\t\t\t\t\t\t\tIDLE_CH. "
      enum_values:
        0: 'NO'
        1: 'YES'
    - !Field
      name: RESERVED
      bit_offset: 2
      bit_width: 30
      description: Reserved.
  - !Register
    name: STAT1
    addr: 0x4007401c
    description: MRTn Status register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INTFLAG
      bit_offset: 0
      bit_width: 1
      description: Monitors the interrupt flag.
      enum_values:
        0: NO_PENDING_INTERRUPT
        1: PENDING_INTERRUPT
    - !Field
      name: RUN
      bit_offset: 1
      bit_width: 1
      description: "Indicates the state of TIMERn. This bit is\n\t\t\t\t\t\t\t\tread-only."
      enum_values:
        0: IDLE_STATE
        1: RUNNING
    - !Field
      name: INUSE
      bit_offset: 2
      bit_width: 1
      description: "Channel In Use flag. Operating details depend on the\n\t\t\t\t\t\t\t\tMULTITASK
        bit in the MODCFG register, and affects the use of\n\t\t\t\t\t\t\t\tIDLE_CH. "
      enum_values:
        0: 'NO'
        1: 'YES'
    - !Field
      name: RESERVED
      bit_offset: 2
      bit_width: 30
      description: Reserved.
  - !Register
    name: STAT2
    addr: 0x4007402c
    description: MRTn Status register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INTFLAG
      bit_offset: 0
      bit_width: 1
      description: Monitors the interrupt flag.
      enum_values:
        0: NO_PENDING_INTERRUPT
        1: PENDING_INTERRUPT
    - !Field
      name: RUN
      bit_offset: 1
      bit_width: 1
      description: "Indicates the state of TIMERn. This bit is\n\t\t\t\t\t\t\t\tread-only."
      enum_values:
        0: IDLE_STATE
        1: RUNNING
    - !Field
      name: INUSE
      bit_offset: 2
      bit_width: 1
      description: "Channel In Use flag. Operating details depend on the\n\t\t\t\t\t\t\t\tMULTITASK
        bit in the MODCFG register, and affects the use of\n\t\t\t\t\t\t\t\tIDLE_CH. "
      enum_values:
        0: 'NO'
        1: 'YES'
    - !Field
      name: RESERVED
      bit_offset: 2
      bit_width: 30
      description: Reserved.
  - !Register
    name: STAT3
    addr: 0x4007403c
    description: MRTn Status register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INTFLAG
      bit_offset: 0
      bit_width: 1
      description: Monitors the interrupt flag.
      enum_values:
        0: NO_PENDING_INTERRUPT
        1: PENDING_INTERRUPT
    - !Field
      name: RUN
      bit_offset: 1
      bit_width: 1
      description: "Indicates the state of TIMERn. This bit is\n\t\t\t\t\t\t\t\tread-only."
      enum_values:
        0: IDLE_STATE
        1: RUNNING
    - !Field
      name: INUSE
      bit_offset: 2
      bit_width: 1
      description: "Channel In Use flag. Operating details depend on the\n\t\t\t\t\t\t\t\tMULTITASK
        bit in the MODCFG register, and affects the use of\n\t\t\t\t\t\t\t\tIDLE_CH. "
      enum_values:
        0: 'NO'
        1: 'YES'
    - !Field
      name: RESERVED
      bit_offset: 2
      bit_width: 30
      description: Reserved.
- !Module
  name: ASYNCSYSCON
  description: Asynchronous system configuration
  base_addr: 0x40080000
  size: 0x48
  registers:
  - !Register
    name: AYSNCPRESETCTRL
    addr: 0x40080000
    size_bits: 32
    description: Async peripheral reset control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RESERVED
      bit_offset: 0
      bit_width: 1
      description: Reserved
    - !Field
      name: USART0
      bit_offset: 1
      bit_width: 1
      description: "USART0 reset control. 0 = Clear reset to this function. 1 =\n\t\t\t\t\t\t\t\tAssert
        reset to this function."
    - !Field
      name: USART1
      bit_offset: 2
      bit_width: 1
      description: "USART1 reset control. 0 = Clear reset to this function. 1 =\n\t\t\t\t\t\t\t\tAssert
        reset to this function."
    - !Field
      name: USART2
      bit_offset: 3
      bit_width: 1
      description: "USART2 reset control.0 = Clear reset to this function. 1 =\n\t\t\t\t\t\t\t\tAssert
        reset to this function."
    - !Field
      name: USART3
      bit_offset: 4
      bit_width: 1
      description: "USART3 reset control. 0 = Clear reset to this function. 1 =\n\t\t\t\t\t\t\t\tAssert
        reset to this function."
    - !Field
      name: I2C0
      bit_offset: 5
      bit_width: 1
      description: "I2C0 reset control. 0 = Clear reset to this function. 1 =\n\t\t\t\t\t\t\t\tAssert
        reset to this function."
    - !Field
      name: I2C1
      bit_offset: 6
      bit_width: 1
      description: "I2C1 reset control. 0 = Clear reset to this function. 1 =\n\t\t\t\t\t\t\t\tAssert
        reset to this function."
    - !Field
      name: I2C2
      bit_offset: 7
      bit_width: 1
      description: "I2C2 reset control. 0 = Clear reset to this function. 1 =\n\t\t\t\t\t\t\t\tAssert
        reset to this function."
    - !Field
      name: RESERVED
      bit_offset: 8
      bit_width: 1
      description: Reserved
    - !Field
      name: SPI0
      bit_offset: 9
      bit_width: 1
      description: "SPI0 reset control. 0 = Clear reset to this function. 1 =\n\t\t\t\t\t\t\t\tAssert
        reset to this function."
    - !Field
      name: SPI1
      bit_offset: 10
      bit_width: 1
      description: "SPI1 reset control. 0 = Clear reset to this function. 1 =\n\t\t\t\t\t\t\t\tAssert
        reset to this function."
    - !Field
      name: RESERVED
      bit_offset: 11
      bit_width: 2
      description: Reserved
    - !Field
      name: TIMER0
      bit_offset: 13
      bit_width: 1
      description: "Timer 0 reset control. 0 = Clear reset to this function. 1\n\t\t\t\t\t\t\t\t=
        Assert reset to this function."
    - !Field
      name: TIMER1
      bit_offset: 14
      bit_width: 1
      description: "Timer 1 reset control. 0 = Clear reset to this function. 1\n\t\t\t\t\t\t\t\t=
        Assert reset to this function."
    - !Field
      name: FRG0
      bit_offset: 15
      bit_width: 1
      description: "FRG reset control. 0 = Clear reset to this function. 1 =\n\t\t\t\t\t\t\t\tAssert
        reset to this function."
    - !Field
      name: RESERVED
      bit_offset: 16
      bit_width: 16
      description: Reserved
  - !Register
    name: AYSNCPRESETCTRLSET
    addr: 0x40080004
    size_bits: 32
    description: Set bits in AYSNCPRESETCTRL
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: ARST_SET
      bit_offset: 0
      bit_width: 32
      description: "Writing ones to this register sets the corresponding bit or\n\t\t\t\t\t\t\t\tbits
        in the AYSNCPRESETCTRL register, if they are implemented. Bits\n\t\t\t\t\t\t\t\tthat
        do not correspond to defined bits in AYSNCPRESETCTRL are\n\t\t\t\t\t\t\t\treserved
        and only zeroes should be written to them."
  - !Register
    name: AYSNCPRESETCTRLCLR
    addr: 0x40080008
    size_bits: 32
    description: Clear bits in AYSNCPRESETCTRL
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: ARST_CLR
      bit_offset: 0
      bit_width: 32
      description: "Writing ones to this register clears the corresponding bit\n\t\t\t\t\t\t\t\tor
        bits in the AYSNCPRESETCTRL register, if they are implemented.\n\t\t\t\t\t\t\t\tBits
        that do not correspond to defined bits in AYSNCPRESETCTRL are\n\t\t\t\t\t\t\t\treserved
        and only zeroes should be written to them."
  - !Register
    name: ASYNCAPBCLKCTRL
    addr: 0x40080010
    size_bits: 32
    description: Async peripheral clock control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RESERVED
      bit_offset: 0
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: USART0
      bit_offset: 1
      bit_width: 1
      description: "Controls the clock for USART0. 0 = Disable; 1 =\n\t\t\t\t\t\t\t\tEnable."
    - !Field
      name: USART1
      bit_offset: 2
      bit_width: 1
      description: "Controls the clock for USART1. 0 = Disable; 1 =\n\t\t\t\t\t\t\t\tEnable."
    - !Field
      name: USART2
      bit_offset: 3
      bit_width: 1
      description: "Controls the clock for USART2. 0 = Disable; 1 =\n\t\t\t\t\t\t\t\tEnable."
    - !Field
      name: USART3
      bit_offset: 4
      bit_width: 1
      description: "Controls the clock for USART3. 0 = Disable; 1 =\n\t\t\t\t\t\t\t\tEnable."
    - !Field
      name: I2C0
      bit_offset: 5
      bit_width: 1
      description: "Controls the clock for I2C0. 0 = Disable; 1 =\n\t\t\t\t\t\t\t\tEnable."
    - !Field
      name: I2C1
      bit_offset: 6
      bit_width: 1
      description: "Controls the clock for I2C1. 0 = Disable; 1 =\n\t\t\t\t\t\t\t\tEnable."
    - !Field
      name: I2C2
      bit_offset: 7
      bit_width: 1
      description: "Controls the clock for I2C2. 0 = Disable; 1 =\n\t\t\t\t\t\t\t\tEnable."
    - !Field
      name: RESERVED
      bit_offset: 8
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SPI0
      bit_offset: 9
      bit_width: 1
      description: "Controls the clock for SPI0. 0 = Disable; 1 =\n\t\t\t\t\t\t\t\tEnable."
    - !Field
      name: SPI1
      bit_offset: 10
      bit_width: 1
      description: "Controls the clock for SPI1. 0 = Disable; 1 =\n\t\t\t\t\t\t\t\tEnable."
    - !Field
      name: RESERVED
      bit_offset: 11
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TIMER0
      bit_offset: 13
      bit_width: 1
      description: "Controls the clock for TIMER0. 0 = Disable; 1 =\n\t\t\t\t\t\t\t\tEnable."
    - !Field
      name: TIMER1
      bit_offset: 14
      bit_width: 1
      description: "Controls the clock for TIMER1. 0 = Disable; 1 =\n\t\t\t\t\t\t\t\tEnable."
    - !Field
      name: FRG0
      bit_offset: 15
      bit_width: 1
      description: "Controls the clock for the Fractional Rate Generator used\n\t\t\t\t\t\t\t\twith
        the USARTs. 0 = Disable; 1 = Enable."
    - !Field
      name: RESERVED
      bit_offset: 16
      bit_width: 16
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: ASYNCAPBCLKCTRLSET
    addr: 0x40080014
    size_bits: 32
    description: Set bits in ASYNCAPBCLKCTRL
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: ACLK_SET
      bit_offset: 0
      bit_width: 32
      description: "Writing ones to this register sets the corresponding bit or\n\t\t\t\t\t\t\t\tbits
        in the ASYNCAPBCLKCTRL register, if they are implemented. Bits\n\t\t\t\t\t\t\t\tthat
        do not correspond to defined bits in AYSNCPRESETCTRL are\n\t\t\t\t\t\t\t\treserved
        and only zeroes should be written to them."
  - !Register
    name: ASYNCAPBCLKCTRLCLR
    addr: 0x40080018
    size_bits: 32
    description: Clear bits in ASYNCAPBCLKCTRL
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: ACLK_CLR
      bit_offset: 0
      bit_width: 32
      description: "Writing ones to this register clears the corresponding bit\n\t\t\t\t\t\t\t\tor
        bits in the ASYNCAPBCLKCTRL register, if they are implemented.\n\t\t\t\t\t\t\t\tBits
        that do not correspond to defined bits in ASYNCAPBCLKCTRL are\n\t\t\t\t\t\t\t\treserved
        and only zeroes should be written to them."
  - !Register
    name: ASYNCAPBCLKSELA
    addr: 0x40080020
    size_bits: 32
    description: Async APB clock source select A
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL
      bit_offset: 0
      bit_width: 2
      description: "Clock source for asynchronous clock source selector\n\t\t\t\t\t\t\t\tA"
      enum_values:
        0: IRC_OSCILLATOR
        1: WATCHDOG_OSCILLATOR
        2: RESERVED
        3: RESERVED
    - !Field
      name: RESERVED
      bit_offset: 2
      bit_width: 30
      description: Reserved
  - !Register
    name: ASYNCAPBCLKSELB
    addr: 0x40080024
    size_bits: 32
    description: Async APB clock source select B
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL
      bit_offset: 0
      bit_width: 2
      description: "Clock source for asynchronous clock source selector\n\t\t\t\t\t\t\t\tB."
      enum_values:
        0: MAIN_CLOCK
        1: CLKIN
        2: SYSTEM_PLL_OUTPUT
        3: ASYNCAPBCLKSELA
    - !Field
      name: RESERVED
      bit_offset: 2
      bit_width: 30
      description: Reserved
  - !Register
    name: ASYNCCLKDIV
    addr: 0x40080028
    size_bits: 32
    description: Async APB clock divider
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: DIV
      bit_offset: 0
      bit_width: 8
      description: "Asynchronous APB clock divider value. 0: Clock disabled. 1:\n\t\t\t\t\t\t\t\tDivide
        by 1. to 255: Divide by 255."
    - !Field
      name: RESERVED
      bit_offset: 8
      bit_width: 24
      description: Reserved
  - !Register
    name: FRGCTRL
    addr: 0x40080030
    size_bits: 32
    description: USART fractional rate generator control
    read_allowed: true
    write_allowed: true
    reset_value: 0xff
    fields:
    - !Field
      name: DIV
      bit_offset: 0
      bit_width: 8
      description: "Denominator of the fractional divider. DIV is equal to the\n\t\t\t\t\t\t\t\tprogrammed
        value +1. Always set to 0xFF to use with the fractional\n\t\t\t\t\t\t\t\tbaud
        rate generator."
    - !Field
      name: MULT
      bit_offset: 8
      bit_width: 8
      description: "Numerator of the fractional divider. MULT is equal to the\n\t\t\t\t\t\t\t\tprogrammed
        value."
    - !Field
      name: RESERVED
      bit_offset: 16
      bit_width: 16
      description: Reserved
  - !Register
    name: BODCTRL
    addr: 0x40080044
    size_bits: 32
    description: Brown-Out Detect control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BODRSTLEV
      bit_offset: 0
      bit_width: 2
      description: BOD reset level
      enum_values:
        0: LEVEL_0_1
        1: LEVEL_1_1
        2: LEVEL_2_2
        3: LEVEL_3_2
    - !Field
      name: BODINTVAL
      bit_offset: 2
      bit_width: 2
      description: BOD interrupt level
      enum_values:
        0: LEVEL_0_2
        1: LEVEL_1_2
        2: LEVEL_2_2
        3: LEVEL_3_3
    - !Field
      name: BODRSTENA
      bit_offset: 4
      bit_width: 1
      description: BOD reset enable
      enum_values:
        0: DISABLE_RESET_FUNCTI
        1: ENABLE_RESET_FUNCTIO
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 27
      description: Reserved
- !Module
  name: USART0
  description: 'USART0 '
  base_addr: 0x40084000
  size: 0x30
  registers:
  - !Register
    name: CFG
    addr: 0x40084000
    size_bits: 32
    description: "USART Configuration register. Basic USART configuration settings\n\t\t\t\t\t\tthat
      typically are not changed during operation."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ENABLE
      bit_offset: 0
      bit_width: 1
      description: USART Enable.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: RESERVED
      bit_offset: 1
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: DATALEN
      bit_offset: 2
      bit_width: 2
      description: Selects the data size for the USART.
      enum_values:
        0: 7_BIT_DATA_LENGTH
        1: 8_BIT_DATA_LENGTH
        2: 9_BIT_DATA_LENGTH
        3: RESERVED
    - !Field
      name: PARITYSEL
      bit_offset: 4
      bit_width: 2
      description: "Selects what type of parity is used by the\n\t\t\t\t\t\t\t\tUSART."
      enum_values:
        0: NO_PARITY
        1: RESERVED
        2: EVEN_PARITY
        3: ODD_PARITY
    - !Field
      name: STOPLEN
      bit_offset: 6
      bit_width: 1
      description: "Number of stop bits appended to transmitted data. Only a\n\t\t\t\t\t\t\t\tsingle
        stop bit is required for received data."
      enum_values:
        0: 1_STOP_BIT
        1: 2_STOP_BITS
    - !Field
      name: MODE32K
      bit_offset: 7
      bit_width: 1
      description: Selects standard or 32 kHz clocking mode.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: LINMODE
      bit_offset: 8
      bit_width: 1
      description: LIN break mode enable.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: CTSEN
      bit_offset: 9
      bit_width: 1
      description: "CTS Enable. Determines whether CTS is used for flow\n\t\t\t\t\t\t\t\tcontrol.
        CTS can be from the input pin, or from the USART's own RTS\n\t\t\t\t\t\t\t\tif
        loopback mode is enabled."
      enum_values:
        0: NO_FLOW_CONTROL
        1: FLOW_CONTROL_ENABLED
    - !Field
      name: RESERVED
      bit_offset: 10
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SYNCEN
      bit_offset: 11
      bit_width: 1
      description: "Selects synchronous or asynchronous\n\t\t\t\t\t\t\t\toperation."
      enum_values:
        0: ASYNCHRONOUS_MODE
        1: SYNCHRONOUS_MODE
    - !Field
      name: CLKPOL
      bit_offset: 12
      bit_width: 1
      description: "Selects the clock polarity and sampling edge of received\n\t\t\t\t\t\t\t\tdata
        in synchronous mode."
      enum_values:
        0: FALLING_EDGE
        1: RISING_EDGE
    - !Field
      name: RESERVED
      bit_offset: 13
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SYNCMST
      bit_offset: 14
      bit_width: 1
      description: Synchronous mode Master select.
      enum_values:
        0: SLAVE
        1: MASTER
    - !Field
      name: LOOP
      bit_offset: 15
      bit_width: 1
      description: Selects data loopback mode.
      enum_values:
        0: NORMAL_OPERATION
        1: LOOPBACK_MODE
    - !Field
      name: IOMODE
      bit_offset: 16
      bit_width: 1
      description: I/O output mode.
      enum_values:
        0: STANDARD
        1: IRDA
    - !Field
      name: RESERVED
      bit_offset: 17
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: OETA
      bit_offset: 18
      bit_width: 1
      description: "Output Enable Turnaround time enable for RS-485\n\t\t\t\t\t\t\t\toperation."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: AUTOADDR
      bit_offset: 19
      bit_width: 1
      description: Automatic Address matching enable.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: OESEL
      bit_offset: 20
      bit_width: 1
      description: Output Enable Select.
      enum_values:
        0: STANDARD
        1: RS_485
    - !Field
      name: OEPOL
      bit_offset: 21
      bit_width: 1
      description: Output Enable Polarity.
      enum_values:
        0: LOW
        1: HIGH
    - !Field
      name: RXPOL
      bit_offset: 22
      bit_width: 1
      description: Receive data polarity.
      enum_values:
        0: STANDARD
        1: INVERTED
    - !Field
      name: TXPOL
      bit_offset: 23
      bit_width: 1
      description: Transmit data polarity.
      enum_values:
        0: STANDARD
        1: INVERTED
    - !Field
      name: RESERVED
      bit_offset: 24
      bit_width: 8
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: CTL
    addr: 0x40084004
    size_bits: 32
    description: "USART Control register. USART control settings that are more likely\n\t\t\t\t\t\tto
      change during operation."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RESERVED
      bit_offset: 0
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TXBRKEN
      bit_offset: 1
      bit_width: 1
      description: Break Enable.
      enum_values:
        0: NORMAL_OPERATION
        1: CONTINUOUS_BREAK
    - !Field
      name: ADDRDET
      bit_offset: 2
      bit_width: 1
      description: Enable address detect mode.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: RESERVED
      bit_offset: 3
      bit_width: 3
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TXDIS
      bit_offset: 6
      bit_width: 1
      description: Transmit Disable.
      enum_values:
        0: NOT_DISABLED
        1: DISABLED
    - !Field
      name: RESERVED
      bit_offset: 7
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: CC
      bit_offset: 8
      bit_width: 1
      description: "Continuous Clock generation. By default, SCLK is only\n\t\t\t\t\t\t\t\toutput
        while data is being transmitted in synchronous\n\t\t\t\t\t\t\t\tmode."
      enum_values:
        0: CLOCK_ON_CHARACTER
        1: CONTINUOUS_CLOCK
    - !Field
      name: CLRCCONRX
      bit_offset: 9
      bit_width: 1
      description: Clear Continuous Clock.
      enum_values:
        0: NO_EFFECT
        1: AUTO_CLEAR
    - !Field
      name: RESERVED
      bit_offset: 10
      bit_width: 6
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: AUTOBAUD
      bit_offset: 16
      bit_width: 1
      description: Autobaud enable.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: RESERVED
      bit_offset: 17
      bit_width: 15
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: STAT
    addr: 0x40084008
    size_bits: 32
    description: "USART Status register. The complete status value can be read here.\n\t\t\t\t\t\tWriting
      ones clears some bits in the register. Some bits can be cleared by\n\t\t\t\t\t\twriting
      a 1 to them."
    read_allowed: true
    write_allowed: true
    reset_value: 0xe
    fields:
    - !Field
      name: RXRDY
      bit_offset: 0
      bit_width: 1
      description: "Receiver Ready flag. When 1, indicates that data is\n\t\t\t\t\t\t\t\tavailable
        to be read from the receiver buffer. Cleared after a read\n\t\t\t\t\t\t\t\tof
        the RXDAT or RXDATSTAT registers."
    - !Field
      name: RXIDLE
      bit_offset: 1
      bit_width: 1
      description: "Receiver Idle. When 0, indicates that the receiver is\n\t\t\t\t\t\t\t\tcurrently
        in the process of receiving data. When 1, indicates that\n\t\t\t\t\t\t\t\tthe
        receiver is not currently in the process of receiving\n\t\t\t\t\t\t\t\tdata."
    - !Field
      name: TXRDY
      bit_offset: 2
      bit_width: 1
      description: "Transmitter Ready flag. When 1, this bit indicates that\n\t\t\t\t\t\t\t\tdata
        may be written to the transmit buffer. Previous data may still\n\t\t\t\t\t\t\t\tbe
        in the process of being transmitted. Cleared when data is written\n\t\t\t\t\t\t\t\tto
        TXDAT. Set when the data is moved from the transmit buffer to the\n\t\t\t\t\t\t\t\ttransmit
        shift register."
    - !Field
      name: TXIDLE
      bit_offset: 3
      bit_width: 1
      description: "Transmitter Idle. When 0, indicates that the transmitter is\n\t\t\t\t\t\t\t\tcurrently
        in the process of sending data.When 1, indicate that the\n\t\t\t\t\t\t\t\ttransmitter
        is not currently in the process of sending\n\t\t\t\t\t\t\t\tdata."
    - !Field
      name: CTS
      bit_offset: 4
      bit_width: 1
      description: "This bit reflects the current state of the CTS signal,\n\t\t\t\t\t\t\t\tregardless
        of the setting of the CTSEN bit in the CFG register. This\n\t\t\t\t\t\t\t\twill
        be the value of the CTS input pin unless loopback mode is\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: DELTACTS
      bit_offset: 5
      bit_width: 1
      description: "This bit is set when a change in the state is detected for\n\t\t\t\t\t\t\t\tthe
        CTS flag above. This bit is cleared by software."
    - !Field
      name: TXDISSTAT
      bit_offset: 6
      bit_width: 1
      description: "Transmitter Disabled Status flag. When 1, this bit\n\t\t\t\t\t\t\t\tindicates
        that the USART transmitter is fully idle after being\n\t\t\t\t\t\t\t\tdisabled
        via the TXDIS bit in the CFG register (TXDIS =\n\t\t\t\t\t\t\t\t1)."
    - !Field
      name: RESERVED
      bit_offset: 7
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: OVERRUNINT
      bit_offset: 8
      bit_width: 1
      description: "Overrun Error interrupt flag. This flag is set when a new\n\t\t\t\t\t\t\t\tcharacter
        is received while the receiver buffer is still in use. If\n\t\t\t\t\t\t\t\tthis
        occurs, the newly received character in the shift register is\n\t\t\t\t\t\t\t\tlost."
    - !Field
      name: RESERVED
      bit_offset: 9
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: RXBRK
      bit_offset: 10
      bit_width: 1
      description: "Received Break. This bit reflects the current state of the\n\t\t\t\t\t\t\t\treceiver
        break detection logic. It is set when the Un_RXD pin\n\t\t\t\t\t\t\t\tremains
        low for 16 bit times. Note that FRAMERRINT will also be set\n\t\t\t\t\t\t\t\twhen
        this condition occurs because the stop bit(s) for the character\n\t\t\t\t\t\t\t\twould
        be missing. RXBRK is cleared when the Un_RXD pin goes\n\t\t\t\t\t\t\t\thigh."
    - !Field
      name: DELTARXBRK
      bit_offset: 11
      bit_width: 1
      description: "This bit is set when a change in the state of receiver\n\t\t\t\t\t\t\t\tbreak
        detection occurs. Cleared by software."
    - !Field
      name: START
      bit_offset: 12
      bit_width: 1
      description: "This bit is set when a start is detected on the receiver\n\t\t\t\t\t\t\t\tinput.
        Its purpose is primarily to allow wake-up from Deep-sleep or\n\t\t\t\t\t\t\t\tPower-down
        mode immediately when a start is detected. Cleared by\n\t\t\t\t\t\t\t\tsoftware."
    - !Field
      name: FRAMERRINT
      bit_offset: 13
      bit_width: 1
      description: "Framing Error interrupt flag. This flag is set when a\n\t\t\t\t\t\t\t\tcharacter
        is received with a missing stop bit at the expected\n\t\t\t\t\t\t\t\tlocation.
        This could be an indication of a baud rate or\n\t\t\t\t\t\t\t\tconfiguration
        mismatch with the transmitting source."
    - !Field
      name: PARITYERRINT
      bit_offset: 14
      bit_width: 1
      description: "Parity Error interrupt flag. This flag is set when a parity\n\t\t\t\t\t\t\t\terror
        is detected in a received character.."
    - !Field
      name: RXNOISEINT
      bit_offset: 15
      bit_width: 1
      description: "Received Noise interrupt flag. Three samples of received\n\t\t\t\t\t\t\t\tdata
        are taken in order to determine the value of each received data\n\t\t\t\t\t\t\t\tbit,
        except in synchronous mode. This acts as a noise filter if one\n\t\t\t\t\t\t\t\tsample
        disagrees. This flag is set when a received data bit contains\n\t\t\t\t\t\t\t\tone
        disagreeing sample. This could indicate line noise, a baud rate\n\t\t\t\t\t\t\t\tor
        character format mismatch, or loss of synchronization during data\n\t\t\t\t\t\t\t\treception."
    - !Field
      name: ABERR
      bit_offset: 16
      bit_width: 1
      description: "Auto baud Error. An auto baud error can occur if the BRG\n\t\t\t\t\t\t\t\tcounts
        to its limit before the end of the start bit that is being\n\t\t\t\t\t\t\t\tmeasured,
        essentially an auto baud time-out."
    - !Field
      name: RESERVED
      bit_offset: 17
      bit_width: 15
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: INTENSET
    addr: 0x4008400c
    size_bits: 32
    description: "Interrupt Enable read and Set register. Contains an individual\n\t\t\t\t\t\tinterrupt
      enable bit for each potential USART interrupt. A complete value\n\t\t\t\t\t\tmay
      be read from this register. Writing a 1 to any implemented bit position\n\t\t\t\t\t\tcauses
      that bit to be set."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXRDYEN
      bit_offset: 0
      bit_width: 1
      description: "When 1, enables an interrupt when there is a received\n\t\t\t\t\t\t\t\tcharacter
        available to be read from the RXDAT\n\t\t\t\t\t\t\t\tregister."
    - !Field
      name: RESERVED
      bit_offset: 1
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TXRDYEN
      bit_offset: 2
      bit_width: 1
      description: "When 1, enables an interrupt when the TXDAT register is\n\t\t\t\t\t\t\t\tavailable
        to take another character to transmit."
    - !Field
      name: TXIDLEEN
      bit_offset: 3
      bit_width: 1
      description: "When 1, enables an interrupt when the transmitter becomes\n\t\t\t\t\t\t\t\tidle
        (TXIDLE = 1)."
    - !Field
      name: RESERVED
      bit_offset: 4
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: DELTACTSEN
      bit_offset: 5
      bit_width: 1
      description: "When 1, enables an interrupt when there is a change in the\n\t\t\t\t\t\t\t\tstate
        of the CTS input."
    - !Field
      name: TXDISEN
      bit_offset: 6
      bit_width: 1
      description: "When 1, enables an interrupt when the transmitter is fully\n\t\t\t\t\t\t\t\tdisabled
        as indicated by the TXDISINT flag in STAT. See description\n\t\t\t\t\t\t\t\tof
        the TXDISINT bit for details."
    - !Field
      name: RESERVED
      bit_offset: 7
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: OVERRUNEN
      bit_offset: 8
      bit_width: 1
      description: "When 1, enables an interrupt when an overrun error\n\t\t\t\t\t\t\t\toccurred."
    - !Field
      name: RESERVED
      bit_offset: 9
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: DELTARXBRKEN
      bit_offset: 11
      bit_width: 1
      description: "When 1, enables an interrupt when a change of state has\n\t\t\t\t\t\t\t\toccurred
        in the detection of a received break condition (break\n\t\t\t\t\t\t\t\tcondition
        asserted or deasserted)."
    - !Field
      name: STARTEN
      bit_offset: 12
      bit_width: 1
      description: "When 1, enables an interrupt when a received start bit has\n\t\t\t\t\t\t\t\tbeen
        detected."
    - !Field
      name: FRAMERREN
      bit_offset: 13
      bit_width: 1
      description: "When 1, enables an interrupt when a framing error has been\n\t\t\t\t\t\t\t\tdetected."
    - !Field
      name: PARITYERREN
      bit_offset: 14
      bit_width: 1
      description: "When 1, enables an interrupt when a parity error has been\n\t\t\t\t\t\t\t\tdetected."
    - !Field
      name: RXNOISEEN
      bit_offset: 15
      bit_width: 1
      description: "When 1, enables an interrupt when noise is detected. See\n\t\t\t\t\t\t\t\tdescription
        of the RXNOISEINT bit in Table 311."
    - !Field
      name: ABERREN
      bit_offset: 16
      bit_width: 1
      description: "When 1, enables an interrupt when an auto baud error\n\t\t\t\t\t\t\t\toccurs."
    - !Field
      name: RESERVED
      bit_offset: 17
      bit_width: 15
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: INTENCLR
    addr: 0x40084010
    size_bits: 32
    description: "Interrupt Enable Clear register. Allows clearing any combination
      of\n\t\t\t\t\t\tbits in the INTENSET register. Writing a 1 to any implemented
      bit position\n\t\t\t\t\t\tcauses the corresponding bit to be cleared."
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: RXRDYCLR
      bit_offset: 0
      bit_width: 1
      description: "Writing 1 clears the corresponding bit in the INTENSET\n\t\t\t\t\t\t\t\tregister."
    - !Field
      name: RESERVED
      bit_offset: 1
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TXRDYCLR
      bit_offset: 2
      bit_width: 1
      description: "Writing 1 clears the corresponding bit in the INTENSET\n\t\t\t\t\t\t\t\tregister."
    - !Field
      name: TXIDLECLR
      bit_offset: 3
      bit_width: 1
      description: "Writing 1 clears the corresponding bit in the INTENSET\n\t\t\t\t\t\t\t\tregister."
    - !Field
      name: RESERVED
      bit_offset: 4
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: DELTACTSCLR
      bit_offset: 5
      bit_width: 1
      description: "Writing 1 clears the corresponding bit in the INTENSET\n\t\t\t\t\t\t\t\tregister."
    - !Field
      name: TXDISCLR
      bit_offset: 6
      bit_width: 1
      description: "Writing 1 clears the corresponding bit in the INTENSET\n\t\t\t\t\t\t\t\tregister."
    - !Field
      name: RESERVED
      bit_offset: 7
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: OVERRUNCLR
      bit_offset: 8
      bit_width: 1
      description: "Writing 1 clears the corresponding bit in the INTENSET\n\t\t\t\t\t\t\t\tregister."
    - !Field
      name: RESERVED
      bit_offset: 9
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: DELTARXBRKCLR
      bit_offset: 11
      bit_width: 1
      description: "Writing 1 clears the corresponding bit in the INTENSET\n\t\t\t\t\t\t\t\tregister."
    - !Field
      name: STARTCLR
      bit_offset: 12
      bit_width: 1
      description: "Writing 1 clears the corresponding bit in the INTENSET\n\t\t\t\t\t\t\t\tregister."
    - !Field
      name: FRAMERRCLR
      bit_offset: 13
      bit_width: 1
      description: "Writing 1 clears the corresponding bit in the INTENSET\n\t\t\t\t\t\t\t\tregister."
    - !Field
      name: PARITYERRCLR
      bit_offset: 14
      bit_width: 1
      description: "Writing 1 clears the corresponding bit in the INTENSET\n\t\t\t\t\t\t\t\tregister."
    - !Field
      name: RXNOISECLR
      bit_offset: 15
      bit_width: 1
      description: "Writing 1 clears the corresponding bit in the INTENSET\n\t\t\t\t\t\t\t\tregister."
    - !Field
      name: ABERRCLR
      bit_offset: 16
      bit_width: 1
      description: "Writing 1 clears the corresponding bit in the INTENSET\n\t\t\t\t\t\t\t\tregister."
    - !Field
      name: RESERVED
      bit_offset: 17
      bit_width: 15
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: RXDAT
    addr: 0x40084014
    size_bits: 32
    description: "Receiver Data register. Contains the last character\n\t\t\t\t\t\treceived."
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 9
      description: "The USART Receiver Data register contains the next received\n\t\t\t\t\t\t\t\tcharacter.
        The number of bits that are relevant depends on the USART\n\t\t\t\t\t\t\t\tconfiguration
        settings."
    - !Field
      name: RESERVED
      bit_offset: 9
      bit_width: 23
      description: "Reserved, the value read from a reserved bit is not\n\t\t\t\t\t\t\t\tdefined."
  - !Register
    name: RXDATSTAT
    addr: 0x40084018
    size_bits: 32
    description: "Receiver Data with Status register. Combines the last character\n\t\t\t\t\t\treceived
      with the current USART receive status. Allows DMA or software to\n\t\t\t\t\t\trecover
      incoming data and status together."
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 9
      description: "The USART Receiver Data register contains the next received\n\t\t\t\t\t\t\t\tcharacter.
        The number of bits that are relevant depends on the USART\n\t\t\t\t\t\t\t\tconfiguration
        settings."
    - !Field
      name: RESERVED
      bit_offset: 9
      bit_width: 4
      description: "Reserved, the value read from a reserved bit is not\n\t\t\t\t\t\t\t\tdefined."
    - !Field
      name: FRAMERR
      bit_offset: 13
      bit_width: 1
      description: "Framing Error status flag. This bit is valid when there is\n\t\t\t\t\t\t\t\ta
        character to be read in the RXDAT register and reflects the status\n\t\t\t\t\t\t\t\tof
        that character. This bit will set when the character in RXDAT was\n\t\t\t\t\t\t\t\treceived
        with a missing stop bit at the expected location. This\n\t\t\t\t\t\t\t\tcould
        be an indication of a baud rate or configuration mismatch with\n\t\t\t\t\t\t\t\tthe
        transmitting source."
    - !Field
      name: PARITYERR
      bit_offset: 14
      bit_width: 1
      description: "Parity Error status flag. This bit is valid when there is a\n\t\t\t\t\t\t\t\tcharacter
        to be read in the RXDAT register and reflects the status\n\t\t\t\t\t\t\t\tof
        that character. This bit will be set when a parity error is\n\t\t\t\t\t\t\t\tdetected
        in a received character."
    - !Field
      name: RXNOISE
      bit_offset: 15
      bit_width: 1
      description: "Received Noise flag. See description of the RxNoiseInt bit\n\t\t\t\t\t\t\t\tin
        Table 311."
    - !Field
      name: RESERVED
      bit_offset: 16
      bit_width: 16
      description: "Reserved, the value read from a reserved bit is not\n\t\t\t\t\t\t\t\tdefined."
  - !Register
    name: TXDAT
    addr: 0x4008401c
    size_bits: 32
    description: "Transmit Data register. Data to be transmitted is written\n\t\t\t\t\t\there."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 9
      description: "Writing to the USART Transmit Data Register causes the data\n\t\t\t\t\t\t\t\tto
        be transmitted as soon as the transmit shift register is\n\t\t\t\t\t\t\t\tavailable
        and any conditions for transmitting data are met: CTS low\n\t\t\t\t\t\t\t\t(if
        CTSEN bit = 1), TXDIS bit = 0."
    - !Field
      name: RESERVED
      bit_offset: 9
      bit_width: 23
      description: Reserved. Only zero should be written.
  - !Register
    name: BRG
    addr: 0x40084020
    size_bits: 32
    description: "Baud Rate Generator register. 16-bit integer baud rate divisor\n\t\t\t\t\t\tvalue."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BRGVAL
      bit_offset: 0
      bit_width: 16
      description: "This value is used to divide the USART input clock to\n\t\t\t\t\t\t\t\tdetermine
        the baud rate, based on the input clock from the FRG. 0 =\n\t\t\t\t\t\t\t\tThe
        FRG clock is used directly by the USART function. 1 = The FRG\n\t\t\t\t\t\t\t\tclock
        is divided by 2 before use by the USART function. 2 = The FRG\n\t\t\t\t\t\t\t\tclock
        is divided by 3 before use by the USART function. ... 0xFFFF =\n\t\t\t\t\t\t\t\tThe
        FRG clock is divided by 65,536 before use by the USART\n\t\t\t\t\t\t\t\tfunction."
    - !Field
      name: RESERVED
      bit_offset: 16
      bit_width: 16
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: INTSTAT
    addr: 0x40084024
    size_bits: 32
    description: "Interrupt status register. Reflects interrupts that are currently\n\t\t\t\t\t\tenabled."
    read_allowed: true
    write_allowed: false
    reset_value: 0x5
    fields:
    - !Field
      name: RXRDY
      bit_offset: 0
      bit_width: 1
      description: Receiver Ready flag.
    - !Field
      name: RESERVED
      bit_offset: 1
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TXRDY
      bit_offset: 2
      bit_width: 1
      description: Transmitter Ready flag.
    - !Field
      name: TXIDLE
      bit_offset: 3
      bit_width: 1
      description: Transmitter Idle status.
    - !Field
      name: RESERVED
      bit_offset: 4
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: DELTACTS
      bit_offset: 5
      bit_width: 1
      description: "This bit is set when a change in the state of the CTS input\n\t\t\t\t\t\t\t\tis
        detected."
    - !Field
      name: TXDISINT
      bit_offset: 6
      bit_width: 1
      description: Transmitter Disabled Interrupt flag.
    - !Field
      name: RESERVED
      bit_offset: 7
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: OVERRUNINT
      bit_offset: 8
      bit_width: 1
      description: Overrun Error interrupt flag.
    - !Field
      name: RESERVED
      bit_offset: 9
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: DELTARXBRK
      bit_offset: 11
      bit_width: 1
      description: "This bit is set when a change in the state of receiver\n\t\t\t\t\t\t\t\tbreak
        detection occurs."
    - !Field
      name: START
      bit_offset: 12
      bit_width: 1
      description: "This bit is set when a start is detected on the receiver\n\t\t\t\t\t\t\t\tinput."
    - !Field
      name: FRAMERRINT
      bit_offset: 13
      bit_width: 1
      description: Framing Error interrupt flag.
    - !Field
      name: PARITYERRINT
      bit_offset: 14
      bit_width: 1
      description: Parity Error interrupt flag.
    - !Field
      name: RXNOISEINT
      bit_offset: 15
      bit_width: 1
      description: Received Noise interrupt flag.
    - !Field
      name: ABERRINT
      bit_offset: 16
      bit_width: 1
      description: Auto baud Error Interrupt flag.
    - !Field
      name: RESERVED
      bit_offset: 17
      bit_width: 15
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: OSR
    addr: 0x40084028
    size_bits: 32
    description: "Oversample selection register for asynchronous\n\t\t\t\t\t\tcommunication."
    read_allowed: true
    write_allowed: true
    reset_value: 0xf
    fields:
    - !Field
      name: OSRVAL
      bit_offset: 0
      bit_width: 4
      description: "Oversample Selection Value. 0 to 3 = not supported 0x4 = 5\n\t\t\t\t\t\t\t\tperipheral
        clocks are used to transmit and receive each data bit.\n\t\t\t\t\t\t\t\t0x5
        = 6 peripheral clocks are used to transmit and receive each data\n\t\t\t\t\t\t\t\tbit.
        ... 0xF= 16 peripheral clocks are used to transmit and receive\n\t\t\t\t\t\t\t\teach
        data bit."
    - !Field
      name: RESERVED
      bit_offset: 4
      bit_width: 28
      description: "Reserved, the value read from a reserved bit is not\n\t\t\t\t\t\t\t\tdefined."
  - !Register
    name: ADDR
    addr: 0x4008402c
    size_bits: 32
    description: Address register for automatic address matching.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADDRESS
      bit_offset: 0
      bit_width: 8
      description: "8-bit address used with automatic address matching. Used\n\t\t\t\t\t\t\t\twhen
        address detection is enabled (ADDRDET in CTL = 1) and automatic\n\t\t\t\t\t\t\t\taddress
        matching is enabled (AUTOADDR in CFG = 1)."
    - !Field
      name: RESERVED
      bit_offset: 8
      bit_width: 24
      description: "Reserved, the value read from a reserved bit is not\n\t\t\t\t\t\t\t\tdefined."
- !Module
  name: USART1
  description: USART1
  base_addr: 0x40088000
  size: 0x30
  registers:
  - !Register
    name: CFG
    addr: 0x40088000
    size_bits: 32
    description: "USART Configuration register. Basic USART configuration settings\n\t\t\t\t\t\tthat
      typically are not changed during operation."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ENABLE
      bit_offset: 0
      bit_width: 1
      description: USART Enable.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: RESERVED
      bit_offset: 1
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: DATALEN
      bit_offset: 2
      bit_width: 2
      description: Selects the data size for the USART.
      enum_values:
        0: 7_BIT_DATA_LENGTH
        1: 8_BIT_DATA_LENGTH
        2: 9_BIT_DATA_LENGTH
        3: RESERVED
    - !Field
      name: PARITYSEL
      bit_offset: 4
      bit_width: 2
      description: "Selects what type of parity is used by the\n\t\t\t\t\t\t\t\tUSART."
      enum_values:
        0: NO_PARITY
        1: RESERVED
        2: EVEN_PARITY
        3: ODD_PARITY
    - !Field
      name: STOPLEN
      bit_offset: 6
      bit_width: 1
      description: "Number of stop bits appended to transmitted data. Only a\n\t\t\t\t\t\t\t\tsingle
        stop bit is required for received data."
      enum_values:
        0: 1_STOP_BIT
        1: 2_STOP_BITS
    - !Field
      name: MODE32K
      bit_offset: 7
      bit_width: 1
      description: Selects standard or 32 kHz clocking mode.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: LINMODE
      bit_offset: 8
      bit_width: 1
      description: LIN break mode enable.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: CTSEN
      bit_offset: 9
      bit_width: 1
      description: "CTS Enable. Determines whether CTS is used for flow\n\t\t\t\t\t\t\t\tcontrol.
        CTS can be from the input pin, or from the USART's own RTS\n\t\t\t\t\t\t\t\tif
        loopback mode is enabled."
      enum_values:
        0: NO_FLOW_CONTROL
        1: FLOW_CONTROL_ENABLED
    - !Field
      name: RESERVED
      bit_offset: 10
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SYNCEN
      bit_offset: 11
      bit_width: 1
      description: "Selects synchronous or asynchronous\n\t\t\t\t\t\t\t\toperation."
      enum_values:
        0: ASYNCHRONOUS_MODE
        1: SYNCHRONOUS_MODE
    - !Field
      name: CLKPOL
      bit_offset: 12
      bit_width: 1
      description: "Selects the clock polarity and sampling edge of received\n\t\t\t\t\t\t\t\tdata
        in synchronous mode."
      enum_values:
        0: FALLING_EDGE
        1: RISING_EDGE
    - !Field
      name: RESERVED
      bit_offset: 13
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SYNCMST
      bit_offset: 14
      bit_width: 1
      description: Synchronous mode Master select.
      enum_values:
        0: SLAVE
        1: MASTER
    - !Field
      name: LOOP
      bit_offset: 15
      bit_width: 1
      description: Selects data loopback mode.
      enum_values:
        0: NORMAL_OPERATION
        1: LOOPBACK_MODE
    - !Field
      name: IOMODE
      bit_offset: 16
      bit_width: 1
      description: I/O output mode.
      enum_values:
        0: STANDARD
        1: IRDA
    - !Field
      name: RESERVED
      bit_offset: 17
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: OETA
      bit_offset: 18
      bit_width: 1
      description: "Output Enable Turnaround time enable for RS-485\n\t\t\t\t\t\t\t\toperation."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: AUTOADDR
      bit_offset: 19
      bit_width: 1
      description: Automatic Address matching enable.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: OESEL
      bit_offset: 20
      bit_width: 1
      description: Output Enable Select.
      enum_values:
        0: STANDARD
        1: RS_485
    - !Field
      name: OEPOL
      bit_offset: 21
      bit_width: 1
      description: Output Enable Polarity.
      enum_values:
        0: LOW
        1: HIGH
    - !Field
      name: RXPOL
      bit_offset: 22
      bit_width: 1
      description: Receive data polarity.
      enum_values:
        0: STANDARD
        1: INVERTED
    - !Field
      name: TXPOL
      bit_offset: 23
      bit_width: 1
      description: Transmit data polarity.
      enum_values:
        0: STANDARD
        1: INVERTED
    - !Field
      name: RESERVED
      bit_offset: 24
      bit_width: 8
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: CTL
    addr: 0x40088004
    size_bits: 32
    description: "USART Control register. USART control settings that are more likely\n\t\t\t\t\t\tto
      change during operation."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RESERVED
      bit_offset: 0
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TXBRKEN
      bit_offset: 1
      bit_width: 1
      description: Break Enable.
      enum_values:
        0: NORMAL_OPERATION
        1: CONTINUOUS_BREAK
    - !Field
      name: ADDRDET
      bit_offset: 2
      bit_width: 1
      description: Enable address detect mode.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: RESERVED
      bit_offset: 3
      bit_width: 3
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TXDIS
      bit_offset: 6
      bit_width: 1
      description: Transmit Disable.
      enum_values:
        0: NOT_DISABLED
        1: DISABLED
    - !Field
      name: RESERVED
      bit_offset: 7
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: CC
      bit_offset: 8
      bit_width: 1
      description: "Continuous Clock generation. By default, SCLK is only\n\t\t\t\t\t\t\t\toutput
        while data is being transmitted in synchronous\n\t\t\t\t\t\t\t\tmode."
      enum_values:
        0: CLOCK_ON_CHARACTER
        1: CONTINUOUS_CLOCK
    - !Field
      name: CLRCCONRX
      bit_offset: 9
      bit_width: 1
      description: Clear Continuous Clock.
      enum_values:
        0: NO_EFFECT
        1: AUTO_CLEAR
    - !Field
      name: RESERVED
      bit_offset: 10
      bit_width: 6
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: AUTOBAUD
      bit_offset: 16
      bit_width: 1
      description: Autobaud enable.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: RESERVED
      bit_offset: 17
      bit_width: 15
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: STAT
    addr: 0x40088008
    size_bits: 32
    description: "USART Status register. The complete status value can be read here.\n\t\t\t\t\t\tWriting
      ones clears some bits in the register. Some bits can be cleared by\n\t\t\t\t\t\twriting
      a 1 to them."
    read_allowed: true
    write_allowed: true
    reset_value: 0xe
    fields:
    - !Field
      name: RXRDY
      bit_offset: 0
      bit_width: 1
      description: "Receiver Ready flag. When 1, indicates that data is\n\t\t\t\t\t\t\t\tavailable
        to be read from the receiver buffer. Cleared after a read\n\t\t\t\t\t\t\t\tof
        the RXDAT or RXDATSTAT registers."
    - !Field
      name: RXIDLE
      bit_offset: 1
      bit_width: 1
      description: "Receiver Idle. When 0, indicates that the receiver is\n\t\t\t\t\t\t\t\tcurrently
        in the process of receiving data. When 1, indicates that\n\t\t\t\t\t\t\t\tthe
        receiver is not currently in the process of receiving\n\t\t\t\t\t\t\t\tdata."
    - !Field
      name: TXRDY
      bit_offset: 2
      bit_width: 1
      description: "Transmitter Ready flag. When 1, this bit indicates that\n\t\t\t\t\t\t\t\tdata
        may be written to the transmit buffer. Previous data may still\n\t\t\t\t\t\t\t\tbe
        in the process of being transmitted. Cleared when data is written\n\t\t\t\t\t\t\t\tto
        TXDAT. Set when the data is moved from the transmit buffer to the\n\t\t\t\t\t\t\t\ttransmit
        shift register."
    - !Field
      name: TXIDLE
      bit_offset: 3
      bit_width: 1
      description: "Transmitter Idle. When 0, indicates that the transmitter is\n\t\t\t\t\t\t\t\tcurrently
        in the process of sending data.When 1, indicate that the\n\t\t\t\t\t\t\t\ttransmitter
        is not currently in the process of sending\n\t\t\t\t\t\t\t\tdata."
    - !Field
      name: CTS
      bit_offset: 4
      bit_width: 1
      description: "This bit reflects the current state of the CTS signal,\n\t\t\t\t\t\t\t\tregardless
        of the setting of the CTSEN bit in the CFG register. This\n\t\t\t\t\t\t\t\twill
        be the value of the CTS input pin unless loopback mode is\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: DELTACTS
      bit_offset: 5
      bit_width: 1
      description: "This bit is set when a change in the state is detected for\n\t\t\t\t\t\t\t\tthe
        CTS flag above. This bit is cleared by software."
    - !Field
      name: TXDISSTAT
      bit_offset: 6
      bit_width: 1
      description: "Transmitter Disabled Status flag. When 1, this bit\n\t\t\t\t\t\t\t\tindicates
        that the USART transmitter is fully idle after being\n\t\t\t\t\t\t\t\tdisabled
        via the TXDIS bit in the CFG register (TXDIS =\n\t\t\t\t\t\t\t\t1)."
    - !Field
      name: RESERVED
      bit_offset: 7
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: OVERRUNINT
      bit_offset: 8
      bit_width: 1
      description: "Overrun Error interrupt flag. This flag is set when a new\n\t\t\t\t\t\t\t\tcharacter
        is received while the receiver buffer is still in use. If\n\t\t\t\t\t\t\t\tthis
        occurs, the newly received character in the shift register is\n\t\t\t\t\t\t\t\tlost."
    - !Field
      name: RESERVED
      bit_offset: 9
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: RXBRK
      bit_offset: 10
      bit_width: 1
      description: "Received Break. This bit reflects the current state of the\n\t\t\t\t\t\t\t\treceiver
        break detection logic. It is set when the Un_RXD pin\n\t\t\t\t\t\t\t\tremains
        low for 16 bit times. Note that FRAMERRINT will also be set\n\t\t\t\t\t\t\t\twhen
        this condition occurs because the stop bit(s) for the character\n\t\t\t\t\t\t\t\twould
        be missing. RXBRK is cleared when the Un_RXD pin goes\n\t\t\t\t\t\t\t\thigh."
    - !Field
      name: DELTARXBRK
      bit_offset: 11
      bit_width: 1
      description: "This bit is set when a change in the state of receiver\n\t\t\t\t\t\t\t\tbreak
        detection occurs. Cleared by software."
    - !Field
      name: START
      bit_offset: 12
      bit_width: 1
      description: "This bit is set when a start is detected on the receiver\n\t\t\t\t\t\t\t\tinput.
        Its purpose is primarily to allow wake-up from Deep-sleep or\n\t\t\t\t\t\t\t\tPower-down
        mode immediately when a start is detected. Cleared by\n\t\t\t\t\t\t\t\tsoftware."
    - !Field
      name: FRAMERRINT
      bit_offset: 13
      bit_width: 1
      description: "Framing Error interrupt flag. This flag is set when a\n\t\t\t\t\t\t\t\tcharacter
        is received with a missing stop bit at the expected\n\t\t\t\t\t\t\t\tlocation.
        This could be an indication of a baud rate or\n\t\t\t\t\t\t\t\tconfiguration
        mismatch with the transmitting source."
    - !Field
      name: PARITYERRINT
      bit_offset: 14
      bit_width: 1
      description: "Parity Error interrupt flag. This flag is set when a parity\n\t\t\t\t\t\t\t\terror
        is detected in a received character.."
    - !Field
      name: RXNOISEINT
      bit_offset: 15
      bit_width: 1
      description: "Received Noise interrupt flag. Three samples of received\n\t\t\t\t\t\t\t\tdata
        are taken in order to determine the value of each received data\n\t\t\t\t\t\t\t\tbit,
        except in synchronous mode. This acts as a noise filter if one\n\t\t\t\t\t\t\t\tsample
        disagrees. This flag is set when a received data bit contains\n\t\t\t\t\t\t\t\tone
        disagreeing sample. This could indicate line noise, a baud rate\n\t\t\t\t\t\t\t\tor
        character format mismatch, or loss of synchronization during data\n\t\t\t\t\t\t\t\treception."
    - !Field
      name: ABERR
      bit_offset: 16
      bit_width: 1
      description: "Auto baud Error. An auto baud error can occur if the BRG\n\t\t\t\t\t\t\t\tcounts
        to its limit before the end of the start bit that is being\n\t\t\t\t\t\t\t\tmeasured,
        essentially an auto baud time-out."
    - !Field
      name: RESERVED
      bit_offset: 17
      bit_width: 15
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: INTENSET
    addr: 0x4008800c
    size_bits: 32
    description: "Interrupt Enable read and Set register. Contains an individual\n\t\t\t\t\t\tinterrupt
      enable bit for each potential USART interrupt. A complete value\n\t\t\t\t\t\tmay
      be read from this register. Writing a 1 to any implemented bit position\n\t\t\t\t\t\tcauses
      that bit to be set."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXRDYEN
      bit_offset: 0
      bit_width: 1
      description: "When 1, enables an interrupt when there is a received\n\t\t\t\t\t\t\t\tcharacter
        available to be read from the RXDAT\n\t\t\t\t\t\t\t\tregister."
    - !Field
      name: RESERVED
      bit_offset: 1
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TXRDYEN
      bit_offset: 2
      bit_width: 1
      description: "When 1, enables an interrupt when the TXDAT register is\n\t\t\t\t\t\t\t\tavailable
        to take another character to transmit."
    - !Field
      name: TXIDLEEN
      bit_offset: 3
      bit_width: 1
      description: "When 1, enables an interrupt when the transmitter becomes\n\t\t\t\t\t\t\t\tidle
        (TXIDLE = 1)."
    - !Field
      name: RESERVED
      bit_offset: 4
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: DELTACTSEN
      bit_offset: 5
      bit_width: 1
      description: "When 1, enables an interrupt when there is a change in the\n\t\t\t\t\t\t\t\tstate
        of the CTS input."
    - !Field
      name: TXDISEN
      bit_offset: 6
      bit_width: 1
      description: "When 1, enables an interrupt when the transmitter is fully\n\t\t\t\t\t\t\t\tdisabled
        as indicated by the TXDISINT flag in STAT. See description\n\t\t\t\t\t\t\t\tof
        the TXDISINT bit for details."
    - !Field
      name: RESERVED
      bit_offset: 7
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: OVERRUNEN
      bit_offset: 8
      bit_width: 1
      description: "When 1, enables an interrupt when an overrun error\n\t\t\t\t\t\t\t\toccurred."
    - !Field
      name: RESERVED
      bit_offset: 9
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: DELTARXBRKEN
      bit_offset: 11
      bit_width: 1
      description: "When 1, enables an interrupt when a change of state has\n\t\t\t\t\t\t\t\toccurred
        in the detection of a received break condition (break\n\t\t\t\t\t\t\t\tcondition
        asserted or deasserted)."
    - !Field
      name: STARTEN
      bit_offset: 12
      bit_width: 1
      description: "When 1, enables an interrupt when a received start bit has\n\t\t\t\t\t\t\t\tbeen
        detected."
    - !Field
      name: FRAMERREN
      bit_offset: 13
      bit_width: 1
      description: "When 1, enables an interrupt when a framing error has been\n\t\t\t\t\t\t\t\tdetected."
    - !Field
      name: PARITYERREN
      bit_offset: 14
      bit_width: 1
      description: "When 1, enables an interrupt when a parity error has been\n\t\t\t\t\t\t\t\tdetected."
    - !Field
      name: RXNOISEEN
      bit_offset: 15
      bit_width: 1
      description: "When 1, enables an interrupt when noise is detected. See\n\t\t\t\t\t\t\t\tdescription
        of the RXNOISEINT bit in Table 311."
    - !Field
      name: ABERREN
      bit_offset: 16
      bit_width: 1
      description: "When 1, enables an interrupt when an auto baud error\n\t\t\t\t\t\t\t\toccurs."
    - !Field
      name: RESERVED
      bit_offset: 17
      bit_width: 15
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: INTENCLR
    addr: 0x40088010
    size_bits: 32
    description: "Interrupt Enable Clear register. Allows clearing any combination
      of\n\t\t\t\t\t\tbits in the INTENSET register. Writing a 1 to any implemented
      bit position\n\t\t\t\t\t\tcauses the corresponding bit to be cleared."
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: RXRDYCLR
      bit_offset: 0
      bit_width: 1
      description: "Writing 1 clears the corresponding bit in the INTENSET\n\t\t\t\t\t\t\t\tregister."
    - !Field
      name: RESERVED
      bit_offset: 1
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TXRDYCLR
      bit_offset: 2
      bit_width: 1
      description: "Writing 1 clears the corresponding bit in the INTENSET\n\t\t\t\t\t\t\t\tregister."
    - !Field
      name: TXIDLECLR
      bit_offset: 3
      bit_width: 1
      description: "Writing 1 clears the corresponding bit in the INTENSET\n\t\t\t\t\t\t\t\tregister."
    - !Field
      name: RESERVED
      bit_offset: 4
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: DELTACTSCLR
      bit_offset: 5
      bit_width: 1
      description: "Writing 1 clears the corresponding bit in the INTENSET\n\t\t\t\t\t\t\t\tregister."
    - !Field
      name: TXDISCLR
      bit_offset: 6
      bit_width: 1
      description: "Writing 1 clears the corresponding bit in the INTENSET\n\t\t\t\t\t\t\t\tregister."
    - !Field
      name: RESERVED
      bit_offset: 7
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: OVERRUNCLR
      bit_offset: 8
      bit_width: 1
      description: "Writing 1 clears the corresponding bit in the INTENSET\n\t\t\t\t\t\t\t\tregister."
    - !Field
      name: RESERVED
      bit_offset: 9
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: DELTARXBRKCLR
      bit_offset: 11
      bit_width: 1
      description: "Writing 1 clears the corresponding bit in the INTENSET\n\t\t\t\t\t\t\t\tregister."
    - !Field
      name: STARTCLR
      bit_offset: 12
      bit_width: 1
      description: "Writing 1 clears the corresponding bit in the INTENSET\n\t\t\t\t\t\t\t\tregister."
    - !Field
      name: FRAMERRCLR
      bit_offset: 13
      bit_width: 1
      description: "Writing 1 clears the corresponding bit in the INTENSET\n\t\t\t\t\t\t\t\tregister."
    - !Field
      name: PARITYERRCLR
      bit_offset: 14
      bit_width: 1
      description: "Writing 1 clears the corresponding bit in the INTENSET\n\t\t\t\t\t\t\t\tregister."
    - !Field
      name: RXNOISECLR
      bit_offset: 15
      bit_width: 1
      description: "Writing 1 clears the corresponding bit in the INTENSET\n\t\t\t\t\t\t\t\tregister."
    - !Field
      name: ABERRCLR
      bit_offset: 16
      bit_width: 1
      description: "Writing 1 clears the corresponding bit in the INTENSET\n\t\t\t\t\t\t\t\tregister."
    - !Field
      name: RESERVED
      bit_offset: 17
      bit_width: 15
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: RXDAT
    addr: 0x40088014
    size_bits: 32
    description: "Receiver Data register. Contains the last character\n\t\t\t\t\t\treceived."
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 9
      description: "The USART Receiver Data register contains the next received\n\t\t\t\t\t\t\t\tcharacter.
        The number of bits that are relevant depends on the USART\n\t\t\t\t\t\t\t\tconfiguration
        settings."
    - !Field
      name: RESERVED
      bit_offset: 9
      bit_width: 23
      description: "Reserved, the value read from a reserved bit is not\n\t\t\t\t\t\t\t\tdefined."
  - !Register
    name: RXDATSTAT
    addr: 0x40088018
    size_bits: 32
    description: "Receiver Data with Status register. Combines the last character\n\t\t\t\t\t\treceived
      with the current USART receive status. Allows DMA or software to\n\t\t\t\t\t\trecover
      incoming data and status together."
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 9
      description: "The USART Receiver Data register contains the next received\n\t\t\t\t\t\t\t\tcharacter.
        The number of bits that are relevant depends on the USART\n\t\t\t\t\t\t\t\tconfiguration
        settings."
    - !Field
      name: RESERVED
      bit_offset: 9
      bit_width: 4
      description: "Reserved, the value read from a reserved bit is not\n\t\t\t\t\t\t\t\tdefined."
    - !Field
      name: FRAMERR
      bit_offset: 13
      bit_width: 1
      description: "Framing Error status flag. This bit is valid when there is\n\t\t\t\t\t\t\t\ta
        character to be read in the RXDAT register and reflects the status\n\t\t\t\t\t\t\t\tof
        that character. This bit will set when the character in RXDAT was\n\t\t\t\t\t\t\t\treceived
        with a missing stop bit at the expected location. This\n\t\t\t\t\t\t\t\tcould
        be an indication of a baud rate or configuration mismatch with\n\t\t\t\t\t\t\t\tthe
        transmitting source."
    - !Field
      name: PARITYERR
      bit_offset: 14
      bit_width: 1
      description: "Parity Error status flag. This bit is valid when there is a\n\t\t\t\t\t\t\t\tcharacter
        to be read in the RXDAT register and reflects the status\n\t\t\t\t\t\t\t\tof
        that character. This bit will be set when a parity error is\n\t\t\t\t\t\t\t\tdetected
        in a received character."
    - !Field
      name: RXNOISE
      bit_offset: 15
      bit_width: 1
      description: "Received Noise flag. See description of the RxNoiseInt bit\n\t\t\t\t\t\t\t\tin
        Table 311."
    - !Field
      name: RESERVED
      bit_offset: 16
      bit_width: 16
      description: "Reserved, the value read from a reserved bit is not\n\t\t\t\t\t\t\t\tdefined."
  - !Register
    name: TXDAT
    addr: 0x4008801c
    size_bits: 32
    description: "Transmit Data register. Data to be transmitted is written\n\t\t\t\t\t\there."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 9
      description: "Writing to the USART Transmit Data Register causes the data\n\t\t\t\t\t\t\t\tto
        be transmitted as soon as the transmit shift register is\n\t\t\t\t\t\t\t\tavailable
        and any conditions for transmitting data are met: CTS low\n\t\t\t\t\t\t\t\t(if
        CTSEN bit = 1), TXDIS bit = 0."
    - !Field
      name: RESERVED
      bit_offset: 9
      bit_width: 23
      description: Reserved. Only zero should be written.
  - !Register
    name: BRG
    addr: 0x40088020
    size_bits: 32
    description: "Baud Rate Generator register. 16-bit integer baud rate divisor\n\t\t\t\t\t\tvalue."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BRGVAL
      bit_offset: 0
      bit_width: 16
      description: "This value is used to divide the USART input clock to\n\t\t\t\t\t\t\t\tdetermine
        the baud rate, based on the input clock from the FRG. 0 =\n\t\t\t\t\t\t\t\tThe
        FRG clock is used directly by the USART function. 1 = The FRG\n\t\t\t\t\t\t\t\tclock
        is divided by 2 before use by the USART function. 2 = The FRG\n\t\t\t\t\t\t\t\tclock
        is divided by 3 before use by the USART function. ... 0xFFFF =\n\t\t\t\t\t\t\t\tThe
        FRG clock is divided by 65,536 before use by the USART\n\t\t\t\t\t\t\t\tfunction."
    - !Field
      name: RESERVED
      bit_offset: 16
      bit_width: 16
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: INTSTAT
    addr: 0x40088024
    size_bits: 32
    description: "Interrupt status register. Reflects interrupts that are currently\n\t\t\t\t\t\tenabled."
    read_allowed: true
    write_allowed: false
    reset_value: 0x5
    fields:
    - !Field
      name: RXRDY
      bit_offset: 0
      bit_width: 1
      description: Receiver Ready flag.
    - !Field
      name: RESERVED
      bit_offset: 1
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TXRDY
      bit_offset: 2
      bit_width: 1
      description: Transmitter Ready flag.
    - !Field
      name: TXIDLE
      bit_offset: 3
      bit_width: 1
      description: Transmitter Idle status.
    - !Field
      name: RESERVED
      bit_offset: 4
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: DELTACTS
      bit_offset: 5
      bit_width: 1
      description: "This bit is set when a change in the state of the CTS input\n\t\t\t\t\t\t\t\tis
        detected."
    - !Field
      name: TXDISINT
      bit_offset: 6
      bit_width: 1
      description: Transmitter Disabled Interrupt flag.
    - !Field
      name: RESERVED
      bit_offset: 7
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: OVERRUNINT
      bit_offset: 8
      bit_width: 1
      description: Overrun Error interrupt flag.
    - !Field
      name: RESERVED
      bit_offset: 9
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: DELTARXBRK
      bit_offset: 11
      bit_width: 1
      description: "This bit is set when a change in the state of receiver\n\t\t\t\t\t\t\t\tbreak
        detection occurs."
    - !Field
      name: START
      bit_offset: 12
      bit_width: 1
      description: "This bit is set when a start is detected on the receiver\n\t\t\t\t\t\t\t\tinput."
    - !Field
      name: FRAMERRINT
      bit_offset: 13
      bit_width: 1
      description: Framing Error interrupt flag.
    - !Field
      name: PARITYERRINT
      bit_offset: 14
      bit_width: 1
      description: Parity Error interrupt flag.
    - !Field
      name: RXNOISEINT
      bit_offset: 15
      bit_width: 1
      description: Received Noise interrupt flag.
    - !Field
      name: ABERRINT
      bit_offset: 16
      bit_width: 1
      description: Auto baud Error Interrupt flag.
    - !Field
      name: RESERVED
      bit_offset: 17
      bit_width: 15
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: OSR
    addr: 0x40088028
    size_bits: 32
    description: "Oversample selection register for asynchronous\n\t\t\t\t\t\tcommunication."
    read_allowed: true
    write_allowed: true
    reset_value: 0xf
    fields:
    - !Field
      name: OSRVAL
      bit_offset: 0
      bit_width: 4
      description: "Oversample Selection Value. 0 to 3 = not supported 0x4 = 5\n\t\t\t\t\t\t\t\tperipheral
        clocks are used to transmit and receive each data bit.\n\t\t\t\t\t\t\t\t0x5
        = 6 peripheral clocks are used to transmit and receive each data\n\t\t\t\t\t\t\t\tbit.
        ... 0xF= 16 peripheral clocks are used to transmit and receive\n\t\t\t\t\t\t\t\teach
        data bit."
    - !Field
      name: RESERVED
      bit_offset: 4
      bit_width: 28
      description: "Reserved, the value read from a reserved bit is not\n\t\t\t\t\t\t\t\tdefined."
  - !Register
    name: ADDR
    addr: 0x4008802c
    size_bits: 32
    description: Address register for automatic address matching.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADDRESS
      bit_offset: 0
      bit_width: 8
      description: "8-bit address used with automatic address matching. Used\n\t\t\t\t\t\t\t\twhen
        address detection is enabled (ADDRDET in CTL = 1) and automatic\n\t\t\t\t\t\t\t\taddress
        matching is enabled (AUTOADDR in CFG = 1)."
    - !Field
      name: RESERVED
      bit_offset: 8
      bit_width: 24
      description: "Reserved, the value read from a reserved bit is not\n\t\t\t\t\t\t\t\tdefined."
- !Module
  name: USART2
  description: USART2
  base_addr: 0x4008c000
  size: 0x30
  registers:
  - !Register
    name: CFG
    addr: 0x4008c000
    size_bits: 32
    description: "USART Configuration register. Basic USART configuration settings\n\t\t\t\t\t\tthat
      typically are not changed during operation."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ENABLE
      bit_offset: 0
      bit_width: 1
      description: USART Enable.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: RESERVED
      bit_offset: 1
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: DATALEN
      bit_offset: 2
      bit_width: 2
      description: Selects the data size for the USART.
      enum_values:
        0: 7_BIT_DATA_LENGTH
        1: 8_BIT_DATA_LENGTH
        2: 9_BIT_DATA_LENGTH
        3: RESERVED
    - !Field
      name: PARITYSEL
      bit_offset: 4
      bit_width: 2
      description: "Selects what type of parity is used by the\n\t\t\t\t\t\t\t\tUSART."
      enum_values:
        0: NO_PARITY
        1: RESERVED
        2: EVEN_PARITY
        3: ODD_PARITY
    - !Field
      name: STOPLEN
      bit_offset: 6
      bit_width: 1
      description: "Number of stop bits appended to transmitted data. Only a\n\t\t\t\t\t\t\t\tsingle
        stop bit is required for received data."
      enum_values:
        0: 1_STOP_BIT
        1: 2_STOP_BITS
    - !Field
      name: MODE32K
      bit_offset: 7
      bit_width: 1
      description: Selects standard or 32 kHz clocking mode.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: LINMODE
      bit_offset: 8
      bit_width: 1
      description: LIN break mode enable.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: CTSEN
      bit_offset: 9
      bit_width: 1
      description: "CTS Enable. Determines whether CTS is used for flow\n\t\t\t\t\t\t\t\tcontrol.
        CTS can be from the input pin, or from the USART's own RTS\n\t\t\t\t\t\t\t\tif
        loopback mode is enabled."
      enum_values:
        0: NO_FLOW_CONTROL
        1: FLOW_CONTROL_ENABLED
    - !Field
      name: RESERVED
      bit_offset: 10
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SYNCEN
      bit_offset: 11
      bit_width: 1
      description: "Selects synchronous or asynchronous\n\t\t\t\t\t\t\t\toperation."
      enum_values:
        0: ASYNCHRONOUS_MODE
        1: SYNCHRONOUS_MODE
    - !Field
      name: CLKPOL
      bit_offset: 12
      bit_width: 1
      description: "Selects the clock polarity and sampling edge of received\n\t\t\t\t\t\t\t\tdata
        in synchronous mode."
      enum_values:
        0: FALLING_EDGE
        1: RISING_EDGE
    - !Field
      name: RESERVED
      bit_offset: 13
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SYNCMST
      bit_offset: 14
      bit_width: 1
      description: Synchronous mode Master select.
      enum_values:
        0: SLAVE
        1: MASTER
    - !Field
      name: LOOP
      bit_offset: 15
      bit_width: 1
      description: Selects data loopback mode.
      enum_values:
        0: NORMAL_OPERATION
        1: LOOPBACK_MODE
    - !Field
      name: IOMODE
      bit_offset: 16
      bit_width: 1
      description: I/O output mode.
      enum_values:
        0: STANDARD
        1: IRDA
    - !Field
      name: RESERVED
      bit_offset: 17
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: OETA
      bit_offset: 18
      bit_width: 1
      description: "Output Enable Turnaround time enable for RS-485\n\t\t\t\t\t\t\t\toperation."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: AUTOADDR
      bit_offset: 19
      bit_width: 1
      description: Automatic Address matching enable.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: OESEL
      bit_offset: 20
      bit_width: 1
      description: Output Enable Select.
      enum_values:
        0: STANDARD
        1: RS_485
    - !Field
      name: OEPOL
      bit_offset: 21
      bit_width: 1
      description: Output Enable Polarity.
      enum_values:
        0: LOW
        1: HIGH
    - !Field
      name: RXPOL
      bit_offset: 22
      bit_width: 1
      description: Receive data polarity.
      enum_values:
        0: STANDARD
        1: INVERTED
    - !Field
      name: TXPOL
      bit_offset: 23
      bit_width: 1
      description: Transmit data polarity.
      enum_values:
        0: STANDARD
        1: INVERTED
    - !Field
      name: RESERVED
      bit_offset: 24
      bit_width: 8
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: CTL
    addr: 0x4008c004
    size_bits: 32
    description: "USART Control register. USART control settings that are more likely\n\t\t\t\t\t\tto
      change during operation."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RESERVED
      bit_offset: 0
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TXBRKEN
      bit_offset: 1
      bit_width: 1
      description: Break Enable.
      enum_values:
        0: NORMAL_OPERATION
        1: CONTINUOUS_BREAK
    - !Field
      name: ADDRDET
      bit_offset: 2
      bit_width: 1
      description: Enable address detect mode.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: RESERVED
      bit_offset: 3
      bit_width: 3
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TXDIS
      bit_offset: 6
      bit_width: 1
      description: Transmit Disable.
      enum_values:
        0: NOT_DISABLED
        1: DISABLED
    - !Field
      name: RESERVED
      bit_offset: 7
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: CC
      bit_offset: 8
      bit_width: 1
      description: "Continuous Clock generation. By default, SCLK is only\n\t\t\t\t\t\t\t\toutput
        while data is being transmitted in synchronous\n\t\t\t\t\t\t\t\tmode."
      enum_values:
        0: CLOCK_ON_CHARACTER
        1: CONTINUOUS_CLOCK
    - !Field
      name: CLRCCONRX
      bit_offset: 9
      bit_width: 1
      description: Clear Continuous Clock.
      enum_values:
        0: NO_EFFECT
        1: AUTO_CLEAR
    - !Field
      name: RESERVED
      bit_offset: 10
      bit_width: 6
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: AUTOBAUD
      bit_offset: 16
      bit_width: 1
      description: Autobaud enable.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: RESERVED
      bit_offset: 17
      bit_width: 15
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: STAT
    addr: 0x4008c008
    size_bits: 32
    description: "USART Status register. The complete status value can be read here.\n\t\t\t\t\t\tWriting
      ones clears some bits in the register. Some bits can be cleared by\n\t\t\t\t\t\twriting
      a 1 to them."
    read_allowed: true
    write_allowed: true
    reset_value: 0xe
    fields:
    - !Field
      name: RXRDY
      bit_offset: 0
      bit_width: 1
      description: "Receiver Ready flag. When 1, indicates that data is\n\t\t\t\t\t\t\t\tavailable
        to be read from the receiver buffer. Cleared after a read\n\t\t\t\t\t\t\t\tof
        the RXDAT or RXDATSTAT registers."
    - !Field
      name: RXIDLE
      bit_offset: 1
      bit_width: 1
      description: "Receiver Idle. When 0, indicates that the receiver is\n\t\t\t\t\t\t\t\tcurrently
        in the process of receiving data. When 1, indicates that\n\t\t\t\t\t\t\t\tthe
        receiver is not currently in the process of receiving\n\t\t\t\t\t\t\t\tdata."
    - !Field
      name: TXRDY
      bit_offset: 2
      bit_width: 1
      description: "Transmitter Ready flag. When 1, this bit indicates that\n\t\t\t\t\t\t\t\tdata
        may be written to the transmit buffer. Previous data may still\n\t\t\t\t\t\t\t\tbe
        in the process of being transmitted. Cleared when data is written\n\t\t\t\t\t\t\t\tto
        TXDAT. Set when the data is moved from the transmit buffer to the\n\t\t\t\t\t\t\t\ttransmit
        shift register."
    - !Field
      name: TXIDLE
      bit_offset: 3
      bit_width: 1
      description: "Transmitter Idle. When 0, indicates that the transmitter is\n\t\t\t\t\t\t\t\tcurrently
        in the process of sending data.When 1, indicate that the\n\t\t\t\t\t\t\t\ttransmitter
        is not currently in the process of sending\n\t\t\t\t\t\t\t\tdata."
    - !Field
      name: CTS
      bit_offset: 4
      bit_width: 1
      description: "This bit reflects the current state of the CTS signal,\n\t\t\t\t\t\t\t\tregardless
        of the setting of the CTSEN bit in the CFG register. This\n\t\t\t\t\t\t\t\twill
        be the value of the CTS input pin unless loopback mode is\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: DELTACTS
      bit_offset: 5
      bit_width: 1
      description: "This bit is set when a change in the state is detected for\n\t\t\t\t\t\t\t\tthe
        CTS flag above. This bit is cleared by software."
    - !Field
      name: TXDISSTAT
      bit_offset: 6
      bit_width: 1
      description: "Transmitter Disabled Status flag. When 1, this bit\n\t\t\t\t\t\t\t\tindicates
        that the USART transmitter is fully idle after being\n\t\t\t\t\t\t\t\tdisabled
        via the TXDIS bit in the CFG register (TXDIS =\n\t\t\t\t\t\t\t\t1)."
    - !Field
      name: RESERVED
      bit_offset: 7
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: OVERRUNINT
      bit_offset: 8
      bit_width: 1
      description: "Overrun Error interrupt flag. This flag is set when a new\n\t\t\t\t\t\t\t\tcharacter
        is received while the receiver buffer is still in use. If\n\t\t\t\t\t\t\t\tthis
        occurs, the newly received character in the shift register is\n\t\t\t\t\t\t\t\tlost."
    - !Field
      name: RESERVED
      bit_offset: 9
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: RXBRK
      bit_offset: 10
      bit_width: 1
      description: "Received Break. This bit reflects the current state of the\n\t\t\t\t\t\t\t\treceiver
        break detection logic. It is set when the Un_RXD pin\n\t\t\t\t\t\t\t\tremains
        low for 16 bit times. Note that FRAMERRINT will also be set\n\t\t\t\t\t\t\t\twhen
        this condition occurs because the stop bit(s) for the character\n\t\t\t\t\t\t\t\twould
        be missing. RXBRK is cleared when the Un_RXD pin goes\n\t\t\t\t\t\t\t\thigh."
    - !Field
      name: DELTARXBRK
      bit_offset: 11
      bit_width: 1
      description: "This bit is set when a change in the state of receiver\n\t\t\t\t\t\t\t\tbreak
        detection occurs. Cleared by software."
    - !Field
      name: START
      bit_offset: 12
      bit_width: 1
      description: "This bit is set when a start is detected on the receiver\n\t\t\t\t\t\t\t\tinput.
        Its purpose is primarily to allow wake-up from Deep-sleep or\n\t\t\t\t\t\t\t\tPower-down
        mode immediately when a start is detected. Cleared by\n\t\t\t\t\t\t\t\tsoftware."
    - !Field
      name: FRAMERRINT
      bit_offset: 13
      bit_width: 1
      description: "Framing Error interrupt flag. This flag is set when a\n\t\t\t\t\t\t\t\tcharacter
        is received with a missing stop bit at the expected\n\t\t\t\t\t\t\t\tlocation.
        This could be an indication of a baud rate or\n\t\t\t\t\t\t\t\tconfiguration
        mismatch with the transmitting source."
    - !Field
      name: PARITYERRINT
      bit_offset: 14
      bit_width: 1
      description: "Parity Error interrupt flag. This flag is set when a parity\n\t\t\t\t\t\t\t\terror
        is detected in a received character.."
    - !Field
      name: RXNOISEINT
      bit_offset: 15
      bit_width: 1
      description: "Received Noise interrupt flag. Three samples of received\n\t\t\t\t\t\t\t\tdata
        are taken in order to determine the value of each received data\n\t\t\t\t\t\t\t\tbit,
        except in synchronous mode. This acts as a noise filter if one\n\t\t\t\t\t\t\t\tsample
        disagrees. This flag is set when a received data bit contains\n\t\t\t\t\t\t\t\tone
        disagreeing sample. This could indicate line noise, a baud rate\n\t\t\t\t\t\t\t\tor
        character format mismatch, or loss of synchronization during data\n\t\t\t\t\t\t\t\treception."
    - !Field
      name: ABERR
      bit_offset: 16
      bit_width: 1
      description: "Auto baud Error. An auto baud error can occur if the BRG\n\t\t\t\t\t\t\t\tcounts
        to its limit before the end of the start bit that is being\n\t\t\t\t\t\t\t\tmeasured,
        essentially an auto baud time-out."
    - !Field
      name: RESERVED
      bit_offset: 17
      bit_width: 15
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: INTENSET
    addr: 0x4008c00c
    size_bits: 32
    description: "Interrupt Enable read and Set register. Contains an individual\n\t\t\t\t\t\tinterrupt
      enable bit for each potential USART interrupt. A complete value\n\t\t\t\t\t\tmay
      be read from this register. Writing a 1 to any implemented bit position\n\t\t\t\t\t\tcauses
      that bit to be set."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXRDYEN
      bit_offset: 0
      bit_width: 1
      description: "When 1, enables an interrupt when there is a received\n\t\t\t\t\t\t\t\tcharacter
        available to be read from the RXDAT\n\t\t\t\t\t\t\t\tregister."
    - !Field
      name: RESERVED
      bit_offset: 1
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TXRDYEN
      bit_offset: 2
      bit_width: 1
      description: "When 1, enables an interrupt when the TXDAT register is\n\t\t\t\t\t\t\t\tavailable
        to take another character to transmit."
    - !Field
      name: TXIDLEEN
      bit_offset: 3
      bit_width: 1
      description: "When 1, enables an interrupt when the transmitter becomes\n\t\t\t\t\t\t\t\tidle
        (TXIDLE = 1)."
    - !Field
      name: RESERVED
      bit_offset: 4
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: DELTACTSEN
      bit_offset: 5
      bit_width: 1
      description: "When 1, enables an interrupt when there is a change in the\n\t\t\t\t\t\t\t\tstate
        of the CTS input."
    - !Field
      name: TXDISEN
      bit_offset: 6
      bit_width: 1
      description: "When 1, enables an interrupt when the transmitter is fully\n\t\t\t\t\t\t\t\tdisabled
        as indicated by the TXDISINT flag in STAT. See description\n\t\t\t\t\t\t\t\tof
        the TXDISINT bit for details."
    - !Field
      name: RESERVED
      bit_offset: 7
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: OVERRUNEN
      bit_offset: 8
      bit_width: 1
      description: "When 1, enables an interrupt when an overrun error\n\t\t\t\t\t\t\t\toccurred."
    - !Field
      name: RESERVED
      bit_offset: 9
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: DELTARXBRKEN
      bit_offset: 11
      bit_width: 1
      description: "When 1, enables an interrupt when a change of state has\n\t\t\t\t\t\t\t\toccurred
        in the detection of a received break condition (break\n\t\t\t\t\t\t\t\tcondition
        asserted or deasserted)."
    - !Field
      name: STARTEN
      bit_offset: 12
      bit_width: 1
      description: "When 1, enables an interrupt when a received start bit has\n\t\t\t\t\t\t\t\tbeen
        detected."
    - !Field
      name: FRAMERREN
      bit_offset: 13
      bit_width: 1
      description: "When 1, enables an interrupt when a framing error has been\n\t\t\t\t\t\t\t\tdetected."
    - !Field
      name: PARITYERREN
      bit_offset: 14
      bit_width: 1
      description: "When 1, enables an interrupt when a parity error has been\n\t\t\t\t\t\t\t\tdetected."
    - !Field
      name: RXNOISEEN
      bit_offset: 15
      bit_width: 1
      description: "When 1, enables an interrupt when noise is detected. See\n\t\t\t\t\t\t\t\tdescription
        of the RXNOISEINT bit in Table 311."
    - !Field
      name: ABERREN
      bit_offset: 16
      bit_width: 1
      description: "When 1, enables an interrupt when an auto baud error\n\t\t\t\t\t\t\t\toccurs."
    - !Field
      name: RESERVED
      bit_offset: 17
      bit_width: 15
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: INTENCLR
    addr: 0x4008c010
    size_bits: 32
    description: "Interrupt Enable Clear register. Allows clearing any combination
      of\n\t\t\t\t\t\tbits in the INTENSET register. Writing a 1 to any implemented
      bit position\n\t\t\t\t\t\tcauses the corresponding bit to be cleared."
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: RXRDYCLR
      bit_offset: 0
      bit_width: 1
      description: "Writing 1 clears the corresponding bit in the INTENSET\n\t\t\t\t\t\t\t\tregister."
    - !Field
      name: RESERVED
      bit_offset: 1
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TXRDYCLR
      bit_offset: 2
      bit_width: 1
      description: "Writing 1 clears the corresponding bit in the INTENSET\n\t\t\t\t\t\t\t\tregister."
    - !Field
      name: TXIDLECLR
      bit_offset: 3
      bit_width: 1
      description: "Writing 1 clears the corresponding bit in the INTENSET\n\t\t\t\t\t\t\t\tregister."
    - !Field
      name: RESERVED
      bit_offset: 4
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: DELTACTSCLR
      bit_offset: 5
      bit_width: 1
      description: "Writing 1 clears the corresponding bit in the INTENSET\n\t\t\t\t\t\t\t\tregister."
    - !Field
      name: TXDISCLR
      bit_offset: 6
      bit_width: 1
      description: "Writing 1 clears the corresponding bit in the INTENSET\n\t\t\t\t\t\t\t\tregister."
    - !Field
      name: RESERVED
      bit_offset: 7
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: OVERRUNCLR
      bit_offset: 8
      bit_width: 1
      description: "Writing 1 clears the corresponding bit in the INTENSET\n\t\t\t\t\t\t\t\tregister."
    - !Field
      name: RESERVED
      bit_offset: 9
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: DELTARXBRKCLR
      bit_offset: 11
      bit_width: 1
      description: "Writing 1 clears the corresponding bit in the INTENSET\n\t\t\t\t\t\t\t\tregister."
    - !Field
      name: STARTCLR
      bit_offset: 12
      bit_width: 1
      description: "Writing 1 clears the corresponding bit in the INTENSET\n\t\t\t\t\t\t\t\tregister."
    - !Field
      name: FRAMERRCLR
      bit_offset: 13
      bit_width: 1
      description: "Writing 1 clears the corresponding bit in the INTENSET\n\t\t\t\t\t\t\t\tregister."
    - !Field
      name: PARITYERRCLR
      bit_offset: 14
      bit_width: 1
      description: "Writing 1 clears the corresponding bit in the INTENSET\n\t\t\t\t\t\t\t\tregister."
    - !Field
      name: RXNOISECLR
      bit_offset: 15
      bit_width: 1
      description: "Writing 1 clears the corresponding bit in the INTENSET\n\t\t\t\t\t\t\t\tregister."
    - !Field
      name: ABERRCLR
      bit_offset: 16
      bit_width: 1
      description: "Writing 1 clears the corresponding bit in the INTENSET\n\t\t\t\t\t\t\t\tregister."
    - !Field
      name: RESERVED
      bit_offset: 17
      bit_width: 15
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: RXDAT
    addr: 0x4008c014
    size_bits: 32
    description: "Receiver Data register. Contains the last character\n\t\t\t\t\t\treceived."
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 9
      description: "The USART Receiver Data register contains the next received\n\t\t\t\t\t\t\t\tcharacter.
        The number of bits that are relevant depends on the USART\n\t\t\t\t\t\t\t\tconfiguration
        settings."
    - !Field
      name: RESERVED
      bit_offset: 9
      bit_width: 23
      description: "Reserved, the value read from a reserved bit is not\n\t\t\t\t\t\t\t\tdefined."
  - !Register
    name: RXDATSTAT
    addr: 0x4008c018
    size_bits: 32
    description: "Receiver Data with Status register. Combines the last character\n\t\t\t\t\t\treceived
      with the current USART receive status. Allows DMA or software to\n\t\t\t\t\t\trecover
      incoming data and status together."
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 9
      description: "The USART Receiver Data register contains the next received\n\t\t\t\t\t\t\t\tcharacter.
        The number of bits that are relevant depends on the USART\n\t\t\t\t\t\t\t\tconfiguration
        settings."
    - !Field
      name: RESERVED
      bit_offset: 9
      bit_width: 4
      description: "Reserved, the value read from a reserved bit is not\n\t\t\t\t\t\t\t\tdefined."
    - !Field
      name: FRAMERR
      bit_offset: 13
      bit_width: 1
      description: "Framing Error status flag. This bit is valid when there is\n\t\t\t\t\t\t\t\ta
        character to be read in the RXDAT register and reflects the status\n\t\t\t\t\t\t\t\tof
        that character. This bit will set when the character in RXDAT was\n\t\t\t\t\t\t\t\treceived
        with a missing stop bit at the expected location. This\n\t\t\t\t\t\t\t\tcould
        be an indication of a baud rate or configuration mismatch with\n\t\t\t\t\t\t\t\tthe
        transmitting source."
    - !Field
      name: PARITYERR
      bit_offset: 14
      bit_width: 1
      description: "Parity Error status flag. This bit is valid when there is a\n\t\t\t\t\t\t\t\tcharacter
        to be read in the RXDAT register and reflects the status\n\t\t\t\t\t\t\t\tof
        that character. This bit will be set when a parity error is\n\t\t\t\t\t\t\t\tdetected
        in a received character."
    - !Field
      name: RXNOISE
      bit_offset: 15
      bit_width: 1
      description: "Received Noise flag. See description of the RxNoiseInt bit\n\t\t\t\t\t\t\t\tin
        Table 311."
    - !Field
      name: RESERVED
      bit_offset: 16
      bit_width: 16
      description: "Reserved, the value read from a reserved bit is not\n\t\t\t\t\t\t\t\tdefined."
  - !Register
    name: TXDAT
    addr: 0x4008c01c
    size_bits: 32
    description: "Transmit Data register. Data to be transmitted is written\n\t\t\t\t\t\there."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 9
      description: "Writing to the USART Transmit Data Register causes the data\n\t\t\t\t\t\t\t\tto
        be transmitted as soon as the transmit shift register is\n\t\t\t\t\t\t\t\tavailable
        and any conditions for transmitting data are met: CTS low\n\t\t\t\t\t\t\t\t(if
        CTSEN bit = 1), TXDIS bit = 0."
    - !Field
      name: RESERVED
      bit_offset: 9
      bit_width: 23
      description: Reserved. Only zero should be written.
  - !Register
    name: BRG
    addr: 0x4008c020
    size_bits: 32
    description: "Baud Rate Generator register. 16-bit integer baud rate divisor\n\t\t\t\t\t\tvalue."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BRGVAL
      bit_offset: 0
      bit_width: 16
      description: "This value is used to divide the USART input clock to\n\t\t\t\t\t\t\t\tdetermine
        the baud rate, based on the input clock from the FRG. 0 =\n\t\t\t\t\t\t\t\tThe
        FRG clock is used directly by the USART function. 1 = The FRG\n\t\t\t\t\t\t\t\tclock
        is divided by 2 before use by the USART function. 2 = The FRG\n\t\t\t\t\t\t\t\tclock
        is divided by 3 before use by the USART function. ... 0xFFFF =\n\t\t\t\t\t\t\t\tThe
        FRG clock is divided by 65,536 before use by the USART\n\t\t\t\t\t\t\t\tfunction."
    - !Field
      name: RESERVED
      bit_offset: 16
      bit_width: 16
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: INTSTAT
    addr: 0x4008c024
    size_bits: 32
    description: "Interrupt status register. Reflects interrupts that are currently\n\t\t\t\t\t\tenabled."
    read_allowed: true
    write_allowed: false
    reset_value: 0x5
    fields:
    - !Field
      name: RXRDY
      bit_offset: 0
      bit_width: 1
      description: Receiver Ready flag.
    - !Field
      name: RESERVED
      bit_offset: 1
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TXRDY
      bit_offset: 2
      bit_width: 1
      description: Transmitter Ready flag.
    - !Field
      name: TXIDLE
      bit_offset: 3
      bit_width: 1
      description: Transmitter Idle status.
    - !Field
      name: RESERVED
      bit_offset: 4
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: DELTACTS
      bit_offset: 5
      bit_width: 1
      description: "This bit is set when a change in the state of the CTS input\n\t\t\t\t\t\t\t\tis
        detected."
    - !Field
      name: TXDISINT
      bit_offset: 6
      bit_width: 1
      description: Transmitter Disabled Interrupt flag.
    - !Field
      name: RESERVED
      bit_offset: 7
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: OVERRUNINT
      bit_offset: 8
      bit_width: 1
      description: Overrun Error interrupt flag.
    - !Field
      name: RESERVED
      bit_offset: 9
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: DELTARXBRK
      bit_offset: 11
      bit_width: 1
      description: "This bit is set when a change in the state of receiver\n\t\t\t\t\t\t\t\tbreak
        detection occurs."
    - !Field
      name: START
      bit_offset: 12
      bit_width: 1
      description: "This bit is set when a start is detected on the receiver\n\t\t\t\t\t\t\t\tinput."
    - !Field
      name: FRAMERRINT
      bit_offset: 13
      bit_width: 1
      description: Framing Error interrupt flag.
    - !Field
      name: PARITYERRINT
      bit_offset: 14
      bit_width: 1
      description: Parity Error interrupt flag.
    - !Field
      name: RXNOISEINT
      bit_offset: 15
      bit_width: 1
      description: Received Noise interrupt flag.
    - !Field
      name: ABERRINT
      bit_offset: 16
      bit_width: 1
      description: Auto baud Error Interrupt flag.
    - !Field
      name: RESERVED
      bit_offset: 17
      bit_width: 15
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: OSR
    addr: 0x4008c028
    size_bits: 32
    description: "Oversample selection register for asynchronous\n\t\t\t\t\t\tcommunication."
    read_allowed: true
    write_allowed: true
    reset_value: 0xf
    fields:
    - !Field
      name: OSRVAL
      bit_offset: 0
      bit_width: 4
      description: "Oversample Selection Value. 0 to 3 = not supported 0x4 = 5\n\t\t\t\t\t\t\t\tperipheral
        clocks are used to transmit and receive each data bit.\n\t\t\t\t\t\t\t\t0x5
        = 6 peripheral clocks are used to transmit and receive each data\n\t\t\t\t\t\t\t\tbit.
        ... 0xF= 16 peripheral clocks are used to transmit and receive\n\t\t\t\t\t\t\t\teach
        data bit."
    - !Field
      name: RESERVED
      bit_offset: 4
      bit_width: 28
      description: "Reserved, the value read from a reserved bit is not\n\t\t\t\t\t\t\t\tdefined."
  - !Register
    name: ADDR
    addr: 0x4008c02c
    size_bits: 32
    description: Address register for automatic address matching.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADDRESS
      bit_offset: 0
      bit_width: 8
      description: "8-bit address used with automatic address matching. Used\n\t\t\t\t\t\t\t\twhen
        address detection is enabled (ADDRDET in CTL = 1) and automatic\n\t\t\t\t\t\t\t\taddress
        matching is enabled (AUTOADDR in CFG = 1)."
    - !Field
      name: RESERVED
      bit_offset: 8
      bit_width: 24
      description: "Reserved, the value read from a reserved bit is not\n\t\t\t\t\t\t\t\tdefined."
- !Module
  name: USART3
  description: USART3
  base_addr: 0x40090000
  size: 0x30
  registers:
  - !Register
    name: CFG
    addr: 0x40090000
    size_bits: 32
    description: "USART Configuration register. Basic USART configuration settings\n\t\t\t\t\t\tthat
      typically are not changed during operation."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ENABLE
      bit_offset: 0
      bit_width: 1
      description: USART Enable.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: RESERVED
      bit_offset: 1
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: DATALEN
      bit_offset: 2
      bit_width: 2
      description: Selects the data size for the USART.
      enum_values:
        0: 7_BIT_DATA_LENGTH
        1: 8_BIT_DATA_LENGTH
        2: 9_BIT_DATA_LENGTH
        3: RESERVED
    - !Field
      name: PARITYSEL
      bit_offset: 4
      bit_width: 2
      description: "Selects what type of parity is used by the\n\t\t\t\t\t\t\t\tUSART."
      enum_values:
        0: NO_PARITY
        1: RESERVED
        2: EVEN_PARITY
        3: ODD_PARITY
    - !Field
      name: STOPLEN
      bit_offset: 6
      bit_width: 1
      description: "Number of stop bits appended to transmitted data. Only a\n\t\t\t\t\t\t\t\tsingle
        stop bit is required for received data."
      enum_values:
        0: 1_STOP_BIT
        1: 2_STOP_BITS
    - !Field
      name: MODE32K
      bit_offset: 7
      bit_width: 1
      description: Selects standard or 32 kHz clocking mode.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: LINMODE
      bit_offset: 8
      bit_width: 1
      description: LIN break mode enable.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: CTSEN
      bit_offset: 9
      bit_width: 1
      description: "CTS Enable. Determines whether CTS is used for flow\n\t\t\t\t\t\t\t\tcontrol.
        CTS can be from the input pin, or from the USART's own RTS\n\t\t\t\t\t\t\t\tif
        loopback mode is enabled."
      enum_values:
        0: NO_FLOW_CONTROL
        1: FLOW_CONTROL_ENABLED
    - !Field
      name: RESERVED
      bit_offset: 10
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SYNCEN
      bit_offset: 11
      bit_width: 1
      description: "Selects synchronous or asynchronous\n\t\t\t\t\t\t\t\toperation."
      enum_values:
        0: ASYNCHRONOUS_MODE
        1: SYNCHRONOUS_MODE
    - !Field
      name: CLKPOL
      bit_offset: 12
      bit_width: 1
      description: "Selects the clock polarity and sampling edge of received\n\t\t\t\t\t\t\t\tdata
        in synchronous mode."
      enum_values:
        0: FALLING_EDGE
        1: RISING_EDGE
    - !Field
      name: RESERVED
      bit_offset: 13
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SYNCMST
      bit_offset: 14
      bit_width: 1
      description: Synchronous mode Master select.
      enum_values:
        0: SLAVE
        1: MASTER
    - !Field
      name: LOOP
      bit_offset: 15
      bit_width: 1
      description: Selects data loopback mode.
      enum_values:
        0: NORMAL_OPERATION
        1: LOOPBACK_MODE
    - !Field
      name: IOMODE
      bit_offset: 16
      bit_width: 1
      description: I/O output mode.
      enum_values:
        0: STANDARD
        1: IRDA
    - !Field
      name: RESERVED
      bit_offset: 17
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: OETA
      bit_offset: 18
      bit_width: 1
      description: "Output Enable Turnaround time enable for RS-485\n\t\t\t\t\t\t\t\toperation."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: AUTOADDR
      bit_offset: 19
      bit_width: 1
      description: Automatic Address matching enable.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: OESEL
      bit_offset: 20
      bit_width: 1
      description: Output Enable Select.
      enum_values:
        0: STANDARD
        1: RS_485
    - !Field
      name: OEPOL
      bit_offset: 21
      bit_width: 1
      description: Output Enable Polarity.
      enum_values:
        0: LOW
        1: HIGH
    - !Field
      name: RXPOL
      bit_offset: 22
      bit_width: 1
      description: Receive data polarity.
      enum_values:
        0: STANDARD
        1: INVERTED
    - !Field
      name: TXPOL
      bit_offset: 23
      bit_width: 1
      description: Transmit data polarity.
      enum_values:
        0: STANDARD
        1: INVERTED
    - !Field
      name: RESERVED
      bit_offset: 24
      bit_width: 8
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: CTL
    addr: 0x40090004
    size_bits: 32
    description: "USART Control register. USART control settings that are more likely\n\t\t\t\t\t\tto
      change during operation."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RESERVED
      bit_offset: 0
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TXBRKEN
      bit_offset: 1
      bit_width: 1
      description: Break Enable.
      enum_values:
        0: NORMAL_OPERATION
        1: CONTINUOUS_BREAK
    - !Field
      name: ADDRDET
      bit_offset: 2
      bit_width: 1
      description: Enable address detect mode.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: RESERVED
      bit_offset: 3
      bit_width: 3
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TXDIS
      bit_offset: 6
      bit_width: 1
      description: Transmit Disable.
      enum_values:
        0: NOT_DISABLED
        1: DISABLED
    - !Field
      name: RESERVED
      bit_offset: 7
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: CC
      bit_offset: 8
      bit_width: 1
      description: "Continuous Clock generation. By default, SCLK is only\n\t\t\t\t\t\t\t\toutput
        while data is being transmitted in synchronous\n\t\t\t\t\t\t\t\tmode."
      enum_values:
        0: CLOCK_ON_CHARACTER
        1: CONTINUOUS_CLOCK
    - !Field
      name: CLRCCONRX
      bit_offset: 9
      bit_width: 1
      description: Clear Continuous Clock.
      enum_values:
        0: NO_EFFECT
        1: AUTO_CLEAR
    - !Field
      name: RESERVED
      bit_offset: 10
      bit_width: 6
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: AUTOBAUD
      bit_offset: 16
      bit_width: 1
      description: Autobaud enable.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: RESERVED
      bit_offset: 17
      bit_width: 15
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: STAT
    addr: 0x40090008
    size_bits: 32
    description: "USART Status register. The complete status value can be read here.\n\t\t\t\t\t\tWriting
      ones clears some bits in the register. Some bits can be cleared by\n\t\t\t\t\t\twriting
      a 1 to them."
    read_allowed: true
    write_allowed: true
    reset_value: 0xe
    fields:
    - !Field
      name: RXRDY
      bit_offset: 0
      bit_width: 1
      description: "Receiver Ready flag. When 1, indicates that data is\n\t\t\t\t\t\t\t\tavailable
        to be read from the receiver buffer. Cleared after a read\n\t\t\t\t\t\t\t\tof
        the RXDAT or RXDATSTAT registers."
    - !Field
      name: RXIDLE
      bit_offset: 1
      bit_width: 1
      description: "Receiver Idle. When 0, indicates that the receiver is\n\t\t\t\t\t\t\t\tcurrently
        in the process of receiving data. When 1, indicates that\n\t\t\t\t\t\t\t\tthe
        receiver is not currently in the process of receiving\n\t\t\t\t\t\t\t\tdata."
    - !Field
      name: TXRDY
      bit_offset: 2
      bit_width: 1
      description: "Transmitter Ready flag. When 1, this bit indicates that\n\t\t\t\t\t\t\t\tdata
        may be written to the transmit buffer. Previous data may still\n\t\t\t\t\t\t\t\tbe
        in the process of being transmitted. Cleared when data is written\n\t\t\t\t\t\t\t\tto
        TXDAT. Set when the data is moved from the transmit buffer to the\n\t\t\t\t\t\t\t\ttransmit
        shift register."
    - !Field
      name: TXIDLE
      bit_offset: 3
      bit_width: 1
      description: "Transmitter Idle. When 0, indicates that the transmitter is\n\t\t\t\t\t\t\t\tcurrently
        in the process of sending data.When 1, indicate that the\n\t\t\t\t\t\t\t\ttransmitter
        is not currently in the process of sending\n\t\t\t\t\t\t\t\tdata."
    - !Field
      name: CTS
      bit_offset: 4
      bit_width: 1
      description: "This bit reflects the current state of the CTS signal,\n\t\t\t\t\t\t\t\tregardless
        of the setting of the CTSEN bit in the CFG register. This\n\t\t\t\t\t\t\t\twill
        be the value of the CTS input pin unless loopback mode is\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: DELTACTS
      bit_offset: 5
      bit_width: 1
      description: "This bit is set when a change in the state is detected for\n\t\t\t\t\t\t\t\tthe
        CTS flag above. This bit is cleared by software."
    - !Field
      name: TXDISSTAT
      bit_offset: 6
      bit_width: 1
      description: "Transmitter Disabled Status flag. When 1, this bit\n\t\t\t\t\t\t\t\tindicates
        that the USART transmitter is fully idle after being\n\t\t\t\t\t\t\t\tdisabled
        via the TXDIS bit in the CFG register (TXDIS =\n\t\t\t\t\t\t\t\t1)."
    - !Field
      name: RESERVED
      bit_offset: 7
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: OVERRUNINT
      bit_offset: 8
      bit_width: 1
      description: "Overrun Error interrupt flag. This flag is set when a new\n\t\t\t\t\t\t\t\tcharacter
        is received while the receiver buffer is still in use. If\n\t\t\t\t\t\t\t\tthis
        occurs, the newly received character in the shift register is\n\t\t\t\t\t\t\t\tlost."
    - !Field
      name: RESERVED
      bit_offset: 9
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: RXBRK
      bit_offset: 10
      bit_width: 1
      description: "Received Break. This bit reflects the current state of the\n\t\t\t\t\t\t\t\treceiver
        break detection logic. It is set when the Un_RXD pin\n\t\t\t\t\t\t\t\tremains
        low for 16 bit times. Note that FRAMERRINT will also be set\n\t\t\t\t\t\t\t\twhen
        this condition occurs because the stop bit(s) for the character\n\t\t\t\t\t\t\t\twould
        be missing. RXBRK is cleared when the Un_RXD pin goes\n\t\t\t\t\t\t\t\thigh."
    - !Field
      name: DELTARXBRK
      bit_offset: 11
      bit_width: 1
      description: "This bit is set when a change in the state of receiver\n\t\t\t\t\t\t\t\tbreak
        detection occurs. Cleared by software."
    - !Field
      name: START
      bit_offset: 12
      bit_width: 1
      description: "This bit is set when a start is detected on the receiver\n\t\t\t\t\t\t\t\tinput.
        Its purpose is primarily to allow wake-up from Deep-sleep or\n\t\t\t\t\t\t\t\tPower-down
        mode immediately when a start is detected. Cleared by\n\t\t\t\t\t\t\t\tsoftware."
    - !Field
      name: FRAMERRINT
      bit_offset: 13
      bit_width: 1
      description: "Framing Error interrupt flag. This flag is set when a\n\t\t\t\t\t\t\t\tcharacter
        is received with a missing stop bit at the expected\n\t\t\t\t\t\t\t\tlocation.
        This could be an indication of a baud rate or\n\t\t\t\t\t\t\t\tconfiguration
        mismatch with the transmitting source."
    - !Field
      name: PARITYERRINT
      bit_offset: 14
      bit_width: 1
      description: "Parity Error interrupt flag. This flag is set when a parity\n\t\t\t\t\t\t\t\terror
        is detected in a received character.."
    - !Field
      name: RXNOISEINT
      bit_offset: 15
      bit_width: 1
      description: "Received Noise interrupt flag. Three samples of received\n\t\t\t\t\t\t\t\tdata
        are taken in order to determine the value of each received data\n\t\t\t\t\t\t\t\tbit,
        except in synchronous mode. This acts as a noise filter if one\n\t\t\t\t\t\t\t\tsample
        disagrees. This flag is set when a received data bit contains\n\t\t\t\t\t\t\t\tone
        disagreeing sample. This could indicate line noise, a baud rate\n\t\t\t\t\t\t\t\tor
        character format mismatch, or loss of synchronization during data\n\t\t\t\t\t\t\t\treception."
    - !Field
      name: ABERR
      bit_offset: 16
      bit_width: 1
      description: "Auto baud Error. An auto baud error can occur if the BRG\n\t\t\t\t\t\t\t\tcounts
        to its limit before the end of the start bit that is being\n\t\t\t\t\t\t\t\tmeasured,
        essentially an auto baud time-out."
    - !Field
      name: RESERVED
      bit_offset: 17
      bit_width: 15
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: INTENSET
    addr: 0x4009000c
    size_bits: 32
    description: "Interrupt Enable read and Set register. Contains an individual\n\t\t\t\t\t\tinterrupt
      enable bit for each potential USART interrupt. A complete value\n\t\t\t\t\t\tmay
      be read from this register. Writing a 1 to any implemented bit position\n\t\t\t\t\t\tcauses
      that bit to be set."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXRDYEN
      bit_offset: 0
      bit_width: 1
      description: "When 1, enables an interrupt when there is a received\n\t\t\t\t\t\t\t\tcharacter
        available to be read from the RXDAT\n\t\t\t\t\t\t\t\tregister."
    - !Field
      name: RESERVED
      bit_offset: 1
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TXRDYEN
      bit_offset: 2
      bit_width: 1
      description: "When 1, enables an interrupt when the TXDAT register is\n\t\t\t\t\t\t\t\tavailable
        to take another character to transmit."
    - !Field
      name: TXIDLEEN
      bit_offset: 3
      bit_width: 1
      description: "When 1, enables an interrupt when the transmitter becomes\n\t\t\t\t\t\t\t\tidle
        (TXIDLE = 1)."
    - !Field
      name: RESERVED
      bit_offset: 4
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: DELTACTSEN
      bit_offset: 5
      bit_width: 1
      description: "When 1, enables an interrupt when there is a change in the\n\t\t\t\t\t\t\t\tstate
        of the CTS input."
    - !Field
      name: TXDISEN
      bit_offset: 6
      bit_width: 1
      description: "When 1, enables an interrupt when the transmitter is fully\n\t\t\t\t\t\t\t\tdisabled
        as indicated by the TXDISINT flag in STAT. See description\n\t\t\t\t\t\t\t\tof
        the TXDISINT bit for details."
    - !Field
      name: RESERVED
      bit_offset: 7
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: OVERRUNEN
      bit_offset: 8
      bit_width: 1
      description: "When 1, enables an interrupt when an overrun error\n\t\t\t\t\t\t\t\toccurred."
    - !Field
      name: RESERVED
      bit_offset: 9
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: DELTARXBRKEN
      bit_offset: 11
      bit_width: 1
      description: "When 1, enables an interrupt when a change of state has\n\t\t\t\t\t\t\t\toccurred
        in the detection of a received break condition (break\n\t\t\t\t\t\t\t\tcondition
        asserted or deasserted)."
    - !Field
      name: STARTEN
      bit_offset: 12
      bit_width: 1
      description: "When 1, enables an interrupt when a received start bit has\n\t\t\t\t\t\t\t\tbeen
        detected."
    - !Field
      name: FRAMERREN
      bit_offset: 13
      bit_width: 1
      description: "When 1, enables an interrupt when a framing error has been\n\t\t\t\t\t\t\t\tdetected."
    - !Field
      name: PARITYERREN
      bit_offset: 14
      bit_width: 1
      description: "When 1, enables an interrupt when a parity error has been\n\t\t\t\t\t\t\t\tdetected."
    - !Field
      name: RXNOISEEN
      bit_offset: 15
      bit_width: 1
      description: "When 1, enables an interrupt when noise is detected. See\n\t\t\t\t\t\t\t\tdescription
        of the RXNOISEINT bit in Table 311."
    - !Field
      name: ABERREN
      bit_offset: 16
      bit_width: 1
      description: "When 1, enables an interrupt when an auto baud error\n\t\t\t\t\t\t\t\toccurs."
    - !Field
      name: RESERVED
      bit_offset: 17
      bit_width: 15
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: INTENCLR
    addr: 0x40090010
    size_bits: 32
    description: "Interrupt Enable Clear register. Allows clearing any combination
      of\n\t\t\t\t\t\tbits in the INTENSET register. Writing a 1 to any implemented
      bit position\n\t\t\t\t\t\tcauses the corresponding bit to be cleared."
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: RXRDYCLR
      bit_offset: 0
      bit_width: 1
      description: "Writing 1 clears the corresponding bit in the INTENSET\n\t\t\t\t\t\t\t\tregister."
    - !Field
      name: RESERVED
      bit_offset: 1
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TXRDYCLR
      bit_offset: 2
      bit_width: 1
      description: "Writing 1 clears the corresponding bit in the INTENSET\n\t\t\t\t\t\t\t\tregister."
    - !Field
      name: TXIDLECLR
      bit_offset: 3
      bit_width: 1
      description: "Writing 1 clears the corresponding bit in the INTENSET\n\t\t\t\t\t\t\t\tregister."
    - !Field
      name: RESERVED
      bit_offset: 4
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: DELTACTSCLR
      bit_offset: 5
      bit_width: 1
      description: "Writing 1 clears the corresponding bit in the INTENSET\n\t\t\t\t\t\t\t\tregister."
    - !Field
      name: TXDISCLR
      bit_offset: 6
      bit_width: 1
      description: "Writing 1 clears the corresponding bit in the INTENSET\n\t\t\t\t\t\t\t\tregister."
    - !Field
      name: RESERVED
      bit_offset: 7
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: OVERRUNCLR
      bit_offset: 8
      bit_width: 1
      description: "Writing 1 clears the corresponding bit in the INTENSET\n\t\t\t\t\t\t\t\tregister."
    - !Field
      name: RESERVED
      bit_offset: 9
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: DELTARXBRKCLR
      bit_offset: 11
      bit_width: 1
      description: "Writing 1 clears the corresponding bit in the INTENSET\n\t\t\t\t\t\t\t\tregister."
    - !Field
      name: STARTCLR
      bit_offset: 12
      bit_width: 1
      description: "Writing 1 clears the corresponding bit in the INTENSET\n\t\t\t\t\t\t\t\tregister."
    - !Field
      name: FRAMERRCLR
      bit_offset: 13
      bit_width: 1
      description: "Writing 1 clears the corresponding bit in the INTENSET\n\t\t\t\t\t\t\t\tregister."
    - !Field
      name: PARITYERRCLR
      bit_offset: 14
      bit_width: 1
      description: "Writing 1 clears the corresponding bit in the INTENSET\n\t\t\t\t\t\t\t\tregister."
    - !Field
      name: RXNOISECLR
      bit_offset: 15
      bit_width: 1
      description: "Writing 1 clears the corresponding bit in the INTENSET\n\t\t\t\t\t\t\t\tregister."
    - !Field
      name: ABERRCLR
      bit_offset: 16
      bit_width: 1
      description: "Writing 1 clears the corresponding bit in the INTENSET\n\t\t\t\t\t\t\t\tregister."
    - !Field
      name: RESERVED
      bit_offset: 17
      bit_width: 15
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: RXDAT
    addr: 0x40090014
    size_bits: 32
    description: "Receiver Data register. Contains the last character\n\t\t\t\t\t\treceived."
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 9
      description: "The USART Receiver Data register contains the next received\n\t\t\t\t\t\t\t\tcharacter.
        The number of bits that are relevant depends on the USART\n\t\t\t\t\t\t\t\tconfiguration
        settings."
    - !Field
      name: RESERVED
      bit_offset: 9
      bit_width: 23
      description: "Reserved, the value read from a reserved bit is not\n\t\t\t\t\t\t\t\tdefined."
  - !Register
    name: RXDATSTAT
    addr: 0x40090018
    size_bits: 32
    description: "Receiver Data with Status register. Combines the last character\n\t\t\t\t\t\treceived
      with the current USART receive status. Allows DMA or software to\n\t\t\t\t\t\trecover
      incoming data and status together."
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 9
      description: "The USART Receiver Data register contains the next received\n\t\t\t\t\t\t\t\tcharacter.
        The number of bits that are relevant depends on the USART\n\t\t\t\t\t\t\t\tconfiguration
        settings."
    - !Field
      name: RESERVED
      bit_offset: 9
      bit_width: 4
      description: "Reserved, the value read from a reserved bit is not\n\t\t\t\t\t\t\t\tdefined."
    - !Field
      name: FRAMERR
      bit_offset: 13
      bit_width: 1
      description: "Framing Error status flag. This bit is valid when there is\n\t\t\t\t\t\t\t\ta
        character to be read in the RXDAT register and reflects the status\n\t\t\t\t\t\t\t\tof
        that character. This bit will set when the character in RXDAT was\n\t\t\t\t\t\t\t\treceived
        with a missing stop bit at the expected location. This\n\t\t\t\t\t\t\t\tcould
        be an indication of a baud rate or configuration mismatch with\n\t\t\t\t\t\t\t\tthe
        transmitting source."
    - !Field
      name: PARITYERR
      bit_offset: 14
      bit_width: 1
      description: "Parity Error status flag. This bit is valid when there is a\n\t\t\t\t\t\t\t\tcharacter
        to be read in the RXDAT register and reflects the status\n\t\t\t\t\t\t\t\tof
        that character. This bit will be set when a parity error is\n\t\t\t\t\t\t\t\tdetected
        in a received character."
    - !Field
      name: RXNOISE
      bit_offset: 15
      bit_width: 1
      description: "Received Noise flag. See description of the RxNoiseInt bit\n\t\t\t\t\t\t\t\tin
        Table 311."
    - !Field
      name: RESERVED
      bit_offset: 16
      bit_width: 16
      description: "Reserved, the value read from a reserved bit is not\n\t\t\t\t\t\t\t\tdefined."
  - !Register
    name: TXDAT
    addr: 0x4009001c
    size_bits: 32
    description: "Transmit Data register. Data to be transmitted is written\n\t\t\t\t\t\there."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 9
      description: "Writing to the USART Transmit Data Register causes the data\n\t\t\t\t\t\t\t\tto
        be transmitted as soon as the transmit shift register is\n\t\t\t\t\t\t\t\tavailable
        and any conditions for transmitting data are met: CTS low\n\t\t\t\t\t\t\t\t(if
        CTSEN bit = 1), TXDIS bit = 0."
    - !Field
      name: RESERVED
      bit_offset: 9
      bit_width: 23
      description: Reserved. Only zero should be written.
  - !Register
    name: BRG
    addr: 0x40090020
    size_bits: 32
    description: "Baud Rate Generator register. 16-bit integer baud rate divisor\n\t\t\t\t\t\tvalue."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BRGVAL
      bit_offset: 0
      bit_width: 16
      description: "This value is used to divide the USART input clock to\n\t\t\t\t\t\t\t\tdetermine
        the baud rate, based on the input clock from the FRG. 0 =\n\t\t\t\t\t\t\t\tThe
        FRG clock is used directly by the USART function. 1 = The FRG\n\t\t\t\t\t\t\t\tclock
        is divided by 2 before use by the USART function. 2 = The FRG\n\t\t\t\t\t\t\t\tclock
        is divided by 3 before use by the USART function. ... 0xFFFF =\n\t\t\t\t\t\t\t\tThe
        FRG clock is divided by 65,536 before use by the USART\n\t\t\t\t\t\t\t\tfunction."
    - !Field
      name: RESERVED
      bit_offset: 16
      bit_width: 16
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: INTSTAT
    addr: 0x40090024
    size_bits: 32
    description: "Interrupt status register. Reflects interrupts that are currently\n\t\t\t\t\t\tenabled."
    read_allowed: true
    write_allowed: false
    reset_value: 0x5
    fields:
    - !Field
      name: RXRDY
      bit_offset: 0
      bit_width: 1
      description: Receiver Ready flag.
    - !Field
      name: RESERVED
      bit_offset: 1
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TXRDY
      bit_offset: 2
      bit_width: 1
      description: Transmitter Ready flag.
    - !Field
      name: TXIDLE
      bit_offset: 3
      bit_width: 1
      description: Transmitter Idle status.
    - !Field
      name: RESERVED
      bit_offset: 4
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: DELTACTS
      bit_offset: 5
      bit_width: 1
      description: "This bit is set when a change in the state of the CTS input\n\t\t\t\t\t\t\t\tis
        detected."
    - !Field
      name: TXDISINT
      bit_offset: 6
      bit_width: 1
      description: Transmitter Disabled Interrupt flag.
    - !Field
      name: RESERVED
      bit_offset: 7
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: OVERRUNINT
      bit_offset: 8
      bit_width: 1
      description: Overrun Error interrupt flag.
    - !Field
      name: RESERVED
      bit_offset: 9
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: DELTARXBRK
      bit_offset: 11
      bit_width: 1
      description: "This bit is set when a change in the state of receiver\n\t\t\t\t\t\t\t\tbreak
        detection occurs."
    - !Field
      name: START
      bit_offset: 12
      bit_width: 1
      description: "This bit is set when a start is detected on the receiver\n\t\t\t\t\t\t\t\tinput."
    - !Field
      name: FRAMERRINT
      bit_offset: 13
      bit_width: 1
      description: Framing Error interrupt flag.
    - !Field
      name: PARITYERRINT
      bit_offset: 14
      bit_width: 1
      description: Parity Error interrupt flag.
    - !Field
      name: RXNOISEINT
      bit_offset: 15
      bit_width: 1
      description: Received Noise interrupt flag.
    - !Field
      name: ABERRINT
      bit_offset: 16
      bit_width: 1
      description: Auto baud Error Interrupt flag.
    - !Field
      name: RESERVED
      bit_offset: 17
      bit_width: 15
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: OSR
    addr: 0x40090028
    size_bits: 32
    description: "Oversample selection register for asynchronous\n\t\t\t\t\t\tcommunication."
    read_allowed: true
    write_allowed: true
    reset_value: 0xf
    fields:
    - !Field
      name: OSRVAL
      bit_offset: 0
      bit_width: 4
      description: "Oversample Selection Value. 0 to 3 = not supported 0x4 = 5\n\t\t\t\t\t\t\t\tperipheral
        clocks are used to transmit and receive each data bit.\n\t\t\t\t\t\t\t\t0x5
        = 6 peripheral clocks are used to transmit and receive each data\n\t\t\t\t\t\t\t\tbit.
        ... 0xF= 16 peripheral clocks are used to transmit and receive\n\t\t\t\t\t\t\t\teach
        data bit."
    - !Field
      name: RESERVED
      bit_offset: 4
      bit_width: 28
      description: "Reserved, the value read from a reserved bit is not\n\t\t\t\t\t\t\t\tdefined."
  - !Register
    name: ADDR
    addr: 0x4009002c
    size_bits: 32
    description: Address register for automatic address matching.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADDRESS
      bit_offset: 0
      bit_width: 8
      description: "8-bit address used with automatic address matching. Used\n\t\t\t\t\t\t\t\twhen
        address detection is enabled (ADDRDET in CTL = 1) and automatic\n\t\t\t\t\t\t\t\taddress
        matching is enabled (AUTOADDR in CFG = 1)."
    - !Field
      name: RESERVED
      bit_offset: 8
      bit_width: 24
      description: "Reserved, the value read from a reserved bit is not\n\t\t\t\t\t\t\t\tdefined."
- !Module
  name: I2C0
  description: I2C-bus interface 0
  base_addr: 0x40094000
  size: 0x84
  registers:
  - !Register
    name: CFG
    addr: 0x40094000
    size_bits: 32
    description: Configuration for shared functions.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MSTEN
      bit_offset: 0
      bit_width: 1
      description: "Master Enable. When disabled, configurations settings for\n\t\t\t\t\t\t\t\tthe
        Master function are not changed, but the Master function is\n\t\t\t\t\t\t\t\tinternally
        reset."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: SLVEN
      bit_offset: 1
      bit_width: 1
      description: "Slave Enable. When disabled, configurations settings for\n\t\t\t\t\t\t\t\tthe
        Slave function are not changed, but the Slave function is\n\t\t\t\t\t\t\t\tinternally
        reset."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: MONEN
      bit_offset: 2
      bit_width: 1
      description: "Monitor Enable. When disabled, configurations settings for\n\t\t\t\t\t\t\t\tthe
        Monitor function are not changed, but the Monitor function is\n\t\t\t\t\t\t\t\tinternally
        reset."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: TIMEOUTEN
      bit_offset: 3
      bit_width: 1
      description: "I2C bus Time-out Enable. When disabled, the time-out\n\t\t\t\t\t\t\t\tfunction
        is internally reset."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: MONCLKSTR
      bit_offset: 4
      bit_width: 1
      description: Monitor function Clock Stretching.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: HSCAPABLE
      bit_offset: 5
      bit_width: 1
      description: "High-speed mode Capable enable. Since High Speed mode\n\t\t\t\t\t\t\t\talters
        the way I2C pins drive and filter, as well as the timing for\n\t\t\t\t\t\t\t\tcertain
        I2C signalling, enabling High-speed mode applies to all\n\t\t\t\t\t\t\t\tfunctions:
        master, slave, and monitor."
      enum_values:
        0: FAST_MODE_PLUS
        1: HIGH_SPEED
    - !Field
      name: RESERVED
      bit_offset: 6
      bit_width: 26
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: STAT
    addr: 0x40094004
    size_bits: 32
    description: "Status register for Master, Slave, and Monitor\n\t\t\t\t\t\tfunctions."
    read_allowed: true
    write_allowed: true
    reset_value: 0x801
    fields:
    - !Field
      name: MSTPENDING
      bit_offset: 0
      bit_width: 1
      description: "Master Pending. Indicates that the Master is waiting to\n\t\t\t\t\t\t\t\tcontinue
        communication on the I2C-bus (pending) or is idle. When the\n\t\t\t\t\t\t\t\tmaster
        is pending, the MSTSTATE bits indicate what type of software\n\t\t\t\t\t\t\t\tservice
        if any the master expects. This flag will cause an interrupt\n\t\t\t\t\t\t\t\twhen
        set if, enabled via the INTENSET register. The MSTPENDING flag\n\t\t\t\t\t\t\t\tis
        not set when the DMA is handling an event (if the MSTDMA bit in\n\t\t\t\t\t\t\t\tthe
        MSTCTL register is set). If the master is in the idle state, and\n\t\t\t\t\t\t\t\tno
        communication is needed, mask this interrupt."
      enum_values:
        0: IN_PROGRESS
        1: PENDING
    - !Field
      name: MSTSTATE
      bit_offset: 1
      bit_width: 3
      description: "Master State code. The master state code reflects the\n\t\t\t\t\t\t\t\tmaster
        state when the MSTPENDING bit is set, that is the master is\n\t\t\t\t\t\t\t\tpending
        or in the idle state. Each value of this field indicates a\n\t\t\t\t\t\t\t\tspecific
        required service for the Master function. All other values\n\t\t\t\t\t\t\t\tare
        reserved. See Table 346 for details of state values and\n\t\t\t\t\t\t\t\tappropriate
        responses."
      enum_values:
        0: IDLE
        1: RECEIVE_READY
        2: TRANSMIT_READY
        3: NACK_ADDRESS
        4: NACK_DATA
    - !Field
      name: MSTARBLOSS
      bit_offset: 4
      bit_width: 1
      description: "Master Arbitration Loss flag. This flag can be cleared by\n\t\t\t\t\t\t\t\tsoftware
        writing a 1 to this bit. It is also cleared automatically a\n\t\t\t\t\t\t\t\t1
        is written to MSTCONTINUE."
      enum_values:
        0: NO_ARBITRATION_LOSS
        1: ARBITRATION_LOSS
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: MSTSTSTPERR
      bit_offset: 6
      bit_width: 1
      description: "Master Start/Stop Error flag. This flag can be cleared by\n\t\t\t\t\t\t\t\tsoftware
        writing a 1 to this bit. It is also cleared automatically a\n\t\t\t\t\t\t\t\t1
        is written to MSTCONTINUE."
      enum_values:
        0: NO_STARTSTOP_ERROR
        1: THE_MASTER_FUNCTION
    - !Field
      name: RESERVED
      bit_offset: 7
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SLVPENDING
      bit_offset: 8
      bit_width: 1
      description: "Slave Pending. Indicates that the Slave function is waiting\n\t\t\t\t\t\t\t\tto
        continue communication on the I2C-bus and needs software service.\n\t\t\t\t\t\t\t\tThis
        flag will cause an interrupt when set if enabled via INTENSET.\n\t\t\t\t\t\t\t\tThe
        SLVPENDING flag is not set when the DMA is handling an event (if\n\t\t\t\t\t\t\t\tthe
        SLVDMA bit in the SLVCTL register is set). The SLVPENDING flag\n\t\t\t\t\t\t\t\tis
        read-only and is automatically cleared when a 1 is written to the\n\t\t\t\t\t\t\t\tSLVCONTINUE
        bit in the MSTCTL register. The point in time when\n\t\t\t\t\t\t\t\tSlvPending
        is set depends on whether the I2C block is in HSCAPABLE\n\t\t\t\t\t\t\t\tmode.
        See Section 23.7.1.2.2. When the I2C block is configured to be\n\t\t\t\t\t\t\t\tHSCAPABLE,
        HS master codes are detected automatically. Due to the\n\t\t\t\t\t\t\t\trequirements
        of the HS I2C specification, slave addresses must also\n\t\t\t\t\t\t\t\tbe
        detected automatically, since the address must be acknowledged\n\t\t\t\t\t\t\t\tbefore
        the clock can be stretched."
      enum_values:
        0: IN_PROGRESS
        1: PENDING
    - !Field
      name: SLVSTATE
      bit_offset: 9
      bit_width: 2
      description: "Slave State code. Each value of this field indicates a\n\t\t\t\t\t\t\t\tspecific
        required service for the Slave function. All other values\n\t\t\t\t\t\t\t\tare
        reserved. See Table 347 for state values and\n\t\t\t\t\t\t\t\tactions."
      enum_values:
        0: SLAVE_ADDRESS
        1: SLAVE_RECEIVE
        2: SLAVE_TRANSMIT
    - !Field
      name: SLVNOTSTR
      bit_offset: 11
      bit_width: 1
      description: "Slave Not Stretching. Indicates when the slave function is\n\t\t\t\t\t\t\t\tstretching
        the I2C clock. This is needed in order to gracefully\n\t\t\t\t\t\t\t\tinvoke
        Deep Sleep or Power-down modes during slave operation. This\n\t\t\t\t\t\t\t\tread-only
        flag reflects the slave function status in real\n\t\t\t\t\t\t\t\ttime."
      enum_values:
        0: STRETCHING
        1: NOT_STRETCHING
    - !Field
      name: SLVIDX
      bit_offset: 12
      bit_width: 2
      description: "Slave address match Index. This field is valid when the I2C\n\t\t\t\t\t\t\t\tslave
        function has been selected by receiving an address that\n\t\t\t\t\t\t\t\tmatches
        one of the slave addresses defined by any enabled slave\n\t\t\t\t\t\t\t\taddress
        registers, and provides an identification of the address\n\t\t\t\t\t\t\t\tthat
        was matched. It is possible that more than one address could be\n\t\t\t\t\t\t\t\tmatched,
        but only one match can be reported here."
      enum_values:
        0: ADDRESS_0
        1: ADDRESS_1
        2: ADDRESS_2
        3: ADDRESS_3
    - !Field
      name: SLVSEL
      bit_offset: 14
      bit_width: 1
      description: "Slave selected flag. SLVSEL is set after an address match\n\t\t\t\t\t\t\t\twhen
        software tells the Slave function to acknowledge the address.\n\t\t\t\t\t\t\t\tIt
        is cleared when another address cycle presents an address that\n\t\t\t\t\t\t\t\tdoes
        not match an enabled address on the Slave function, when slave\n\t\t\t\t\t\t\t\tsoftware
        decides to NACK a matched address, or when there is a Stop\n\t\t\t\t\t\t\t\tdetected
        on the bus. SLVSEL is not cleared if software NACKs\n\t\t\t\t\t\t\t\tdata."
      enum_values:
        0: NOT_SELECTED
        1: SELECTED
    - !Field
      name: SLVDESEL
      bit_offset: 15
      bit_width: 1
      description: "Slave Deselected flag. This flag will cause an interrupt\n\t\t\t\t\t\t\t\twhen
        set if enabled via INTENSET. This flag can be cleared by\n\t\t\t\t\t\t\t\twriting
        a 1 to this bit."
      enum_values:
        0: NOT_DESELECTED
        1: DESELECTED
    - !Field
      name: MONRDY
      bit_offset: 16
      bit_width: 1
      description: "Monitor Ready. This flag is cleared when the MONRXDAT\n\t\t\t\t\t\t\t\tregister
        is read."
      enum_values:
        0: NO_DATA
        1: DATA_WAITING
    - !Field
      name: MONOV
      bit_offset: 17
      bit_width: 1
      description: Monitor Overflow flag.
      enum_values:
        0: NO_OVERRUN
        1: OVERRUN
    - !Field
      name: MONACTIVE
      bit_offset: 18
      bit_width: 1
      description: "Monitor Active flag. Indicates when the Monitor function\n\t\t\t\t\t\t\t\tconsiders
        the I 2C bus to be active. Active is defined here as when\n\t\t\t\t\t\t\t\tsome
        Master is on the bus: a bus Start has occurred more recently\n\t\t\t\t\t\t\t\tthan
        a bus Stop."
      enum_values:
        0: INACTIVE
        1: ACTIVE
    - !Field
      name: MONIDLE
      bit_offset: 19
      bit_width: 1
      description: "Monitor Idle flag. This flag is set when the Monitor\n\t\t\t\t\t\t\t\tfunction
        sees the I2C bus change from active to inactive. This can\n\t\t\t\t\t\t\t\tbe
        used by software to decide when to process data accumulated by\n\t\t\t\t\t\t\t\tthe
        Monitor function. This flag will cause an interrupt when set if\n\t\t\t\t\t\t\t\tenabled
        via the INTENSET register. The flag can be cleared by\n\t\t\t\t\t\t\t\twriting
        a 1 to this bit."
      enum_values:
        0: NOT_IDLE
        1: IDLE
    - !Field
      name: RESERVED
      bit_offset: 20
      bit_width: 4
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: EVENTTIMEOUT
      bit_offset: 24
      bit_width: 1
      description: "Event Time-out Interrupt flag. Indicates when the time\n\t\t\t\t\t\t\t\tbetween
        events has been longer than the time specified by the\n\t\t\t\t\t\t\t\tTIMEOUT
        register. Events include Start, Stop, and clock edges. The\n\t\t\t\t\t\t\t\tflag
        is cleared by writing a 1 to this bit. No time-out is created\n\t\t\t\t\t\t\t\twhen
        the I2C-bus is idle."
      enum_values:
        0: NO_TIME_OUT
        1: EVENT_TIME_OUT
    - !Field
      name: SCLTIMEOUT
      bit_offset: 25
      bit_width: 1
      description: "SCL Time-out Interrupt flag. Indicates when SCL has\n\t\t\t\t\t\t\t\tremained
        low longer than the time specific by the TIMEOUT register.\n\t\t\t\t\t\t\t\tThe
        flag is cleared by writing a 1 to this bit."
      enum_values:
        0: NO_TIME_OUT
        1: TIME_OUT
    - !Field
      name: RESERVED
      bit_offset: 26
      bit_width: 6
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: INTENSET
    addr: 0x40094008
    size_bits: 32
    description: Interrupt Enable Set and read register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MSTPENDINGEN
      bit_offset: 0
      bit_width: 1
      description: Master Pending interrupt Enable.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: RESERVED
      bit_offset: 1
      bit_width: 3
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: MSTARBLOSSEN
      bit_offset: 4
      bit_width: 1
      description: Master Arbitration Loss interrupt Enable.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: MSTSTSTPERREN
      bit_offset: 6
      bit_width: 1
      description: Master Start/Stop Error interrupt Enable.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: RESERVED
      bit_offset: 7
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SLVPENDINGEN
      bit_offset: 8
      bit_width: 1
      description: Slave Pending interrupt Enable.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: RESERVED
      bit_offset: 9
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SLVNOTSTREN
      bit_offset: 11
      bit_width: 1
      description: Slave Not Stretching interrupt Enable.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: RESERVED
      bit_offset: 12
      bit_width: 3
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SLVDESELEN
      bit_offset: 15
      bit_width: 1
      description: Slave Deselect interrupt Enable.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: MONRDYEN
      bit_offset: 16
      bit_width: 1
      description: Monitor data Ready interrupt Enable.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: MONOVEN
      bit_offset: 17
      bit_width: 1
      description: Monitor Overrun interrupt Enable.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: RESERVED
      bit_offset: 18
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: MONIDLEEN
      bit_offset: 19
      bit_width: 1
      description: Monitor Idle interrupt Enable.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: RESERVED
      bit_offset: 20
      bit_width: 4
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: EVENTTIMEOUTEN
      bit_offset: 24
      bit_width: 1
      description: Event time-out interrupt Enable.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: SCLTIMEOUTEN
      bit_offset: 25
      bit_width: 1
      description: SCL time-out interrupt Enable.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: RESERVED
      bit_offset: 26
      bit_width: 6
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: INTENCLR
    addr: 0x4009400c
    size_bits: 32
    description: Interrupt Enable Clear register.
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: MSTPENDINGCLR
      bit_offset: 0
      bit_width: 1
      description: "Master Pending interrupt clear. Writing 1 to this bit\n\t\t\t\t\t\t\t\tclears
        the corresponding bit in the INTENSET register if\n\t\t\t\t\t\t\t\timplemented."
    - !Field
      name: RESERVED
      bit_offset: 1
      bit_width: 3
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: MSTARBLOSSCLR
      bit_offset: 4
      bit_width: 1
      description: Master Arbitration Loss interrupt clear.
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: MSTSTSTPERRCLR
      bit_offset: 6
      bit_width: 1
      description: Master Start/Stop Error interrupt clear.
    - !Field
      name: RESERVED
      bit_offset: 7
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SLVPENDINGCLR
      bit_offset: 8
      bit_width: 1
      description: Slave Pending interrupt clear.
    - !Field
      name: RESERVED
      bit_offset: 9
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SLVNOTSTRCLR
      bit_offset: 11
      bit_width: 1
      description: Slave Not Stretching interrupt clear.
    - !Field
      name: RESERVED
      bit_offset: 12
      bit_width: 3
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SLVDESELCLR
      bit_offset: 15
      bit_width: 1
      description: Slave Deselect interrupt clear.
    - !Field
      name: MONRDYCLR
      bit_offset: 16
      bit_width: 1
      description: Monitor data Ready interrupt clear.
    - !Field
      name: MONOVCLR
      bit_offset: 17
      bit_width: 1
      description: Monitor Overrun interrupt clear.
    - !Field
      name: RESERVED
      bit_offset: 18
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: MONIDLECLR
      bit_offset: 19
      bit_width: 1
      description: Monitor Idle interrupt clear.
    - !Field
      name: RESERVED
      bit_offset: 20
      bit_width: 4
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: EVENTTIMEOUTCLR
      bit_offset: 24
      bit_width: 1
      description: Event time-out interrupt clear.
    - !Field
      name: SCLTIMEOUTCLR
      bit_offset: 25
      bit_width: 1
      description: SCL time-out interrupt clear.
    - !Field
      name: RESERVED
      bit_offset: 26
      bit_width: 6
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: TIMEOUT
    addr: 0x40094010
    size_bits: 32
    description: Time-out value register.
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: TOMIN
      bit_offset: 0
      bit_width: 4
      description: "Time-out time value, bottom four bits. These are hard-wired\n\t\t\t\t\t\t\t\tto
        0xF. This gives a minimum time-out of 16 I2C function clocks and\n\t\t\t\t\t\t\t\talso
        a time-out resolution of 16 I2C function clocks."
    - !Field
      name: TO
      bit_offset: 4
      bit_width: 12
      description: "Time-out time value. Specifies the time-out interval value\n\t\t\t\t\t\t\t\tin
        increments of 16 I2C function clocks, as defined by the CLKDIV\n\t\t\t\t\t\t\t\tregister.
        To change this value while I 2C is in operation, disable\n\t\t\t\t\t\t\t\tall
        time-outs, write a new value to TIMEOUT, then re-enable\n\t\t\t\t\t\t\t\ttime-outs.
        0x000 = A time-out will occur after 16 counts of the I2C\n\t\t\t\t\t\t\t\tfunction
        clock. 0x001 = A time-out will occur after 32 counts of the\n\t\t\t\t\t\t\t\tI2C
        function clock. ... 0xFFF = A time-out will occur after 65,536\n\t\t\t\t\t\t\t\tcounts
        of the I2C function clock."
    - !Field
      name: RESERVED
      bit_offset: 16
      bit_width: 16
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: CLKDIV
    addr: 0x40094014
    size_bits: 32
    description: "Clock pre-divider for the entire I2C block. This determines what\n\t\t\t\t\t\ttime
      increments are used for the MSTTIME register, and controls some timing\n\t\t\t\t\t\tof
      the Slave function."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DIVVAL
      bit_offset: 0
      bit_width: 16
      description: "This field controls how the clock (PCLK) is used by the I2C\n\t\t\t\t\t\t\t\tfunctions
        that need an internal clock in order to operate. 0x0000 =\n\t\t\t\t\t\t\t\tPCLK
        is used directly by the I2C. 0x0001 = PCLK is divided by 2\n\t\t\t\t\t\t\t\tbefore
        use. 0x0002 = PCLK is divided by 3 before use. ... 0xFFFF =\n\t\t\t\t\t\t\t\tPCLK
        is divided by 65,536 before use."
    - !Field
      name: RESERVED
      bit_offset: 16
      bit_width: 16
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: INTSTAT
    addr: 0x40094018
    size_bits: 32
    description: "Interrupt Status register for Master, Slave, and Monitor\n\t\t\t\t\t\tfunctions."
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: MSTPENDING
      bit_offset: 0
      bit_width: 1
      description: Master Pending.
    - !Field
      name: RESERVED
      bit_offset: 1
      bit_width: 3
      description: Reserved.
    - !Field
      name: MSTARBLOSS
      bit_offset: 4
      bit_width: 1
      description: Master Arbitration Loss flag.
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: MSTSTSTPERR
      bit_offset: 6
      bit_width: 1
      description: Master Start/Stop Error flag.
    - !Field
      name: RESERVED
      bit_offset: 7
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SLVPENDING
      bit_offset: 8
      bit_width: 1
      description: Slave Pending.
    - !Field
      name: RESERVED
      bit_offset: 9
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SLVNOTSTR
      bit_offset: 11
      bit_width: 1
      description: Slave Not Stretching status.
    - !Field
      name: RESERVED
      bit_offset: 12
      bit_width: 3
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SLVDESEL
      bit_offset: 15
      bit_width: 1
      description: Slave Deselected flag.
    - !Field
      name: MONRDY
      bit_offset: 16
      bit_width: 1
      description: Monitor Ready.
    - !Field
      name: MONOV
      bit_offset: 17
      bit_width: 1
      description: Monitor Overflow flag.
    - !Field
      name: RESERVED
      bit_offset: 18
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: MONIDLE
      bit_offset: 19
      bit_width: 1
      description: Monitor Idle flag.
    - !Field
      name: RESERVED
      bit_offset: 20
      bit_width: 4
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: EVENTTIMEOUT
      bit_offset: 24
      bit_width: 1
      description: Event time-out Interrupt flag.
    - !Field
      name: SCLTIMEOUT
      bit_offset: 25
      bit_width: 1
      description: SCL time-out Interrupt flag.
    - !Field
      name: RESERVED
      bit_offset: 26
      bit_width: 6
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: MSTCTL
    addr: 0x40094020
    size_bits: 32
    description: Master control register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MSTCONTINUE
      bit_offset: 0
      bit_width: 1
      description: Master Continue. This bit is write-only.
      enum_values:
        0: NO_EFFECT
        1: CONTINUE
    - !Field
      name: MSTSTART
      bit_offset: 1
      bit_width: 1
      description: Master Start control. This bit is write-only.
      enum_values:
        0: NO_EFFECT
        1: START
    - !Field
      name: MSTSTOP
      bit_offset: 2
      bit_width: 1
      description: Master Stop control. This bit is write-only.
      enum_values:
        0: NO_EFFECT
        1: STOP
    - !Field
      name: MSTDMA
      bit_offset: 3
      bit_width: 1
      description: "Master DMA enable. Data operations of the I2C can be\n\t\t\t\t\t\t\t\tperformed
        with DMA. Protocol type operations such as Start, address,\n\t\t\t\t\t\t\t\tStop,
        and address match must always be done with software, typically\n\t\t\t\t\t\t\t\tvia
        an interrupt. When a DMA data transfer is complete, MSTDMA must\n\t\t\t\t\t\t\t\tbe
        cleared prior to beginning the next operation, typically a Start\n\t\t\t\t\t\t\t\tor
        Stop.This bit is read/write."
      enum_values:
        0: DISABLE
        1: ENABLE
    - !Field
      name: RESERVED
      bit_offset: 4
      bit_width: 28
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: MSTTIME
    addr: 0x40094024
    size_bits: 32
    description: Master timing configuration.
    read_allowed: true
    write_allowed: true
    reset_value: 0x77
    fields:
    - !Field
      name: MSTSCLLOW
      bit_offset: 0
      bit_width: 3
      description: "Master SCL Low time. Specifies the minimum low time that\n\t\t\t\t\t\t\t\twill
        be asserted by this master on SCL. Other devices on the bus\n\t\t\t\t\t\t\t\t(masters
        or slaves) could lengthen this time. This corresponds to\n\t\t\t\t\t\t\t\tthe
        parameter tLOW in the I2C bus specification. I2C bus\n\t\t\t\t\t\t\t\tspecification
        parameters tBUF and t SU;STA have the same values and\n\t\t\t\t\t\t\t\tare
        also controlled by MSTSCLLOW."
      enum_values:
        0: 2_CLOCKS
        1: 3_CLOCKS
        2: 4_CLOCKS
        3: 5_CLOCKS
        4: 6_CLOCKS
        5: 7_CLOCKS
        6: 8_CLOCKS
        7: 9_CLOCKS
    - !Field
      name: RESERVED
      bit_offset: 3
      bit_width: 1
      description: Reserved.
    - !Field
      name: MSTSCLHIGH
      bit_offset: 4
      bit_width: 3
      description: "Master SCL High time. Specifies the minimum high time that\n\t\t\t\t\t\t\t\twill
        be asserted by this master on SCL. Other masters in a\n\t\t\t\t\t\t\t\tmulti-master
        system could shorten this time. This corresponds to the\n\t\t\t\t\t\t\t\tparameter
        tHIGH in the I2C bus specification. I2C bus specification\n\t\t\t\t\t\t\t\tparameters
        tSU;STO and tHD;STA have the same values and are also\n\t\t\t\t\t\t\t\tcontrolled
        by MSTSCLHIGH."
      enum_values:
        0: 2_CLOCKS
        1: 3_CLOCKS
        2: 4_CLOCKS
        3: 5_CLOCKS
        4: 6_CLOCKS
        5: 7_CLOCKS
        6: 8_CLOCKS
        7: 9_CLOCKS
    - !Field
      name: RESERVED
      bit_offset: 7
      bit_width: 25
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: MSTDAT
    addr: 0x40094028
    size_bits: 32
    description: "Combined Master receiver and transmitter data\n\t\t\t\t\t\tregister."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 8
      description: "Master function data register. Read: read the most recently\n\t\t\t\t\t\t\t\treceived
        data for the Master function. Write: transmit data using\n\t\t\t\t\t\t\t\tthe
        Master function."
    - !Field
      name: RESERVED
      bit_offset: 8
      bit_width: 24
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: SLVCTL
    addr: 0x40094040
    size_bits: 32
    description: Slave control register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLVCONTINUE
      bit_offset: 0
      bit_width: 1
      description: Slave Continue.
      enum_values:
        0: NO_EFFECT
        1: CONTINUE
    - !Field
      name: SLVNACK
      bit_offset: 1
      bit_width: 1
      description: Slave NACK.
      enum_values:
        0: NO_EFFECT
        1: NACK
    - !Field
      name: SLVDMA
      bit_offset: 3
      bit_width: 1
      description: Slave DMA enable.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: RESERVED
      bit_offset: 4
      bit_width: 28
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: SLVDAT
    addr: 0x40094044
    size_bits: 32
    description: "Combined Slave receiver and transmitter data\n\t\t\t\t\t\tregister."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 8
      description: "Slave function data register. Read: read the most recently\n\t\t\t\t\t\t\t\treceived
        data for the Slave function. Write: transmit data using the\n\t\t\t\t\t\t\t\tSlave
        function."
    - !Field
      name: RESERVED
      bit_offset: 8
      bit_width: 24
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: SLVQUAL0
    addr: 0x40094058
    size_bits: 32
    description: Slave Qualification for address 0.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: QUALMODE0
      bit_offset: 0
      bit_width: 1
      description: Qualify mode for slave address 0.
      enum_values:
        0: MASK
        1: EXTEND
    - !Field
      name: SLVQUAL0
      bit_offset: 1
      bit_width: 7
      description: "Slave address Qualifier for address 0. A value of 0 causes\n\t\t\t\t\t\t\t\tthe
        address in SLVADR0 to be used as-is, assuming that it is\n\t\t\t\t\t\t\t\tenabled.
        If QUALMODE0 = 0, any bit in this field which is set to 1\n\t\t\t\t\t\t\t\twill
        cause an automatic match of the corresponding bit of the\n\t\t\t\t\t\t\t\treceived
        address when it is compared to the SLVADR0 register. If\n\t\t\t\t\t\t\t\tQUALMODE0
        = 1, an address range is matched for address 0. This range\n\t\t\t\t\t\t\t\textends
        from the value defined by SLVADR0 to the address defined by\n\t\t\t\t\t\t\t\tSLVQUAL0
        (address matches when SLVADR0[7:1] <= received address\n\t\t\t\t\t\t\t\t<=
        SLVQUAL0[7:1])."
    - !Field
      name: RESERVED
      bit_offset: 8
      bit_width: 24
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: MONRXDAT
    addr: 0x40094080
    size_bits: 32
    description: Monitor receiver data register.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: MONRXDAT
      bit_offset: 0
      bit_width: 8
      description: "Monitor function Receiver Data. This reflects every data\n\t\t\t\t\t\t\t\tbyte
        that passes on the I2C pins."
    - !Field
      name: MONSTART
      bit_offset: 8
      bit_width: 1
      description: Monitor Received Start.
      enum_values:
        0: NO_START_DETECTED
        1: START_DETECTED
    - !Field
      name: MONRESTART
      bit_offset: 9
      bit_width: 1
      description: Monitor Received Repeated Start.
      enum_values:
        0: NO_REPEATED_START_DE
        1: REPEATED_START_DETEC
    - !Field
      name: MONNACK
      bit_offset: 10
      bit_width: 1
      description: Monitor Received NACK.
      enum_values:
        0: ACKNOWLEDGED
        1: NOT_ACKNOWLEDGED
    - !Field
      name: RESERVED
      bit_offset: 11
      bit_width: 21
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: SLVADR0
    addr: 0x40094048
    description: Slave address 0.
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: SADISABLE
      bit_offset: 0
      bit_width: 1
      description: Slave Address n Disable.
      enum_values:
        0: ENABLED
        1: IGNORED_SLAVE_ADDRES
    - !Field
      name: SLVADR
      bit_offset: 1
      bit_width: 7
      description: "Slave Address. Seven bit slave address that is compared to\n\t\t\t\t\t\t\t\treceived
        addresses if enabled."
    - !Field
      name: RESERVED
      bit_offset: 8
      bit_width: 24
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: SLVADR1
    addr: 0x4009404c
    description: Slave address 0.
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: SADISABLE
      bit_offset: 0
      bit_width: 1
      description: Slave Address n Disable.
      enum_values:
        0: ENABLED
        1: IGNORED_SLAVE_ADDRES
    - !Field
      name: SLVADR
      bit_offset: 1
      bit_width: 7
      description: "Slave Address. Seven bit slave address that is compared to\n\t\t\t\t\t\t\t\treceived
        addresses if enabled."
    - !Field
      name: RESERVED
      bit_offset: 8
      bit_width: 24
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: SLVADR2
    addr: 0x40094050
    description: Slave address 0.
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: SADISABLE
      bit_offset: 0
      bit_width: 1
      description: Slave Address n Disable.
      enum_values:
        0: ENABLED
        1: IGNORED_SLAVE_ADDRES
    - !Field
      name: SLVADR
      bit_offset: 1
      bit_width: 7
      description: "Slave Address. Seven bit slave address that is compared to\n\t\t\t\t\t\t\t\treceived
        addresses if enabled."
    - !Field
      name: RESERVED
      bit_offset: 8
      bit_width: 24
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: SLVADR3
    addr: 0x40094054
    description: Slave address 0.
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: SADISABLE
      bit_offset: 0
      bit_width: 1
      description: Slave Address n Disable.
      enum_values:
        0: ENABLED
        1: IGNORED_SLAVE_ADDRES
    - !Field
      name: SLVADR
      bit_offset: 1
      bit_width: 7
      description: "Slave Address. Seven bit slave address that is compared to\n\t\t\t\t\t\t\t\treceived
        addresses if enabled."
    - !Field
      name: RESERVED
      bit_offset: 8
      bit_width: 24
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
- !Module
  name: I2C1
  description: I2C-bus interface 1
  base_addr: 0x40098000
  size: 0x84
  registers:
  - !Register
    name: CFG
    addr: 0x40098000
    size_bits: 32
    description: Configuration for shared functions.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MSTEN
      bit_offset: 0
      bit_width: 1
      description: "Master Enable. When disabled, configurations settings for\n\t\t\t\t\t\t\t\tthe
        Master function are not changed, but the Master function is\n\t\t\t\t\t\t\t\tinternally
        reset."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: SLVEN
      bit_offset: 1
      bit_width: 1
      description: "Slave Enable. When disabled, configurations settings for\n\t\t\t\t\t\t\t\tthe
        Slave function are not changed, but the Slave function is\n\t\t\t\t\t\t\t\tinternally
        reset."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: MONEN
      bit_offset: 2
      bit_width: 1
      description: "Monitor Enable. When disabled, configurations settings for\n\t\t\t\t\t\t\t\tthe
        Monitor function are not changed, but the Monitor function is\n\t\t\t\t\t\t\t\tinternally
        reset."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: TIMEOUTEN
      bit_offset: 3
      bit_width: 1
      description: "I2C bus Time-out Enable. When disabled, the time-out\n\t\t\t\t\t\t\t\tfunction
        is internally reset."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: MONCLKSTR
      bit_offset: 4
      bit_width: 1
      description: Monitor function Clock Stretching.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: HSCAPABLE
      bit_offset: 5
      bit_width: 1
      description: "High-speed mode Capable enable. Since High Speed mode\n\t\t\t\t\t\t\t\talters
        the way I2C pins drive and filter, as well as the timing for\n\t\t\t\t\t\t\t\tcertain
        I2C signalling, enabling High-speed mode applies to all\n\t\t\t\t\t\t\t\tfunctions:
        master, slave, and monitor."
      enum_values:
        0: FAST_MODE_PLUS
        1: HIGH_SPEED
    - !Field
      name: RESERVED
      bit_offset: 6
      bit_width: 26
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: STAT
    addr: 0x40098004
    size_bits: 32
    description: "Status register for Master, Slave, and Monitor\n\t\t\t\t\t\tfunctions."
    read_allowed: true
    write_allowed: true
    reset_value: 0x801
    fields:
    - !Field
      name: MSTPENDING
      bit_offset: 0
      bit_width: 1
      description: "Master Pending. Indicates that the Master is waiting to\n\t\t\t\t\t\t\t\tcontinue
        communication on the I2C-bus (pending) or is idle. When the\n\t\t\t\t\t\t\t\tmaster
        is pending, the MSTSTATE bits indicate what type of software\n\t\t\t\t\t\t\t\tservice
        if any the master expects. This flag will cause an interrupt\n\t\t\t\t\t\t\t\twhen
        set if, enabled via the INTENSET register. The MSTPENDING flag\n\t\t\t\t\t\t\t\tis
        not set when the DMA is handling an event (if the MSTDMA bit in\n\t\t\t\t\t\t\t\tthe
        MSTCTL register is set). If the master is in the idle state, and\n\t\t\t\t\t\t\t\tno
        communication is needed, mask this interrupt."
      enum_values:
        0: IN_PROGRESS
        1: PENDING
    - !Field
      name: MSTSTATE
      bit_offset: 1
      bit_width: 3
      description: "Master State code. The master state code reflects the\n\t\t\t\t\t\t\t\tmaster
        state when the MSTPENDING bit is set, that is the master is\n\t\t\t\t\t\t\t\tpending
        or in the idle state. Each value of this field indicates a\n\t\t\t\t\t\t\t\tspecific
        required service for the Master function. All other values\n\t\t\t\t\t\t\t\tare
        reserved. See Table 346 for details of state values and\n\t\t\t\t\t\t\t\tappropriate
        responses."
      enum_values:
        0: IDLE
        1: RECEIVE_READY
        2: TRANSMIT_READY
        3: NACK_ADDRESS
        4: NACK_DATA
    - !Field
      name: MSTARBLOSS
      bit_offset: 4
      bit_width: 1
      description: "Master Arbitration Loss flag. This flag can be cleared by\n\t\t\t\t\t\t\t\tsoftware
        writing a 1 to this bit. It is also cleared automatically a\n\t\t\t\t\t\t\t\t1
        is written to MSTCONTINUE."
      enum_values:
        0: NO_ARBITRATION_LOSS
        1: ARBITRATION_LOSS
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: MSTSTSTPERR
      bit_offset: 6
      bit_width: 1
      description: "Master Start/Stop Error flag. This flag can be cleared by\n\t\t\t\t\t\t\t\tsoftware
        writing a 1 to this bit. It is also cleared automatically a\n\t\t\t\t\t\t\t\t1
        is written to MSTCONTINUE."
      enum_values:
        0: NO_STARTSTOP_ERROR
        1: THE_MASTER_FUNCTION
    - !Field
      name: RESERVED
      bit_offset: 7
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SLVPENDING
      bit_offset: 8
      bit_width: 1
      description: "Slave Pending. Indicates that the Slave function is waiting\n\t\t\t\t\t\t\t\tto
        continue communication on the I2C-bus and needs software service.\n\t\t\t\t\t\t\t\tThis
        flag will cause an interrupt when set if enabled via INTENSET.\n\t\t\t\t\t\t\t\tThe
        SLVPENDING flag is not set when the DMA is handling an event (if\n\t\t\t\t\t\t\t\tthe
        SLVDMA bit in the SLVCTL register is set). The SLVPENDING flag\n\t\t\t\t\t\t\t\tis
        read-only and is automatically cleared when a 1 is written to the\n\t\t\t\t\t\t\t\tSLVCONTINUE
        bit in the MSTCTL register. The point in time when\n\t\t\t\t\t\t\t\tSlvPending
        is set depends on whether the I2C block is in HSCAPABLE\n\t\t\t\t\t\t\t\tmode.
        See Section 23.7.1.2.2. When the I2C block is configured to be\n\t\t\t\t\t\t\t\tHSCAPABLE,
        HS master codes are detected automatically. Due to the\n\t\t\t\t\t\t\t\trequirements
        of the HS I2C specification, slave addresses must also\n\t\t\t\t\t\t\t\tbe
        detected automatically, since the address must be acknowledged\n\t\t\t\t\t\t\t\tbefore
        the clock can be stretched."
      enum_values:
        0: IN_PROGRESS
        1: PENDING
    - !Field
      name: SLVSTATE
      bit_offset: 9
      bit_width: 2
      description: "Slave State code. Each value of this field indicates a\n\t\t\t\t\t\t\t\tspecific
        required service for the Slave function. All other values\n\t\t\t\t\t\t\t\tare
        reserved. See Table 347 for state values and\n\t\t\t\t\t\t\t\tactions."
      enum_values:
        0: SLAVE_ADDRESS
        1: SLAVE_RECEIVE
        2: SLAVE_TRANSMIT
    - !Field
      name: SLVNOTSTR
      bit_offset: 11
      bit_width: 1
      description: "Slave Not Stretching. Indicates when the slave function is\n\t\t\t\t\t\t\t\tstretching
        the I2C clock. This is needed in order to gracefully\n\t\t\t\t\t\t\t\tinvoke
        Deep Sleep or Power-down modes during slave operation. This\n\t\t\t\t\t\t\t\tread-only
        flag reflects the slave function status in real\n\t\t\t\t\t\t\t\ttime."
      enum_values:
        0: STRETCHING
        1: NOT_STRETCHING
    - !Field
      name: SLVIDX
      bit_offset: 12
      bit_width: 2
      description: "Slave address match Index. This field is valid when the I2C\n\t\t\t\t\t\t\t\tslave
        function has been selected by receiving an address that\n\t\t\t\t\t\t\t\tmatches
        one of the slave addresses defined by any enabled slave\n\t\t\t\t\t\t\t\taddress
        registers, and provides an identification of the address\n\t\t\t\t\t\t\t\tthat
        was matched. It is possible that more than one address could be\n\t\t\t\t\t\t\t\tmatched,
        but only one match can be reported here."
      enum_values:
        0: ADDRESS_0
        1: ADDRESS_1
        2: ADDRESS_2
        3: ADDRESS_3
    - !Field
      name: SLVSEL
      bit_offset: 14
      bit_width: 1
      description: "Slave selected flag. SLVSEL is set after an address match\n\t\t\t\t\t\t\t\twhen
        software tells the Slave function to acknowledge the address.\n\t\t\t\t\t\t\t\tIt
        is cleared when another address cycle presents an address that\n\t\t\t\t\t\t\t\tdoes
        not match an enabled address on the Slave function, when slave\n\t\t\t\t\t\t\t\tsoftware
        decides to NACK a matched address, or when there is a Stop\n\t\t\t\t\t\t\t\tdetected
        on the bus. SLVSEL is not cleared if software NACKs\n\t\t\t\t\t\t\t\tdata."
      enum_values:
        0: NOT_SELECTED
        1: SELECTED
    - !Field
      name: SLVDESEL
      bit_offset: 15
      bit_width: 1
      description: "Slave Deselected flag. This flag will cause an interrupt\n\t\t\t\t\t\t\t\twhen
        set if enabled via INTENSET. This flag can be cleared by\n\t\t\t\t\t\t\t\twriting
        a 1 to this bit."
      enum_values:
        0: NOT_DESELECTED
        1: DESELECTED
    - !Field
      name: MONRDY
      bit_offset: 16
      bit_width: 1
      description: "Monitor Ready. This flag is cleared when the MONRXDAT\n\t\t\t\t\t\t\t\tregister
        is read."
      enum_values:
        0: NO_DATA
        1: DATA_WAITING
    - !Field
      name: MONOV
      bit_offset: 17
      bit_width: 1
      description: Monitor Overflow flag.
      enum_values:
        0: NO_OVERRUN
        1: OVERRUN
    - !Field
      name: MONACTIVE
      bit_offset: 18
      bit_width: 1
      description: "Monitor Active flag. Indicates when the Monitor function\n\t\t\t\t\t\t\t\tconsiders
        the I 2C bus to be active. Active is defined here as when\n\t\t\t\t\t\t\t\tsome
        Master is on the bus: a bus Start has occurred more recently\n\t\t\t\t\t\t\t\tthan
        a bus Stop."
      enum_values:
        0: INACTIVE
        1: ACTIVE
    - !Field
      name: MONIDLE
      bit_offset: 19
      bit_width: 1
      description: "Monitor Idle flag. This flag is set when the Monitor\n\t\t\t\t\t\t\t\tfunction
        sees the I2C bus change from active to inactive. This can\n\t\t\t\t\t\t\t\tbe
        used by software to decide when to process data accumulated by\n\t\t\t\t\t\t\t\tthe
        Monitor function. This flag will cause an interrupt when set if\n\t\t\t\t\t\t\t\tenabled
        via the INTENSET register. The flag can be cleared by\n\t\t\t\t\t\t\t\twriting
        a 1 to this bit."
      enum_values:
        0: NOT_IDLE
        1: IDLE
    - !Field
      name: RESERVED
      bit_offset: 20
      bit_width: 4
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: EVENTTIMEOUT
      bit_offset: 24
      bit_width: 1
      description: "Event Time-out Interrupt flag. Indicates when the time\n\t\t\t\t\t\t\t\tbetween
        events has been longer than the time specified by the\n\t\t\t\t\t\t\t\tTIMEOUT
        register. Events include Start, Stop, and clock edges. The\n\t\t\t\t\t\t\t\tflag
        is cleared by writing a 1 to this bit. No time-out is created\n\t\t\t\t\t\t\t\twhen
        the I2C-bus is idle."
      enum_values:
        0: NO_TIME_OUT
        1: EVENT_TIME_OUT
    - !Field
      name: SCLTIMEOUT
      bit_offset: 25
      bit_width: 1
      description: "SCL Time-out Interrupt flag. Indicates when SCL has\n\t\t\t\t\t\t\t\tremained
        low longer than the time specific by the TIMEOUT register.\n\t\t\t\t\t\t\t\tThe
        flag is cleared by writing a 1 to this bit."
      enum_values:
        0: NO_TIME_OUT
        1: TIME_OUT
    - !Field
      name: RESERVED
      bit_offset: 26
      bit_width: 6
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: INTENSET
    addr: 0x40098008
    size_bits: 32
    description: Interrupt Enable Set and read register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MSTPENDINGEN
      bit_offset: 0
      bit_width: 1
      description: Master Pending interrupt Enable.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: RESERVED
      bit_offset: 1
      bit_width: 3
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: MSTARBLOSSEN
      bit_offset: 4
      bit_width: 1
      description: Master Arbitration Loss interrupt Enable.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: MSTSTSTPERREN
      bit_offset: 6
      bit_width: 1
      description: Master Start/Stop Error interrupt Enable.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: RESERVED
      bit_offset: 7
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SLVPENDINGEN
      bit_offset: 8
      bit_width: 1
      description: Slave Pending interrupt Enable.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: RESERVED
      bit_offset: 9
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SLVNOTSTREN
      bit_offset: 11
      bit_width: 1
      description: Slave Not Stretching interrupt Enable.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: RESERVED
      bit_offset: 12
      bit_width: 3
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SLVDESELEN
      bit_offset: 15
      bit_width: 1
      description: Slave Deselect interrupt Enable.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: MONRDYEN
      bit_offset: 16
      bit_width: 1
      description: Monitor data Ready interrupt Enable.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: MONOVEN
      bit_offset: 17
      bit_width: 1
      description: Monitor Overrun interrupt Enable.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: RESERVED
      bit_offset: 18
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: MONIDLEEN
      bit_offset: 19
      bit_width: 1
      description: Monitor Idle interrupt Enable.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: RESERVED
      bit_offset: 20
      bit_width: 4
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: EVENTTIMEOUTEN
      bit_offset: 24
      bit_width: 1
      description: Event time-out interrupt Enable.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: SCLTIMEOUTEN
      bit_offset: 25
      bit_width: 1
      description: SCL time-out interrupt Enable.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: RESERVED
      bit_offset: 26
      bit_width: 6
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: INTENCLR
    addr: 0x4009800c
    size_bits: 32
    description: Interrupt Enable Clear register.
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: MSTPENDINGCLR
      bit_offset: 0
      bit_width: 1
      description: "Master Pending interrupt clear. Writing 1 to this bit\n\t\t\t\t\t\t\t\tclears
        the corresponding bit in the INTENSET register if\n\t\t\t\t\t\t\t\timplemented."
    - !Field
      name: RESERVED
      bit_offset: 1
      bit_width: 3
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: MSTARBLOSSCLR
      bit_offset: 4
      bit_width: 1
      description: Master Arbitration Loss interrupt clear.
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: MSTSTSTPERRCLR
      bit_offset: 6
      bit_width: 1
      description: Master Start/Stop Error interrupt clear.
    - !Field
      name: RESERVED
      bit_offset: 7
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SLVPENDINGCLR
      bit_offset: 8
      bit_width: 1
      description: Slave Pending interrupt clear.
    - !Field
      name: RESERVED
      bit_offset: 9
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SLVNOTSTRCLR
      bit_offset: 11
      bit_width: 1
      description: Slave Not Stretching interrupt clear.
    - !Field
      name: RESERVED
      bit_offset: 12
      bit_width: 3
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SLVDESELCLR
      bit_offset: 15
      bit_width: 1
      description: Slave Deselect interrupt clear.
    - !Field
      name: MONRDYCLR
      bit_offset: 16
      bit_width: 1
      description: Monitor data Ready interrupt clear.
    - !Field
      name: MONOVCLR
      bit_offset: 17
      bit_width: 1
      description: Monitor Overrun interrupt clear.
    - !Field
      name: RESERVED
      bit_offset: 18
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: MONIDLECLR
      bit_offset: 19
      bit_width: 1
      description: Monitor Idle interrupt clear.
    - !Field
      name: RESERVED
      bit_offset: 20
      bit_width: 4
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: EVENTTIMEOUTCLR
      bit_offset: 24
      bit_width: 1
      description: Event time-out interrupt clear.
    - !Field
      name: SCLTIMEOUTCLR
      bit_offset: 25
      bit_width: 1
      description: SCL time-out interrupt clear.
    - !Field
      name: RESERVED
      bit_offset: 26
      bit_width: 6
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: TIMEOUT
    addr: 0x40098010
    size_bits: 32
    description: Time-out value register.
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: TOMIN
      bit_offset: 0
      bit_width: 4
      description: "Time-out time value, bottom four bits. These are hard-wired\n\t\t\t\t\t\t\t\tto
        0xF. This gives a minimum time-out of 16 I2C function clocks and\n\t\t\t\t\t\t\t\talso
        a time-out resolution of 16 I2C function clocks."
    - !Field
      name: TO
      bit_offset: 4
      bit_width: 12
      description: "Time-out time value. Specifies the time-out interval value\n\t\t\t\t\t\t\t\tin
        increments of 16 I2C function clocks, as defined by the CLKDIV\n\t\t\t\t\t\t\t\tregister.
        To change this value while I 2C is in operation, disable\n\t\t\t\t\t\t\t\tall
        time-outs, write a new value to TIMEOUT, then re-enable\n\t\t\t\t\t\t\t\ttime-outs.
        0x000 = A time-out will occur after 16 counts of the I2C\n\t\t\t\t\t\t\t\tfunction
        clock. 0x001 = A time-out will occur after 32 counts of the\n\t\t\t\t\t\t\t\tI2C
        function clock. ... 0xFFF = A time-out will occur after 65,536\n\t\t\t\t\t\t\t\tcounts
        of the I2C function clock."
    - !Field
      name: RESERVED
      bit_offset: 16
      bit_width: 16
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: CLKDIV
    addr: 0x40098014
    size_bits: 32
    description: "Clock pre-divider for the entire I2C block. This determines what\n\t\t\t\t\t\ttime
      increments are used for the MSTTIME register, and controls some timing\n\t\t\t\t\t\tof
      the Slave function."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DIVVAL
      bit_offset: 0
      bit_width: 16
      description: "This field controls how the clock (PCLK) is used by the I2C\n\t\t\t\t\t\t\t\tfunctions
        that need an internal clock in order to operate. 0x0000 =\n\t\t\t\t\t\t\t\tPCLK
        is used directly by the I2C. 0x0001 = PCLK is divided by 2\n\t\t\t\t\t\t\t\tbefore
        use. 0x0002 = PCLK is divided by 3 before use. ... 0xFFFF =\n\t\t\t\t\t\t\t\tPCLK
        is divided by 65,536 before use."
    - !Field
      name: RESERVED
      bit_offset: 16
      bit_width: 16
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: INTSTAT
    addr: 0x40098018
    size_bits: 32
    description: "Interrupt Status register for Master, Slave, and Monitor\n\t\t\t\t\t\tfunctions."
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: MSTPENDING
      bit_offset: 0
      bit_width: 1
      description: Master Pending.
    - !Field
      name: RESERVED
      bit_offset: 1
      bit_width: 3
      description: Reserved.
    - !Field
      name: MSTARBLOSS
      bit_offset: 4
      bit_width: 1
      description: Master Arbitration Loss flag.
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: MSTSTSTPERR
      bit_offset: 6
      bit_width: 1
      description: Master Start/Stop Error flag.
    - !Field
      name: RESERVED
      bit_offset: 7
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SLVPENDING
      bit_offset: 8
      bit_width: 1
      description: Slave Pending.
    - !Field
      name: RESERVED
      bit_offset: 9
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SLVNOTSTR
      bit_offset: 11
      bit_width: 1
      description: Slave Not Stretching status.
    - !Field
      name: RESERVED
      bit_offset: 12
      bit_width: 3
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SLVDESEL
      bit_offset: 15
      bit_width: 1
      description: Slave Deselected flag.
    - !Field
      name: MONRDY
      bit_offset: 16
      bit_width: 1
      description: Monitor Ready.
    - !Field
      name: MONOV
      bit_offset: 17
      bit_width: 1
      description: Monitor Overflow flag.
    - !Field
      name: RESERVED
      bit_offset: 18
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: MONIDLE
      bit_offset: 19
      bit_width: 1
      description: Monitor Idle flag.
    - !Field
      name: RESERVED
      bit_offset: 20
      bit_width: 4
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: EVENTTIMEOUT
      bit_offset: 24
      bit_width: 1
      description: Event time-out Interrupt flag.
    - !Field
      name: SCLTIMEOUT
      bit_offset: 25
      bit_width: 1
      description: SCL time-out Interrupt flag.
    - !Field
      name: RESERVED
      bit_offset: 26
      bit_width: 6
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: MSTCTL
    addr: 0x40098020
    size_bits: 32
    description: Master control register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MSTCONTINUE
      bit_offset: 0
      bit_width: 1
      description: Master Continue. This bit is write-only.
      enum_values:
        0: NO_EFFECT
        1: CONTINUE
    - !Field
      name: MSTSTART
      bit_offset: 1
      bit_width: 1
      description: Master Start control. This bit is write-only.
      enum_values:
        0: NO_EFFECT
        1: START
    - !Field
      name: MSTSTOP
      bit_offset: 2
      bit_width: 1
      description: Master Stop control. This bit is write-only.
      enum_values:
        0: NO_EFFECT
        1: STOP
    - !Field
      name: MSTDMA
      bit_offset: 3
      bit_width: 1
      description: "Master DMA enable. Data operations of the I2C can be\n\t\t\t\t\t\t\t\tperformed
        with DMA. Protocol type operations such as Start, address,\n\t\t\t\t\t\t\t\tStop,
        and address match must always be done with software, typically\n\t\t\t\t\t\t\t\tvia
        an interrupt. When a DMA data transfer is complete, MSTDMA must\n\t\t\t\t\t\t\t\tbe
        cleared prior to beginning the next operation, typically a Start\n\t\t\t\t\t\t\t\tor
        Stop.This bit is read/write."
      enum_values:
        0: DISABLE
        1: ENABLE
    - !Field
      name: RESERVED
      bit_offset: 4
      bit_width: 28
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: MSTTIME
    addr: 0x40098024
    size_bits: 32
    description: Master timing configuration.
    read_allowed: true
    write_allowed: true
    reset_value: 0x77
    fields:
    - !Field
      name: MSTSCLLOW
      bit_offset: 0
      bit_width: 3
      description: "Master SCL Low time. Specifies the minimum low time that\n\t\t\t\t\t\t\t\twill
        be asserted by this master on SCL. Other devices on the bus\n\t\t\t\t\t\t\t\t(masters
        or slaves) could lengthen this time. This corresponds to\n\t\t\t\t\t\t\t\tthe
        parameter tLOW in the I2C bus specification. I2C bus\n\t\t\t\t\t\t\t\tspecification
        parameters tBUF and t SU;STA have the same values and\n\t\t\t\t\t\t\t\tare
        also controlled by MSTSCLLOW."
      enum_values:
        0: 2_CLOCKS
        1: 3_CLOCKS
        2: 4_CLOCKS
        3: 5_CLOCKS
        4: 6_CLOCKS
        5: 7_CLOCKS
        6: 8_CLOCKS
        7: 9_CLOCKS
    - !Field
      name: RESERVED
      bit_offset: 3
      bit_width: 1
      description: Reserved.
    - !Field
      name: MSTSCLHIGH
      bit_offset: 4
      bit_width: 3
      description: "Master SCL High time. Specifies the minimum high time that\n\t\t\t\t\t\t\t\twill
        be asserted by this master on SCL. Other masters in a\n\t\t\t\t\t\t\t\tmulti-master
        system could shorten this time. This corresponds to the\n\t\t\t\t\t\t\t\tparameter
        tHIGH in the I2C bus specification. I2C bus specification\n\t\t\t\t\t\t\t\tparameters
        tSU;STO and tHD;STA have the same values and are also\n\t\t\t\t\t\t\t\tcontrolled
        by MSTSCLHIGH."
      enum_values:
        0: 2_CLOCKS
        1: 3_CLOCKS
        2: 4_CLOCKS
        3: 5_CLOCKS
        4: 6_CLOCKS
        5: 7_CLOCKS
        6: 8_CLOCKS
        7: 9_CLOCKS
    - !Field
      name: RESERVED
      bit_offset: 7
      bit_width: 25
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: MSTDAT
    addr: 0x40098028
    size_bits: 32
    description: "Combined Master receiver and transmitter data\n\t\t\t\t\t\tregister."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 8
      description: "Master function data register. Read: read the most recently\n\t\t\t\t\t\t\t\treceived
        data for the Master function. Write: transmit data using\n\t\t\t\t\t\t\t\tthe
        Master function."
    - !Field
      name: RESERVED
      bit_offset: 8
      bit_width: 24
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: SLVCTL
    addr: 0x40098040
    size_bits: 32
    description: Slave control register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLVCONTINUE
      bit_offset: 0
      bit_width: 1
      description: Slave Continue.
      enum_values:
        0: NO_EFFECT
        1: CONTINUE
    - !Field
      name: SLVNACK
      bit_offset: 1
      bit_width: 1
      description: Slave NACK.
      enum_values:
        0: NO_EFFECT
        1: NACK
    - !Field
      name: SLVDMA
      bit_offset: 3
      bit_width: 1
      description: Slave DMA enable.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: RESERVED
      bit_offset: 4
      bit_width: 28
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: SLVDAT
    addr: 0x40098044
    size_bits: 32
    description: "Combined Slave receiver and transmitter data\n\t\t\t\t\t\tregister."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 8
      description: "Slave function data register. Read: read the most recently\n\t\t\t\t\t\t\t\treceived
        data for the Slave function. Write: transmit data using the\n\t\t\t\t\t\t\t\tSlave
        function."
    - !Field
      name: RESERVED
      bit_offset: 8
      bit_width: 24
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: SLVQUAL0
    addr: 0x40098058
    size_bits: 32
    description: Slave Qualification for address 0.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: QUALMODE0
      bit_offset: 0
      bit_width: 1
      description: Qualify mode for slave address 0.
      enum_values:
        0: MASK
        1: EXTEND
    - !Field
      name: SLVQUAL0
      bit_offset: 1
      bit_width: 7
      description: "Slave address Qualifier for address 0. A value of 0 causes\n\t\t\t\t\t\t\t\tthe
        address in SLVADR0 to be used as-is, assuming that it is\n\t\t\t\t\t\t\t\tenabled.
        If QUALMODE0 = 0, any bit in this field which is set to 1\n\t\t\t\t\t\t\t\twill
        cause an automatic match of the corresponding bit of the\n\t\t\t\t\t\t\t\treceived
        address when it is compared to the SLVADR0 register. If\n\t\t\t\t\t\t\t\tQUALMODE0
        = 1, an address range is matched for address 0. This range\n\t\t\t\t\t\t\t\textends
        from the value defined by SLVADR0 to the address defined by\n\t\t\t\t\t\t\t\tSLVQUAL0
        (address matches when SLVADR0[7:1] <= received address\n\t\t\t\t\t\t\t\t<=
        SLVQUAL0[7:1])."
    - !Field
      name: RESERVED
      bit_offset: 8
      bit_width: 24
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: MONRXDAT
    addr: 0x40098080
    size_bits: 32
    description: Monitor receiver data register.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: MONRXDAT
      bit_offset: 0
      bit_width: 8
      description: "Monitor function Receiver Data. This reflects every data\n\t\t\t\t\t\t\t\tbyte
        that passes on the I2C pins."
    - !Field
      name: MONSTART
      bit_offset: 8
      bit_width: 1
      description: Monitor Received Start.
      enum_values:
        0: NO_START_DETECTED
        1: START_DETECTED
    - !Field
      name: MONRESTART
      bit_offset: 9
      bit_width: 1
      description: Monitor Received Repeated Start.
      enum_values:
        0: NO_REPEATED_START_DE
        1: REPEATED_START_DETEC
    - !Field
      name: MONNACK
      bit_offset: 10
      bit_width: 1
      description: Monitor Received NACK.
      enum_values:
        0: ACKNOWLEDGED
        1: NOT_ACKNOWLEDGED
    - !Field
      name: RESERVED
      bit_offset: 11
      bit_width: 21
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: SLVADR0
    addr: 0x40098048
    description: Slave address 0.
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: SADISABLE
      bit_offset: 0
      bit_width: 1
      description: Slave Address n Disable.
      enum_values:
        0: ENABLED
        1: IGNORED_SLAVE_ADDRES
    - !Field
      name: SLVADR
      bit_offset: 1
      bit_width: 7
      description: "Slave Address. Seven bit slave address that is compared to\n\t\t\t\t\t\t\t\treceived
        addresses if enabled."
    - !Field
      name: RESERVED
      bit_offset: 8
      bit_width: 24
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: SLVADR1
    addr: 0x4009804c
    description: Slave address 0.
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: SADISABLE
      bit_offset: 0
      bit_width: 1
      description: Slave Address n Disable.
      enum_values:
        0: ENABLED
        1: IGNORED_SLAVE_ADDRES
    - !Field
      name: SLVADR
      bit_offset: 1
      bit_width: 7
      description: "Slave Address. Seven bit slave address that is compared to\n\t\t\t\t\t\t\t\treceived
        addresses if enabled."
    - !Field
      name: RESERVED
      bit_offset: 8
      bit_width: 24
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: SLVADR2
    addr: 0x40098050
    description: Slave address 0.
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: SADISABLE
      bit_offset: 0
      bit_width: 1
      description: Slave Address n Disable.
      enum_values:
        0: ENABLED
        1: IGNORED_SLAVE_ADDRES
    - !Field
      name: SLVADR
      bit_offset: 1
      bit_width: 7
      description: "Slave Address. Seven bit slave address that is compared to\n\t\t\t\t\t\t\t\treceived
        addresses if enabled."
    - !Field
      name: RESERVED
      bit_offset: 8
      bit_width: 24
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: SLVADR3
    addr: 0x40098054
    description: Slave address 0.
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: SADISABLE
      bit_offset: 0
      bit_width: 1
      description: Slave Address n Disable.
      enum_values:
        0: ENABLED
        1: IGNORED_SLAVE_ADDRES
    - !Field
      name: SLVADR
      bit_offset: 1
      bit_width: 7
      description: "Slave Address. Seven bit slave address that is compared to\n\t\t\t\t\t\t\t\treceived
        addresses if enabled."
    - !Field
      name: RESERVED
      bit_offset: 8
      bit_width: 24
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
- !Module
  name: I2C2
  description: I2C-bus interface 2
  base_addr: 0x4009c000
  size: 0x84
  registers:
  - !Register
    name: CFG
    addr: 0x4009c000
    size_bits: 32
    description: Configuration for shared functions.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MSTEN
      bit_offset: 0
      bit_width: 1
      description: "Master Enable. When disabled, configurations settings for\n\t\t\t\t\t\t\t\tthe
        Master function are not changed, but the Master function is\n\t\t\t\t\t\t\t\tinternally
        reset."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: SLVEN
      bit_offset: 1
      bit_width: 1
      description: "Slave Enable. When disabled, configurations settings for\n\t\t\t\t\t\t\t\tthe
        Slave function are not changed, but the Slave function is\n\t\t\t\t\t\t\t\tinternally
        reset."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: MONEN
      bit_offset: 2
      bit_width: 1
      description: "Monitor Enable. When disabled, configurations settings for\n\t\t\t\t\t\t\t\tthe
        Monitor function are not changed, but the Monitor function is\n\t\t\t\t\t\t\t\tinternally
        reset."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: TIMEOUTEN
      bit_offset: 3
      bit_width: 1
      description: "I2C bus Time-out Enable. When disabled, the time-out\n\t\t\t\t\t\t\t\tfunction
        is internally reset."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: MONCLKSTR
      bit_offset: 4
      bit_width: 1
      description: Monitor function Clock Stretching.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: HSCAPABLE
      bit_offset: 5
      bit_width: 1
      description: "High-speed mode Capable enable. Since High Speed mode\n\t\t\t\t\t\t\t\talters
        the way I2C pins drive and filter, as well as the timing for\n\t\t\t\t\t\t\t\tcertain
        I2C signalling, enabling High-speed mode applies to all\n\t\t\t\t\t\t\t\tfunctions:
        master, slave, and monitor."
      enum_values:
        0: FAST_MODE_PLUS
        1: HIGH_SPEED
    - !Field
      name: RESERVED
      bit_offset: 6
      bit_width: 26
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: STAT
    addr: 0x4009c004
    size_bits: 32
    description: "Status register for Master, Slave, and Monitor\n\t\t\t\t\t\tfunctions."
    read_allowed: true
    write_allowed: true
    reset_value: 0x801
    fields:
    - !Field
      name: MSTPENDING
      bit_offset: 0
      bit_width: 1
      description: "Master Pending. Indicates that the Master is waiting to\n\t\t\t\t\t\t\t\tcontinue
        communication on the I2C-bus (pending) or is idle. When the\n\t\t\t\t\t\t\t\tmaster
        is pending, the MSTSTATE bits indicate what type of software\n\t\t\t\t\t\t\t\tservice
        if any the master expects. This flag will cause an interrupt\n\t\t\t\t\t\t\t\twhen
        set if, enabled via the INTENSET register. The MSTPENDING flag\n\t\t\t\t\t\t\t\tis
        not set when the DMA is handling an event (if the MSTDMA bit in\n\t\t\t\t\t\t\t\tthe
        MSTCTL register is set). If the master is in the idle state, and\n\t\t\t\t\t\t\t\tno
        communication is needed, mask this interrupt."
      enum_values:
        0: IN_PROGRESS
        1: PENDING
    - !Field
      name: MSTSTATE
      bit_offset: 1
      bit_width: 3
      description: "Master State code. The master state code reflects the\n\t\t\t\t\t\t\t\tmaster
        state when the MSTPENDING bit is set, that is the master is\n\t\t\t\t\t\t\t\tpending
        or in the idle state. Each value of this field indicates a\n\t\t\t\t\t\t\t\tspecific
        required service for the Master function. All other values\n\t\t\t\t\t\t\t\tare
        reserved. See Table 346 for details of state values and\n\t\t\t\t\t\t\t\tappropriate
        responses."
      enum_values:
        0: IDLE
        1: RECEIVE_READY
        2: TRANSMIT_READY
        3: NACK_ADDRESS
        4: NACK_DATA
    - !Field
      name: MSTARBLOSS
      bit_offset: 4
      bit_width: 1
      description: "Master Arbitration Loss flag. This flag can be cleared by\n\t\t\t\t\t\t\t\tsoftware
        writing a 1 to this bit. It is also cleared automatically a\n\t\t\t\t\t\t\t\t1
        is written to MSTCONTINUE."
      enum_values:
        0: NO_ARBITRATION_LOSS
        1: ARBITRATION_LOSS
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: MSTSTSTPERR
      bit_offset: 6
      bit_width: 1
      description: "Master Start/Stop Error flag. This flag can be cleared by\n\t\t\t\t\t\t\t\tsoftware
        writing a 1 to this bit. It is also cleared automatically a\n\t\t\t\t\t\t\t\t1
        is written to MSTCONTINUE."
      enum_values:
        0: NO_STARTSTOP_ERROR
        1: THE_MASTER_FUNCTION
    - !Field
      name: RESERVED
      bit_offset: 7
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SLVPENDING
      bit_offset: 8
      bit_width: 1
      description: "Slave Pending. Indicates that the Slave function is waiting\n\t\t\t\t\t\t\t\tto
        continue communication on the I2C-bus and needs software service.\n\t\t\t\t\t\t\t\tThis
        flag will cause an interrupt when set if enabled via INTENSET.\n\t\t\t\t\t\t\t\tThe
        SLVPENDING flag is not set when the DMA is handling an event (if\n\t\t\t\t\t\t\t\tthe
        SLVDMA bit in the SLVCTL register is set). The SLVPENDING flag\n\t\t\t\t\t\t\t\tis
        read-only and is automatically cleared when a 1 is written to the\n\t\t\t\t\t\t\t\tSLVCONTINUE
        bit in the MSTCTL register. The point in time when\n\t\t\t\t\t\t\t\tSlvPending
        is set depends on whether the I2C block is in HSCAPABLE\n\t\t\t\t\t\t\t\tmode.
        See Section 23.7.1.2.2. When the I2C block is configured to be\n\t\t\t\t\t\t\t\tHSCAPABLE,
        HS master codes are detected automatically. Due to the\n\t\t\t\t\t\t\t\trequirements
        of the HS I2C specification, slave addresses must also\n\t\t\t\t\t\t\t\tbe
        detected automatically, since the address must be acknowledged\n\t\t\t\t\t\t\t\tbefore
        the clock can be stretched."
      enum_values:
        0: IN_PROGRESS
        1: PENDING
    - !Field
      name: SLVSTATE
      bit_offset: 9
      bit_width: 2
      description: "Slave State code. Each value of this field indicates a\n\t\t\t\t\t\t\t\tspecific
        required service for the Slave function. All other values\n\t\t\t\t\t\t\t\tare
        reserved. See Table 347 for state values and\n\t\t\t\t\t\t\t\tactions."
      enum_values:
        0: SLAVE_ADDRESS
        1: SLAVE_RECEIVE
        2: SLAVE_TRANSMIT
    - !Field
      name: SLVNOTSTR
      bit_offset: 11
      bit_width: 1
      description: "Slave Not Stretching. Indicates when the slave function is\n\t\t\t\t\t\t\t\tstretching
        the I2C clock. This is needed in order to gracefully\n\t\t\t\t\t\t\t\tinvoke
        Deep Sleep or Power-down modes during slave operation. This\n\t\t\t\t\t\t\t\tread-only
        flag reflects the slave function status in real\n\t\t\t\t\t\t\t\ttime."
      enum_values:
        0: STRETCHING
        1: NOT_STRETCHING
    - !Field
      name: SLVIDX
      bit_offset: 12
      bit_width: 2
      description: "Slave address match Index. This field is valid when the I2C\n\t\t\t\t\t\t\t\tslave
        function has been selected by receiving an address that\n\t\t\t\t\t\t\t\tmatches
        one of the slave addresses defined by any enabled slave\n\t\t\t\t\t\t\t\taddress
        registers, and provides an identification of the address\n\t\t\t\t\t\t\t\tthat
        was matched. It is possible that more than one address could be\n\t\t\t\t\t\t\t\tmatched,
        but only one match can be reported here."
      enum_values:
        0: ADDRESS_0
        1: ADDRESS_1
        2: ADDRESS_2
        3: ADDRESS_3
    - !Field
      name: SLVSEL
      bit_offset: 14
      bit_width: 1
      description: "Slave selected flag. SLVSEL is set after an address match\n\t\t\t\t\t\t\t\twhen
        software tells the Slave function to acknowledge the address.\n\t\t\t\t\t\t\t\tIt
        is cleared when another address cycle presents an address that\n\t\t\t\t\t\t\t\tdoes
        not match an enabled address on the Slave function, when slave\n\t\t\t\t\t\t\t\tsoftware
        decides to NACK a matched address, or when there is a Stop\n\t\t\t\t\t\t\t\tdetected
        on the bus. SLVSEL is not cleared if software NACKs\n\t\t\t\t\t\t\t\tdata."
      enum_values:
        0: NOT_SELECTED
        1: SELECTED
    - !Field
      name: SLVDESEL
      bit_offset: 15
      bit_width: 1
      description: "Slave Deselected flag. This flag will cause an interrupt\n\t\t\t\t\t\t\t\twhen
        set if enabled via INTENSET. This flag can be cleared by\n\t\t\t\t\t\t\t\twriting
        a 1 to this bit."
      enum_values:
        0: NOT_DESELECTED
        1: DESELECTED
    - !Field
      name: MONRDY
      bit_offset: 16
      bit_width: 1
      description: "Monitor Ready. This flag is cleared when the MONRXDAT\n\t\t\t\t\t\t\t\tregister
        is read."
      enum_values:
        0: NO_DATA
        1: DATA_WAITING
    - !Field
      name: MONOV
      bit_offset: 17
      bit_width: 1
      description: Monitor Overflow flag.
      enum_values:
        0: NO_OVERRUN
        1: OVERRUN
    - !Field
      name: MONACTIVE
      bit_offset: 18
      bit_width: 1
      description: "Monitor Active flag. Indicates when the Monitor function\n\t\t\t\t\t\t\t\tconsiders
        the I 2C bus to be active. Active is defined here as when\n\t\t\t\t\t\t\t\tsome
        Master is on the bus: a bus Start has occurred more recently\n\t\t\t\t\t\t\t\tthan
        a bus Stop."
      enum_values:
        0: INACTIVE
        1: ACTIVE
    - !Field
      name: MONIDLE
      bit_offset: 19
      bit_width: 1
      description: "Monitor Idle flag. This flag is set when the Monitor\n\t\t\t\t\t\t\t\tfunction
        sees the I2C bus change from active to inactive. This can\n\t\t\t\t\t\t\t\tbe
        used by software to decide when to process data accumulated by\n\t\t\t\t\t\t\t\tthe
        Monitor function. This flag will cause an interrupt when set if\n\t\t\t\t\t\t\t\tenabled
        via the INTENSET register. The flag can be cleared by\n\t\t\t\t\t\t\t\twriting
        a 1 to this bit."
      enum_values:
        0: NOT_IDLE
        1: IDLE
    - !Field
      name: RESERVED
      bit_offset: 20
      bit_width: 4
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: EVENTTIMEOUT
      bit_offset: 24
      bit_width: 1
      description: "Event Time-out Interrupt flag. Indicates when the time\n\t\t\t\t\t\t\t\tbetween
        events has been longer than the time specified by the\n\t\t\t\t\t\t\t\tTIMEOUT
        register. Events include Start, Stop, and clock edges. The\n\t\t\t\t\t\t\t\tflag
        is cleared by writing a 1 to this bit. No time-out is created\n\t\t\t\t\t\t\t\twhen
        the I2C-bus is idle."
      enum_values:
        0: NO_TIME_OUT
        1: EVENT_TIME_OUT
    - !Field
      name: SCLTIMEOUT
      bit_offset: 25
      bit_width: 1
      description: "SCL Time-out Interrupt flag. Indicates when SCL has\n\t\t\t\t\t\t\t\tremained
        low longer than the time specific by the TIMEOUT register.\n\t\t\t\t\t\t\t\tThe
        flag is cleared by writing a 1 to this bit."
      enum_values:
        0: NO_TIME_OUT
        1: TIME_OUT
    - !Field
      name: RESERVED
      bit_offset: 26
      bit_width: 6
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: INTENSET
    addr: 0x4009c008
    size_bits: 32
    description: Interrupt Enable Set and read register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MSTPENDINGEN
      bit_offset: 0
      bit_width: 1
      description: Master Pending interrupt Enable.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: RESERVED
      bit_offset: 1
      bit_width: 3
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: MSTARBLOSSEN
      bit_offset: 4
      bit_width: 1
      description: Master Arbitration Loss interrupt Enable.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: MSTSTSTPERREN
      bit_offset: 6
      bit_width: 1
      description: Master Start/Stop Error interrupt Enable.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: RESERVED
      bit_offset: 7
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SLVPENDINGEN
      bit_offset: 8
      bit_width: 1
      description: Slave Pending interrupt Enable.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: RESERVED
      bit_offset: 9
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SLVNOTSTREN
      bit_offset: 11
      bit_width: 1
      description: Slave Not Stretching interrupt Enable.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: RESERVED
      bit_offset: 12
      bit_width: 3
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SLVDESELEN
      bit_offset: 15
      bit_width: 1
      description: Slave Deselect interrupt Enable.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: MONRDYEN
      bit_offset: 16
      bit_width: 1
      description: Monitor data Ready interrupt Enable.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: MONOVEN
      bit_offset: 17
      bit_width: 1
      description: Monitor Overrun interrupt Enable.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: RESERVED
      bit_offset: 18
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: MONIDLEEN
      bit_offset: 19
      bit_width: 1
      description: Monitor Idle interrupt Enable.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: RESERVED
      bit_offset: 20
      bit_width: 4
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: EVENTTIMEOUTEN
      bit_offset: 24
      bit_width: 1
      description: Event time-out interrupt Enable.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: SCLTIMEOUTEN
      bit_offset: 25
      bit_width: 1
      description: SCL time-out interrupt Enable.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: RESERVED
      bit_offset: 26
      bit_width: 6
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: INTENCLR
    addr: 0x4009c00c
    size_bits: 32
    description: Interrupt Enable Clear register.
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: MSTPENDINGCLR
      bit_offset: 0
      bit_width: 1
      description: "Master Pending interrupt clear. Writing 1 to this bit\n\t\t\t\t\t\t\t\tclears
        the corresponding bit in the INTENSET register if\n\t\t\t\t\t\t\t\timplemented."
    - !Field
      name: RESERVED
      bit_offset: 1
      bit_width: 3
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: MSTARBLOSSCLR
      bit_offset: 4
      bit_width: 1
      description: Master Arbitration Loss interrupt clear.
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: MSTSTSTPERRCLR
      bit_offset: 6
      bit_width: 1
      description: Master Start/Stop Error interrupt clear.
    - !Field
      name: RESERVED
      bit_offset: 7
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SLVPENDINGCLR
      bit_offset: 8
      bit_width: 1
      description: Slave Pending interrupt clear.
    - !Field
      name: RESERVED
      bit_offset: 9
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SLVNOTSTRCLR
      bit_offset: 11
      bit_width: 1
      description: Slave Not Stretching interrupt clear.
    - !Field
      name: RESERVED
      bit_offset: 12
      bit_width: 3
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SLVDESELCLR
      bit_offset: 15
      bit_width: 1
      description: Slave Deselect interrupt clear.
    - !Field
      name: MONRDYCLR
      bit_offset: 16
      bit_width: 1
      description: Monitor data Ready interrupt clear.
    - !Field
      name: MONOVCLR
      bit_offset: 17
      bit_width: 1
      description: Monitor Overrun interrupt clear.
    - !Field
      name: RESERVED
      bit_offset: 18
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: MONIDLECLR
      bit_offset: 19
      bit_width: 1
      description: Monitor Idle interrupt clear.
    - !Field
      name: RESERVED
      bit_offset: 20
      bit_width: 4
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: EVENTTIMEOUTCLR
      bit_offset: 24
      bit_width: 1
      description: Event time-out interrupt clear.
    - !Field
      name: SCLTIMEOUTCLR
      bit_offset: 25
      bit_width: 1
      description: SCL time-out interrupt clear.
    - !Field
      name: RESERVED
      bit_offset: 26
      bit_width: 6
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: TIMEOUT
    addr: 0x4009c010
    size_bits: 32
    description: Time-out value register.
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: TOMIN
      bit_offset: 0
      bit_width: 4
      description: "Time-out time value, bottom four bits. These are hard-wired\n\t\t\t\t\t\t\t\tto
        0xF. This gives a minimum time-out of 16 I2C function clocks and\n\t\t\t\t\t\t\t\talso
        a time-out resolution of 16 I2C function clocks."
    - !Field
      name: TO
      bit_offset: 4
      bit_width: 12
      description: "Time-out time value. Specifies the time-out interval value\n\t\t\t\t\t\t\t\tin
        increments of 16 I2C function clocks, as defined by the CLKDIV\n\t\t\t\t\t\t\t\tregister.
        To change this value while I 2C is in operation, disable\n\t\t\t\t\t\t\t\tall
        time-outs, write a new value to TIMEOUT, then re-enable\n\t\t\t\t\t\t\t\ttime-outs.
        0x000 = A time-out will occur after 16 counts of the I2C\n\t\t\t\t\t\t\t\tfunction
        clock. 0x001 = A time-out will occur after 32 counts of the\n\t\t\t\t\t\t\t\tI2C
        function clock. ... 0xFFF = A time-out will occur after 65,536\n\t\t\t\t\t\t\t\tcounts
        of the I2C function clock."
    - !Field
      name: RESERVED
      bit_offset: 16
      bit_width: 16
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: CLKDIV
    addr: 0x4009c014
    size_bits: 32
    description: "Clock pre-divider for the entire I2C block. This determines what\n\t\t\t\t\t\ttime
      increments are used for the MSTTIME register, and controls some timing\n\t\t\t\t\t\tof
      the Slave function."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DIVVAL
      bit_offset: 0
      bit_width: 16
      description: "This field controls how the clock (PCLK) is used by the I2C\n\t\t\t\t\t\t\t\tfunctions
        that need an internal clock in order to operate. 0x0000 =\n\t\t\t\t\t\t\t\tPCLK
        is used directly by the I2C. 0x0001 = PCLK is divided by 2\n\t\t\t\t\t\t\t\tbefore
        use. 0x0002 = PCLK is divided by 3 before use. ... 0xFFFF =\n\t\t\t\t\t\t\t\tPCLK
        is divided by 65,536 before use."
    - !Field
      name: RESERVED
      bit_offset: 16
      bit_width: 16
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: INTSTAT
    addr: 0x4009c018
    size_bits: 32
    description: "Interrupt Status register for Master, Slave, and Monitor\n\t\t\t\t\t\tfunctions."
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: MSTPENDING
      bit_offset: 0
      bit_width: 1
      description: Master Pending.
    - !Field
      name: RESERVED
      bit_offset: 1
      bit_width: 3
      description: Reserved.
    - !Field
      name: MSTARBLOSS
      bit_offset: 4
      bit_width: 1
      description: Master Arbitration Loss flag.
    - !Field
      name: RESERVED
      bit_offset: 5
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: MSTSTSTPERR
      bit_offset: 6
      bit_width: 1
      description: Master Start/Stop Error flag.
    - !Field
      name: RESERVED
      bit_offset: 7
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SLVPENDING
      bit_offset: 8
      bit_width: 1
      description: Slave Pending.
    - !Field
      name: RESERVED
      bit_offset: 9
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SLVNOTSTR
      bit_offset: 11
      bit_width: 1
      description: Slave Not Stretching status.
    - !Field
      name: RESERVED
      bit_offset: 12
      bit_width: 3
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: SLVDESEL
      bit_offset: 15
      bit_width: 1
      description: Slave Deselected flag.
    - !Field
      name: MONRDY
      bit_offset: 16
      bit_width: 1
      description: Monitor Ready.
    - !Field
      name: MONOV
      bit_offset: 17
      bit_width: 1
      description: Monitor Overflow flag.
    - !Field
      name: RESERVED
      bit_offset: 18
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: MONIDLE
      bit_offset: 19
      bit_width: 1
      description: Monitor Idle flag.
    - !Field
      name: RESERVED
      bit_offset: 20
      bit_width: 4
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: EVENTTIMEOUT
      bit_offset: 24
      bit_width: 1
      description: Event time-out Interrupt flag.
    - !Field
      name: SCLTIMEOUT
      bit_offset: 25
      bit_width: 1
      description: SCL time-out Interrupt flag.
    - !Field
      name: RESERVED
      bit_offset: 26
      bit_width: 6
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: MSTCTL
    addr: 0x4009c020
    size_bits: 32
    description: Master control register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MSTCONTINUE
      bit_offset: 0
      bit_width: 1
      description: Master Continue. This bit is write-only.
      enum_values:
        0: NO_EFFECT
        1: CONTINUE
    - !Field
      name: MSTSTART
      bit_offset: 1
      bit_width: 1
      description: Master Start control. This bit is write-only.
      enum_values:
        0: NO_EFFECT
        1: START
    - !Field
      name: MSTSTOP
      bit_offset: 2
      bit_width: 1
      description: Master Stop control. This bit is write-only.
      enum_values:
        0: NO_EFFECT
        1: STOP
    - !Field
      name: MSTDMA
      bit_offset: 3
      bit_width: 1
      description: "Master DMA enable. Data operations of the I2C can be\n\t\t\t\t\t\t\t\tperformed
        with DMA. Protocol type operations such as Start, address,\n\t\t\t\t\t\t\t\tStop,
        and address match must always be done with software, typically\n\t\t\t\t\t\t\t\tvia
        an interrupt. When a DMA data transfer is complete, MSTDMA must\n\t\t\t\t\t\t\t\tbe
        cleared prior to beginning the next operation, typically a Start\n\t\t\t\t\t\t\t\tor
        Stop.This bit is read/write."
      enum_values:
        0: DISABLE
        1: ENABLE
    - !Field
      name: RESERVED
      bit_offset: 4
      bit_width: 28
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: MSTTIME
    addr: 0x4009c024
    size_bits: 32
    description: Master timing configuration.
    read_allowed: true
    write_allowed: true
    reset_value: 0x77
    fields:
    - !Field
      name: MSTSCLLOW
      bit_offset: 0
      bit_width: 3
      description: "Master SCL Low time. Specifies the minimum low time that\n\t\t\t\t\t\t\t\twill
        be asserted by this master on SCL. Other devices on the bus\n\t\t\t\t\t\t\t\t(masters
        or slaves) could lengthen this time. This corresponds to\n\t\t\t\t\t\t\t\tthe
        parameter tLOW in the I2C bus specification. I2C bus\n\t\t\t\t\t\t\t\tspecification
        parameters tBUF and t SU;STA have the same values and\n\t\t\t\t\t\t\t\tare
        also controlled by MSTSCLLOW."
      enum_values:
        0: 2_CLOCKS
        1: 3_CLOCKS
        2: 4_CLOCKS
        3: 5_CLOCKS
        4: 6_CLOCKS
        5: 7_CLOCKS
        6: 8_CLOCKS
        7: 9_CLOCKS
    - !Field
      name: RESERVED
      bit_offset: 3
      bit_width: 1
      description: Reserved.
    - !Field
      name: MSTSCLHIGH
      bit_offset: 4
      bit_width: 3
      description: "Master SCL High time. Specifies the minimum high time that\n\t\t\t\t\t\t\t\twill
        be asserted by this master on SCL. Other masters in a\n\t\t\t\t\t\t\t\tmulti-master
        system could shorten this time. This corresponds to the\n\t\t\t\t\t\t\t\tparameter
        tHIGH in the I2C bus specification. I2C bus specification\n\t\t\t\t\t\t\t\tparameters
        tSU;STO and tHD;STA have the same values and are also\n\t\t\t\t\t\t\t\tcontrolled
        by MSTSCLHIGH."
      enum_values:
        0: 2_CLOCKS
        1: 3_CLOCKS
        2: 4_CLOCKS
        3: 5_CLOCKS
        4: 6_CLOCKS
        5: 7_CLOCKS
        6: 8_CLOCKS
        7: 9_CLOCKS
    - !Field
      name: RESERVED
      bit_offset: 7
      bit_width: 25
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: MSTDAT
    addr: 0x4009c028
    size_bits: 32
    description: "Combined Master receiver and transmitter data\n\t\t\t\t\t\tregister."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 8
      description: "Master function data register. Read: read the most recently\n\t\t\t\t\t\t\t\treceived
        data for the Master function. Write: transmit data using\n\t\t\t\t\t\t\t\tthe
        Master function."
    - !Field
      name: RESERVED
      bit_offset: 8
      bit_width: 24
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: SLVCTL
    addr: 0x4009c040
    size_bits: 32
    description: Slave control register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLVCONTINUE
      bit_offset: 0
      bit_width: 1
      description: Slave Continue.
      enum_values:
        0: NO_EFFECT
        1: CONTINUE
    - !Field
      name: SLVNACK
      bit_offset: 1
      bit_width: 1
      description: Slave NACK.
      enum_values:
        0: NO_EFFECT
        1: NACK
    - !Field
      name: SLVDMA
      bit_offset: 3
      bit_width: 1
      description: Slave DMA enable.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: RESERVED
      bit_offset: 4
      bit_width: 28
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: SLVDAT
    addr: 0x4009c044
    size_bits: 32
    description: "Combined Slave receiver and transmitter data\n\t\t\t\t\t\tregister."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 8
      description: "Slave function data register. Read: read the most recently\n\t\t\t\t\t\t\t\treceived
        data for the Slave function. Write: transmit data using the\n\t\t\t\t\t\t\t\tSlave
        function."
    - !Field
      name: RESERVED
      bit_offset: 8
      bit_width: 24
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: SLVQUAL0
    addr: 0x4009c058
    size_bits: 32
    description: Slave Qualification for address 0.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: QUALMODE0
      bit_offset: 0
      bit_width: 1
      description: Qualify mode for slave address 0.
      enum_values:
        0: MASK
        1: EXTEND
    - !Field
      name: SLVQUAL0
      bit_offset: 1
      bit_width: 7
      description: "Slave address Qualifier for address 0. A value of 0 causes\n\t\t\t\t\t\t\t\tthe
        address in SLVADR0 to be used as-is, assuming that it is\n\t\t\t\t\t\t\t\tenabled.
        If QUALMODE0 = 0, any bit in this field which is set to 1\n\t\t\t\t\t\t\t\twill
        cause an automatic match of the corresponding bit of the\n\t\t\t\t\t\t\t\treceived
        address when it is compared to the SLVADR0 register. If\n\t\t\t\t\t\t\t\tQUALMODE0
        = 1, an address range is matched for address 0. This range\n\t\t\t\t\t\t\t\textends
        from the value defined by SLVADR0 to the address defined by\n\t\t\t\t\t\t\t\tSLVQUAL0
        (address matches when SLVADR0[7:1] <= received address\n\t\t\t\t\t\t\t\t<=
        SLVQUAL0[7:1])."
    - !Field
      name: RESERVED
      bit_offset: 8
      bit_width: 24
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: MONRXDAT
    addr: 0x4009c080
    size_bits: 32
    description: Monitor receiver data register.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: MONRXDAT
      bit_offset: 0
      bit_width: 8
      description: "Monitor function Receiver Data. This reflects every data\n\t\t\t\t\t\t\t\tbyte
        that passes on the I2C pins."
    - !Field
      name: MONSTART
      bit_offset: 8
      bit_width: 1
      description: Monitor Received Start.
      enum_values:
        0: NO_START_DETECTED
        1: START_DETECTED
    - !Field
      name: MONRESTART
      bit_offset: 9
      bit_width: 1
      description: Monitor Received Repeated Start.
      enum_values:
        0: NO_REPEATED_START_DE
        1: REPEATED_START_DETEC
    - !Field
      name: MONNACK
      bit_offset: 10
      bit_width: 1
      description: Monitor Received NACK.
      enum_values:
        0: ACKNOWLEDGED
        1: NOT_ACKNOWLEDGED
    - !Field
      name: RESERVED
      bit_offset: 11
      bit_width: 21
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: SLVADR0
    addr: 0x4009c048
    description: Slave address 0.
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: SADISABLE
      bit_offset: 0
      bit_width: 1
      description: Slave Address n Disable.
      enum_values:
        0: ENABLED
        1: IGNORED_SLAVE_ADDRES
    - !Field
      name: SLVADR
      bit_offset: 1
      bit_width: 7
      description: "Slave Address. Seven bit slave address that is compared to\n\t\t\t\t\t\t\t\treceived
        addresses if enabled."
    - !Field
      name: RESERVED
      bit_offset: 8
      bit_width: 24
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: SLVADR1
    addr: 0x4009c04c
    description: Slave address 0.
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: SADISABLE
      bit_offset: 0
      bit_width: 1
      description: Slave Address n Disable.
      enum_values:
        0: ENABLED
        1: IGNORED_SLAVE_ADDRES
    - !Field
      name: SLVADR
      bit_offset: 1
      bit_width: 7
      description: "Slave Address. Seven bit slave address that is compared to\n\t\t\t\t\t\t\t\treceived
        addresses if enabled."
    - !Field
      name: RESERVED
      bit_offset: 8
      bit_width: 24
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: SLVADR2
    addr: 0x4009c050
    description: Slave address 0.
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: SADISABLE
      bit_offset: 0
      bit_width: 1
      description: Slave Address n Disable.
      enum_values:
        0: ENABLED
        1: IGNORED_SLAVE_ADDRES
    - !Field
      name: SLVADR
      bit_offset: 1
      bit_width: 7
      description: "Slave Address. Seven bit slave address that is compared to\n\t\t\t\t\t\t\t\treceived
        addresses if enabled."
    - !Field
      name: RESERVED
      bit_offset: 8
      bit_width: 24
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: SLVADR3
    addr: 0x4009c054
    description: Slave address 0.
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: SADISABLE
      bit_offset: 0
      bit_width: 1
      description: Slave Address n Disable.
      enum_values:
        0: ENABLED
        1: IGNORED_SLAVE_ADDRES
    - !Field
      name: SLVADR
      bit_offset: 1
      bit_width: 7
      description: "Slave Address. Seven bit slave address that is compared to\n\t\t\t\t\t\t\t\treceived
        addresses if enabled."
    - !Field
      name: RESERVED
      bit_offset: 8
      bit_width: 24
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
- !Module
  name: SPI0
  description: SPI0
  base_addr: 0x400a4000
  size: 0x2c
  registers:
  - !Register
    name: CFG
    addr: 0x400a4000
    size_bits: 32
    description: SPI Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ENABLE
      bit_offset: 0
      bit_width: 1
      description: SPI enable.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: RESERVED
      bit_offset: 1
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: MASTER
      bit_offset: 2
      bit_width: 1
      description: Master mode select.
      enum_values:
        0: SLAVE_MODE
        1: MASTER_MODE
    - !Field
      name: LSBF
      bit_offset: 3
      bit_width: 1
      description: LSB First mode enable.
      enum_values:
        0: STANDARD
        1: REVERSE
    - !Field
      name: CPHA
      bit_offset: 4
      bit_width: 1
      description: Clock Phase select.
      enum_values:
        0: CHANGE
        1: CAPTURE
    - !Field
      name: CPOL
      bit_offset: 5
      bit_width: 1
      description: Clock Polarity select.
      enum_values:
        0: LOW
        1: HIGH
    - !Field
      name: RESERVED
      bit_offset: 6
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: LOOP
      bit_offset: 7
      bit_width: 1
      description: "Loopback mode enable. Loopback mode applies only to Master\n\t\t\t\t\t\t\t\tmode,
        and connects transmit and receive data connected together to\n\t\t\t\t\t\t\t\tallow
        simple software testing."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: SPOL0
      bit_offset: 8
      bit_width: 1
      description: SSEL0 Polarity select.
      enum_values:
        0: LOW
        1: HIGH
    - !Field
      name: SPOL1
      bit_offset: 9
      bit_width: 1
      description: SSEL1 Polarity select.
      enum_values:
        0: LOW
        1: HIGH
    - !Field
      name: SPOL2
      bit_offset: 10
      bit_width: 1
      description: SSEL2 Polarity select.
      enum_values:
        0: LOW
        1: HIGH
    - !Field
      name: SPOL3
      bit_offset: 11
      bit_width: 1
      description: SSEL3 Polarity select.
      enum_values:
        0: LOW
        1: HIGH
    - !Field
      name: RESERVED
      bit_offset: 12
      bit_width: 20
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: DLY
    addr: 0x400a4004
    size_bits: 32
    description: SPI Delay register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRE_DELAY
      bit_offset: 0
      bit_width: 4
      description: "Controls the amount of time between SSEL assertion and the\n\t\t\t\t\t\t\t\tbeginning
        of a data transfer. There is always one SPI clock time\n\t\t\t\t\t\t\t\tbetween
        SSEL assertion and the first clock edge. This is not\n\t\t\t\t\t\t\t\tconsidered
        part of the pre-delay. 0x0 = No additional time is\n\t\t\t\t\t\t\t\tinserted.
        0x1 = 1 SPI clock time is inserted. 0x2 = 2 SPI clock\n\t\t\t\t\t\t\t\ttimes
        are inserted. ... 0xF = 15 SPI clock times are\n\t\t\t\t\t\t\t\tinserted."
    - !Field
      name: POST_DELAY
      bit_offset: 4
      bit_width: 4
      description: "Controls the amount of time between the end of a data\n\t\t\t\t\t\t\t\ttransfer
        and SSEL deassertion. 0x0 = No additional time is inserted.\n\t\t\t\t\t\t\t\t0x1
        = 1 SPI clock time is inserted. 0x2 = 2 SPI clock times are\n\t\t\t\t\t\t\t\tinserted.
        ... 0xF = 15 SPI clock times are inserted."
    - !Field
      name: FRAME_DELAY
      bit_offset: 8
      bit_width: 4
      description: "If the EOF flag is set, controls the minimum amount of time\n\t\t\t\t\t\t\t\tbetween
        the current frame and the next frame (or SSEL deassertion if\n\t\t\t\t\t\t\t\tEOT).
        0x0 = No additional time is inserted. 0x1 = 1 SPI clock time\n\t\t\t\t\t\t\t\tis
        inserted. 0x2 = 2 SPI clock times are inserted. ... 0xF = 15 SPI\n\t\t\t\t\t\t\t\tclock
        times are inserted."
    - !Field
      name: TRANSFER_DELAY
      bit_offset: 12
      bit_width: 4
      description: "Controls the minimum amount of time that the SSEL is\n\t\t\t\t\t\t\t\tdeasserted
        between transfers. 0x0 = The minimum time that SSEL is\n\t\t\t\t\t\t\t\tdeasserted
        is 1 SPI clock time. (Zero added time.) 0x1 = The minimum\n\t\t\t\t\t\t\t\ttime
        that SSEL is deasserted is 2 SPI clock times. 0x2 = The minimum\n\t\t\t\t\t\t\t\ttime
        that SSEL is deasserted is 3 SPI clock times. ... 0xF = The\n\t\t\t\t\t\t\t\tminimum
        time that SSEL is deasserted is 16 SPI clock\n\t\t\t\t\t\t\t\ttimes."
    - !Field
      name: RESERVED
      bit_offset: 16
      bit_width: 16
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: STAT
    addr: 0x400a4008
    size_bits: 32
    description: "SPI Status. Some status flags can be cleared by writing a 1 to that\n\t\t\t\t\t\tbit
      position"
    read_allowed: true
    write_allowed: true
    reset_value: 0x102
    fields:
    - !Field
      name: RXRDY
      bit_offset: 0
      bit_width: 1
      description: "Receiver Ready flag. When 1, indicates that data is\n\t\t\t\t\t\t\t\tavailable
        to be read from the receiver buffer. Cleared after a read\n\t\t\t\t\t\t\t\tof
        the RXDAT register."
    - !Field
      name: TXRDY
      bit_offset: 1
      bit_width: 1
      description: "Transmitter Ready flag. When 1, this bit indicates that\n\t\t\t\t\t\t\t\tdata
        may be written to the transmit buffer. Previous data may still\n\t\t\t\t\t\t\t\tbe
        in the process of being transmitted. Cleared when data is written\n\t\t\t\t\t\t\t\tto
        TXDAT or TXDATCTL until the data is moved to the transmit shift\n\t\t\t\t\t\t\t\tregister."
    - !Field
      name: RXOV
      bit_offset: 2
      bit_width: 1
      description: "Receiver Overrun interrupt flag. This flag applies only to\n\t\t\t\t\t\t\t\tslave
        mode (Master = 0). This flag is set when the beginning of a\n\t\t\t\t\t\t\t\treceived
        character is detected while the receiver buffer is still in\n\t\t\t\t\t\t\t\tuse.
        If this occurs, the receiver buffer contents are preserved, and\n\t\t\t\t\t\t\t\tthe
        incoming data is lost. Data received by the SPI should be\n\t\t\t\t\t\t\t\tconsidered
        undefined if RxOv is set."
    - !Field
      name: TXUR
      bit_offset: 3
      bit_width: 1
      description: "Transmitter Underrun interrupt flag. This flag applies only\n\t\t\t\t\t\t\t\tto
        slave mode (Master = 0). In this case, the transmitter must begin\n\t\t\t\t\t\t\t\tsending
        new data on the next input clock if the transmitter is idle.\n\t\t\t\t\t\t\t\tIf
        that data is not available in the transmitter holding register at\n\t\t\t\t\t\t\t\tthat
        point, there is no data to transmit and the TXUR flag is set.\n\t\t\t\t\t\t\t\tData
        transmitted by the SPI should be considered undefined if TXUR\n\t\t\t\t\t\t\t\tis
        set."
    - !Field
      name: SSA
      bit_offset: 4
      bit_width: 1
      description: "Slave Select Assert. This flag is set whenever any slave\n\t\t\t\t\t\t\t\tselect
        transitions from deasserted to asserted, in both master and\n\t\t\t\t\t\t\t\tslave
        modes. This allows determining when the SPI transmit/receive\n\t\t\t\t\t\t\t\tfunctions
        become busy, and allows waking up the device from reduced\n\t\t\t\t\t\t\t\tpower
        modes when a slave mode access begins. This flag is cleared by\n\t\t\t\t\t\t\t\tsoftware."
    - !Field
      name: SSD
      bit_offset: 5
      bit_width: 1
      description: "Slave Select Deassert. This flag is set whenever any\n\t\t\t\t\t\t\t\tasserted
        slave selects transition to deasserted, in both master and\n\t\t\t\t\t\t\t\tslave
        modes. This allows determining when the SPI transmit/receive\n\t\t\t\t\t\t\t\tfunctions
        become idle. This flag is cleared by\n\t\t\t\t\t\t\t\tsoftware."
    - !Field
      name: STALLED
      bit_offset: 6
      bit_width: 1
      description: "Stalled status flag. This indicates whether the SPI is\n\t\t\t\t\t\t\t\tcurrently
        in a stall condition."
    - !Field
      name: ENDTRANSFER
      bit_offset: 7
      bit_width: 1
      description: "End Transfer control bit. Software can set this bit to\n\t\t\t\t\t\t\t\tforce
        an end to the current transfer when the transmitter finishes\n\t\t\t\t\t\t\t\tany
        activity already in progress, as if the EOT flag had been set\n\t\t\t\t\t\t\t\tprior
        to the last transmission. This capability is included to\n\t\t\t\t\t\t\t\tsupport
        cases where it is not known when transmit data is written\n\t\t\t\t\t\t\t\tthat
        it will be the end of a transfer. The bit is cleared when the\n\t\t\t\t\t\t\t\ttransmitter
        becomes idle as the transfer comes to an end. Forcing an\n\t\t\t\t\t\t\t\tend
        of transfer in this manner causes any specified FRAME_DELAY and\n\t\t\t\t\t\t\t\tTRANSFER_DELAY
        to be inserted."
    - !Field
      name: MSTIDLE
      bit_offset: 8
      bit_width: 1
      description: "Master idle status flag. This bit is 1 whenever the SPI\n\t\t\t\t\t\t\t\tmaster
        function is fully idle. This means that the transmit holding\n\t\t\t\t\t\t\t\tregister
        is empty and the transmitter is not in the process of\n\t\t\t\t\t\t\t\tsending
        data."
    - !Field
      name: RESERVED
      bit_offset: 9
      bit_width: 23
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: INTENSET
    addr: 0x400a400c
    size_bits: 32
    description: "SPI Interrupt Enable read and Set. A complete value may be read\n\t\t\t\t\t\tfrom
      this register. Writing a 1 to any implemented bit position causes that\n\t\t\t\t\t\tbit
      to be set."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXRDYEN
      bit_offset: 0
      bit_width: 1
      description: "RX ready interrupt enable. Determines whether an interrupt\n\t\t\t\t\t\t\t\toccurs
        when receiver data is available."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: TXRDYEN
      bit_offset: 1
      bit_width: 1
      description: "TX ready interrupt enable. Determines whether an interrupt\n\t\t\t\t\t\t\t\toccurs
        when the transmitter holding register is\n\t\t\t\t\t\t\t\tavailable."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: RXOVEN
      bit_offset: 2
      bit_width: 1
      description: "RX overrun interrupt enable. Determines whether an\n\t\t\t\t\t\t\t\tinterrupt
        occurs when a receiver overrun occurs. This happens in\n\t\t\t\t\t\t\t\tslave
        mode when there is a need for the receiver to move newly\n\t\t\t\t\t\t\t\treceived
        data to the RXDAT register when it is already in use. The\n\t\t\t\t\t\t\t\tinterface
        prevents receiver overrun in Master mode by not allowing a\n\t\t\t\t\t\t\t\tnew
        transmission to begin when a receiver overrun would otherwise\n\t\t\t\t\t\t\t\toccur."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: TXUREN
      bit_offset: 3
      bit_width: 1
      description: "TX underrun interrupt enable. Determines whether an\n\t\t\t\t\t\t\t\tinterrupt
        occurs when a transmitter underrun occurs. This happens in\n\t\t\t\t\t\t\t\tslave
        mode when there is a need to transmit data when none is\n\t\t\t\t\t\t\t\tavailable."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: SSAEN
      bit_offset: 4
      bit_width: 1
      description: "Slave select assert interrupt enable. Determines whether an\n\t\t\t\t\t\t\t\tinterrupt
        occurs when the Slave Select is asserted."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: SSDEN
      bit_offset: 5
      bit_width: 1
      description: "Slave select deassert interrupt enable. Determines whether\n\t\t\t\t\t\t\t\tan
        interrupt occurs when the Slave Select is\n\t\t\t\t\t\t\t\tdeasserted."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: RESERVED
      bit_offset: 6
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: MSTIDLEEN
      bit_offset: 8
      bit_width: 1
      description: Master idle interrupt enable
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: RESERVED
      bit_offset: 9
      bit_width: 23
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: INTENCLR
    addr: 0x400a4010
    size_bits: 32
    description: "SPI Interrupt Enable Clear. Writing a 1 to any implemented bit\n\t\t\t\t\t\tposition
      causes the corresponding bit in INTENSET to be\n\t\t\t\t\t\tcleared."
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: RXRDYEN
      bit_offset: 0
      bit_width: 1
      description: "Writing 1 clears the corresponding bits in the INTENSET\n\t\t\t\t\t\t\t\tregister."
    - !Field
      name: TXRDYEN
      bit_offset: 1
      bit_width: 1
      description: "Writing 1 clears the corresponding bits in the INTENSET\n\t\t\t\t\t\t\t\tregister."
    - !Field
      name: RXOVEN
      bit_offset: 2
      bit_width: 1
      description: "Writing 1 clears the corresponding bits in the INTENSET\n\t\t\t\t\t\t\t\tregister."
    - !Field
      name: TXUREN
      bit_offset: 3
      bit_width: 1
      description: "Writing 1 clears the corresponding bits in the INTENSET\n\t\t\t\t\t\t\t\tregister."
    - !Field
      name: SSAEN
      bit_offset: 4
      bit_width: 1
      description: "Writing 1 clears the corresponding bits in the INTENSET\n\t\t\t\t\t\t\t\tregister."
    - !Field
      name: SSDEN
      bit_offset: 5
      bit_width: 1
      description: "Writing 1 clears the corresponding bits in the INTENSET\n\t\t\t\t\t\t\t\tregister."
    - !Field
      name: RESERVED
      bit_offset: 6
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: MSTIDLE
      bit_offset: 8
      bit_width: 1
      description: "Writing 1 clears the corresponding bits in the MSTIDLE\n\t\t\t\t\t\t\t\tregister."
    - !Field
      name: RESERVED
      bit_offset: 9
      bit_width: 23
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: RXDAT
    addr: 0x400a4014
    size_bits: 32
    description: SPI Receive Data
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDAT
      bit_offset: 0
      bit_width: 16
      description: "Receiver Data. This contains the next piece of received\n\t\t\t\t\t\t\t\tdata.
        The number of bits that are used depends on the LEN setting in\n\t\t\t\t\t\t\t\tTXCTL
        / TXDATCTL."
    - !Field
      name: RXSSEL0_N
      bit_offset: 16
      bit_width: 1
      description: "Slave Select for receive. This field allows the state of\n\t\t\t\t\t\t\t\tthe
        SSEL0 pin to be saved along with received data. The value will\n\t\t\t\t\t\t\t\treflect
        the SSEL0 pin for both master and slave operation. A zero\n\t\t\t\t\t\t\t\tindicates
        that a slave select is active. The actual polarity of each\n\t\t\t\t\t\t\t\tslave
        select pin is configured by the related SPOL bit in\n\t\t\t\t\t\t\t\tCFG."
    - !Field
      name: RXSSEL1_N
      bit_offset: 17
      bit_width: 1
      description: "Slave Select for receive. This field allows the state of\n\t\t\t\t\t\t\t\tthe
        SSEL1 pin to be saved along with received data. The value will\n\t\t\t\t\t\t\t\treflect
        the SSEL1 pin for both master and slave operation. A zero\n\t\t\t\t\t\t\t\tindicates
        that a slave select is active. The actual polarity of each\n\t\t\t\t\t\t\t\tslave
        select pin is configured by the related SPOL bit in\n\t\t\t\t\t\t\t\tCFG."
    - !Field
      name: RXSSEL2_N
      bit_offset: 18
      bit_width: 1
      description: "Slave Select for receive. This field allows the state of\n\t\t\t\t\t\t\t\tthe
        SSEL2 pin to be saved along with received data. The value will\n\t\t\t\t\t\t\t\treflect
        the SSEL2 pin for both master and slave operation. A zero\n\t\t\t\t\t\t\t\tindicates
        that a slave select is active. The actual polarity of each\n\t\t\t\t\t\t\t\tslave
        select pin is configured by the related SPOL bit in\n\t\t\t\t\t\t\t\tCFG."
    - !Field
      name: RXSSEL3_N
      bit_offset: 19
      bit_width: 1
      description: "Slave Select for receive. This field allows the state of\n\t\t\t\t\t\t\t\tthe
        SSEL3 pin to be saved along with received data. The value will\n\t\t\t\t\t\t\t\treflect
        the SSEL3 pin for both master and slave operation. A zero\n\t\t\t\t\t\t\t\tindicates
        that a slave select is active. The actual polarity of each\n\t\t\t\t\t\t\t\tslave
        select pin is configured by the related SPOL bit in\n\t\t\t\t\t\t\t\tCFG."
    - !Field
      name: SOT
      bit_offset: 20
      bit_width: 1
      description: "Start of Transfer flag. This flag will be 1 if this is the\n\t\t\t\t\t\t\t\tfirst
        data after the SSELs went from deasserted to asserted (i.e.,\n\t\t\t\t\t\t\t\tany
        previous transfer has ended). This information can be used to\n\t\t\t\t\t\t\t\tidentify
        the first piece of data in cases where the transfer length\n\t\t\t\t\t\t\t\tis
        greater than 16 bit."
    - !Field
      name: RESERVED
      bit_offset: 21
      bit_width: 11
      description: "Reserved, the value read from a reserved bit is not\n\t\t\t\t\t\t\t\tdefined."
  - !Register
    name: TXDATCTL
    addr: 0x400a4018
    size_bits: 32
    description: SPI Transmit Data with Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXDAT
      bit_offset: 0
      bit_width: 16
      description: "Transmit Data. This field provides from 1 to 16 bits of\n\t\t\t\t\t\t\t\tdata
        to be transmitted."
    - !Field
      name: TXSSEL0_N
      bit_offset: 16
      bit_width: 1
      description: "Transmit Slave Select. This field asserts SSEL0 in master\n\t\t\t\t\t\t\t\tmode.
        The output on the pin is active LOW by default. The active\n\t\t\t\t\t\t\t\tstate
        of the SSEL0 pin is configured by bits in the CFG\n\t\t\t\t\t\t\t\tregister."
      enum_values:
        0: SSEL0_ASSERTED
        1: SSEL0_NOT_ASSERTED
    - !Field
      name: TXSSEL1_N
      bit_offset: 17
      bit_width: 1
      description: "Transmit Slave Select. This field asserts SSEL1 in master\n\t\t\t\t\t\t\t\tmode.
        The output on the pin is active LOW by default. The active\n\t\t\t\t\t\t\t\tstate
        of the SSEL1 pin is configured by bits in the CFG\n\t\t\t\t\t\t\t\tregister."
      enum_values:
        0: SSEL1_ASSERTED
        1: SSEL1_NOT_ASSERTED
    - !Field
      name: TXSSEL2_N
      bit_offset: 18
      bit_width: 1
      description: "Transmit Slave Select. This field asserts SSEL2 in master\n\t\t\t\t\t\t\t\tmode.
        The output on the pin is active LOW by default. The active\n\t\t\t\t\t\t\t\tstate
        of the SSEL2 pin is configured by bits in the CFG\n\t\t\t\t\t\t\t\tregister."
      enum_values:
        0: SSEL2_ASSERTED
        1: SSEL2_NOT_ASSERTED
    - !Field
      name: TXSSEL3_N
      bit_offset: 19
      bit_width: 1
      description: "Transmit Slave Select. This field asserts SSEL3 in master\n\t\t\t\t\t\t\t\tmode.
        The output on the pin is active LOW by default. The active\n\t\t\t\t\t\t\t\tstate
        of the SSEL3 pin is configured by bits in the CFG\n\t\t\t\t\t\t\t\tregister."
      enum_values:
        0: SSEL3_ASSERTED
        1: SSEL3_NOT_ASSERTED
    - !Field
      name: EOT
      bit_offset: 20
      bit_width: 1
      description: "End of Transfer. The asserted SSEL will be deasserted at\n\t\t\t\t\t\t\t\tthe
        end of a transfer, and remain so for at least the time specified\n\t\t\t\t\t\t\t\tby
        the Transfer_delay value in the DLY register."
      enum_values:
        0: SSEL_NOT_DEASSERTED
        1: SSEL_DEASSERTED
    - !Field
      name: EOF
      bit_offset: 21
      bit_width: 1
      description: "End of Frame. Between frames, a delay may be inserted, as\n\t\t\t\t\t\t\t\tdefined
        by the FRAME_DELAY value in the DLY register. The end of a\n\t\t\t\t\t\t\t\tframe
        may not be particularly meaningful if the FRAME_DELAY value =\n\t\t\t\t\t\t\t\t0.
        This control can be used as part of the support for frame lengths\n\t\t\t\t\t\t\t\tgreater
        than 16 bits."
      enum_values:
        0: DATA_NOT_EOF
        1: DATA_EOF
    - !Field
      name: RXIGNORE
      bit_offset: 22
      bit_width: 1
      description: "Receive Ignore. This allows data to be transmitted using\n\t\t\t\t\t\t\t\tthe
        SPI without the need to read unneeded data from the\n\t\t\t\t\t\t\t\treceiver.Setting
        this bit simplifies the transmit process and can be\n\t\t\t\t\t\t\t\tused
        with the DMA."
      enum_values:
        0: READ_RECEIVED_DATA
        1: IGNORE_RECEIVED_DATA
    - !Field
      name: RESERVED
      bit_offset: 23
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: LEN
      bit_offset: 24
      bit_width: 4
      description: "Data Length. Specifies the data length from 1 to 16 bits.\n\t\t\t\t\t\t\t\tNote
        that transfer lengths greater than 16 bits are supported by\n\t\t\t\t\t\t\t\timplementing
        multiple sequential transmits. 0x0 = Data transfer is 1\n\t\t\t\t\t\t\t\tbit
        in length. 0x1 = Data transfer is 2 bits in length. 0x2 = Data\n\t\t\t\t\t\t\t\ttransfer
        is 3 bits in length. ... 0xF = Data transfer is 16 bits in\n\t\t\t\t\t\t\t\tlength."
    - !Field
      name: RESERVED
      bit_offset: 28
      bit_width: 4
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: TXDAT
    addr: 0x400a401c
    size_bits: 32
    description: SPI Transmit Data
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 16
      description: "Transmit Data. This field provides from 4 to 16 bits of\n\t\t\t\t\t\t\t\tdata
        to be transmitted."
    - !Field
      name: RESERVED
      bit_offset: 16
      bit_width: 16
      description: Reserved. Only zero should be written.
  - !Register
    name: TXCTL
    addr: 0x400a4020
    size_bits: 32
    description: SPI Transmit Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RESERVED
      bit_offset: 0
      bit_width: 16
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TXSSEL0_N
      bit_offset: 16
      bit_width: 1
      description: Transmit Slave Select 0.
    - !Field
      name: TXSSEL1_N
      bit_offset: 17
      bit_width: 1
      description: Transmit Slave Select 1.
    - !Field
      name: TXSSEL2_N
      bit_offset: 18
      bit_width: 1
      description: Transmit Slave Select 2.
    - !Field
      name: TXSSEL3_n
      bit_offset: 19
      bit_width: 1
      description: Transmit Slave Select 3.
    - !Field
      name: EOT
      bit_offset: 20
      bit_width: 1
      description: End of Transfer.
    - !Field
      name: EOF
      bit_offset: 21
      bit_width: 1
      description: End of Frame.
    - !Field
      name: RXIGNORE
      bit_offset: 22
      bit_width: 1
      description: Receive Ignore.
    - !Field
      name: RESERVED
      bit_offset: 23
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: LEN
      bit_offset: 24
      bit_width: 4
      description: Data transfer Length.
    - !Field
      name: RESERVED
      bit_offset: 28
      bit_width: 4
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: DIV
    addr: 0x400a4024
    size_bits: 32
    description: SPI clock Divider
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DIVVAL
      bit_offset: 0
      bit_width: 16
      description: "Rate divider value. Specifies how the PCLK for the SPI is\n\t\t\t\t\t\t\t\tdivided
        to produce the SPI clock rate in master mode. DIVVAL is -1\n\t\t\t\t\t\t\t\tencoded
        such that the value 0 results in PCLK/1, the value 1 results\n\t\t\t\t\t\t\t\tin
        PCLK/2, up to the maximum possible divide value of 0xFFFF, which\n\t\t\t\t\t\t\t\tresults
        in PCLK/65536."
    - !Field
      name: RESERVED
      bit_offset: 16
      bit_width: 16
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: INTSTAT
    addr: 0x400a4028
    size_bits: 32
    description: SPI Interrupt Status
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXRDY
      bit_offset: 0
      bit_width: 1
      description: Receiver Ready flag.
    - !Field
      name: TXRDY
      bit_offset: 1
      bit_width: 1
      description: Transmitter Ready flag.
    - !Field
      name: RXOV
      bit_offset: 2
      bit_width: 1
      description: Receiver Overrun interrupt flag.
    - !Field
      name: TXUR
      bit_offset: 3
      bit_width: 1
      description: Transmitter Underrun interrupt flag.
    - !Field
      name: SSA
      bit_offset: 4
      bit_width: 1
      description: Slave Select Assert.
    - !Field
      name: SSD
      bit_offset: 5
      bit_width: 1
      description: Slave Select Deassert.
    - !Field
      name: RESERVED
      bit_offset: 6
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: MSTIDLE
      bit_offset: 8
      bit_width: 1
      description: Master Idle status flag.
    - !Field
      name: RESERVED
      bit_offset: 9
      bit_width: 23
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
- !Module
  name: SPI1
  description: SPI1
  base_addr: 0x400a8000
  size: 0x2c
  registers:
  - !Register
    name: CFG
    addr: 0x400a8000
    size_bits: 32
    description: SPI Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ENABLE
      bit_offset: 0
      bit_width: 1
      description: SPI enable.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: RESERVED
      bit_offset: 1
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: MASTER
      bit_offset: 2
      bit_width: 1
      description: Master mode select.
      enum_values:
        0: SLAVE_MODE
        1: MASTER_MODE
    - !Field
      name: LSBF
      bit_offset: 3
      bit_width: 1
      description: LSB First mode enable.
      enum_values:
        0: STANDARD
        1: REVERSE
    - !Field
      name: CPHA
      bit_offset: 4
      bit_width: 1
      description: Clock Phase select.
      enum_values:
        0: CHANGE
        1: CAPTURE
    - !Field
      name: CPOL
      bit_offset: 5
      bit_width: 1
      description: Clock Polarity select.
      enum_values:
        0: LOW
        1: HIGH
    - !Field
      name: RESERVED
      bit_offset: 6
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: LOOP
      bit_offset: 7
      bit_width: 1
      description: "Loopback mode enable. Loopback mode applies only to Master\n\t\t\t\t\t\t\t\tmode,
        and connects transmit and receive data connected together to\n\t\t\t\t\t\t\t\tallow
        simple software testing."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: SPOL0
      bit_offset: 8
      bit_width: 1
      description: SSEL0 Polarity select.
      enum_values:
        0: LOW
        1: HIGH
    - !Field
      name: SPOL1
      bit_offset: 9
      bit_width: 1
      description: SSEL1 Polarity select.
      enum_values:
        0: LOW
        1: HIGH
    - !Field
      name: SPOL2
      bit_offset: 10
      bit_width: 1
      description: SSEL2 Polarity select.
      enum_values:
        0: LOW
        1: HIGH
    - !Field
      name: SPOL3
      bit_offset: 11
      bit_width: 1
      description: SSEL3 Polarity select.
      enum_values:
        0: LOW
        1: HIGH
    - !Field
      name: RESERVED
      bit_offset: 12
      bit_width: 20
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: DLY
    addr: 0x400a8004
    size_bits: 32
    description: SPI Delay register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRE_DELAY
      bit_offset: 0
      bit_width: 4
      description: "Controls the amount of time between SSEL assertion and the\n\t\t\t\t\t\t\t\tbeginning
        of a data transfer. There is always one SPI clock time\n\t\t\t\t\t\t\t\tbetween
        SSEL assertion and the first clock edge. This is not\n\t\t\t\t\t\t\t\tconsidered
        part of the pre-delay. 0x0 = No additional time is\n\t\t\t\t\t\t\t\tinserted.
        0x1 = 1 SPI clock time is inserted. 0x2 = 2 SPI clock\n\t\t\t\t\t\t\t\ttimes
        are inserted. ... 0xF = 15 SPI clock times are\n\t\t\t\t\t\t\t\tinserted."
    - !Field
      name: POST_DELAY
      bit_offset: 4
      bit_width: 4
      description: "Controls the amount of time between the end of a data\n\t\t\t\t\t\t\t\ttransfer
        and SSEL deassertion. 0x0 = No additional time is inserted.\n\t\t\t\t\t\t\t\t0x1
        = 1 SPI clock time is inserted. 0x2 = 2 SPI clock times are\n\t\t\t\t\t\t\t\tinserted.
        ... 0xF = 15 SPI clock times are inserted."
    - !Field
      name: FRAME_DELAY
      bit_offset: 8
      bit_width: 4
      description: "If the EOF flag is set, controls the minimum amount of time\n\t\t\t\t\t\t\t\tbetween
        the current frame and the next frame (or SSEL deassertion if\n\t\t\t\t\t\t\t\tEOT).
        0x0 = No additional time is inserted. 0x1 = 1 SPI clock time\n\t\t\t\t\t\t\t\tis
        inserted. 0x2 = 2 SPI clock times are inserted. ... 0xF = 15 SPI\n\t\t\t\t\t\t\t\tclock
        times are inserted."
    - !Field
      name: TRANSFER_DELAY
      bit_offset: 12
      bit_width: 4
      description: "Controls the minimum amount of time that the SSEL is\n\t\t\t\t\t\t\t\tdeasserted
        between transfers. 0x0 = The minimum time that SSEL is\n\t\t\t\t\t\t\t\tdeasserted
        is 1 SPI clock time. (Zero added time.) 0x1 = The minimum\n\t\t\t\t\t\t\t\ttime
        that SSEL is deasserted is 2 SPI clock times. 0x2 = The minimum\n\t\t\t\t\t\t\t\ttime
        that SSEL is deasserted is 3 SPI clock times. ... 0xF = The\n\t\t\t\t\t\t\t\tminimum
        time that SSEL is deasserted is 16 SPI clock\n\t\t\t\t\t\t\t\ttimes."
    - !Field
      name: RESERVED
      bit_offset: 16
      bit_width: 16
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: STAT
    addr: 0x400a8008
    size_bits: 32
    description: "SPI Status. Some status flags can be cleared by writing a 1 to that\n\t\t\t\t\t\tbit
      position"
    read_allowed: true
    write_allowed: true
    reset_value: 0x102
    fields:
    - !Field
      name: RXRDY
      bit_offset: 0
      bit_width: 1
      description: "Receiver Ready flag. When 1, indicates that data is\n\t\t\t\t\t\t\t\tavailable
        to be read from the receiver buffer. Cleared after a read\n\t\t\t\t\t\t\t\tof
        the RXDAT register."
    - !Field
      name: TXRDY
      bit_offset: 1
      bit_width: 1
      description: "Transmitter Ready flag. When 1, this bit indicates that\n\t\t\t\t\t\t\t\tdata
        may be written to the transmit buffer. Previous data may still\n\t\t\t\t\t\t\t\tbe
        in the process of being transmitted. Cleared when data is written\n\t\t\t\t\t\t\t\tto
        TXDAT or TXDATCTL until the data is moved to the transmit shift\n\t\t\t\t\t\t\t\tregister."
    - !Field
      name: RXOV
      bit_offset: 2
      bit_width: 1
      description: "Receiver Overrun interrupt flag. This flag applies only to\n\t\t\t\t\t\t\t\tslave
        mode (Master = 0). This flag is set when the beginning of a\n\t\t\t\t\t\t\t\treceived
        character is detected while the receiver buffer is still in\n\t\t\t\t\t\t\t\tuse.
        If this occurs, the receiver buffer contents are preserved, and\n\t\t\t\t\t\t\t\tthe
        incoming data is lost. Data received by the SPI should be\n\t\t\t\t\t\t\t\tconsidered
        undefined if RxOv is set."
    - !Field
      name: TXUR
      bit_offset: 3
      bit_width: 1
      description: "Transmitter Underrun interrupt flag. This flag applies only\n\t\t\t\t\t\t\t\tto
        slave mode (Master = 0). In this case, the transmitter must begin\n\t\t\t\t\t\t\t\tsending
        new data on the next input clock if the transmitter is idle.\n\t\t\t\t\t\t\t\tIf
        that data is not available in the transmitter holding register at\n\t\t\t\t\t\t\t\tthat
        point, there is no data to transmit and the TXUR flag is set.\n\t\t\t\t\t\t\t\tData
        transmitted by the SPI should be considered undefined if TXUR\n\t\t\t\t\t\t\t\tis
        set."
    - !Field
      name: SSA
      bit_offset: 4
      bit_width: 1
      description: "Slave Select Assert. This flag is set whenever any slave\n\t\t\t\t\t\t\t\tselect
        transitions from deasserted to asserted, in both master and\n\t\t\t\t\t\t\t\tslave
        modes. This allows determining when the SPI transmit/receive\n\t\t\t\t\t\t\t\tfunctions
        become busy, and allows waking up the device from reduced\n\t\t\t\t\t\t\t\tpower
        modes when a slave mode access begins. This flag is cleared by\n\t\t\t\t\t\t\t\tsoftware."
    - !Field
      name: SSD
      bit_offset: 5
      bit_width: 1
      description: "Slave Select Deassert. This flag is set whenever any\n\t\t\t\t\t\t\t\tasserted
        slave selects transition to deasserted, in both master and\n\t\t\t\t\t\t\t\tslave
        modes. This allows determining when the SPI transmit/receive\n\t\t\t\t\t\t\t\tfunctions
        become idle. This flag is cleared by\n\t\t\t\t\t\t\t\tsoftware."
    - !Field
      name: STALLED
      bit_offset: 6
      bit_width: 1
      description: "Stalled status flag. This indicates whether the SPI is\n\t\t\t\t\t\t\t\tcurrently
        in a stall condition."
    - !Field
      name: ENDTRANSFER
      bit_offset: 7
      bit_width: 1
      description: "End Transfer control bit. Software can set this bit to\n\t\t\t\t\t\t\t\tforce
        an end to the current transfer when the transmitter finishes\n\t\t\t\t\t\t\t\tany
        activity already in progress, as if the EOT flag had been set\n\t\t\t\t\t\t\t\tprior
        to the last transmission. This capability is included to\n\t\t\t\t\t\t\t\tsupport
        cases where it is not known when transmit data is written\n\t\t\t\t\t\t\t\tthat
        it will be the end of a transfer. The bit is cleared when the\n\t\t\t\t\t\t\t\ttransmitter
        becomes idle as the transfer comes to an end. Forcing an\n\t\t\t\t\t\t\t\tend
        of transfer in this manner causes any specified FRAME_DELAY and\n\t\t\t\t\t\t\t\tTRANSFER_DELAY
        to be inserted."
    - !Field
      name: MSTIDLE
      bit_offset: 8
      bit_width: 1
      description: "Master idle status flag. This bit is 1 whenever the SPI\n\t\t\t\t\t\t\t\tmaster
        function is fully idle. This means that the transmit holding\n\t\t\t\t\t\t\t\tregister
        is empty and the transmitter is not in the process of\n\t\t\t\t\t\t\t\tsending
        data."
    - !Field
      name: RESERVED
      bit_offset: 9
      bit_width: 23
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: INTENSET
    addr: 0x400a800c
    size_bits: 32
    description: "SPI Interrupt Enable read and Set. A complete value may be read\n\t\t\t\t\t\tfrom
      this register. Writing a 1 to any implemented bit position causes that\n\t\t\t\t\t\tbit
      to be set."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXRDYEN
      bit_offset: 0
      bit_width: 1
      description: "RX ready interrupt enable. Determines whether an interrupt\n\t\t\t\t\t\t\t\toccurs
        when receiver data is available."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: TXRDYEN
      bit_offset: 1
      bit_width: 1
      description: "TX ready interrupt enable. Determines whether an interrupt\n\t\t\t\t\t\t\t\toccurs
        when the transmitter holding register is\n\t\t\t\t\t\t\t\tavailable."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: RXOVEN
      bit_offset: 2
      bit_width: 1
      description: "RX overrun interrupt enable. Determines whether an\n\t\t\t\t\t\t\t\tinterrupt
        occurs when a receiver overrun occurs. This happens in\n\t\t\t\t\t\t\t\tslave
        mode when there is a need for the receiver to move newly\n\t\t\t\t\t\t\t\treceived
        data to the RXDAT register when it is already in use. The\n\t\t\t\t\t\t\t\tinterface
        prevents receiver overrun in Master mode by not allowing a\n\t\t\t\t\t\t\t\tnew
        transmission to begin when a receiver overrun would otherwise\n\t\t\t\t\t\t\t\toccur."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: TXUREN
      bit_offset: 3
      bit_width: 1
      description: "TX underrun interrupt enable. Determines whether an\n\t\t\t\t\t\t\t\tinterrupt
        occurs when a transmitter underrun occurs. This happens in\n\t\t\t\t\t\t\t\tslave
        mode when there is a need to transmit data when none is\n\t\t\t\t\t\t\t\tavailable."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: SSAEN
      bit_offset: 4
      bit_width: 1
      description: "Slave select assert interrupt enable. Determines whether an\n\t\t\t\t\t\t\t\tinterrupt
        occurs when the Slave Select is asserted."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: SSDEN
      bit_offset: 5
      bit_width: 1
      description: "Slave select deassert interrupt enable. Determines whether\n\t\t\t\t\t\t\t\tan
        interrupt occurs when the Slave Select is\n\t\t\t\t\t\t\t\tdeasserted."
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: RESERVED
      bit_offset: 6
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: MSTIDLEEN
      bit_offset: 8
      bit_width: 1
      description: Master idle interrupt enable
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: RESERVED
      bit_offset: 9
      bit_width: 23
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: INTENCLR
    addr: 0x400a8010
    size_bits: 32
    description: "SPI Interrupt Enable Clear. Writing a 1 to any implemented bit\n\t\t\t\t\t\tposition
      causes the corresponding bit in INTENSET to be\n\t\t\t\t\t\tcleared."
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: RXRDYEN
      bit_offset: 0
      bit_width: 1
      description: "Writing 1 clears the corresponding bits in the INTENSET\n\t\t\t\t\t\t\t\tregister."
    - !Field
      name: TXRDYEN
      bit_offset: 1
      bit_width: 1
      description: "Writing 1 clears the corresponding bits in the INTENSET\n\t\t\t\t\t\t\t\tregister."
    - !Field
      name: RXOVEN
      bit_offset: 2
      bit_width: 1
      description: "Writing 1 clears the corresponding bits in the INTENSET\n\t\t\t\t\t\t\t\tregister."
    - !Field
      name: TXUREN
      bit_offset: 3
      bit_width: 1
      description: "Writing 1 clears the corresponding bits in the INTENSET\n\t\t\t\t\t\t\t\tregister."
    - !Field
      name: SSAEN
      bit_offset: 4
      bit_width: 1
      description: "Writing 1 clears the corresponding bits in the INTENSET\n\t\t\t\t\t\t\t\tregister."
    - !Field
      name: SSDEN
      bit_offset: 5
      bit_width: 1
      description: "Writing 1 clears the corresponding bits in the INTENSET\n\t\t\t\t\t\t\t\tregister."
    - !Field
      name: RESERVED
      bit_offset: 6
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: MSTIDLE
      bit_offset: 8
      bit_width: 1
      description: "Writing 1 clears the corresponding bits in the MSTIDLE\n\t\t\t\t\t\t\t\tregister."
    - !Field
      name: RESERVED
      bit_offset: 9
      bit_width: 23
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: RXDAT
    addr: 0x400a8014
    size_bits: 32
    description: SPI Receive Data
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDAT
      bit_offset: 0
      bit_width: 16
      description: "Receiver Data. This contains the next piece of received\n\t\t\t\t\t\t\t\tdata.
        The number of bits that are used depends on the LEN setting in\n\t\t\t\t\t\t\t\tTXCTL
        / TXDATCTL."
    - !Field
      name: RXSSEL0_N
      bit_offset: 16
      bit_width: 1
      description: "Slave Select for receive. This field allows the state of\n\t\t\t\t\t\t\t\tthe
        SSEL0 pin to be saved along with received data. The value will\n\t\t\t\t\t\t\t\treflect
        the SSEL0 pin for both master and slave operation. A zero\n\t\t\t\t\t\t\t\tindicates
        that a slave select is active. The actual polarity of each\n\t\t\t\t\t\t\t\tslave
        select pin is configured by the related SPOL bit in\n\t\t\t\t\t\t\t\tCFG."
    - !Field
      name: RXSSEL1_N
      bit_offset: 17
      bit_width: 1
      description: "Slave Select for receive. This field allows the state of\n\t\t\t\t\t\t\t\tthe
        SSEL1 pin to be saved along with received data. The value will\n\t\t\t\t\t\t\t\treflect
        the SSEL1 pin for both master and slave operation. A zero\n\t\t\t\t\t\t\t\tindicates
        that a slave select is active. The actual polarity of each\n\t\t\t\t\t\t\t\tslave
        select pin is configured by the related SPOL bit in\n\t\t\t\t\t\t\t\tCFG."
    - !Field
      name: RXSSEL2_N
      bit_offset: 18
      bit_width: 1
      description: "Slave Select for receive. This field allows the state of\n\t\t\t\t\t\t\t\tthe
        SSEL2 pin to be saved along with received data. The value will\n\t\t\t\t\t\t\t\treflect
        the SSEL2 pin for both master and slave operation. A zero\n\t\t\t\t\t\t\t\tindicates
        that a slave select is active. The actual polarity of each\n\t\t\t\t\t\t\t\tslave
        select pin is configured by the related SPOL bit in\n\t\t\t\t\t\t\t\tCFG."
    - !Field
      name: RXSSEL3_N
      bit_offset: 19
      bit_width: 1
      description: "Slave Select for receive. This field allows the state of\n\t\t\t\t\t\t\t\tthe
        SSEL3 pin to be saved along with received data. The value will\n\t\t\t\t\t\t\t\treflect
        the SSEL3 pin for both master and slave operation. A zero\n\t\t\t\t\t\t\t\tindicates
        that a slave select is active. The actual polarity of each\n\t\t\t\t\t\t\t\tslave
        select pin is configured by the related SPOL bit in\n\t\t\t\t\t\t\t\tCFG."
    - !Field
      name: SOT
      bit_offset: 20
      bit_width: 1
      description: "Start of Transfer flag. This flag will be 1 if this is the\n\t\t\t\t\t\t\t\tfirst
        data after the SSELs went from deasserted to asserted (i.e.,\n\t\t\t\t\t\t\t\tany
        previous transfer has ended). This information can be used to\n\t\t\t\t\t\t\t\tidentify
        the first piece of data in cases where the transfer length\n\t\t\t\t\t\t\t\tis
        greater than 16 bit."
    - !Field
      name: RESERVED
      bit_offset: 21
      bit_width: 11
      description: "Reserved, the value read from a reserved bit is not\n\t\t\t\t\t\t\t\tdefined."
  - !Register
    name: TXDATCTL
    addr: 0x400a8018
    size_bits: 32
    description: SPI Transmit Data with Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXDAT
      bit_offset: 0
      bit_width: 16
      description: "Transmit Data. This field provides from 1 to 16 bits of\n\t\t\t\t\t\t\t\tdata
        to be transmitted."
    - !Field
      name: TXSSEL0_N
      bit_offset: 16
      bit_width: 1
      description: "Transmit Slave Select. This field asserts SSEL0 in master\n\t\t\t\t\t\t\t\tmode.
        The output on the pin is active LOW by default. The active\n\t\t\t\t\t\t\t\tstate
        of the SSEL0 pin is configured by bits in the CFG\n\t\t\t\t\t\t\t\tregister."
      enum_values:
        0: SSEL0_ASSERTED
        1: SSEL0_NOT_ASSERTED
    - !Field
      name: TXSSEL1_N
      bit_offset: 17
      bit_width: 1
      description: "Transmit Slave Select. This field asserts SSEL1 in master\n\t\t\t\t\t\t\t\tmode.
        The output on the pin is active LOW by default. The active\n\t\t\t\t\t\t\t\tstate
        of the SSEL1 pin is configured by bits in the CFG\n\t\t\t\t\t\t\t\tregister."
      enum_values:
        0: SSEL1_ASSERTED
        1: SSEL1_NOT_ASSERTED
    - !Field
      name: TXSSEL2_N
      bit_offset: 18
      bit_width: 1
      description: "Transmit Slave Select. This field asserts SSEL2 in master\n\t\t\t\t\t\t\t\tmode.
        The output on the pin is active LOW by default. The active\n\t\t\t\t\t\t\t\tstate
        of the SSEL2 pin is configured by bits in the CFG\n\t\t\t\t\t\t\t\tregister."
      enum_values:
        0: SSEL2_ASSERTED
        1: SSEL2_NOT_ASSERTED
    - !Field
      name: TXSSEL3_N
      bit_offset: 19
      bit_width: 1
      description: "Transmit Slave Select. This field asserts SSEL3 in master\n\t\t\t\t\t\t\t\tmode.
        The output on the pin is active LOW by default. The active\n\t\t\t\t\t\t\t\tstate
        of the SSEL3 pin is configured by bits in the CFG\n\t\t\t\t\t\t\t\tregister."
      enum_values:
        0: SSEL3_ASSERTED
        1: SSEL3_NOT_ASSERTED
    - !Field
      name: EOT
      bit_offset: 20
      bit_width: 1
      description: "End of Transfer. The asserted SSEL will be deasserted at\n\t\t\t\t\t\t\t\tthe
        end of a transfer, and remain so for at least the time specified\n\t\t\t\t\t\t\t\tby
        the Transfer_delay value in the DLY register."
      enum_values:
        0: SSEL_NOT_DEASSERTED
        1: SSEL_DEASSERTED
    - !Field
      name: EOF
      bit_offset: 21
      bit_width: 1
      description: "End of Frame. Between frames, a delay may be inserted, as\n\t\t\t\t\t\t\t\tdefined
        by the FRAME_DELAY value in the DLY register. The end of a\n\t\t\t\t\t\t\t\tframe
        may not be particularly meaningful if the FRAME_DELAY value =\n\t\t\t\t\t\t\t\t0.
        This control can be used as part of the support for frame lengths\n\t\t\t\t\t\t\t\tgreater
        than 16 bits."
      enum_values:
        0: DATA_NOT_EOF
        1: DATA_EOF
    - !Field
      name: RXIGNORE
      bit_offset: 22
      bit_width: 1
      description: "Receive Ignore. This allows data to be transmitted using\n\t\t\t\t\t\t\t\tthe
        SPI without the need to read unneeded data from the\n\t\t\t\t\t\t\t\treceiver.Setting
        this bit simplifies the transmit process and can be\n\t\t\t\t\t\t\t\tused
        with the DMA."
      enum_values:
        0: READ_RECEIVED_DATA
        1: IGNORE_RECEIVED_DATA
    - !Field
      name: RESERVED
      bit_offset: 23
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: LEN
      bit_offset: 24
      bit_width: 4
      description: "Data Length. Specifies the data length from 1 to 16 bits.\n\t\t\t\t\t\t\t\tNote
        that transfer lengths greater than 16 bits are supported by\n\t\t\t\t\t\t\t\timplementing
        multiple sequential transmits. 0x0 = Data transfer is 1\n\t\t\t\t\t\t\t\tbit
        in length. 0x1 = Data transfer is 2 bits in length. 0x2 = Data\n\t\t\t\t\t\t\t\ttransfer
        is 3 bits in length. ... 0xF = Data transfer is 16 bits in\n\t\t\t\t\t\t\t\tlength."
    - !Field
      name: RESERVED
      bit_offset: 28
      bit_width: 4
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: TXDAT
    addr: 0x400a801c
    size_bits: 32
    description: SPI Transmit Data
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 16
      description: "Transmit Data. This field provides from 4 to 16 bits of\n\t\t\t\t\t\t\t\tdata
        to be transmitted."
    - !Field
      name: RESERVED
      bit_offset: 16
      bit_width: 16
      description: Reserved. Only zero should be written.
  - !Register
    name: TXCTL
    addr: 0x400a8020
    size_bits: 32
    description: SPI Transmit Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RESERVED
      bit_offset: 0
      bit_width: 16
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: TXSSEL0_N
      bit_offset: 16
      bit_width: 1
      description: Transmit Slave Select 0.
    - !Field
      name: TXSSEL1_N
      bit_offset: 17
      bit_width: 1
      description: Transmit Slave Select 1.
    - !Field
      name: TXSSEL2_N
      bit_offset: 18
      bit_width: 1
      description: Transmit Slave Select 2.
    - !Field
      name: TXSSEL3_n
      bit_offset: 19
      bit_width: 1
      description: Transmit Slave Select 3.
    - !Field
      name: EOT
      bit_offset: 20
      bit_width: 1
      description: End of Transfer.
    - !Field
      name: EOF
      bit_offset: 21
      bit_width: 1
      description: End of Frame.
    - !Field
      name: RXIGNORE
      bit_offset: 22
      bit_width: 1
      description: Receive Ignore.
    - !Field
      name: RESERVED
      bit_offset: 23
      bit_width: 1
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: LEN
      bit_offset: 24
      bit_width: 4
      description: Data transfer Length.
    - !Field
      name: RESERVED
      bit_offset: 28
      bit_width: 4
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: DIV
    addr: 0x400a8024
    size_bits: 32
    description: SPI clock Divider
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DIVVAL
      bit_offset: 0
      bit_width: 16
      description: "Rate divider value. Specifies how the PCLK for the SPI is\n\t\t\t\t\t\t\t\tdivided
        to produce the SPI clock rate in master mode. DIVVAL is -1\n\t\t\t\t\t\t\t\tencoded
        such that the value 0 results in PCLK/1, the value 1 results\n\t\t\t\t\t\t\t\tin
        PCLK/2, up to the maximum possible divide value of 0xFFFF, which\n\t\t\t\t\t\t\t\tresults
        in PCLK/65536."
    - !Field
      name: RESERVED
      bit_offset: 16
      bit_width: 16
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: INTSTAT
    addr: 0x400a8028
    size_bits: 32
    description: SPI Interrupt Status
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXRDY
      bit_offset: 0
      bit_width: 1
      description: Receiver Ready flag.
    - !Field
      name: TXRDY
      bit_offset: 1
      bit_width: 1
      description: Transmitter Ready flag.
    - !Field
      name: RXOV
      bit_offset: 2
      bit_width: 1
      description: Receiver Overrun interrupt flag.
    - !Field
      name: TXUR
      bit_offset: 3
      bit_width: 1
      description: Transmitter Underrun interrupt flag.
    - !Field
      name: SSA
      bit_offset: 4
      bit_width: 1
      description: Slave Select Assert.
    - !Field
      name: SSD
      bit_offset: 5
      bit_width: 1
      description: Slave Select Deassert.
    - !Field
      name: RESERVED
      bit_offset: 6
      bit_width: 2
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
    - !Field
      name: MSTIDLE
      bit_offset: 8
      bit_width: 1
      description: Master Idle status flag.
    - !Field
      name: RESERVED
      bit_offset: 9
      bit_width: 23
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
- !Module
  name: CT32B0
  description: 'Standard counter/timer 0 '
  base_addr: 0x400b4000
  size: 0x78
  registers:
  - !Register
    name: IR
    addr: 0x400b4000
    size_bits: 32
    description: "Interrupt Register. The IR can be written to clear interrupts. The\n\t\t\t\t\t\tIR
      can be read to identify which of eight possible interrupt sources are\n\t\t\t\t\t\tpending."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MR0INT
      bit_offset: 0
      bit_width: 1
      description: Interrupt flag for match channel 0.
    - !Field
      name: MR1INT
      bit_offset: 1
      bit_width: 1
      description: Interrupt flag for match channel 1.
    - !Field
      name: MR2INT
      bit_offset: 2
      bit_width: 1
      description: Interrupt flag for match channel 2.
    - !Field
      name: MR3INT
      bit_offset: 3
      bit_width: 1
      description: Interrupt flag for match channel 3.
    - !Field
      name: CR0INT
      bit_offset: 4
      bit_width: 1
      description: Interrupt flag for capture channel 0 event.
    - !Field
      name: CR1INT
      bit_offset: 5
      bit_width: 1
      description: Interrupt flag for capture channel 1 event.
    - !Field
      name: CR2INT
      bit_offset: 6
      bit_width: 1
      description: Interrupt flag for capture channel 2 event.
    - !Field
      name: CR3INT
      bit_offset: 7
      bit_width: 1
      description: Interrupt flag for capture channel 3 event.
    - !Field
      name: RESERVED
      bit_offset: 6
      bit_width: 26
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: TCR
    addr: 0x400b4004
    size_bits: 32
    description: "Timer Control Register. The TCR is used to control the Timer\n\t\t\t\t\t\tCounter
      functions. The Timer Counter can be disabled or reset through the\n\t\t\t\t\t\tTCR."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CEN
      bit_offset: 0
      bit_width: 1
      description: Counter enable.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: CRST
      bit_offset: 1
      bit_width: 1
      description: Counter reset.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: RESERVED
      bit_offset: 2
      bit_width: 30
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: TC
    addr: 0x400b4008
    size_bits: 32
    description: "Timer Counter. The 32 bit TC is incremented every PR+1 cycles of\n\t\t\t\t\t\tPCLK.
      The TC is controlled through the TCR."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TCVAL
      bit_offset: 0
      bit_width: 32
      description: Timer counter value.
  - !Register
    name: PR
    addr: 0x400b400c
    size_bits: 32
    description: "Prescale Register. When the Prescale Counter (PC) is equal to this\n\t\t\t\t\t\tvalue,
      the next clock increments the TC and clears the PC."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRVAL
      bit_offset: 0
      bit_width: 32
      description: Prescale counter value.
  - !Register
    name: PC
    addr: 0x400b4010
    size_bits: 32
    description: "Prescale Counter. The 32 bit PC is a counter which is incremented\n\t\t\t\t\t\tto
      the value stored in PR. When the value in PR is reached, the TC is\n\t\t\t\t\t\tincremented
      and the PC is cleared. The PC is observable and controllable\n\t\t\t\t\t\tthrough
      the bus interface."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PCVAL
      bit_offset: 0
      bit_width: 32
      description: Prescale counter value.
  - !Register
    name: MCR
    addr: 0x400b4014
    size_bits: 32
    description: "Match Control Register. The MCR is used to control if an interrupt\n\t\t\t\t\t\tis
      generated and if the TC is reset when a Match occurs."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MR0I
      bit_offset: 0
      bit_width: 1
      description: "Interrupt on MR0: an interrupt is generated when MR0\n\t\t\t\t\t\t\t\tmatches
        the value in the TC. 0 = disabled. 1 =\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: MR0R
      bit_offset: 1
      bit_width: 1
      description: "Reset on MR0: the TC will be reset if MR0 matches it. 0 =\n\t\t\t\t\t\t\t\tdisabled.
        1 = enabled."
    - !Field
      name: MR0S
      bit_offset: 2
      bit_width: 1
      description: "Stop on MR0: the TC and PC will be stopped and TCR[0] will\n\t\t\t\t\t\t\t\tbe
        set to 0 if MR0 matches the TC. 0 = disabled. 1 =\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: MR1I
      bit_offset: 3
      bit_width: 1
      description: "Interrupt on MR1: an interrupt is generated when MR1\n\t\t\t\t\t\t\t\tmatches
        the value in the TC. 0 = disabled. 1 = enabled. 0 =\n\t\t\t\t\t\t\t\tdisabled.
        1 = enabled."
    - !Field
      name: MR1R
      bit_offset: 4
      bit_width: 1
      description: "Reset on MR1: the TC will be reset if MR1 matches it. 0 =\n\t\t\t\t\t\t\t\tdisabled.
        1 = enabled."
    - !Field
      name: MR1S
      bit_offset: 5
      bit_width: 1
      description: "Stop on MR1: the TC and PC will be stopped and TCR[0] will\n\t\t\t\t\t\t\t\tbe
        set to 0 if MR1 matches the TC. 0 = disabled. 1 =\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: MR2I
      bit_offset: 6
      bit_width: 1
      description: "Interrupt on MR2: an interrupt is generated when MR2\n\t\t\t\t\t\t\t\tmatches
        the value in the TC. 0 = disabled. 1 =\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: MR2R
      bit_offset: 7
      bit_width: 1
      description: "Reset on MR2: the TC will be reset if MR2 matches it. 0 =\n\t\t\t\t\t\t\t\tdisabled.
        1 = enabled."
    - !Field
      name: MR2S
      bit_offset: 8
      bit_width: 1
      description: "Stop on MR2: the TC and PC will be stopped and TCR[0] will\n\t\t\t\t\t\t\t\tbe
        set to 0 if MR2 matches the TC. 0 = disabled. 1 =\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: MR3I
      bit_offset: 9
      bit_width: 1
      description: "Interrupt on MR3: an interrupt is generated when MR3\n\t\t\t\t\t\t\t\tmatches
        the value in the TC. 0 = disabled. 1 =\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: MR3R
      bit_offset: 10
      bit_width: 1
      description: "Reset on MR3: the TC will be reset if MR3 matches it. 0 =\n\t\t\t\t\t\t\t\tdisabled.
        1 = enabled."
    - !Field
      name: MR3S
      bit_offset: 11
      bit_width: 1
      description: "Stop on MR3: the TC and PC will be stopped and TCR[0] will\n\t\t\t\t\t\t\t\tbe
        set to 0 if MR3 matches the TC. 0 = disabled. 1 =\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: RESERVED
      bit_offset: 12
      bit_width: 20
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: CCR
    addr: 0x400b4028
    size_bits: 32
    description: "Capture Control Register. The CCR controls which edges of the\n\t\t\t\t\t\tcapture
      inputs are used to load the Capture Registers and whether or not an\n\t\t\t\t\t\tinterrupt
      is generated when a capture takes place."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CAP0RE
      bit_offset: 0
      bit_width: 1
      description: "Rising edge of capture channel 0: a sequence of 0 then 1\n\t\t\t\t\t\t\t\tcauses
        CR0 to be loaded with the contents of TC. 0 = disabled. 1 =\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: CAP0FE
      bit_offset: 1
      bit_width: 1
      description: "Falling edge of capture channel 0: a sequence of 1 then 0\n\t\t\t\t\t\t\t\tcauses
        CR0 to be loaded with the contents of TC. 0 = disabled. 1 =\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: CAP0I
      bit_offset: 2
      bit_width: 1
      description: "Generate interrupt on channel 0 capture event: a CR0 load\n\t\t\t\t\t\t\t\tgenerates
        an interrupt."
    - !Field
      name: CAP1RE
      bit_offset: 3
      bit_width: 1
      description: "Rising edge of capture channel 1: a sequence of 0 then 1\n\t\t\t\t\t\t\t\tcauses
        CR1 to be loaded with the contents of TC. 0 = disabled. 1 =\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: CAP1FE
      bit_offset: 4
      bit_width: 1
      description: "Falling edge of capture channel 1: a sequence of 1 then 0\n\t\t\t\t\t\t\t\tcauses
        CR1 to be loaded with the contents of TC. 0 = disabled. 1 =\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: CAP1I
      bit_offset: 5
      bit_width: 1
      description: "Generate interrupt on channel 1 capture event: a CR1 load\n\t\t\t\t\t\t\t\tgenerates
        an interrupt."
    - !Field
      name: CAP2RE
      bit_offset: 6
      bit_width: 1
      description: "Rising edge of capture channel 2: a sequence of 0 then 1\n\t\t\t\t\t\t\t\tcauses
        CR2 to be loaded with the contents of TC. 0 = disabled. 1 =\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: CAP2FE
      bit_offset: 7
      bit_width: 1
      description: "Falling edge of capture channel 2: a sequence of 1 then 0\n\t\t\t\t\t\t\t\tcauses
        CR2 to be loaded with the contents of TC. 0 = disabled. 1 =\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: CAP2I
      bit_offset: 8
      bit_width: 1
      description: "Generate interrupt on channel 2 capture event: a CR2 load\n\t\t\t\t\t\t\t\tgenerates
        an interrupt."
    - !Field
      name: CAP3RE
      bit_offset: 9
      bit_width: 1
      description: "Rising edge of capture channel 3: a sequence of 0 then 1\n\t\t\t\t\t\t\t\tcauses
        CR3 to be loaded with the contents of TC. 0 = disabled. 1 =\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: CAP3FE
      bit_offset: 10
      bit_width: 1
      description: "Falling edge of capture channel 3: a sequence of 1 then 0\n\t\t\t\t\t\t\t\tcauses
        CR3 to be loaded with the contents of TC. 0 = disabled. 1 =\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: CAP3I
      bit_offset: 11
      bit_width: 1
      description: "Generate interrupt on channel 3 capture event: a CR3 load\n\t\t\t\t\t\t\t\tgenerates
        an interrupt."
    - !Field
      name: RESERVED
      bit_offset: 12
      bit_width: 20
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: EMR
    addr: 0x400b403c
    size_bits: 32
    description: "External Match Register. The EMR controls the match function and\n\t\t\t\t\t\tthe
      external match pins."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EM0
      bit_offset: 0
      bit_width: 1
      description: "External Match 0. This bit reflects the state of output\n\t\t\t\t\t\t\t\tMAT0,
        whether or not this output is connected to a pin. When a match\n\t\t\t\t\t\t\t\toccurs
        between the TC and MR0, this bit can either toggle, go LOW,\n\t\t\t\t\t\t\t\tgo
        HIGH, or do nothing, as selected by EMR[5:4]. This bit is driven\n\t\t\t\t\t\t\t\tto
        the MAT pins if the match function is selected via IOCON. 0 =\n\t\t\t\t\t\t\t\tLOW.
        1 = HIGH."
    - !Field
      name: EM1
      bit_offset: 1
      bit_width: 1
      description: "External Match 1. This bit reflects the state of output\n\t\t\t\t\t\t\t\tMAT1,
        whether or not this output is connected to a pin. When a match\n\t\t\t\t\t\t\t\toccurs
        between the TC and MR1, this bit can either toggle, go LOW,\n\t\t\t\t\t\t\t\tgo
        HIGH, or do nothing, as selected by EMR[7:6]. This bit is driven\n\t\t\t\t\t\t\t\tto
        the MAT pins if the match function is selected via IOCON. 0 =\n\t\t\t\t\t\t\t\tLOW.
        1 = HIGH."
    - !Field
      name: EM2
      bit_offset: 2
      bit_width: 1
      description: "External Match 2. This bit reflects the state of output\n\t\t\t\t\t\t\t\tMAT2,
        whether or not this output is connected to a pin. When a match\n\t\t\t\t\t\t\t\toccurs
        between the TC and MR2, this bit can either toggle, go LOW,\n\t\t\t\t\t\t\t\tgo
        HIGH, or do nothing, as selected by EMR[9:8]. This bit is driven\n\t\t\t\t\t\t\t\tto
        the MAT pins if the match function is selected via IOCON. 0 =\n\t\t\t\t\t\t\t\tLOW.
        1 = HIGH."
    - !Field
      name: EM3
      bit_offset: 3
      bit_width: 1
      description: "External Match 3. This bit reflects the state of output\n\t\t\t\t\t\t\t\tMAT3,
        whether or not this output is connected to a pin. When a match\n\t\t\t\t\t\t\t\toccurs
        between the TC and MR3, this bit can either toggle, go LOW,\n\t\t\t\t\t\t\t\tgo
        HIGH, or do nothing, as selected by MR[11:10]. This bit is driven\n\t\t\t\t\t\t\t\tto
        the MAT pins if the match function is selected via IOCON. 0 =\n\t\t\t\t\t\t\t\tLOW.
        1 = HIGH."
    - !Field
      name: EMC0
      bit_offset: 4
      bit_width: 2
      description: "External Match Control 0. Determines the functionality of\n\t\t\t\t\t\t\t\tExternal
        Match 0."
      enum_values:
        0: DO_NOTHING
        1: CLEAR
        2: SET
        3: TOGGLE
    - !Field
      name: EMC1
      bit_offset: 6
      bit_width: 2
      description: "External Match Control 1. Determines the functionality of\n\t\t\t\t\t\t\t\tExternal
        Match 1."
      enum_values:
        0: DO_NOTHING
        1: CLEAR
        2: SET
        3: TOGGLE
    - !Field
      name: EMC2
      bit_offset: 8
      bit_width: 2
      description: "External Match Control 2. Determines the functionality of\n\t\t\t\t\t\t\t\tExternal
        Match 2."
      enum_values:
        0: DO_NOTHING
        1: CLEAR
        2: SET
        3: TOGGLE
    - !Field
      name: EMC3
      bit_offset: 10
      bit_width: 2
      description: "External Match Control 3. Determines the functionality of\n\t\t\t\t\t\t\t\tExternal
        Match 3."
      enum_values:
        0: DO_NOTHING
        1: CLEAR
        2: SET
        3: TOGGLE
    - !Field
      name: RESERVED
      bit_offset: 12
      bit_width: 20
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: CTCR
    addr: 0x400b4070
    size_bits: 32
    description: "Count Control Register. The CTCR selects between Timer and Counter\n\t\t\t\t\t\tmode,
      and in Counter mode selects the signal and edge(s) for\n\t\t\t\t\t\tcounting."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CTMODE
      bit_offset: 0
      bit_width: 2
      description: "Counter/Timer Mode This field selects which rising PCLK\n\t\t\t\t\t\t\t\tedges
        can increment Timer's Prescale Counter (PC), or clear PC and\n\t\t\t\t\t\t\t\tincrement
        Timer Counter (TC). Timer Mode: the TC is incremented when\n\t\t\t\t\t\t\t\tthe
        Prescale Counter matches the Prescale Register."
      enum_values:
        0: TIMER_MODE
        1: COUNTER_MODE_RISING
        2: COUNTER_MODE_FALLING
        3: COUNTER_MODE_DUAL_ED
    - !Field
      name: CINSEL
      bit_offset: 2
      bit_width: 2
      description: "Count Input Select When bits 1:0 in this register are not\n\t\t\t\t\t\t\t\t00,
        these bits select which CAP pin is sampled for clocking. Note:\n\t\t\t\t\t\t\t\tIf
        Counter mode is selected for a particular CAPn input in the CTCR,\n\t\t\t\t\t\t\t\tthe
        3 bits for that input in the Capture Control Register (CCR) must\n\t\t\t\t\t\t\t\tbe
        programmed as 000. However, capture and/or interrupt can be\n\t\t\t\t\t\t\t\tselected
        for the other 3 CAPn inputs in the same\n\t\t\t\t\t\t\t\ttimer."
      enum_values:
        0: CHANNEL_0
        1: CHANNEL_1
        2: CHANNEL_2
        3: CHANNEL_3
    - !Field
      name: ENCC
      bit_offset: 4
      bit_width: 1
      description: "Setting this bit to 1 enables clearing of the timer and the\n\t\t\t\t\t\t\t\tprescaler
        when the capture-edge event specified in bits 7:5\n\t\t\t\t\t\t\t\toccurs."
    - !Field
      name: SELCC
      bit_offset: 5
      bit_width: 3
      description: "Edge select. When bit 4 is 1, these bits select which\n\t\t\t\t\t\t\t\tcapture
        input edge will cause the timer and prescaler to be cleared.\n\t\t\t\t\t\t\t\tThese
        bits have no effect when bit 4 is low. Values 0x2 to 0x3 and\n\t\t\t\t\t\t\t\t0x6
        to 0x7 are reserved."
      enum_values:
        0: CHANNEL_0_RISING_EDG
        1: CHANNEL_0_FALLING_ED
        2: CHANNEL_1_RISING_EDG
        3: CHANNEL_1_FALLING_ED
        4: CHANNEL_2_RISING_EDG
        5: CHANNEL_2_FALLING_ED
    - !Field
      name: RESERVED
      bit_offset: 8
      bit_width: 24
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: PWMC
    addr: 0x400b4074
    size_bits: 32
    description: "PWM Control Register. The PWMCON enables PWM mode for the external\n\t\t\t\t\t\tmatch
      pins."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PWMEN0
      bit_offset: 0
      bit_width: 1
      description: PWM mode enable for channel0.
      enum_values:
        0: MATCH
        1: PWM
    - !Field
      name: PWMEN1
      bit_offset: 1
      bit_width: 1
      description: PWM mode enable for channel1.
      enum_values:
        0: MATCH
        1: PWM
    - !Field
      name: PWMEN2
      bit_offset: 2
      bit_width: 1
      description: PWM mode enable for channel2.
      enum_values:
        0: MATCH
        1: PWM
    - !Field
      name: PWMEN3
      bit_offset: 3
      bit_width: 1
      description: "PWM mode enable for channel3. Note: It is recommended to\n\t\t\t\t\t\t\t\tuse
        match channel 3 to set the PWM cycle."
      enum_values:
        0: MATCH
        1: PWM
    - !Field
      name: RESERVED
      bit_offset: 4
      bit_width: 28
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: MR0
    addr: 0x400b4018
    description: "Match Register 0. MR0 can be enabled through the MCR to reset the\n\t\t\t\t\t\tTC,
      stop both the TC and PC, and/or generate an interrupt every time MR0\n\t\t\t\t\t\tmatches
      the TC."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MATCH
      bit_offset: 0
      bit_width: 32
      description: Timer counter match value.
  - !Register
    name: MR1
    addr: 0x400b401c
    description: "Match Register 0. MR0 can be enabled through the MCR to reset the\n\t\t\t\t\t\tTC,
      stop both the TC and PC, and/or generate an interrupt every time MR0\n\t\t\t\t\t\tmatches
      the TC."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MATCH
      bit_offset: 0
      bit_width: 32
      description: Timer counter match value.
  - !Register
    name: MR2
    addr: 0x400b4020
    description: "Match Register 0. MR0 can be enabled through the MCR to reset the\n\t\t\t\t\t\tTC,
      stop both the TC and PC, and/or generate an interrupt every time MR0\n\t\t\t\t\t\tmatches
      the TC."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MATCH
      bit_offset: 0
      bit_width: 32
      description: Timer counter match value.
  - !Register
    name: MR3
    addr: 0x400b4024
    description: "Match Register 0. MR0 can be enabled through the MCR to reset the\n\t\t\t\t\t\tTC,
      stop both the TC and PC, and/or generate an interrupt every time MR0\n\t\t\t\t\t\tmatches
      the TC."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MATCH
      bit_offset: 0
      bit_width: 32
      description: Timer counter match value.
  - !Register
    name: CR0
    addr: 0x400b402c
    description: "Capture Register 0. CR0 is loaded with the value of TC when there\n\t\t\t\t\t\tis
      an event on the CAPn.0 input."
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAP
      bit_offset: 0
      bit_width: 32
      description: Timer counter capture value.
  - !Register
    name: CR1
    addr: 0x400b4030
    description: "Capture Register 0. CR0 is loaded with the value of TC when there\n\t\t\t\t\t\tis
      an event on the CAPn.0 input."
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAP
      bit_offset: 0
      bit_width: 32
      description: Timer counter capture value.
  - !Register
    name: CR2
    addr: 0x400b4034
    description: "Capture Register 0. CR0 is loaded with the value of TC when there\n\t\t\t\t\t\tis
      an event on the CAPn.0 input."
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAP
      bit_offset: 0
      bit_width: 32
      description: Timer counter capture value.
  - !Register
    name: CR3
    addr: 0x400b4038
    description: "Capture Register 0. CR0 is loaded with the value of TC when there\n\t\t\t\t\t\tis
      an event on the CAPn.0 input."
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAP
      bit_offset: 0
      bit_width: 32
      description: Timer counter capture value.
- !Module
  name: CT32B1
  description: 'Standard counter/timer 1 '
  base_addr: 0x400b8000
  size: 0x78
  registers:
  - !Register
    name: IR
    addr: 0x400b8000
    size_bits: 32
    description: "Interrupt Register. The IR can be written to clear interrupts. The\n\t\t\t\t\t\tIR
      can be read to identify which of eight possible interrupt sources are\n\t\t\t\t\t\tpending."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MR0INT
      bit_offset: 0
      bit_width: 1
      description: Interrupt flag for match channel 0.
    - !Field
      name: MR1INT
      bit_offset: 1
      bit_width: 1
      description: Interrupt flag for match channel 1.
    - !Field
      name: MR2INT
      bit_offset: 2
      bit_width: 1
      description: Interrupt flag for match channel 2.
    - !Field
      name: MR3INT
      bit_offset: 3
      bit_width: 1
      description: Interrupt flag for match channel 3.
    - !Field
      name: CR0INT
      bit_offset: 4
      bit_width: 1
      description: Interrupt flag for capture channel 0 event.
    - !Field
      name: CR1INT
      bit_offset: 5
      bit_width: 1
      description: Interrupt flag for capture channel 1 event.
    - !Field
      name: CR2INT
      bit_offset: 6
      bit_width: 1
      description: Interrupt flag for capture channel 2 event.
    - !Field
      name: CR3INT
      bit_offset: 7
      bit_width: 1
      description: Interrupt flag for capture channel 3 event.
    - !Field
      name: RESERVED
      bit_offset: 6
      bit_width: 26
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: TCR
    addr: 0x400b8004
    size_bits: 32
    description: "Timer Control Register. The TCR is used to control the Timer\n\t\t\t\t\t\tCounter
      functions. The Timer Counter can be disabled or reset through the\n\t\t\t\t\t\tTCR."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CEN
      bit_offset: 0
      bit_width: 1
      description: Counter enable.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: CRST
      bit_offset: 1
      bit_width: 1
      description: Counter reset.
      enum_values:
        0: DISABLED
        1: ENABLED
    - !Field
      name: RESERVED
      bit_offset: 2
      bit_width: 30
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: TC
    addr: 0x400b8008
    size_bits: 32
    description: "Timer Counter. The 32 bit TC is incremented every PR+1 cycles of\n\t\t\t\t\t\tPCLK.
      The TC is controlled through the TCR."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TCVAL
      bit_offset: 0
      bit_width: 32
      description: Timer counter value.
  - !Register
    name: PR
    addr: 0x400b800c
    size_bits: 32
    description: "Prescale Register. When the Prescale Counter (PC) is equal to this\n\t\t\t\t\t\tvalue,
      the next clock increments the TC and clears the PC."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRVAL
      bit_offset: 0
      bit_width: 32
      description: Prescale counter value.
  - !Register
    name: PC
    addr: 0x400b8010
    size_bits: 32
    description: "Prescale Counter. The 32 bit PC is a counter which is incremented\n\t\t\t\t\t\tto
      the value stored in PR. When the value in PR is reached, the TC is\n\t\t\t\t\t\tincremented
      and the PC is cleared. The PC is observable and controllable\n\t\t\t\t\t\tthrough
      the bus interface."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PCVAL
      bit_offset: 0
      bit_width: 32
      description: Prescale counter value.
  - !Register
    name: MCR
    addr: 0x400b8014
    size_bits: 32
    description: "Match Control Register. The MCR is used to control if an interrupt\n\t\t\t\t\t\tis
      generated and if the TC is reset when a Match occurs."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MR0I
      bit_offset: 0
      bit_width: 1
      description: "Interrupt on MR0: an interrupt is generated when MR0\n\t\t\t\t\t\t\t\tmatches
        the value in the TC. 0 = disabled. 1 =\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: MR0R
      bit_offset: 1
      bit_width: 1
      description: "Reset on MR0: the TC will be reset if MR0 matches it. 0 =\n\t\t\t\t\t\t\t\tdisabled.
        1 = enabled."
    - !Field
      name: MR0S
      bit_offset: 2
      bit_width: 1
      description: "Stop on MR0: the TC and PC will be stopped and TCR[0] will\n\t\t\t\t\t\t\t\tbe
        set to 0 if MR0 matches the TC. 0 = disabled. 1 =\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: MR1I
      bit_offset: 3
      bit_width: 1
      description: "Interrupt on MR1: an interrupt is generated when MR1\n\t\t\t\t\t\t\t\tmatches
        the value in the TC. 0 = disabled. 1 = enabled. 0 =\n\t\t\t\t\t\t\t\tdisabled.
        1 = enabled."
    - !Field
      name: MR1R
      bit_offset: 4
      bit_width: 1
      description: "Reset on MR1: the TC will be reset if MR1 matches it. 0 =\n\t\t\t\t\t\t\t\tdisabled.
        1 = enabled."
    - !Field
      name: MR1S
      bit_offset: 5
      bit_width: 1
      description: "Stop on MR1: the TC and PC will be stopped and TCR[0] will\n\t\t\t\t\t\t\t\tbe
        set to 0 if MR1 matches the TC. 0 = disabled. 1 =\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: MR2I
      bit_offset: 6
      bit_width: 1
      description: "Interrupt on MR2: an interrupt is generated when MR2\n\t\t\t\t\t\t\t\tmatches
        the value in the TC. 0 = disabled. 1 =\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: MR2R
      bit_offset: 7
      bit_width: 1
      description: "Reset on MR2: the TC will be reset if MR2 matches it. 0 =\n\t\t\t\t\t\t\t\tdisabled.
        1 = enabled."
    - !Field
      name: MR2S
      bit_offset: 8
      bit_width: 1
      description: "Stop on MR2: the TC and PC will be stopped and TCR[0] will\n\t\t\t\t\t\t\t\tbe
        set to 0 if MR2 matches the TC. 0 = disabled. 1 =\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: MR3I
      bit_offset: 9
      bit_width: 1
      description: "Interrupt on MR3: an interrupt is generated when MR3\n\t\t\t\t\t\t\t\tmatches
        the value in the TC. 0 = disabled. 1 =\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: MR3R
      bit_offset: 10
      bit_width: 1
      description: "Reset on MR3: the TC will be reset if MR3 matches it. 0 =\n\t\t\t\t\t\t\t\tdisabled.
        1 = enabled."
    - !Field
      name: MR3S
      bit_offset: 11
      bit_width: 1
      description: "Stop on MR3: the TC and PC will be stopped and TCR[0] will\n\t\t\t\t\t\t\t\tbe
        set to 0 if MR3 matches the TC. 0 = disabled. 1 =\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: RESERVED
      bit_offset: 12
      bit_width: 20
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: CCR
    addr: 0x400b8028
    size_bits: 32
    description: "Capture Control Register. The CCR controls which edges of the\n\t\t\t\t\t\tcapture
      inputs are used to load the Capture Registers and whether or not an\n\t\t\t\t\t\tinterrupt
      is generated when a capture takes place."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CAP0RE
      bit_offset: 0
      bit_width: 1
      description: "Rising edge of capture channel 0: a sequence of 0 then 1\n\t\t\t\t\t\t\t\tcauses
        CR0 to be loaded with the contents of TC. 0 = disabled. 1 =\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: CAP0FE
      bit_offset: 1
      bit_width: 1
      description: "Falling edge of capture channel 0: a sequence of 1 then 0\n\t\t\t\t\t\t\t\tcauses
        CR0 to be loaded with the contents of TC. 0 = disabled. 1 =\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: CAP0I
      bit_offset: 2
      bit_width: 1
      description: "Generate interrupt on channel 0 capture event: a CR0 load\n\t\t\t\t\t\t\t\tgenerates
        an interrupt."
    - !Field
      name: CAP1RE
      bit_offset: 3
      bit_width: 1
      description: "Rising edge of capture channel 1: a sequence of 0 then 1\n\t\t\t\t\t\t\t\tcauses
        CR1 to be loaded with the contents of TC. 0 = disabled. 1 =\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: CAP1FE
      bit_offset: 4
      bit_width: 1
      description: "Falling edge of capture channel 1: a sequence of 1 then 0\n\t\t\t\t\t\t\t\tcauses
        CR1 to be loaded with the contents of TC. 0 = disabled. 1 =\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: CAP1I
      bit_offset: 5
      bit_width: 1
      description: "Generate interrupt on channel 1 capture event: a CR1 load\n\t\t\t\t\t\t\t\tgenerates
        an interrupt."
    - !Field
      name: CAP2RE
      bit_offset: 6
      bit_width: 1
      description: "Rising edge of capture channel 2: a sequence of 0 then 1\n\t\t\t\t\t\t\t\tcauses
        CR2 to be loaded with the contents of TC. 0 = disabled. 1 =\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: CAP2FE
      bit_offset: 7
      bit_width: 1
      description: "Falling edge of capture channel 2: a sequence of 1 then 0\n\t\t\t\t\t\t\t\tcauses
        CR2 to be loaded with the contents of TC. 0 = disabled. 1 =\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: CAP2I
      bit_offset: 8
      bit_width: 1
      description: "Generate interrupt on channel 2 capture event: a CR2 load\n\t\t\t\t\t\t\t\tgenerates
        an interrupt."
    - !Field
      name: CAP3RE
      bit_offset: 9
      bit_width: 1
      description: "Rising edge of capture channel 3: a sequence of 0 then 1\n\t\t\t\t\t\t\t\tcauses
        CR3 to be loaded with the contents of TC. 0 = disabled. 1 =\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: CAP3FE
      bit_offset: 10
      bit_width: 1
      description: "Falling edge of capture channel 3: a sequence of 1 then 0\n\t\t\t\t\t\t\t\tcauses
        CR3 to be loaded with the contents of TC. 0 = disabled. 1 =\n\t\t\t\t\t\t\t\tenabled."
    - !Field
      name: CAP3I
      bit_offset: 11
      bit_width: 1
      description: "Generate interrupt on channel 3 capture event: a CR3 load\n\t\t\t\t\t\t\t\tgenerates
        an interrupt."
    - !Field
      name: RESERVED
      bit_offset: 12
      bit_width: 20
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: EMR
    addr: 0x400b803c
    size_bits: 32
    description: "External Match Register. The EMR controls the match function and\n\t\t\t\t\t\tthe
      external match pins."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EM0
      bit_offset: 0
      bit_width: 1
      description: "External Match 0. This bit reflects the state of output\n\t\t\t\t\t\t\t\tMAT0,
        whether or not this output is connected to a pin. When a match\n\t\t\t\t\t\t\t\toccurs
        between the TC and MR0, this bit can either toggle, go LOW,\n\t\t\t\t\t\t\t\tgo
        HIGH, or do nothing, as selected by EMR[5:4]. This bit is driven\n\t\t\t\t\t\t\t\tto
        the MAT pins if the match function is selected via IOCON. 0 =\n\t\t\t\t\t\t\t\tLOW.
        1 = HIGH."
    - !Field
      name: EM1
      bit_offset: 1
      bit_width: 1
      description: "External Match 1. This bit reflects the state of output\n\t\t\t\t\t\t\t\tMAT1,
        whether or not this output is connected to a pin. When a match\n\t\t\t\t\t\t\t\toccurs
        between the TC and MR1, this bit can either toggle, go LOW,\n\t\t\t\t\t\t\t\tgo
        HIGH, or do nothing, as selected by EMR[7:6]. This bit is driven\n\t\t\t\t\t\t\t\tto
        the MAT pins if the match function is selected via IOCON. 0 =\n\t\t\t\t\t\t\t\tLOW.
        1 = HIGH."
    - !Field
      name: EM2
      bit_offset: 2
      bit_width: 1
      description: "External Match 2. This bit reflects the state of output\n\t\t\t\t\t\t\t\tMAT2,
        whether or not this output is connected to a pin. When a match\n\t\t\t\t\t\t\t\toccurs
        between the TC and MR2, this bit can either toggle, go LOW,\n\t\t\t\t\t\t\t\tgo
        HIGH, or do nothing, as selected by EMR[9:8]. This bit is driven\n\t\t\t\t\t\t\t\tto
        the MAT pins if the match function is selected via IOCON. 0 =\n\t\t\t\t\t\t\t\tLOW.
        1 = HIGH."
    - !Field
      name: EM3
      bit_offset: 3
      bit_width: 1
      description: "External Match 3. This bit reflects the state of output\n\t\t\t\t\t\t\t\tMAT3,
        whether or not this output is connected to a pin. When a match\n\t\t\t\t\t\t\t\toccurs
        between the TC and MR3, this bit can either toggle, go LOW,\n\t\t\t\t\t\t\t\tgo
        HIGH, or do nothing, as selected by MR[11:10]. This bit is driven\n\t\t\t\t\t\t\t\tto
        the MAT pins if the match function is selected via IOCON. 0 =\n\t\t\t\t\t\t\t\tLOW.
        1 = HIGH."
    - !Field
      name: EMC0
      bit_offset: 4
      bit_width: 2
      description: "External Match Control 0. Determines the functionality of\n\t\t\t\t\t\t\t\tExternal
        Match 0."
      enum_values:
        0: DO_NOTHING
        1: CLEAR
        2: SET
        3: TOGGLE
    - !Field
      name: EMC1
      bit_offset: 6
      bit_width: 2
      description: "External Match Control 1. Determines the functionality of\n\t\t\t\t\t\t\t\tExternal
        Match 1."
      enum_values:
        0: DO_NOTHING
        1: CLEAR
        2: SET
        3: TOGGLE
    - !Field
      name: EMC2
      bit_offset: 8
      bit_width: 2
      description: "External Match Control 2. Determines the functionality of\n\t\t\t\t\t\t\t\tExternal
        Match 2."
      enum_values:
        0: DO_NOTHING
        1: CLEAR
        2: SET
        3: TOGGLE
    - !Field
      name: EMC3
      bit_offset: 10
      bit_width: 2
      description: "External Match Control 3. Determines the functionality of\n\t\t\t\t\t\t\t\tExternal
        Match 3."
      enum_values:
        0: DO_NOTHING
        1: CLEAR
        2: SET
        3: TOGGLE
    - !Field
      name: RESERVED
      bit_offset: 12
      bit_width: 20
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: CTCR
    addr: 0x400b8070
    size_bits: 32
    description: "Count Control Register. The CTCR selects between Timer and Counter\n\t\t\t\t\t\tmode,
      and in Counter mode selects the signal and edge(s) for\n\t\t\t\t\t\tcounting."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CTMODE
      bit_offset: 0
      bit_width: 2
      description: "Counter/Timer Mode This field selects which rising PCLK\n\t\t\t\t\t\t\t\tedges
        can increment Timer's Prescale Counter (PC), or clear PC and\n\t\t\t\t\t\t\t\tincrement
        Timer Counter (TC). Timer Mode: the TC is incremented when\n\t\t\t\t\t\t\t\tthe
        Prescale Counter matches the Prescale Register."
      enum_values:
        0: TIMER_MODE
        1: COUNTER_MODE_RISING
        2: COUNTER_MODE_FALLING
        3: COUNTER_MODE_DUAL_ED
    - !Field
      name: CINSEL
      bit_offset: 2
      bit_width: 2
      description: "Count Input Select When bits 1:0 in this register are not\n\t\t\t\t\t\t\t\t00,
        these bits select which CAP pin is sampled for clocking. Note:\n\t\t\t\t\t\t\t\tIf
        Counter mode is selected for a particular CAPn input in the CTCR,\n\t\t\t\t\t\t\t\tthe
        3 bits for that input in the Capture Control Register (CCR) must\n\t\t\t\t\t\t\t\tbe
        programmed as 000. However, capture and/or interrupt can be\n\t\t\t\t\t\t\t\tselected
        for the other 3 CAPn inputs in the same\n\t\t\t\t\t\t\t\ttimer."
      enum_values:
        0: CHANNEL_0
        1: CHANNEL_1
        2: CHANNEL_2
        3: CHANNEL_3
    - !Field
      name: ENCC
      bit_offset: 4
      bit_width: 1
      description: "Setting this bit to 1 enables clearing of the timer and the\n\t\t\t\t\t\t\t\tprescaler
        when the capture-edge event specified in bits 7:5\n\t\t\t\t\t\t\t\toccurs."
    - !Field
      name: SELCC
      bit_offset: 5
      bit_width: 3
      description: "Edge select. When bit 4 is 1, these bits select which\n\t\t\t\t\t\t\t\tcapture
        input edge will cause the timer and prescaler to be cleared.\n\t\t\t\t\t\t\t\tThese
        bits have no effect when bit 4 is low. Values 0x2 to 0x3 and\n\t\t\t\t\t\t\t\t0x6
        to 0x7 are reserved."
      enum_values:
        0: CHANNEL_0_RISING_EDG
        1: CHANNEL_0_FALLING_ED
        2: CHANNEL_1_RISING_EDG
        3: CHANNEL_1_FALLING_ED
        4: CHANNEL_2_RISING_EDG
        5: CHANNEL_2_FALLING_ED
    - !Field
      name: RESERVED
      bit_offset: 8
      bit_width: 24
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: PWMC
    addr: 0x400b8074
    size_bits: 32
    description: "PWM Control Register. The PWMCON enables PWM mode for the external\n\t\t\t\t\t\tmatch
      pins."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PWMEN0
      bit_offset: 0
      bit_width: 1
      description: PWM mode enable for channel0.
      enum_values:
        0: MATCH
        1: PWM
    - !Field
      name: PWMEN1
      bit_offset: 1
      bit_width: 1
      description: PWM mode enable for channel1.
      enum_values:
        0: MATCH
        1: PWM
    - !Field
      name: PWMEN2
      bit_offset: 2
      bit_width: 1
      description: PWM mode enable for channel2.
      enum_values:
        0: MATCH
        1: PWM
    - !Field
      name: PWMEN3
      bit_offset: 3
      bit_width: 1
      description: "PWM mode enable for channel3. Note: It is recommended to\n\t\t\t\t\t\t\t\tuse
        match channel 3 to set the PWM cycle."
      enum_values:
        0: MATCH
        1: PWM
    - !Field
      name: RESERVED
      bit_offset: 4
      bit_width: 28
      description: "Reserved. Read value is undefined, only zero should be\n\t\t\t\t\t\t\t\twritten."
  - !Register
    name: MR0
    addr: 0x400b8018
    description: "Match Register 0. MR0 can be enabled through the MCR to reset the\n\t\t\t\t\t\tTC,
      stop both the TC and PC, and/or generate an interrupt every time MR0\n\t\t\t\t\t\tmatches
      the TC."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MATCH
      bit_offset: 0
      bit_width: 32
      description: Timer counter match value.
  - !Register
    name: MR1
    addr: 0x400b801c
    description: "Match Register 0. MR0 can be enabled through the MCR to reset the\n\t\t\t\t\t\tTC,
      stop both the TC and PC, and/or generate an interrupt every time MR0\n\t\t\t\t\t\tmatches
      the TC."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MATCH
      bit_offset: 0
      bit_width: 32
      description: Timer counter match value.
  - !Register
    name: MR2
    addr: 0x400b8020
    description: "Match Register 0. MR0 can be enabled through the MCR to reset the\n\t\t\t\t\t\tTC,
      stop both the TC and PC, and/or generate an interrupt every time MR0\n\t\t\t\t\t\tmatches
      the TC."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MATCH
      bit_offset: 0
      bit_width: 32
      description: Timer counter match value.
  - !Register
    name: MR3
    addr: 0x400b8024
    description: "Match Register 0. MR0 can be enabled through the MCR to reset the\n\t\t\t\t\t\tTC,
      stop both the TC and PC, and/or generate an interrupt every time MR0\n\t\t\t\t\t\tmatches
      the TC."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MATCH
      bit_offset: 0
      bit_width: 32
      description: Timer counter match value.
  - !Register
    name: CR0
    addr: 0x400b802c
    description: "Capture Register 0. CR0 is loaded with the value of TC when there\n\t\t\t\t\t\tis
      an event on the CAPn.0 input."
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAP
      bit_offset: 0
      bit_width: 32
      description: Timer counter capture value.
  - !Register
    name: CR1
    addr: 0x400b8030
    description: "Capture Register 0. CR0 is loaded with the value of TC when there\n\t\t\t\t\t\tis
      an event on the CAPn.0 input."
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAP
      bit_offset: 0
      bit_width: 32
      description: Timer counter capture value.
  - !Register
    name: CR2
    addr: 0x400b8034
    description: "Capture Register 0. CR0 is loaded with the value of TC when there\n\t\t\t\t\t\tis
      an event on the CAPn.0 input."
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAP
      bit_offset: 0
      bit_width: 32
      description: Timer counter capture value.
  - !Register
    name: CR3
    addr: 0x400b8038
    description: "Capture Register 0. CR0 is loaded with the value of TC when there\n\t\t\t\t\t\tis
      an event on the CAPn.0 input."
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAP
      bit_offset: 0
      bit_width: 32
      description: Timer counter capture value.
