================================================================
== Vivado Place & Route Results
================================================================
+ General Information:
    * Date:            Wed Jul 09 04:33:10 -03 2025
    * Version:         2023.2 (Build 4023990 on Oct 11 2023)
    * Project:         TRANS_FFT
    * Solution:        solution0 (Vivado IP Flow Target)
    * Product family:  virtexuplusHBM
    * Target device:   xcu50-fsvh2104-2-e


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * Place & Route target clock:  8 ns
    * C-Synthesis target clock:    8 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Place & Route Options:
    * config_export -vivado_impl_strategy:  default
    * config_export -vivado_phys_opt:       none

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== Place & Route Resource Summary
================================================================
LUT:              26602
FF:               13183
DSP:              274
BRAM:             20
URAM:             0
SRL:              56


================================================================
== Place & Route Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 8.000       |
| Post-Synthesis | 6.525       |
| Post-Route     | 7.929       |
+----------------+-------------+


================================================================
== Place & Route Resources
================================================================
+-----------------------------------------------+-------+-------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                          | LUT   | FF    | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+-----------------------------------------------+-------+-------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                          | 26602 | 13183 | 274 | 20   |      |     |        |      |         |          |        |
|   (inst)                                      | 210   | 2674  |     |      |      |     |        |      |         |          |        |
|   DATA_x_U                                    | 1016  |       |     | 4    |      |     |        |      |         |          |        |
|   DATA_y_U                                    | 1283  |       |     | 4    |      |     |        |      |         |          |        |
|   dadddsub_64ns_64ns_64_4_full_dsp_1_U84      | 1552  | 367   | 3   |      |      |     |        |      |         |          |        |
|   dadddsub_64ns_64ns_64_4_full_dsp_1_U85      | 1558  | 367   | 3   |      |      |     |        |      |         |          |        |
|   dadddsub_64ns_64ns_64_4_full_dsp_1_U86      | 1261  | 367   | 3   |      |      |     |        |      |         |          |        |
|   dadddsub_64ns_64ns_64_4_full_dsp_1_U87      | 1301  | 367   | 3   |      |      |     |        |      |         |          |        |
|   dadddsub_64ns_64ns_64_4_full_dsp_1_U88      | 868   | 367   | 3   |      |      |     |        |      |         |          |        |
|   dadddsub_64ns_64ns_64_4_full_dsp_1_U89      | 869   | 367   | 3   |      |      |     |        |      |         |          |        |
|   data_x_U_x                                  | 8     |       |     | 4    |      |     |        |      |         |          |        |
|   data_y_U_x                                  | 17    |       |     | 4    |      |     |        |      |         |          |        |
|   dmul_64ns_64ns_64_4_max_dsp_1_U92           | 211   | 148   | 8   |      |      |     |        |      |         |          |        |
|   dmul_64ns_64ns_64_4_max_dsp_1_U93           | 180   | 147   | 8   |      |      |     |        |      |         |          |        |
|   dmul_64ns_64ns_64_4_max_dsp_1_U94           | 82    | 147   | 8   |      |      |     |        |      |         |          |        |
|   dmul_64ns_64ns_64_4_max_dsp_1_U95           | 82    | 147   | 8   |      |      |     |        |      |         |          |        |
|   dmul_64ns_64ns_64_4_max_dsp_1_U96           | 62    | 147   | 8   |      |      |     |        |      |         |          |        |
|   dmul_64ns_64ns_64_4_max_dsp_1_U97           | 62    | 147   | 8   |      |      |     |        |      |         |          |        |
|   dsub_64ns_64ns_64_4_full_dsp_1_U90          | 771   | 366   | 3   |      |      |     |        |      |         |          |        |
|   dsub_64ns_64ns_64_4_full_dsp_1_U91          | 769   | 366   | 3   |      |      |     |        |      |         |          |        |
|   grp_loady8_fu_1853                          | 57    | 5     |     |      |      |     |        |      |         |          |        |
|   grp_twiddles8_fu_1829                       | 14134 | 6687  | 202 |      |      |     |        |      |         |          |        |
|     (grp_twiddles8_fu_1829)                   | 26    | 618   |     |      |      |     |        |      |         |          |        |
|     dadd_64ns_64ns_64_4_full_dsp_1_U63        | 700   | 366   | 3   |      |      |     |        |      |         |          |        |
|     ddiv_64ns_64ns_64_14_no_dsp_1_U68         | 3090  | 1024  |     |      |      |     |        |      |         |          |        |
|     dmul_64ns_64ns_64_4_max_dsp_1_U64         | 227   | 211   | 8   |      |      |     |        |      |         |          |        |
|     dmul_64ns_64ns_64_4_max_dsp_1_U65         | 100   | 147   | 8   |      |      |     |        |      |         |          |        |
|     dmul_64ns_64ns_64_4_max_dsp_1_U66         | 100   | 147   | 8   |      |      |     |        |      |         |          |        |
|     dmul_64ns_64ns_64_4_max_dsp_1_U67         | 100   | 211   | 8   |      |      |     |        |      |         |          |        |
|     dsub_64ns_64ns_64_4_full_dsp_1_U62        | 702   | 366   | 3   |      |      |     |        |      |         |          |        |
|     grp_sin_or_cos_double_s_fu_109            | 4442  | 1555  | 82  |      |      |     |        |      |         |          |        |
|       (grp_sin_or_cos_double_s_fu_109)        | 1728  | 637   | 4   |      |      |     |        |      |         |          |        |
|       fourth_order_double_sin_cos_K0_U        | 249   | 59    |     |      |      |     |        |      |         |          |        |
|       fourth_order_double_sin_cos_K1_U        | 207   | 18    |     |      |      |     |        |      |         |          |        |
|       fourth_order_double_sin_cos_K2_U        | 165   | 26    |     |      |      |     |        |      |         |          |        |
|       fourth_order_double_sin_cos_K3_U        | 128   | 16    |     |      |      |     |        |      |         |          |        |
|       fourth_order_double_sin_cos_K4_U        | 91    | 25    |     |      |      |     |        |      |         |          |        |
|       grp_scaled_fixed2ieee_63_1_s_fu_314     | 438   | 465   |     |      |      |     |        |      |         |          |        |
|         (grp_scaled_fixed2ieee_63_1_s_fu_314) | 218   | 276   |     |      |      |     |        |      |         |          |        |
|       mul_170s_53ns_170_2_1_U40               | 455   | 86    | 27  |      |      |     |        |      |         |          |        |
|       mul_35ns_25ns_60_1_1_U33                |       |       | 2   |      |      |     |        |      |         |          |        |
|       mul_42ns_33ns_75_1_1_U34                | 6     |       | 4   |      |      |     |        |      |         |          |        |
|       mul_49ns_44s_93_1_1_U35                 | 6     |       | 6   |      |      |     |        |      |         |          |        |
|       mul_49ns_49ns_98_1_1_U36                | 139   |       | 9   |      |      |     |        |      |         |          |        |
|       mul_49ns_49ns_98_1_1_U37                | 80    |       | 9   |      |      |     |        |      |         |          |        |
|       mul_56ns_52s_108_1_1_U38                | 561   |       | 9   |      |      |     |        |      |         |          |        |
|       mul_64s_63ns_126_1_1_U39                | 195   |       | 12  |      |      |     |        |      |         |          |        |
|       ref_4oPi_table_256_U                    | 46    | 223   |     |      |      |     |        |      |         |          |        |
|     grp_sin_or_cos_double_s_fu_128            | 4489  | 2031  | 82  |      |      |     |        |      |         |          |        |
|       (grp_sin_or_cos_double_s_fu_128)        | 1803  | 1015  | 4   |      |      |     |        |      |         |          |        |
|       fourth_order_double_sin_cos_K0_U        | 243   | 59    |     |      |      |     |        |      |         |          |        |
|       fourth_order_double_sin_cos_K1_U        | 208   | 18    |     |      |      |     |        |      |         |          |        |
|       fourth_order_double_sin_cos_K2_U        | 165   | 26    |     |      |      |     |        |      |         |          |        |
|       fourth_order_double_sin_cos_K3_U        | 128   | 16    |     |      |      |     |        |      |         |          |        |
|       fourth_order_double_sin_cos_K4_U        | 91    | 25    |     |      |      |     |        |      |         |          |        |
|       grp_scaled_fixed2ieee_63_1_s_fu_314     | 442   | 465   |     |      |      |     |        |      |         |          |        |
|         (grp_scaled_fixed2ieee_63_1_s_fu_314) | 220   | 276   |     |      |      |     |        |      |         |          |        |
|       mul_170s_53ns_170_2_1_U40               | 456   | 86    | 27  |      |      |     |        |      |         |          |        |
|       mul_35ns_25ns_60_1_1_U33                |       |       | 2   |      |      |     |        |      |         |          |        |
|       mul_42ns_33ns_75_1_1_U34                | 6     |       | 4   |      |      |     |        |      |         |          |        |
|       mul_49ns_44s_93_1_1_U35                 | 6     |       | 6   |      |      |     |        |      |         |          |        |
|       mul_49ns_49ns_98_1_1_U36                | 148   |       | 9   |      |      |     |        |      |         |          |        |
|       mul_49ns_49ns_98_1_1_U37                | 80    | 98    | 9   |      |      |     |        |      |         |          |        |
|       mul_56ns_52s_108_1_1_U38                | 568   |       | 9   |      |      |     |        |      |         |          |        |
|       mul_64s_63ns_126_1_1_U39                | 195   |       | 12  |      |      |     |        |      |         |          |        |
|       ref_4oPi_table_256_U                    | 2     | 223   |     |      |      |     |        |      |         |          |        |
|     sitodp_32ns_64_2_no_dsp_1_U69             | 97    | 5     |     |      |      |     |        |      |         |          |        |
|       (sitodp_32ns_64_2_no_dsp_1_U69)         | 3     | 5     |     |      |      |     |        |      |         |          |        |
|     sitodp_32ns_64_2_no_dsp_1_U70             | 64    | 6     |     |      |      |     |        |      |         |          |        |
|       (sitodp_32ns_64_2_no_dsp_1_U70)         | 3     | 6     |     |      |      |     |        |      |         |          |        |
|   smem_U                                      | 291   |       |     | 4    |      |     |        |      |         |          |        |
+-----------------------------------------------+-------+-------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== Place & Route Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 3.05%  | OK     |
| FD                                                        | 50%       | 0.76%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.01%  | OK     |
| CARRY8                                                    | 25%       | 0.99%  | OK     |
| MUXF7                                                     | 15%       | 0.17%  | OK     |
| DSP                                                       | 80%       | 4.60%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.74%  | OK     |
| URAM                                                      | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 2.67%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 16344     | 159    | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 1.18   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== Place & Route Timing Paths
================================================================
* Timing was met
+-------+-------+-----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                                              | ENDPOINT PIN                                                                                   | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                                             |                                                                                                |              |            |                |          DELAY |        DELAY |
+-------+-------+-----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 0.071 | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]/C | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_CS_fsm_reg[4]_psdsp_47/D               |           20 |        136 |          7.910 |          3.853 |        4.057 |
| Path2 | 0.089 | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]/C | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_CS_fsm_reg[4]_psdsp_43/D               |           20 |        136 |          7.892 |          3.880 |        4.012 |
| Path3 | 0.114 | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]/C | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_CS_fsm_reg[4]_psdsp_45/D               |           20 |        136 |          7.866 |          3.880 |        3.986 |
| Path4 | 0.126 | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]/C | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U37/i___67_psdsp_6/D |           21 |        136 |          7.855 |          3.846 |        4.009 |
| Path5 | 0.127 | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]/C | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_CS_fsm_reg[4]_psdsp_135/D              |           21 |        136 |          7.853 |          3.895 |        3.958 |
+-------+-------+-----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +-------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path1 Cells                                                                                                       | Primitive Type         |
    +-------------------------------------------------------------------------------------------------------------------+------------------------+
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]                                         | REGISTER.SDR.FDRE      |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[31]_i_11__0      | CLB.LUT.LUT5           |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_10__0      | CLB.LUT.LUT6           |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_3__0       | CLB.LUT.LUT6           |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_4__0       | CLB.LUT.LUT5           |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_1__0       | CLB.LUT.LUT6           |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product_i_10__1                 | CLB.LUT.LUT3           |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/i___36                              | CLB.LUT.LUT4           |
    | mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[23]_i_1__0                                                        | CLB.CARRY.CARRY8       |
    | mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[31]_i_1__0                                                        | CLB.CARRY.CARRY8       |
    | mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[39]_i_1__0                                                        | CLB.CARRY.CARRY8       |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_CS_fsm_reg[4]_psdsp_47                                    | REGISTER.SDR.FDRE      |
    +-------------------------------------------------------------------------------------------------------------------+------------------------+

    +-------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path2 Cells                                                                                                       | Primitive Type         |
    +-------------------------------------------------------------------------------------------------------------------+------------------------+
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]                                         | REGISTER.SDR.FDRE      |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[31]_i_11__0      | CLB.LUT.LUT5           |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_10__0      | CLB.LUT.LUT6           |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_3__0       | CLB.LUT.LUT6           |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_4__0       | CLB.LUT.LUT5           |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_1__0       | CLB.LUT.LUT6           |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product_i_10__1                 | CLB.LUT.LUT3           |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/i___36                              | CLB.LUT.LUT4           |
    | mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[23]_i_1__0                                                        | CLB.CARRY.CARRY8       |
    | mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[31]_i_1__0                                                        | CLB.CARRY.CARRY8       |
    | mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[39]_i_1__0                                                        | CLB.CARRY.CARRY8       |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_CS_fsm_reg[4]_psdsp_43                                    | REGISTER.SDR.FDRE      |
    +-------------------------------------------------------------------------------------------------------------------+------------------------+

    +-------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path3 Cells                                                                                                       | Primitive Type         |
    +-------------------------------------------------------------------------------------------------------------------+------------------------+
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]                                         | REGISTER.SDR.FDRE      |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[31]_i_11__0      | CLB.LUT.LUT5           |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_10__0      | CLB.LUT.LUT6           |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_3__0       | CLB.LUT.LUT6           |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_4__0       | CLB.LUT.LUT5           |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_1__0       | CLB.LUT.LUT6           |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product_i_10__1                 | CLB.LUT.LUT3           |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/i___36                              | CLB.LUT.LUT4           |
    | mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[23]_i_1__0                                                        | CLB.CARRY.CARRY8       |
    | mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[31]_i_1__0                                                        | CLB.CARRY.CARRY8       |
    | mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[39]_i_1__0                                                        | CLB.CARRY.CARRY8       |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_CS_fsm_reg[4]_psdsp_45                                    | REGISTER.SDR.FDRE      |
    +-------------------------------------------------------------------------------------------------------------------+------------------------+

    +-------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path4 Cells                                                                                                       | Primitive Type         |
    +-------------------------------------------------------------------------------------------------------------------+------------------------+
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]                                         | REGISTER.SDR.FDRE      |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[31]_i_11__0      | CLB.LUT.LUT5           |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_10__0      | CLB.LUT.LUT6           |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_3__0       | CLB.LUT.LUT6           |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_4__0       | CLB.LUT.LUT5           |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_1__0       | CLB.LUT.LUT6           |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product_i_10__1                 | CLB.LUT.LUT3           |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/i___36                              | CLB.LUT.LUT4           |
    | mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[23]_i_1__0                                                        | CLB.CARRY.CARRY8       |
    | mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[31]_i_1__0                                                        | CLB.CARRY.CARRY8       |
    | mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[39]_i_1__0                                                        | CLB.CARRY.CARRY8       |
    | mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[47]_i_1__0                                                        | CLB.CARRY.CARRY8       |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U37/i___67_psdsp_6                      | REGISTER.SDR.FDRE      |
    +-------------------------------------------------------------------------------------------------------------------+------------------------+

    +-------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path5 Cells                                                                                                       | Primitive Type         |
    +-------------------------------------------------------------------------------------------------------------------+------------------------+
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]                                         | REGISTER.SDR.FDRE      |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[31]_i_11__0      | CLB.LUT.LUT5           |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_10__0      | CLB.LUT.LUT6           |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_3__0       | CLB.LUT.LUT6           |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_4__0       | CLB.LUT.LUT5           |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_1__0       | CLB.LUT.LUT6           |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product_i_10__1                 | CLB.LUT.LUT3           |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/i___36                              | CLB.LUT.LUT4           |
    | mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[23]_i_1__0                                                        | CLB.CARRY.CARRY8       |
    | mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[31]_i_1__0                                                        | CLB.CARRY.CARRY8       |
    | mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[39]_i_1__0                                                        | CLB.CARRY.CARRY8       |
    | mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[47]_i_1__0                                                        | CLB.CARRY.CARRY8       |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_CS_fsm_reg[4]_psdsp_135                                   | REGISTER.SDR.FDRE      |
    +-------------------------------------------------------------------------------------------------------------------+------------------------+


================================================================
== Place & Route Vivado Reports
================================================================
+--------------------------+-------------------------------------------------------------------+
| Report Type              | Report Location                                                   |
+--------------------------+-------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/fft1D_512_design_analysis_routed.rpt          |
| failfast                 | impl/verilog/report/fft1D_512_failfast_routed.rpt                 |
| status                   | impl/verilog/report/fft1D_512_status_routed.rpt                   |
| timing                   | impl/verilog/report/fft1D_512_timing_routed.rpt                   |
| timing_paths             | impl/verilog/report/fft1D_512_timing_paths_routed.rpt             |
| utilization              | impl/verilog/report/fft1D_512_utilization_routed.rpt              |
| utilization_hierarchical | impl/verilog/report/fft1D_512_utilization_hierarchical_routed.rpt |
+--------------------------+-------------------------------------------------------------------+


