create_clock -period 10.000 -name Clk -waveform {0.000 5.000} [get_ports Clk]
set_property PACKAGE_PIN U18 [get_ports Reset]
set_property PACKAGE_PIN W5 [get_ports Clk]
set_property IOSTANDARD LVCMOS33 [get_ports Reset]
set_property IOSTANDARD LVCMOS33 [get_ports Clk]
set_property IOSTANDARD LVCMOS33 [get_ports {Trigger[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Trigger[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Trigger[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Trigger[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {AN[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {AN[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {AN[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {AN[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Segments[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Segments[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Segments[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Segments[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Segments[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Segments[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Segments[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Segments[0]}]
set_property PACKAGE_PIN W19 [get_ports {Trigger[0]}]
set_property PACKAGE_PIN T17 [get_ports {Trigger[1]}]
set_property PACKAGE_PIN T18 [get_ports {Trigger[2]}]
set_property PACKAGE_PIN U17 [get_ports {Trigger[3]}]
set_property PACKAGE_PIN V7 [get_ports {Segments[0]}]
set_property PACKAGE_PIN U7 [get_ports {Segments[1]}]
set_property PACKAGE_PIN V5 [get_ports {Segments[2]}]
set_property PACKAGE_PIN U5 [get_ports {Segments[3]}]
set_property PACKAGE_PIN V8 [get_ports {Segments[4]}]
set_property PACKAGE_PIN U8 [get_ports {Segments[5]}]
set_property PACKAGE_PIN W6 [get_ports {Segments[6]}]
set_property PACKAGE_PIN W7 [get_ports {Segments[7]}]
set_property PACKAGE_PIN U2 [get_ports {AN[0]}]
set_property PACKAGE_PIN U4 [get_ports {AN[1]}]
set_property PACKAGE_PIN V4 [get_ports {AN[2]}]
set_property PACKAGE_PIN W4 [get_ports {AN[3]}]
