@verdi rc file Version 1.0
[General]
VerdiVersion = Verdi3_L-2016.06-1
[KeyNote]
Line1 = Automatic Backup 0
[TestBench]
ConstrViewShow = 0
InherViewShow = 0
FSDBMsgShow = 0
AnnotationShow = 0
powerDumped = 0
[hb]
postSimFile = /home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/work/verilog.fsdb
syncTime = 315
viewport = 67 27 1853 1025 605 369 359 1851
activeNode = "if_stage_bench.if_stage.perfetch_fifo"
activeScope = "if_stage_bench.if_stage.perfetch_fifo"
activeFile = "/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/sync_fifo.v"
interactiveMode = False
viewType = Source
simulatorMode = False
sourceBeginLine = 11
baMode = False
srcLineNum = True
syncSignal = False
traceMode = Hierarchical
showTraceInSchema = True
paMode = False
funcMode = False
traceCrossHier = True
DnDtraceCrossHierOnly = True
traceIncTopPort = False
leadingZero = False
signalPane = False
Scope1 = "if_stage_bench.if_stage.perfetch_fifo"
Scope2 = "if_stage_bench.if_stage"
multipleSelection = 1 20 3 0 0
sdfCheckUndef = FALSE
simFlow = FALSE
[hb.sourceTab.1]
scope = if_stage_bench.if_stage.perfetch_fifo
File = /home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/sync_fifo.v
Line = 12
[imp.design1]
dbEnum =  oh
invokeDir = /home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/work
design = DebussyLib
hostCommand = hostCommand -sv -f ../if.lst
[nMemoryManager]
FsdbFile = /home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/work/verilog.fsdb
UserActionNum = 0
nMemWindowNum = 0
[wave.0]
viewPort = 0 28 1853 466 251 65
SessionFile = /home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/work/verdiLog/novas_autosave.ses.wave.0
displayGrid = FALSE
hierarchicalName = FALSE
snap = TRUE
displayLeadingZeros = FALSE
fixDelta = FALSE
displayCursorMarker = FALSE
autoUpdate = FALSE
highlightGlitchs = FALSE
waveformSync = FALSE
displayErrors = TRUE
displayMsgSymbols = TRUE
showMsgDescriptions = TRUE
autoFit = FALSE
displayDeltaY = FALSE
centerCursor = FALSE
