#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Oct 14 21:33:14 2020
# Process ID: 37044
# Current directory: G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.runs/synth_1
# Command line: vivado.exe -log mig_ddr_test.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mig_ddr_test.tcl
# Log file: G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.runs/synth_1/mig_ddr_test.vds
# Journal file: G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source mig_ddr_test.tcl -notrace
Command: synth_design -top mig_ddr_test -part xc7a35tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 37140 
WARNING: [Synth 8-2611] redeclaration of ansi port tg_compare_error is not allowed [G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/uisrc/01_rtl/mig_ddr_test.v:87]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 971.465 ; gain = 241.031
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mig_ddr_test' [G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/uisrc/01_rtl/mig_ddr_test.v:22]
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter BURST_LENGTH bound to: 8 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter WRITE bound to: 2'b01 
	Parameter WAIT bound to: 2'b10 
	Parameter READ bound to: 2'b11 
	Parameter CMD_WRITE bound to: 3'b000 
	Parameter CMD_READ bound to: 3'b001 
	Parameter TEST_DATA_RANGE bound to: 24'b000000000000001111101000 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/uisrc/01_rtl/mig_ddr_test.v:84]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/uisrc/01_rtl/mig_ddr_test.v:87]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/uisrc/01_rtl/mig_ddr_test.v:135]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/uisrc/01_rtl/mig_ddr_test.v:135]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/uisrc/01_rtl/mig_ddr_test.v:136]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/uisrc/01_rtl/mig_ddr_test.v:136]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/uisrc/01_rtl/mig_ddr_test.v:152]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.runs/synth_1/.Xil/Vivado-37044-DESKTOP-70U0FCD/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.runs/synth_1/.Xil/Vivado-37044-DESKTOP-70U0FCD/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-226] default block is never used [G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/uisrc/01_rtl/mig_ddr_test.v:106]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_0' [G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.runs/synth_1/.Xil/Vivado-37044-DESKTOP-70U0FCD/realtime/mig_7series_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_0' (2#1) [G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.runs/synth_1/.Xil/Vivado-37044-DESKTOP-70U0FCD/realtime/mig_7series_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mig_ddr_test' (3#1) [G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/uisrc/01_rtl/mig_ddr_test.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1018.445 ; gain = 288.012
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1018.445 ; gain = 288.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1018.445 ; gain = 288.012
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1018.445 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc] for cell 'u_mig_7series_0'
Finished Parsing XDC File [g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc] for cell 'u_mig_7series_0'
Parsing XDC File [g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_inst'
Finished Parsing XDC File [g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_inst'
Parsing XDC File [G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/uisrc/04_pin/fpga_pin.xdc]
Finished Parsing XDC File [G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/uisrc/04_pin/fpga_pin.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/uisrc/04_pin/fpga_pin.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mig_ddr_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mig_ddr_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1131.594 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1131.594 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1131.594 ; gain = 401.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1131.594 ; gain = 401.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 97).
Applied set_property DONT_TOUCH = true for u_mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_wiz_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1131.594 ; gain = 401.160
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mig_ddr_test'
INFO: [Synth 8-6159] Found Keep on FSM register 'state_reg' in module 'mig_ddr_test', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                   WRITE |                               01 |                               01
                    WAIT |                               10 |                               10
                    READ |                               11 |                               11
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1131.594 ; gain = 401.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     28 Bit        Muxes := 1     
	   4 Input     24 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mig_ddr_test 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     28 Bit        Muxes := 1     
	   4 Input     24 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1131.594 ; gain = 401.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1131.594 ; gain = 401.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1138.297 ; gain = 407.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1140.945 ; gain = 410.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1146.797 ; gain = 416.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1146.797 ; gain = 416.363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1146.797 ; gain = 416.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1146.797 ; gain = 416.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1146.797 ; gain = 416.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1146.797 ; gain = 416.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |mig_7series_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |clk_wiz_0     |     1|
|2     |mig_7series_0 |     1|
|3     |CARRY4        |    19|
|4     |LUT1          |    58|
|5     |LUT2          |    56|
|6     |LUT3          |     3|
|7     |LUT4          |    10|
|8     |LUT5          |     4|
|9     |LUT6          |    30|
|10    |FDRE          |   125|
|11    |IBUF          |     1|
|12    |OBUF          |     2|
+------+--------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   488|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1146.797 ; gain = 416.363
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1146.797 ; gain = 303.215
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1146.797 ; gain = 416.363
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1146.797 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1155.871 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1155.871 ; gain = 692.176
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1155.871 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.runs/synth_1/mig_ddr_test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mig_ddr_test_utilization_synth.rpt -pb mig_ddr_test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Oct 14 21:33:50 2020...
