// Seed: 4002797131
module module_0 (
    input id_0,
    output id_1,
    input id_2,
    output id_3,
    input id_4,
    input logic id_5,
    input id_6,
    output id_7,
    input reg id_8,
    input id_9,
    output logic id_10,
    input logic id_11,
    input logic id_12,
    output id_13
);
  always @(1) id_13 <= #1 id_8;
endmodule
