// Seed: 2584449943
module module_0 (
    input tri0 id_0,
    output uwire id_1,
    output tri0 id_2
    , id_7,
    input wand id_3,
    input supply0 id_4,
    input wand id_5
);
  assign id_1 = -1;
endmodule
module module_1 #(
    parameter id_12 = 32'd64,
    parameter id_13 = 32'd35,
    parameter id_14 = 32'd48
) (
    input wor id_0,
    input tri0 id_1,
    input supply1 id_2,
    input supply1 id_3,
    output supply1 id_4,
    output supply1 id_5,
    output supply0 id_6,
    output supply0 id_7,
    input uwire id_8,
    output tri id_9,
    output tri1 id_10,
    input tri id_11,
    input supply0 _id_12,
    input tri1 _id_13,
    output uwire _id_14,
    output wire id_15
);
  wire id_17[id_12 : 1  *  id_13  -  id_14];
  ;
  assign id_4 = id_12 == id_0;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_6,
      id_11,
      id_8,
      id_8
  );
  assign modCall_1.id_2 = 0;
  assign id_14 = id_1;
endmodule
