Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Mar 22 16:51:29 2023
| Host         : PcFraLenzi running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Test_Xilinx_wrapper_timing_summary_routed.rpt -pb Test_Xilinx_wrapper_timing_summary_routed.pb -rpx Test_Xilinx_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Test_Xilinx_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  3           
RTGT-1     Advisory  RAM retargeting possibility    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.241        0.000                      0                 5659        0.044        0.000                      0                 5659        3.000        0.000                       0                  2731  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)       Period(ns)      Frequency(MHz)
-----                               ------------       ----------      --------------
sys_clock                           {0.000 5.000}      10.000          100.000         
  clk_out1_Test_Xilinx_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
  clkfbout_Test_Xilinx_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_Test_Xilinx_clk_wiz_0_1        3.241        0.000                      0                 5638        0.044        0.000                      0                 5638        3.750        0.000                       0                  2727  
  clkfbout_Test_Xilinx_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                        From Clock                        To Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                        ----------                        --------                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                 clk_out1_Test_Xilinx_clk_wiz_0_1  clk_out1_Test_Xilinx_clk_wiz_0_1        6.962        0.000                      0                   21        0.572        0.000                      0                   21  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                        From Clock                        To Clock                        
----------                        ----------                        --------                        
(none)                                                              clk_out1_Test_Xilinx_clk_wiz_0_1  
(none)                            clk_out1_Test_Xilinx_clk_wiz_0_1  clk_out1_Test_Xilinx_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                        From Clock                        To Clock                        
----------                        ----------                        --------                        
(none)                            clk_out1_Test_Xilinx_clk_wiz_0_1                                    
(none)                            clkfbout_Test_Xilinx_clk_wiz_0_1                                    
(none)                                                              clk_out1_Test_Xilinx_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Test_Xilinx_clk_wiz_0_1
  To Clock:  clk_out1_Test_Xilinx_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.241ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.241ns  (required time - arrival time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@10.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.199ns  (logic 0.419ns (6.759%)  route 5.780ns (93.241%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.137ns = ( 7.863 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.406ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        1.635    -1.406    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X7Y43          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.419    -0.987 r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=2112, routed)        5.780     4.794    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/ce_w2c
    SLICE_X15Y43         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.740 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.322    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.413 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        1.450     7.863    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/aclk
    SLICE_X15Y43         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[0]/C
                         clock pessimism              0.626     8.489    
                         clock uncertainty           -0.074     8.415    
    SLICE_X15Y43         FDRE (Setup_fdre_C_CE)      -0.380     8.035    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[0]
  -------------------------------------------------------------------
                         required time                          8.035    
                         arrival time                          -4.794    
  -------------------------------------------------------------------
                         slack                                  3.241    

Slack (MET) :             3.241ns  (required time - arrival time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@10.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.199ns  (logic 0.419ns (6.759%)  route 5.780ns (93.241%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.137ns = ( 7.863 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.406ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        1.635    -1.406    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X7Y43          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.419    -0.987 r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=2112, routed)        5.780     4.794    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/ce_w2c
    SLICE_X15Y43         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.740 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.322    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.413 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        1.450     7.863    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/aclk
    SLICE_X15Y43         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[1]/C
                         clock pessimism              0.626     8.489    
                         clock uncertainty           -0.074     8.415    
    SLICE_X15Y43         FDRE (Setup_fdre_C_CE)      -0.380     8.035    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[1]
  -------------------------------------------------------------------
                         required time                          8.035    
                         arrival time                          -4.794    
  -------------------------------------------------------------------
                         slack                                  3.241    

Slack (MET) :             3.241ns  (required time - arrival time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_B/use_lut6_2.latency1.Q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@10.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.199ns  (logic 0.419ns (6.759%)  route 5.780ns (93.241%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.137ns = ( 7.863 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.406ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        1.635    -1.406    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X7Y43          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.419    -0.987 r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=2112, routed)        5.780     4.794    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_B/ce_w2c
    SLICE_X15Y43         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_B/use_lut6_2.latency1.Q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.740 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.322    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.413 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        1.450     7.863    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_B/aclk
    SLICE_X15Y43         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_B/use_lut6_2.latency1.Q_reg[0]/C
                         clock pessimism              0.626     8.489    
                         clock uncertainty           -0.074     8.415    
    SLICE_X15Y43         FDRE (Setup_fdre_C_CE)      -0.380     8.035    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_B/use_lut6_2.latency1.Q_reg[0]
  -------------------------------------------------------------------
                         required time                          8.035    
                         arrival time                          -4.794    
  -------------------------------------------------------------------
                         slack                                  3.241    

Slack (MET) :             3.241ns  (required time - arrival time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_B/use_lut6_2.latency1.Q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@10.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.199ns  (logic 0.419ns (6.759%)  route 5.780ns (93.241%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.137ns = ( 7.863 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.406ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        1.635    -1.406    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X7Y43          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.419    -0.987 r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=2112, routed)        5.780     4.794    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_B/ce_w2c
    SLICE_X15Y43         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_B/use_lut6_2.latency1.Q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.740 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.322    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.413 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        1.450     7.863    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_B/aclk
    SLICE_X15Y43         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_B/use_lut6_2.latency1.Q_reg[1]/C
                         clock pessimism              0.626     8.489    
                         clock uncertainty           -0.074     8.415    
    SLICE_X15Y43         FDRE (Setup_fdre_C_CE)      -0.380     8.035    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_B/use_lut6_2.latency1.Q_reg[1]
  -------------------------------------------------------------------
                         required time                          8.035    
                         arrival time                          -4.794    
  -------------------------------------------------------------------
                         slack                                  3.241    

Slack (MET) :             3.381ns  (required time - arrival time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@10.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.060ns  (logic 0.419ns (6.915%)  route 5.641ns (93.085%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.137ns = ( 7.863 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.406ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        1.635    -1.406    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X7Y43          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.419    -0.987 r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=2112, routed)        5.641     4.654    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/ce_w2c
    SLICE_X15Y44         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.740 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.322    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.413 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        1.450     7.863    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/aclk
    SLICE_X15Y44         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[2]/C
                         clock pessimism              0.626     8.489    
                         clock uncertainty           -0.074     8.415    
    SLICE_X15Y44         FDRE (Setup_fdre_C_CE)      -0.380     8.035    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[2]
  -------------------------------------------------------------------
                         required time                          8.035    
                         arrival time                          -4.654    
  -------------------------------------------------------------------
                         slack                                  3.381    

Slack (MET) :             3.381ns  (required time - arrival time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@10.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.060ns  (logic 0.419ns (6.915%)  route 5.641ns (93.085%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.137ns = ( 7.863 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.406ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        1.635    -1.406    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X7Y43          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.419    -0.987 r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=2112, routed)        5.641     4.654    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/ce_w2c
    SLICE_X15Y44         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.740 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.322    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.413 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        1.450     7.863    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/aclk
    SLICE_X15Y44         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[3]/C
                         clock pessimism              0.626     8.489    
                         clock uncertainty           -0.074     8.415    
    SLICE_X15Y44         FDRE (Setup_fdre_C_CE)      -0.380     8.035    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[3]
  -------------------------------------------------------------------
                         required time                          8.035    
                         arrival time                          -4.654    
  -------------------------------------------------------------------
                         slack                                  3.381    

Slack (MET) :             3.381ns  (required time - arrival time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@10.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.060ns  (logic 0.419ns (6.915%)  route 5.641ns (93.085%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.137ns = ( 7.863 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.406ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        1.635    -1.406    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X7Y43          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.419    -0.987 r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=2112, routed)        5.641     4.654    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/ce_w2c
    SLICE_X15Y44         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.740 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.322    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.413 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        1.450     7.863    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/aclk
    SLICE_X15Y44         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[8]/C
                         clock pessimism              0.626     8.489    
                         clock uncertainty           -0.074     8.415    
    SLICE_X15Y44         FDRE (Setup_fdre_C_CE)      -0.380     8.035    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[8]
  -------------------------------------------------------------------
                         required time                          8.035    
                         arrival time                          -4.654    
  -------------------------------------------------------------------
                         slack                                  3.381    

Slack (MET) :             3.381ns  (required time - arrival time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@10.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.060ns  (logic 0.419ns (6.915%)  route 5.641ns (93.085%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.137ns = ( 7.863 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.406ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        1.635    -1.406    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X7Y43          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.419    -0.987 r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=2112, routed)        5.641     4.654    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/ce_w2c
    SLICE_X15Y44         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.740 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.322    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.413 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        1.450     7.863    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/aclk
    SLICE_X15Y44         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[9]/C
                         clock pessimism              0.626     8.489    
                         clock uncertainty           -0.074     8.415    
    SLICE_X15Y44         FDRE (Setup_fdre_C_CE)      -0.380     8.035    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[9]
  -------------------------------------------------------------------
                         required time                          8.035    
                         arrival time                          -4.654    
  -------------------------------------------------------------------
                         slack                                  3.381    

Slack (MET) :             3.381ns  (required time - arrival time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_B/use_lut6_2.latency1.Q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@10.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.060ns  (logic 0.419ns (6.915%)  route 5.641ns (93.085%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.137ns = ( 7.863 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.406ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        1.635    -1.406    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X7Y43          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.419    -0.987 r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=2112, routed)        5.641     4.654    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_B/ce_w2c
    SLICE_X15Y44         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_B/use_lut6_2.latency1.Q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.740 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.322    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.413 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        1.450     7.863    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_B/aclk
    SLICE_X15Y44         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_B/use_lut6_2.latency1.Q_reg[2]/C
                         clock pessimism              0.626     8.489    
                         clock uncertainty           -0.074     8.415    
    SLICE_X15Y44         FDRE (Setup_fdre_C_CE)      -0.380     8.035    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_B/use_lut6_2.latency1.Q_reg[2]
  -------------------------------------------------------------------
                         required time                          8.035    
                         arrival time                          -4.654    
  -------------------------------------------------------------------
                         slack                                  3.381    

Slack (MET) :             3.381ns  (required time - arrival time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_B/use_lut6_2.latency1.Q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@10.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.060ns  (logic 0.419ns (6.915%)  route 5.641ns (93.085%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.137ns = ( 7.863 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.406ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        1.635    -1.406    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X7Y43          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.419    -0.987 r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=2112, routed)        5.641     4.654    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_B/ce_w2c
    SLICE_X15Y44         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_B/use_lut6_2.latency1.Q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.740 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.322    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.413 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        1.450     7.863    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_B/aclk
    SLICE_X15Y44         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_B/use_lut6_2.latency1.Q_reg[3]/C
                         clock pessimism              0.626     8.489    
                         clock uncertainty           -0.074     8.415    
    SLICE_X15Y44         FDRE (Setup_fdre_C_CE)      -0.380     8.035    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_B/use_lut6_2.latency1.Q_reg[3]
  -------------------------------------------------------------------
                         required time                          8.035    
                         arrival time                          -4.654    
  -------------------------------------------------------------------
                         slack                                  3.381    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[15].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.164ns (39.082%)  route 0.256ns (60.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.599    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.761 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.275    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.249 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        0.567    -0.682    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/aclk
    SLICE_X8Y48          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[15].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48          FDRE (Prop_fdre_C_Q)         0.164    -0.518 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[15].latency1.reg/Q
                         net (fo=1, routed)           0.256    -0.263    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FW_1.BF_1/in_commutator_B/D[7]
    SLICE_X10Y56         SRL16E                                       r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.315 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.786    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.757 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        0.833    -0.923    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FW_1.BF_1/in_commutator_B/aclk
    SLICE_X10Y56         SRL16E                                       r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/CLK
                         clock pessimism              0.508    -0.415    
    SLICE_X10Y56         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.306    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arminusai_x_bi_mult3/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[4].b_is_even.pp_out_reg_reg[4][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arminusai_x_bi_mult3/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.127%)  route 0.225ns (57.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.599    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.761 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.275    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.249 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        0.594    -0.655    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arminusai_x_bi_mult3/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X6Y48          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arminusai_x_bi_mult3/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[4].b_is_even.pp_out_reg_reg[4][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.164    -0.491 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arminusai_x_bi_mult3/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[4].b_is_even.pp_out_reg_reg[4][8]/Q
                         net (fo=1, routed)           0.225    -0.266    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arminusai_x_bi_mult3/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[4].b_is_even.pp_out_reg_reg[4][8]
    SLICE_X4Y51          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arminusai_x_bi_mult3/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.315 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.786    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.757 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        0.863    -0.894    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arminusai_x_bi_mult3/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X4Y51          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arminusai_x_bi_mult3/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][8]/C
                         clock pessimism              0.508    -0.386    
    SLICE_X4Y51          FDRE (Hold_fdre_C_D)         0.075    -0.311    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arminusai_x_bi_mult3/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][8]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[13].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.164ns (39.190%)  route 0.254ns (60.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.599    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.761 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.275    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.249 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        0.567    -0.682    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/aclk
    SLICE_X8Y48          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[13].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48          FDRE (Prop_fdre_C_Q)         0.164    -0.518 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[13].latency1.reg/Q
                         net (fo=1, routed)           0.254    -0.264    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FW_1.BF_1/in_commutator_B/D[5]
    SLICE_X10Y56         SRL16E                                       r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.315 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.786    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.757 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        0.833    -0.923    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FW_1.BF_1/in_commutator_B/aclk
    SLICE_X10Y56         SRL16E                                       r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/CLK
                         clock pessimism              0.508    -0.415    
    SLICE_X10Y56         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.313    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_fdre0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[12].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.148ns (35.874%)  route 0.265ns (64.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.599    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.761 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.275    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.249 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        0.594    -0.655    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/aclk
    SLICE_X2Y50          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_fdre0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.148    -0.507 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_fdre0/Q
                         net (fo=2, routed)           0.265    -0.243    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[12].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/D
    SLICE_X2Y41          RAMD64E                                      r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[12].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.315 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.786    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.757 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        0.865    -0.892    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[12].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/WCLK
    SLICE_X2Y41          RAMD64E                                      r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[12].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/SP/CLK
                         clock pessimism              0.508    -0.384    
    SLICE_X2Y41          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.091    -0.293    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[12].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/registered_preadders.nrplusni_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arplusai_x_br_mult1/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.272ns (63.576%)  route 0.156ns (36.424%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.599    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.761 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.275    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.249 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        0.594    -0.655    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/aclk
    SLICE_X6Y49          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/registered_preadders.nrplusni_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.164    -0.491 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/registered_preadders.nrplusni_reg[3]/Q
                         net (fo=15, routed)          0.156    -0.335    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arplusai_x_br_mult1/gLUT.gLUT_speed.iLUT/A[3]
    SLICE_X7Y51          LUT4 (Prop_lut4_I1_O)        0.045    -0.290 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arplusai_x_br_mult1/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[3].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000    -0.290    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arplusai_x_br_mult1/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[3].ppadd.b_is_even.stageN.lut_sig
    SLICE_X7Y51          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.227 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arplusai_x_br_mult1/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=1, routed)           0.000    -0.227    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arplusai_x_br_mult1/gLUT.gLUT_speed.iLUT/pp_out[1]_1[3]
    SLICE_X7Y51          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arplusai_x_br_mult1/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.315 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.786    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.757 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        0.863    -0.894    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arplusai_x_br_mult1/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X7Y51          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arplusai_x_br_mult1/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg[1][3]/C
                         clock pessimism              0.508    -0.386    
    SLICE_X7Y51          FDRE (Hold_fdre_C_D)         0.105    -0.281    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arplusai_x_br_mult1/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_fdre0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[14].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.148ns (35.539%)  route 0.268ns (64.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.599    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.761 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.275    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.249 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        0.594    -0.655    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/aclk
    SLICE_X2Y50          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_fdre0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.148    -0.507 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_fdre0/Q
                         net (fo=2, routed)           0.268    -0.239    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[14].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/D
    SLICE_X6Y42          RAMD64E                                      r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[14].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.315 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.786    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.757 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        0.863    -0.894    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[14].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/WCLK
    SLICE_X6Y42          RAMD64E                                      r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[14].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/SP/CLK
                         clock pessimism              0.508    -0.386    
    SLICE_X6Y42          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.090    -0.296    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[14].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arplusai_x_br_mult1/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arplusai_x_br_mult1/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.252ns (57.705%)  route 0.185ns (42.295%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.599    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.761 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.275    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.249 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        0.592    -0.657    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arplusai_x_br_mult1/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X7Y51          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arplusai_x_br_mult1/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.141    -0.516 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arplusai_x_br_mult1/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg[1][2]/Q
                         net (fo=1, routed)           0.185    -0.332    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arplusai_x_br_mult1/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg[1][2]
    SLICE_X5Y49          LUT2 (Prop_lut2_I1_O)        0.045    -0.287 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arplusai_x_br_mult1/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[0][5]_i_3/O
                         net (fo=1, routed)           0.000    -0.287    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arplusai_x_br_mult1/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[0][5]_i_3_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.221 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arplusai_x_br_mult1/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][5]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.221    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arplusai_x_br_mult1/gLUT.gLUT_speed.iLUT/plusOp28[2]
    SLICE_X5Y49          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arplusai_x_br_mult1/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.315 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.786    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.757 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        0.865    -0.892    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arplusai_x_br_mult1/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X5Y49          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arplusai_x_br_mult1/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][4]/C
                         clock pessimism              0.508    -0.384    
    SLICE_X5Y49          FDRE (Hold_fdre_C_D)         0.105    -0.279    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arplusai_x_br_mult1/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][4]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/scaling1bit.scaler_re/scale_mux/use_lut6_2.latency1.Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_rev_out_re_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.299%)  route 0.270ns (65.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.599    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.761 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.275    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.249 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        0.590    -0.659    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/scaling1bit.scaler_re/scale_mux/aclk
    SLICE_X4Y58          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/scaling1bit.scaler_re/scale_mux/use_lut6_2.latency1.Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.141    -0.518 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/scaling1bit.scaler_re/scale_mux/use_lut6_2.latency1.Q_reg[2]/Q
                         net (fo=1, routed)           0.270    -0.248    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/DOUT_RE[1]
    SLICE_X3Y47          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_rev_out_re_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.315 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.786    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.757 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        0.867    -0.890    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/aclk
    SLICE_X3Y47          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_rev_out_re_reg[1]/C
                         clock pessimism              0.508    -0.382    
    SLICE_X3Y47          FDRE (Hold_fdre_C_D)         0.075    -0.307    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_rev_out_re_reg[1]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arminusai_x_bi_mult3/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[4].b_is_even.pp_out_reg_reg[4][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arminusai_x_bi_mult3/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.651%)  route 0.239ns (59.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.599    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.761 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.275    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.249 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        0.594    -0.655    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arminusai_x_bi_mult3/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X6Y47          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arminusai_x_bi_mult3/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[4].b_is_even.pp_out_reg_reg[4][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDRE (Prop_fdre_C_Q)         0.164    -0.491 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arminusai_x_bi_mult3/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[4].b_is_even.pp_out_reg_reg[4][4]/Q
                         net (fo=1, routed)           0.239    -0.252    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arminusai_x_bi_mult3/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[4].b_is_even.pp_out_reg_reg[4][4]
    SLICE_X5Y51          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arminusai_x_bi_mult3/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.315 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.786    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.757 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        0.863    -0.894    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arminusai_x_bi_mult3/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X5Y51          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arminusai_x_bi_mult3/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][4]/C
                         clock pessimism              0.508    -0.386    
    SLICE_X5Y51          FDRE (Hold_fdre_C_D)         0.075    -0.311    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arminusai_x_bi_mult3/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][4]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[0].ff_br/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.122%)  route 0.236ns (55.878%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.599    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.761 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.275    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.249 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        0.596    -0.653    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/CLK
    SLICE_X0Y48          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[2]/Q
                         net (fo=4, routed)           0.236    -0.277    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw_re[2]
    SLICE_X3Y50          LUT6 (Prop_lut6_I0_O)        0.045    -0.232 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[0].ff_br_i_1/O
                         net (fo=1, routed)           0.000    -0.232    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/optionally_negate_inputs/br_inv_i[3]
    SLICE_X3Y50          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[0].ff_br/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.315 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.786    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.757 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        0.864    -0.892    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/optionally_negate_inputs/aclk
    SLICE_X3Y50          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[0].ff_br/C
                         clock pessimism              0.508    -0.384    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.092    -0.292    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[0].ff_br
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Test_Xilinx_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y14     Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y14     Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y16     Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y16     Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y34      Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y34      Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X5Y34      Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y29      Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y41      Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[10].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y41      Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[10].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y41      Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[10].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y41      Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[10].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y41      Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[11].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y41      Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[11].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y41      Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[11].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y41      Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[11].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y41      Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[12].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y41      Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[12].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y41      Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[10].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y41      Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[10].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y41      Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[10].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y41      Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[10].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y41      Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[11].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y41      Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[11].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y41      Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[11].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y41      Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[11].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y41      Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[12].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y41      Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[12].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Test_Xilinx_clk_wiz_0_1
  To Clock:  clkfbout_Test_Xilinx_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Test_Xilinx_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    Test_Xilinx_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_Test_Xilinx_clk_wiz_0_1
  To Clock:  clk_out1_Test_Xilinx_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.962ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.572ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.962ns  (required time - arrival time)
  Source:                 Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@10.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.320ns  (logic 0.419ns (18.060%)  route 1.901ns (81.940%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.142ns = ( 7.858 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.408ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        1.633    -1.408    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X1Y36          FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.419    -0.989 f  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          1.901     0.912    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X12Y35         FDCE                                         f  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.740 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.322    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.413 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        1.445     7.858    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X12Y35         FDCE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[4]/C
                         clock pessimism              0.626     8.484    
                         clock uncertainty           -0.074     8.410    
    SLICE_X12Y35         FDCE (Recov_fdce_C_CLR)     -0.536     7.874    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[4]
  -------------------------------------------------------------------
                         required time                          7.874    
                         arrival time                          -0.912    
  -------------------------------------------------------------------
                         slack                                  6.962    

Slack (MET) :             6.962ns  (required time - arrival time)
  Source:                 Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@10.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.320ns  (logic 0.419ns (18.060%)  route 1.901ns (81.940%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.142ns = ( 7.858 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.408ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        1.633    -1.408    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X1Y36          FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.419    -0.989 f  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          1.901     0.912    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X12Y35         FDCE                                         f  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.740 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.322    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.413 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        1.445     7.858    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X12Y35         FDCE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[5]/C
                         clock pessimism              0.626     8.484    
                         clock uncertainty           -0.074     8.410    
    SLICE_X12Y35         FDCE (Recov_fdce_C_CLR)     -0.536     7.874    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[5]
  -------------------------------------------------------------------
                         required time                          7.874    
                         arrival time                          -0.912    
  -------------------------------------------------------------------
                         slack                                  6.962    

Slack (MET) :             6.962ns  (required time - arrival time)
  Source:                 Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@10.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.320ns  (logic 0.419ns (18.060%)  route 1.901ns (81.940%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.142ns = ( 7.858 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.408ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        1.633    -1.408    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X1Y36          FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.419    -0.989 f  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          1.901     0.912    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X12Y35         FDCE                                         f  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.740 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.322    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.413 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        1.445     7.858    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X12Y35         FDCE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[6]/C
                         clock pessimism              0.626     8.484    
                         clock uncertainty           -0.074     8.410    
    SLICE_X12Y35         FDCE (Recov_fdce_C_CLR)     -0.536     7.874    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[6]
  -------------------------------------------------------------------
                         required time                          7.874    
                         arrival time                          -0.912    
  -------------------------------------------------------------------
                         slack                                  6.962    

Slack (MET) :             6.962ns  (required time - arrival time)
  Source:                 Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@10.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.320ns  (logic 0.419ns (18.060%)  route 1.901ns (81.940%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.142ns = ( 7.858 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.408ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        1.633    -1.408    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X1Y36          FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.419    -0.989 f  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          1.901     0.912    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X12Y35         FDCE                                         f  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.740 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.322    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.413 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        1.445     7.858    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X12Y35         FDCE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[7]/C
                         clock pessimism              0.626     8.484    
                         clock uncertainty           -0.074     8.410    
    SLICE_X12Y35         FDCE (Recov_fdce_C_CLR)     -0.536     7.874    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[7]
  -------------------------------------------------------------------
                         required time                          7.874    
                         arrival time                          -0.912    
  -------------------------------------------------------------------
                         slack                                  6.962    

Slack (MET) :             7.004ns  (required time - arrival time)
  Source:                 Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@10.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.320ns  (logic 0.419ns (18.060%)  route 1.901ns (81.940%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.142ns = ( 7.858 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.408ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        1.633    -1.408    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X1Y36          FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.419    -0.989 f  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          1.901     0.912    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X12Y35         FDCE                                         f  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.740 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.322    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.413 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        1.445     7.858    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X12Y35         FDCE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[0]/C
                         clock pessimism              0.626     8.484    
                         clock uncertainty           -0.074     8.410    
    SLICE_X12Y35         FDCE (Recov_fdce_C_CLR)     -0.494     7.916    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[0]
  -------------------------------------------------------------------
                         required time                          7.916    
                         arrival time                          -0.912    
  -------------------------------------------------------------------
                         slack                                  7.004    

Slack (MET) :             7.004ns  (required time - arrival time)
  Source:                 Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@10.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.320ns  (logic 0.419ns (18.060%)  route 1.901ns (81.940%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.142ns = ( 7.858 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.408ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        1.633    -1.408    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X1Y36          FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.419    -0.989 f  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          1.901     0.912    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X12Y35         FDCE                                         f  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.740 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.322    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.413 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        1.445     7.858    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X12Y35         FDCE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[1]/C
                         clock pessimism              0.626     8.484    
                         clock uncertainty           -0.074     8.410    
    SLICE_X12Y35         FDCE (Recov_fdce_C_CLR)     -0.494     7.916    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[1]
  -------------------------------------------------------------------
                         required time                          7.916    
                         arrival time                          -0.912    
  -------------------------------------------------------------------
                         slack                                  7.004    

Slack (MET) :             7.004ns  (required time - arrival time)
  Source:                 Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@10.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.320ns  (logic 0.419ns (18.060%)  route 1.901ns (81.940%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.142ns = ( 7.858 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.408ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        1.633    -1.408    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X1Y36          FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.419    -0.989 f  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          1.901     0.912    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X12Y35         FDCE                                         f  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.740 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.322    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.413 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        1.445     7.858    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X12Y35         FDCE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[2]/C
                         clock pessimism              0.626     8.484    
                         clock uncertainty           -0.074     8.410    
    SLICE_X12Y35         FDCE (Recov_fdce_C_CLR)     -0.494     7.916    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[2]
  -------------------------------------------------------------------
                         required time                          7.916    
                         arrival time                          -0.912    
  -------------------------------------------------------------------
                         slack                                  7.004    

Slack (MET) :             7.004ns  (required time - arrival time)
  Source:                 Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@10.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.320ns  (logic 0.419ns (18.060%)  route 1.901ns (81.940%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.142ns = ( 7.858 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.408ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        1.633    -1.408    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X1Y36          FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.419    -0.989 f  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          1.901     0.912    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X12Y35         FDCE                                         f  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.740 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.322    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.413 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        1.445     7.858    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X12Y35         FDCE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[3]/C
                         clock pessimism              0.626     8.484    
                         clock uncertainty           -0.074     8.410    
    SLICE_X12Y35         FDCE (Recov_fdce_C_CLR)     -0.494     7.916    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[3]
  -------------------------------------------------------------------
                         required time                          7.916    
                         arrival time                          -0.912    
  -------------------------------------------------------------------
                         slack                                  7.004    

Slack (MET) :             7.558ns  (required time - arrival time)
  Source:                 Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@10.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.750ns  (logic 0.419ns (23.946%)  route 1.331ns (76.054%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 7.928 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.408ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        1.633    -1.408    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X1Y36          FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.419    -0.989 f  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          1.331     0.342    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X7Y40          FDCE                                         f  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.740 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.322    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.413 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        1.515     7.928    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X7Y40          FDCE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[0]/C
                         clock pessimism              0.626     8.554    
                         clock uncertainty           -0.074     8.480    
    SLICE_X7Y40          FDCE (Recov_fdce_C_CLR)     -0.580     7.900    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[0]
  -------------------------------------------------------------------
                         required time                          7.900    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  7.558    

Slack (MET) :             7.558ns  (required time - arrival time)
  Source:                 Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@10.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.750ns  (logic 0.419ns (23.946%)  route 1.331ns (76.054%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 7.928 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.408ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        1.633    -1.408    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X1Y36          FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.419    -0.989 f  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          1.331     0.342    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X7Y40          FDCE                                         f  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.740 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.322    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.413 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        1.515     7.928    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X7Y40          FDCE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[1]/C
                         clock pessimism              0.626     8.554    
                         clock uncertainty           -0.074     8.480    
    SLICE_X7Y40          FDCE (Recov_fdce_C_CLR)     -0.580     7.900    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[1]
  -------------------------------------------------------------------
                         required time                          7.900    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  7.558    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_TX_rd_en_reg/CLR
                            (removal check against rising-edge clock clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.128ns (28.749%)  route 0.317ns (71.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.599    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.761 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.275    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.249 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        0.591    -0.658    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X1Y36          FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.128    -0.530 f  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.317    -0.213    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X3Y38          FDCE                                         f  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_TX_rd_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.315 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.786    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.757 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        0.864    -0.893    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X3Y38          FDCE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_TX_rd_en_reg/C
                         clock pessimism              0.253    -0.640    
    SLICE_X3Y38          FDCE (Remov_fdce_C_CLR)     -0.145    -0.785    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_TX_rd_en_reg
  -------------------------------------------------------------------
                         required time                          0.785    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.128ns (28.749%)  route 0.317ns (71.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.599    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.761 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.275    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.249 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        0.591    -0.658    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X1Y36          FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.128    -0.530 f  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.317    -0.213    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X3Y38          FDCE                                         f  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.315 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.786    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.757 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        0.864    -0.893    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X3Y38          FDCE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[1]/C
                         clock pessimism              0.253    -0.640    
    SLICE_X3Y38          FDCE (Remov_fdce_C_CLR)     -0.145    -0.785    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[1]
  -------------------------------------------------------------------
                         required time                          0.785    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_stb_reg/CLR
                            (removal check against rising-edge clock clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.128ns (28.749%)  route 0.317ns (71.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.599    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.761 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.275    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.249 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        0.591    -0.658    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X1Y36          FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.128    -0.530 f  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.317    -0.213    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X3Y38          FDCE                                         f  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_stb_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.315 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.786    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.757 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        0.864    -0.893    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X3Y38          FDCE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_stb_reg/C
                         clock pessimism              0.253    -0.640    
    SLICE_X3Y38          FDCE (Remov_fdce_C_CLR)     -0.145    -0.785    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_stb_reg
  -------------------------------------------------------------------
                         required time                          0.785    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.128ns (28.749%)  route 0.317ns (71.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.599    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.761 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.275    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.249 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        0.591    -0.658    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X1Y36          FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.128    -0.530 f  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.317    -0.213    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X3Y38          FDPE                                         f  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.315 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.786    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.757 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        0.864    -0.893    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X3Y38          FDPE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[0]/C
                         clock pessimism              0.253    -0.640    
    SLICE_X3Y38          FDPE (Remov_fdpe_C_PRE)     -0.148    -0.788    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[0]
  -------------------------------------------------------------------
                         required time                          0.788    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_wr_en_reg/CLR
                            (removal check against rising-edge clock clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.128ns (24.935%)  route 0.385ns (75.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.599    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.761 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.275    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.249 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        0.591    -0.658    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X1Y36          FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.128    -0.530 f  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.385    -0.145    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X8Y30          FDCE                                         f  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_wr_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.315 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.786    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.757 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        0.826    -0.931    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X8Y30          FDCE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_wr_en_reg/C
                         clock pessimism              0.274    -0.657    
    SLICE_X8Y30          FDCE (Remov_fdce_C_CLR)     -0.120    -0.777    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_wr_en_reg
  -------------------------------------------------------------------
                         required time                          0.777    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.907ns  (arrival time - required time)
  Source:                 Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.128ns (16.005%)  route 0.672ns (83.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.599    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.761 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.275    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.249 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        0.591    -0.658    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X1Y36          FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.128    -0.530 f  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.672     0.141    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X7Y40          FDCE                                         f  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.315 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.786    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.757 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        0.863    -0.894    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X7Y40          FDCE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[0]/C
                         clock pessimism              0.274    -0.620    
    SLICE_X7Y40          FDCE (Remov_fdce_C_CLR)     -0.145    -0.765    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[0]
  -------------------------------------------------------------------
                         required time                          0.765    
                         arrival time                           0.141    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             0.907ns  (arrival time - required time)
  Source:                 Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.128ns (16.005%)  route 0.672ns (83.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.599    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.761 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.275    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.249 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        0.591    -0.658    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X1Y36          FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.128    -0.530 f  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.672     0.141    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X7Y40          FDCE                                         f  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.315 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.786    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.757 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        0.863    -0.894    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X7Y40          FDCE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[1]/C
                         clock pessimism              0.274    -0.620    
    SLICE_X7Y40          FDCE (Remov_fdce_C_CLR)     -0.145    -0.765    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[1]
  -------------------------------------------------------------------
                         required time                          0.765    
                         arrival time                           0.141    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             0.907ns  (arrival time - required time)
  Source:                 Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.128ns (16.005%)  route 0.672ns (83.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.599    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.761 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.275    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.249 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        0.591    -0.658    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X1Y36          FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.128    -0.530 f  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.672     0.141    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X7Y40          FDCE                                         f  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.315 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.786    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.757 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        0.863    -0.894    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X7Y40          FDCE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[2]/C
                         clock pessimism              0.274    -0.620    
    SLICE_X7Y40          FDCE (Remov_fdce_C_CLR)     -0.145    -0.765    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[2]
  -------------------------------------------------------------------
                         required time                          0.765    
                         arrival time                           0.141    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             0.907ns  (arrival time - required time)
  Source:                 Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.128ns (16.005%)  route 0.672ns (83.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.599    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.761 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.275    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.249 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        0.591    -0.658    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X1Y36          FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.128    -0.530 f  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.672     0.141    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X7Y40          FDCE                                         f  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.315 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.786    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.757 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        0.863    -0.894    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X7Y40          FDCE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[3]/C
                         clock pessimism              0.274    -0.620    
    SLICE_X7Y40          FDCE (Remov_fdce_C_CLR)     -0.145    -0.765    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[3]
  -------------------------------------------------------------------
                         required time                          0.765    
                         arrival time                           0.141    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             0.907ns  (arrival time - required time)
  Source:                 Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.128ns (16.005%)  route 0.672ns (83.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.599    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.761 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.275    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.249 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        0.591    -0.658    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X1Y36          FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.128    -0.530 f  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.672     0.141    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X7Y40          FDCE                                         f  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.315 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.786    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.757 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        0.863    -0.894    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X7Y40          FDCE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[4]/C
                         clock pessimism              0.274    -0.620    
    SLICE_X7Y40          FDCE (Remov_fdce_C_CLR)     -0.145    -0.765    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[4]
  -------------------------------------------------------------------
                         required time                          0.765    
                         arrival time                           0.141    
  -------------------------------------------------------------------
                         slack                                  0.907    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_Test_Xilinx_clk_wiz_0_1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Test_Xilinx_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.932ns  (logic 1.441ns (49.156%)  route 1.491ns (50.844%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=2, routed)           1.491     2.932    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X3Y29          FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796     0.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.260 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.678    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.587 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        1.508    -2.079    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X3Y29          FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Test_Xilinx_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.851ns  (logic 0.210ns (24.612%)  route 0.642ns (75.388%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.902ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=2, routed)           0.642     0.851    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X3Y29          FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.315 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.786    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.757 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        0.855    -0.902    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X3Y29          FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_Test_Xilinx_clk_wiz_0_1
  To Clock:  clk_out1_Test_Xilinx_clk_wiz_0_1

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.117ns  (logic 0.518ns (46.369%)  route 0.599ns (53.631%))
  Logic Levels:           0  
  Clock Path Skew:        -0.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.142ns
    Source Clock Delay      (SCD):    -1.474ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        1.567    -1.474    Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X12Y39         FDRE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.956 r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=40, routed)          0.599    -0.356    Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X13Y36         FDRE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796     0.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.260 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.678    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.587 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        1.445    -2.142    Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X13Y36         FDRE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.087ns  (logic 0.518ns (47.642%)  route 0.569ns (52.358%))
  Logic Levels:           0  
  Clock Path Skew:        -0.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.153ns
    Source Clock Delay      (SCD):    -1.492ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        1.549    -1.492    Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X12Y25         FDRE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.974 r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.569    -0.404    Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X11Y25         FDRE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796     0.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.260 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.678    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.587 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        1.434    -2.153    Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X11Y25         FDRE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.345ns  (logic 0.204ns (59.112%)  route 0.141ns (40.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.685ns
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.315 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.786    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.757 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        0.834    -0.923    Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X14Y38         FDRE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDRE (Prop_fdre_C_Q)         0.204    -0.719 r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.141    -0.578    Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X14Y38         FDRE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.599    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.761 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.275    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.249 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        0.564    -0.685    Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X14Y38         FDRE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.175ns (56.252%)  route 0.136ns (43.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.315 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.786    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.757 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        0.820    -0.937    Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X11Y25         FDRE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.175    -0.762 r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=40, routed)          0.136    -0.626    Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X11Y26         FDRE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.599    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.761 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.275    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.249 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        0.554    -0.695    Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X11Y26         FDRE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.624ns  (logic 0.367ns (58.805%)  route 0.257ns (41.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.490ns
    Source Clock Delay      (SCD):    -2.153ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796     0.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.260 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.678    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.587 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        1.434    -2.153    Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X11Y25         FDRE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.367    -1.786 r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=40, routed)          0.257    -1.529    Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X11Y26         FDRE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        1.551    -1.490    Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X11Y26         FDRE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.706ns  (logic 0.418ns (59.198%)  route 0.288ns (40.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.475ns
    Source Clock Delay      (SCD):    -2.140ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796     0.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.260 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.678    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.587 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        1.447    -2.140    Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X14Y38         FDRE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDRE (Prop_fdre_C_Q)         0.418    -1.722 r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.288    -1.434    Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X14Y38         FDRE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        1.566    -1.475    Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X14Y38         FDRE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.911ns  (logic 0.418ns (45.870%)  route 0.493ns (54.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.662ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.492ns
    Source Clock Delay      (SCD):    -2.154ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796     0.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.260 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.678    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.587 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        1.433    -2.154    Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X12Y25         FDRE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.418    -1.736 r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.493    -1.243    Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X11Y25         FDRE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        1.549    -1.492    Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X11Y25         FDRE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.922ns  (logic 0.418ns (45.330%)  route 0.504ns (54.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.662ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.477ns
    Source Clock Delay      (SCD):    -2.139ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796     0.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.260 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.678    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.587 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        1.448    -2.139    Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X12Y39         FDRE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDRE (Prop_fdre_C_Q)         0.418    -1.721 r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=40, routed)          0.504    -1.217    Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X13Y36         FDRE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        1.564    -1.477    Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X13Y36         FDRE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_Test_Xilinx_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_tx_data_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_uart_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.521ns  (logic 3.974ns (52.836%)  route 3.547ns (47.164%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        1.632    -1.409    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/clk_uart
    SLICE_X4Y38          FDSE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_tx_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDSE (Prop_fdse_C_Q)         0.456    -0.953 r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_tx_data_reg/Q
                         net (fo=1, routed)           3.547     2.595    usb_uart_txd_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518     6.112 r  usb_uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000     6.112    usb_uart_txd
    A18                                                               r  usb_uart_txd (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_tx_data_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_uart_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.426ns  (logic 1.360ns (56.053%)  route 1.066ns (43.947%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.599    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.761 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.275    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.249 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        0.591    -0.658    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/clk_uart
    SLICE_X4Y38          FDSE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_tx_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDSE (Prop_fdse_C_Q)         0.141    -0.517 r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_tx_data_reg/Q
                         net (fo=1, routed)           1.066     0.549    usb_uart_txd_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.219     1.768 r  usb_uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000     1.768    usb_uart_txd
    A18                                                               r  usb_uart_txd (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_Test_Xilinx_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_Test_Xilinx_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_Test_Xilinx_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    U4                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.347     5.347 f  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.685 f  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.214    Test_Xilinx_i/clk_wiz_0/inst/clkfbout_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.243 f  Test_Xilinx_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.060    Test_Xilinx_i/clk_wiz_0/inst/clkfbout_buf_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_Test_Xilinx_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796     0.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -5.260 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.678    Test_Xilinx_i/clk_wiz_0/inst/clkfbout_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.587 r  Test_Xilinx_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -2.130    Test_Xilinx_i/clk_wiz_0/inst/clkfbout_buf_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_Test_Xilinx_clk_wiz_0_1

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_uart_rxd
                            (input port)
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_data_sr_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.315ns  (logic 1.456ns (27.399%)  route 3.859ns (72.601%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.143ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  usb_uart_rxd (IN)
                         net (fo=0)                   0.000     0.000    usb_uart_rxd
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  usb_uart_rxd_IBUF_inst/O
                         net (fo=1, routed)           3.859     5.315    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/UART_RX
    SLICE_X12Y34         FDSE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_data_sr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796     0.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.260 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.678    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.587 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        1.444    -2.143    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/clk_uart
    SLICE_X12Y34         FDSE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_data_sr_reg[0]/C

Slack:                    inf
  Source:                 Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            Test_Xilinx_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.218ns  (logic 0.124ns (3.853%)  route 3.094ns (96.147%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           3.094     3.094    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/EXT_LPF/dcm_locked
    SLICE_X3Y32          LUT3 (Prop_lut3_I0_O)        0.124     3.218 r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     3.218    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X3Y32          FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796     0.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.260 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.678    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.587 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        1.511    -2.076    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X3Y32          FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            Test_Xilinx_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.422ns  (logic 0.045ns (3.164%)  route 1.377ns (96.836%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.377     1.377    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/EXT_LPF/dcm_locked
    SLICE_X3Y32          LUT3 (Prop_lut3_I0_O)        0.045     1.422 r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.422    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X3Y32          FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.315 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.786    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.757 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        0.858    -0.899    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X3Y32          FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int_reg/C

Slack:                    inf
  Source:                 usb_uart_rxd
                            (input port)
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_data_sr_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.903ns  (logic 0.224ns (11.786%)  route 1.679ns (88.214%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.927ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  usb_uart_rxd (IN)
                         net (fo=0)                   0.000     0.000    usb_uart_rxd
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  usb_uart_rxd_IBUF_inst/O
                         net (fo=1, routed)           1.679     1.903    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/UART_RX
    SLICE_X12Y34         FDSE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_data_sr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.315 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.786    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.757 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2725, routed)        0.830    -0.927    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/clk_uart
    SLICE_X12Y34         FDSE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_data_sr_reg[0]/C





