#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Jul 21 10:27:59 2025
# Process ID: 126765
# Current directory: /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/500MHz/impl_FPMAC_500MHz.runs/impl_1
# Command line: vivado -log top_FPMAC_Test.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top_FPMAC_Test.tcl -notrace
# Log file: /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/500MHz/impl_FPMAC_500MHz.runs/impl_1/top_FPMAC_Test.vdi
# Journal file: /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/500MHz/impl_FPMAC_500MHz.runs/impl_1/vivado.jou
# Running On: OASIS2, OS: Linux, CPU Frequency: 3789.465 MHz, CPU Physical cores: 4, Host memory: 33572 MB
#-----------------------------------------------------------
source top_FPMAC_Test.tcl -notrace
Command: link_design -top top_FPMAC_Test -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2055.488 ; gain = 0.000 ; free physical = 23913 ; free virtual = 36007
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/500MHz/temp_500MHz.xdc]
Finished Parsing XDC File [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/500MHz/temp_500MHz.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2216.984 ; gain = 0.000 ; free physical = 23834 ; free virtual = 35929
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2216.984 ; gain = 510.410 ; free physical = 23834 ; free virtual = 35929
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2304.797 ; gain = 87.812 ; free physical = 23827 ; free virtual = 35921

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 24158f561

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2699.656 ; gain = 394.859 ; free physical = 23476 ; free virtual = 35570

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 24158f561

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2979.547 ; gain = 0.000 ; free physical = 23230 ; free virtual = 35328
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 24158f561

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2979.547 ; gain = 0.000 ; free physical = 23230 ; free virtual = 35328
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 229f9c669

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2979.547 ; gain = 0.000 ; free physical = 23230 ; free virtual = 35328
INFO: [Opt 31-389] Phase Sweep created 16 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 229f9c669

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3011.562 ; gain = 32.016 ; free physical = 23230 ; free virtual = 35328
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 229f9c669

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3011.562 ; gain = 32.016 ; free physical = 23230 ; free virtual = 35328
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 229f9c669

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3011.562 ; gain = 32.016 ; free physical = 23230 ; free virtual = 35328
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |              16  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3011.562 ; gain = 0.000 ; free physical = 23230 ; free virtual = 35328
Ending Logic Optimization Task | Checksum: 24d18835d

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3011.562 ; gain = 32.016 ; free physical = 23230 ; free virtual = 35328

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 24d18835d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3011.562 ; gain = 0.000 ; free physical = 23230 ; free virtual = 35328

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 24d18835d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3011.562 ; gain = 0.000 ; free physical = 23230 ; free virtual = 35328

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3011.562 ; gain = 0.000 ; free physical = 23230 ; free virtual = 35328
Ending Netlist Obfuscation Task | Checksum: 24d18835d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3011.562 ; gain = 0.000 ; free physical = 23230 ; free virtual = 35328
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3011.562 ; gain = 794.578 ; free physical = 23230 ; free virtual = 35328
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3051.582 ; gain = 32.016 ; free physical = 23224 ; free virtual = 35323
INFO: [Common 17-1381] The checkpoint '/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/500MHz/impl_FPMAC_500MHz.runs/impl_1/top_FPMAC_Test_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_FPMAC_Test_drc_opted.rpt -pb top_FPMAC_Test_drc_opted.pb -rpx top_FPMAC_Test_drc_opted.rpx
Command: report_drc -file top_FPMAC_Test_drc_opted.rpt -pb top_FPMAC_Test_drc_opted.pb -rpx top_FPMAC_Test_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/500MHz/impl_FPMAC_500MHz.runs/impl_1/top_FPMAC_Test_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3129.488 ; gain = 0.000 ; free physical = 23188 ; free virtual = 35289
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1c85557ec

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3129.488 ; gain = 0.000 ; free physical = 23188 ; free virtual = 35289
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3129.488 ; gain = 0.000 ; free physical = 23188 ; free virtual = 35289

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d834fb5f

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3129.488 ; gain = 0.000 ; free physical = 23188 ; free virtual = 35289

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c731b605

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3129.488 ; gain = 0.000 ; free physical = 23188 ; free virtual = 35288

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c731b605

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3129.488 ; gain = 0.000 ; free physical = 23188 ; free virtual = 35288
Phase 1 Placer Initialization | Checksum: 1c731b605

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3129.488 ; gain = 0.000 ; free physical = 23188 ; free virtual = 35288

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 122194dc0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3129.488 ; gain = 0.000 ; free physical = 23214 ; free virtual = 35315

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: ee18fca8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.57 . Memory (MB): peak = 3129.488 ; gain = 0.000 ; free physical = 23214 ; free virtual = 35314

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: ee18fca8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.57 . Memory (MB): peak = 3129.488 ; gain = 0.000 ; free physical = 23214 ; free virtual = 35314

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1cb6e8bd4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3129.488 ; gain = 0.000 ; free physical = 23203 ; free virtual = 35298

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 21 LUTNM shape to break, 0 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 21, total 21, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 21 nets or LUTs. Breaked 21 LUTs, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 4 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3129.488 ; gain = 0.000 ; free physical = 23202 ; free virtual = 35296
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3129.488 ; gain = 0.000 ; free physical = 23202 ; free virtual = 35296

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           21  |              0  |                    21  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            4  |              0  |                     4  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           25  |              0  |                    25  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1b8ba0f55

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3129.488 ; gain = 0.000 ; free physical = 23201 ; free virtual = 35296
Phase 2.4 Global Placement Core | Checksum: 187d2c662

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3129.488 ; gain = 0.000 ; free physical = 23201 ; free virtual = 35296
Phase 2 Global Placement | Checksum: 187d2c662

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3129.488 ; gain = 0.000 ; free physical = 23201 ; free virtual = 35296

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1aa1620bf

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3129.488 ; gain = 0.000 ; free physical = 23201 ; free virtual = 35296

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19cc6f0a0

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3129.488 ; gain = 0.000 ; free physical = 23200 ; free virtual = 35295

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18f76c6e3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3129.488 ; gain = 0.000 ; free physical = 23198 ; free virtual = 35295

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 239f0b45a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3129.488 ; gain = 0.000 ; free physical = 23198 ; free virtual = 35295

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 2123a1249

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3129.488 ; gain = 0.000 ; free physical = 23188 ; free virtual = 35283

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: fd3ef72a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3129.488 ; gain = 0.000 ; free physical = 23187 ; free virtual = 35281

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1bf31d306

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3129.488 ; gain = 0.000 ; free physical = 23187 ; free virtual = 35281

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 2261b486d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3129.488 ; gain = 0.000 ; free physical = 23187 ; free virtual = 35281

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 2748f6e6f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 3129.488 ; gain = 0.000 ; free physical = 23181 ; free virtual = 35276
Phase 3 Detail Placement | Checksum: 2748f6e6f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 3129.488 ; gain = 0.000 ; free physical = 23181 ; free virtual = 35276

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1ee8c6e90

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.175 | TNS=-1062.239 |
Phase 1 Physical Synthesis Initialization | Checksum: 1d65ace94

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3129.488 ; gain = 0.000 ; free physical = 23181 ; free virtual = 35275
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1d1f246e6

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3129.488 ; gain = 0.000 ; free physical = 23181 ; free virtual = 35275
Phase 4.1.1.1 BUFG Insertion | Checksum: 1ee8c6e90

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3129.488 ; gain = 0.000 ; free physical = 23181 ; free virtual = 35275

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.763. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 17e6b3b9d

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 3129.488 ; gain = 0.000 ; free physical = 23181 ; free virtual = 35276

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 3129.488 ; gain = 0.000 ; free physical = 23181 ; free virtual = 35276
Phase 4.1 Post Commit Optimization | Checksum: 17e6b3b9d

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 3129.488 ; gain = 0.000 ; free physical = 23181 ; free virtual = 35276

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 17e6b3b9d

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 3129.488 ; gain = 0.000 ; free physical = 23181 ; free virtual = 35276

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 17e6b3b9d

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 3129.488 ; gain = 0.000 ; free physical = 23181 ; free virtual = 35276
Phase 4.3 Placer Reporting | Checksum: 17e6b3b9d

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 3129.488 ; gain = 0.000 ; free physical = 23181 ; free virtual = 35276

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3129.488 ; gain = 0.000 ; free physical = 23181 ; free virtual = 35276

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 3129.488 ; gain = 0.000 ; free physical = 23181 ; free virtual = 35276
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16936f788

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 3129.488 ; gain = 0.000 ; free physical = 23181 ; free virtual = 35276
Ending Placer Task | Checksum: f880572b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 3129.488 ; gain = 0.000 ; free physical = 23181 ; free virtual = 35276
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 3129.488 ; gain = 0.000 ; free physical = 23196 ; free virtual = 35291
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3129.488 ; gain = 0.000 ; free physical = 23187 ; free virtual = 35283
INFO: [Common 17-1381] The checkpoint '/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/500MHz/impl_FPMAC_500MHz.runs/impl_1/top_FPMAC_Test_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_FPMAC_Test_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3129.488 ; gain = 0.000 ; free physical = 23170 ; free virtual = 35265
INFO: [runtcl-4] Executing : report_utilization -file top_FPMAC_Test_utilization_placed.rpt -pb top_FPMAC_Test_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_FPMAC_Test_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3129.488 ; gain = 0.000 ; free physical = 23184 ; free virtual = 35279
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3129.488 ; gain = 0.000 ; free physical = 23184 ; free virtual = 35279
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.40s |  WALL: 0.14s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3129.488 ; gain = 0.000 ; free physical = 23184 ; free virtual = 35279

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.297 | TNS=-972.992 |
Phase 1 Physical Synthesis Initialization | Checksum: 1d27e5f64

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3129.488 ; gain = 0.000 ; free physical = 23183 ; free virtual = 35278
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.297 | TNS=-972.992 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1d27e5f64

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3129.488 ; gain = 0.000 ; free physical = 23183 ; free virtual = 35278

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.297 | TNS=-972.992 |
INFO: [Physopt 32-663] Processed net DUT/RightShifterComponent/level5_d1_reg[41]_0[4].  Re-placed instance DUT/RightShifterComponent/level5_d1_reg[10]
INFO: [Physopt 32-735] Processed net DUT/RightShifterComponent/level5_d1_reg[41]_0[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.283 | TNS=-974.807 |
INFO: [Physopt 32-663] Processed net DUT/RightShifterComponent/level5_d1_reg[41]_0[20].  Re-placed instance DUT/RightShifterComponent/level5_d1_reg[26]
INFO: [Physopt 32-735] Processed net DUT/RightShifterComponent/level5_d1_reg[41]_0[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.254 | TNS=-974.629 |
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/level5_d1_reg[41]_0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net R_OBUF[13]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net R_OBUF[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.228 | TNS=-979.317 |
INFO: [Physopt 32-81] Processed net R_OBUF[13]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net R_OBUF[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.217 | TNS=-984.367 |
INFO: [Physopt 32-702] Processed net R_OBUF[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/level3[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/level1[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/expDiffNotLarge. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/i___0_carry__0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net DUT/i___0_carry__0_i_1_n_0. Critical path length was reduced through logic transformation on cell DUT/i___0_carry__0_i_1_comp.
INFO: [Physopt 32-735] Processed net DUT/i___0_carry__0_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.210 | TNS=-982.525 |
INFO: [Physopt 32-663] Processed net C_internal_reg[11]_lopt_replica_1.  Re-placed instance C_internal_reg[11]_lopt_replica
INFO: [Physopt 32-735] Processed net C_internal_reg[11]_lopt_replica_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.176 | TNS=-981.802 |
INFO: [Physopt 32-702] Processed net DUT/expDiffVerySmall. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/plusOp_inferred__6/i__carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/i__carry_i_2__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net DUT/i__carry_i_9_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net DUT/i__carry_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net DUT/i__carry_i_9_n_0. Critical path length was reduced through logic transformation on cell DUT/i__carry_i_9_comp.
INFO: [Physopt 32-735] Processed net DUT/i___0_carry_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.160 | TNS=-980.558 |
INFO: [Physopt 32-702] Processed net DUT/i__carry_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/i__carry_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net DUT/i__carry_i_1__0_n_0. Critical path length was reduced through logic transformation on cell DUT/i__carry_i_1__0_comp.
INFO: [Physopt 32-735] Processed net DUT/i___0_carry_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.152 | TNS=-978.176 |
INFO: [Physopt 32-663] Processed net C_internal_reg[12]_lopt_replica_1.  Re-placed instance C_internal_reg[12]_lopt_replica
INFO: [Physopt 32-735] Processed net C_internal_reg[12]_lopt_replica_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.123 | TNS=-977.794 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net DUT/i__carry_i_3__3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.123 | TNS=-977.794 |
INFO: [Physopt 32-81] Processed net B_reg_n_0_[12]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net B_reg_n_0_[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.122 | TNS=-984.060 |
INFO: [Physopt 32-702] Processed net DUT/i__carry__0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net DUT/i__carry__0_i_4_n_0. Critical path length was reduced through logic transformation on cell DUT/i__carry__0_i_4_comp.
INFO: [Physopt 32-735] Processed net DUT/i___0_carry_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.110 | TNS=-983.177 |
INFO: [Physopt 32-702] Processed net DUT/i__carry__0_i_1__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net DUT/i__carry__0_i_1__1_n_0. Critical path length was reduced through logic transformation on cell DUT/i__carry__0_i_1__1_comp.
INFO: [Physopt 32-735] Processed net DUT/i___0_carry__0_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.110 | TNS=-982.073 |
INFO: [Physopt 32-702] Processed net DUT/i__carry__0_i_4__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net DUT/i__carry__0_i_4__1_n_0. Critical path length was reduced through logic transformation on cell DUT/i__carry__0_i_4__1_comp.
INFO: [Physopt 32-735] Processed net DUT/i__carry__0_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.097 | TNS=-981.987 |
INFO: [Physopt 32-702] Processed net DUT/i__carry__0_i_5__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net DUT/i__carry__0_i_5__0_n_0. Critical path length was reduced through logic transformation on cell DUT/i__carry__0_i_5__0_comp.
INFO: [Physopt 32-735] Processed net DUT/i___0_carry__0_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.096 | TNS=-981.919 |
INFO: [Physopt 32-702] Processed net DUT/i__carry__0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/i___0_carry__0_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net DUT/i___0_carry__0_i_6_n_0. Critical path length was reduced through logic transformation on cell DUT/i___0_carry__0_i_6_comp_3.
INFO: [Physopt 32-735] Processed net DUT/i___0_carry__0_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.095 | TNS=-981.845 |
INFO: [Physopt 32-702] Processed net DUT/i__carry_i_1__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/i___0_carry__0_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net DUT/i___0_carry__0_i_7_n_0. Critical path length was reduced through logic transformation on cell DUT/i___0_carry__0_i_7_comp_2.
INFO: [Physopt 32-735] Processed net DUT/i___0_carry_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.064 | TNS=-971.567 |
INFO: [Physopt 32-663] Processed net R_OBUF[3].  Re-placed instance C_internal_reg[3]
INFO: [Physopt 32-735] Processed net R_OBUF[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.989 | TNS=-970.656 |
INFO: [Physopt 32-702] Processed net C_internal_reg[13]_lopt_replica_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net DUT/NormalizationShifter/level5_d1_reg_n_0_[4].  Re-placed instance DUT/NormalizationShifter/level5_d1_reg[4]
INFO: [Physopt 32-735] Processed net DUT/NormalizationShifter/level5_d1_reg_n_0_[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.962 | TNS=-968.647 |
INFO: [Physopt 32-702] Processed net DUT/i__carry_i_3__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/i__carry_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/i___0_carry_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net DUT/RightShifterComponent/BisNormal66_out. Replicated 1 times.
INFO: [Physopt 32-735] Processed net DUT/RightShifterComponent/BisNormal66_out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.958 | TNS=-968.325 |
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/BisNormal66_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net DUT/RightShifterComponent/level4__0[10].  Re-placed instance DUT/RightShifterComponent/level5_d1[26]_i_1
INFO: [Physopt 32-735] Processed net DUT/RightShifterComponent/level4__0[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.912 | TNS=-968.148 |
INFO: [Physopt 32-663] Processed net DUT/NormalizationShifter/level5_d1_reg_n_0_[5].  Re-placed instance DUT/NormalizationShifter/level5_d1_reg[5]
INFO: [Physopt 32-735] Processed net DUT/NormalizationShifter/level5_d1_reg_n_0_[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.822 | TNS=-965.090 |
INFO: [Physopt 32-81] Processed net DUT/RightShifterComponent/level4__0[10]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net DUT/RightShifterComponent/level4__0[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.817 | TNS=-965.080 |
INFO: [Physopt 32-663] Processed net DUT/RightShifterComponent/level4__0[10].  Re-placed instance DUT/RightShifterComponent/level5_d1[26]_i_1
INFO: [Physopt 32-735] Processed net DUT/RightShifterComponent/level4__0[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.801 | TNS=-964.865 |
INFO: [Physopt 32-81] Processed net DUT/NormalizationShifter/level5_d1_reg_n_0_[4]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net DUT/NormalizationShifter/level5_d1_reg_n_0_[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.797 | TNS=-965.000 |
INFO: [Physopt 32-663] Processed net DUT/NormalizationShifter/level5_d1_reg_n_0_[4]_repN.  Re-placed instance DUT/NormalizationShifter/level5_d1_reg[4]_replica
INFO: [Physopt 32-735] Processed net DUT/NormalizationShifter/level5_d1_reg_n_0_[4]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.795 | TNS=-964.966 |
INFO: [Physopt 32-702] Processed net DUT/NormalizationShifter/level5_d1_reg_n_0_[4]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net DUT/D[13]. Critical path length was reduced through logic transformation on cell DUT/C_internal[13]_i_1_comp.
INFO: [Physopt 32-735] Processed net C_internal[14]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.777 | TNS=-960.802 |
INFO: [Physopt 32-663] Processed net DUT/RightShifterComponent/level5_d1_reg[41]_0[20].  Re-placed instance DUT/RightShifterComponent/level5_d1_reg[26]
INFO: [Physopt 32-735] Processed net DUT/RightShifterComponent/level5_d1_reg[41]_0[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.739 | TNS=-960.759 |
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/level5_d1_reg[41]_0[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 8 pins.
INFO: [Physopt 32-735] Processed net DUT/RightShifterComponent/level4__0[10]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.648 | TNS=-960.668 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 8 pins.
INFO: [Physopt 32-735] Processed net DUT/RightShifterComponent/level4__0[10]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.602 | TNS=-960.553 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 8 pins.
INFO: [Physopt 32-735] Processed net DUT/RightShifterComponent/level4__0[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.540 | TNS=-960.321 |
INFO: [Physopt 32-702] Processed net C_internal_reg[2]_lopt_replica_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net C_internal[14]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/NormalizationShifter/expTentative_d2_reg[3][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/NormalizationShifter/C_internal_reg[7]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/NormalizationShifter/C_internal_reg[3]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net DUT/NormalizationShifter/C_internal[3]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.533 | TNS=-956.257 |
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/level4__0[10]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/level5_d1_reg[41]_0[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net R_OBUF[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/level3[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/level1[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/expDiffVerySmall. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/i__carry_i_3__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/i__carry_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/i___0_carry_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/BisNormal66_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/level4__0[10]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.533 | TNS=-956.257 |
Phase 3 Critical Path Optimization | Checksum: 1d27e5f64

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 3129.488 ; gain = 0.000 ; free physical = 23131 ; free virtual = 35227

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.533 | TNS=-956.257 |
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/level5_d1_reg[41]_0[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net R_OBUF[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/level3[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/level1[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/expDiffVerySmall. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/plusOp_inferred__6/i__carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/i__carry_i_3__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/i__carry_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/i___0_carry_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/BisNormal66_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/level4__0[10]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/level5_d1_reg[41]_0[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net R_OBUF[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/level3[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/level1[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/expDiffVerySmall. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/i__carry_i_3__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/i__carry_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/i___0_carry_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/BisNormal66_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/level4__0[10]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.533 | TNS=-956.257 |
Phase 4 Critical Path Optimization | Checksum: 1d27e5f64

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 3129.488 ; gain = 0.000 ; free physical = 23149 ; free virtual = 35245
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3129.488 ; gain = 0.000 ; free physical = 23149 ; free virtual = 35245
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-4.533 | TNS=-956.257 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.764  |         16.735  |            6  |              0  |                    32  |           0  |           2  |  00:00:08  |
|  Total          |          0.764  |         16.735  |            6  |              0  |                    32  |           0  |           3  |  00:00:08  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3129.488 ; gain = 0.000 ; free physical = 23149 ; free virtual = 35245
Ending Physical Synthesis Task | Checksum: 208405784

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 3129.488 ; gain = 0.000 ; free physical = 23149 ; free virtual = 35245
INFO: [Common 17-83] Releasing license: Implementation
252 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 3129.488 ; gain = 0.000 ; free physical = 23151 ; free virtual = 35247
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3129.488 ; gain = 0.000 ; free physical = 23153 ; free virtual = 35249
INFO: [Common 17-1381] The checkpoint '/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/500MHz/impl_FPMAC_500MHz.runs/impl_1/top_FPMAC_Test_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 860ab2a9 ConstDB: 0 ShapeSum: 9e991292 RouteDB: 0
Post Restoration Checksum: NetGraph: 44df3f98 NumContArr: 22b6a78e Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 6795e726

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 3184.105 ; gain = 53.957 ; free physical = 22992 ; free virtual = 35091

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 6795e726

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 3216.105 ; gain = 85.957 ; free physical = 22953 ; free virtual = 35052

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 6795e726

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 3216.105 ; gain = 85.957 ; free physical = 22953 ; free virtual = 35052
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 13d164114

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3231.402 ; gain = 101.254 ; free physical = 22941 ; free virtual = 35040
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.399 | TNS=-935.376| WHS=-0.121 | THS=-3.324 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 809
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 809
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1b592a044

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 3238.434 ; gain = 108.285 ; free physical = 22930 ; free virtual = 35029

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1b592a044

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 3238.434 ; gain = 108.285 ; free physical = 22930 ; free virtual = 35029
Phase 3 Initial Routing | Checksum: 2b542a5c5

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 3238.434 ; gain = 108.285 ; free physical = 22929 ; free virtual = 35028
INFO: [Route 35-580] Design has 38 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+=======================================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                                   |
+====================+===================+=======================================================================+
| sys_clk_pin        | sys_clk_pin       | DUT/NormalizationShifter/level3_d1_reg[37]/D                          |
| sys_clk_pin        | sys_clk_pin       | DUT/IEEEFPFMA_5_10_Freq500_uid2LeadingZeroCounter/level4_d1_reg[12]/D |
| sys_clk_pin        | sys_clk_pin       | DUT/IEEEFPFMA_5_10_Freq500_uid2LeadingZeroCounter/level4_d1_reg[9]/D  |
| sys_clk_pin        | sys_clk_pin       | DUT/IEEEFPFMA_5_10_Freq500_uid2LeadingZeroCounter/level4_d1_reg[11]/D |
| sys_clk_pin        | sys_clk_pin       | DUT/IEEEFPFMA_5_10_Freq500_uid2LeadingZeroCounter/level4_d1_reg[14]/D |
+--------------------+-------------------+-----------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 300
 Number of Nodes with overlaps = 133
 Number of Nodes with overlaps = 59
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.149 | TNS=-1097.340| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2006f931c

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 3238.434 ; gain = 108.285 ; free physical = 22930 ; free virtual = 35027

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 191
 Number of Nodes with overlaps = 98
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.324 | TNS=-1108.908| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 14d97dbe1

Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 3238.434 ; gain = 108.285 ; free physical = 22901 ; free virtual = 34998
Phase 4 Rip-up And Reroute | Checksum: 14d97dbe1

Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 3238.434 ; gain = 108.285 ; free physical = 22901 ; free virtual = 34998

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2197477e7

Time (s): cpu = 00:00:39 ; elapsed = 00:00:28 . Memory (MB): peak = 3238.434 ; gain = 108.285 ; free physical = 22904 ; free virtual = 35001
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.070 | TNS=-1061.722| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 190ebc1cd

Time (s): cpu = 00:00:40 ; elapsed = 00:00:28 . Memory (MB): peak = 3250.434 ; gain = 120.285 ; free physical = 22901 ; free virtual = 34998

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 190ebc1cd

Time (s): cpu = 00:00:40 ; elapsed = 00:00:28 . Memory (MB): peak = 3250.434 ; gain = 120.285 ; free physical = 22901 ; free virtual = 34998
Phase 5 Delay and Skew Optimization | Checksum: 190ebc1cd

Time (s): cpu = 00:00:40 ; elapsed = 00:00:28 . Memory (MB): peak = 3250.434 ; gain = 120.285 ; free physical = 22901 ; free virtual = 34998

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d38a76de

Time (s): cpu = 00:00:40 ; elapsed = 00:00:28 . Memory (MB): peak = 3250.434 ; gain = 120.285 ; free physical = 22901 ; free virtual = 34998
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.999 | TNS=-1068.338| WHS=0.137  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1d38a76de

Time (s): cpu = 00:00:40 ; elapsed = 00:00:28 . Memory (MB): peak = 3250.434 ; gain = 120.285 ; free physical = 22901 ; free virtual = 34998
Phase 6 Post Hold Fix | Checksum: 1d38a76de

Time (s): cpu = 00:00:40 ; elapsed = 00:00:28 . Memory (MB): peak = 3250.434 ; gain = 120.285 ; free physical = 22901 ; free virtual = 34998

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.183183 %
  Global Horizontal Routing Utilization  = 0.196647 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 40.5405%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 45.045%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 41.1765%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 38.2353%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1a3b7f45e

Time (s): cpu = 00:00:40 ; elapsed = 00:00:28 . Memory (MB): peak = 3250.434 ; gain = 120.285 ; free physical = 22901 ; free virtual = 34998

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1a3b7f45e

Time (s): cpu = 00:00:40 ; elapsed = 00:00:28 . Memory (MB): peak = 3250.434 ; gain = 120.285 ; free physical = 22901 ; free virtual = 34998

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 188950535

Time (s): cpu = 00:00:40 ; elapsed = 00:00:28 . Memory (MB): peak = 3266.441 ; gain = 136.293 ; free physical = 22906 ; free virtual = 35003

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.999 | TNS=-1068.338| WHS=0.137  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 188950535

Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 3266.441 ; gain = 136.293 ; free physical = 22906 ; free virtual = 35003
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 3266.441 ; gain = 136.293 ; free physical = 22955 ; free virtual = 35052

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
271 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 3266.441 ; gain = 136.953 ; free physical = 22955 ; free virtual = 35052
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3266.441 ; gain = 0.000 ; free physical = 22960 ; free virtual = 35062
INFO: [Common 17-1381] The checkpoint '/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/500MHz/impl_FPMAC_500MHz.runs/impl_1/top_FPMAC_Test_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_FPMAC_Test_drc_routed.rpt -pb top_FPMAC_Test_drc_routed.pb -rpx top_FPMAC_Test_drc_routed.rpx
Command: report_drc -file top_FPMAC_Test_drc_routed.rpt -pb top_FPMAC_Test_drc_routed.pb -rpx top_FPMAC_Test_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/500MHz/impl_FPMAC_500MHz.runs/impl_1/top_FPMAC_Test_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_FPMAC_Test_methodology_drc_routed.rpt -pb top_FPMAC_Test_methodology_drc_routed.pb -rpx top_FPMAC_Test_methodology_drc_routed.rpx
Command: report_methodology -file top_FPMAC_Test_methodology_drc_routed.rpt -pb top_FPMAC_Test_methodology_drc_routed.pb -rpx top_FPMAC_Test_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/500MHz/impl_FPMAC_500MHz.runs/impl_1/top_FPMAC_Test_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_FPMAC_Test_power_routed.rpt -pb top_FPMAC_Test_power_summary_routed.pb -rpx top_FPMAC_Test_power_routed.rpx
Command: report_power -file top_FPMAC_Test_power_routed.rpt -pb top_FPMAC_Test_power_summary_routed.pb -rpx top_FPMAC_Test_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
283 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_FPMAC_Test_route_status.rpt -pb top_FPMAC_Test_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file top_FPMAC_Test_timing_summary_routed.rpt -pb top_FPMAC_Test_timing_summary_routed.pb -rpx top_FPMAC_Test_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_FPMAC_Test_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_FPMAC_Test_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_FPMAC_Test_bus_skew_routed.rpt -pb top_FPMAC_Test_bus_skew_routed.pb -rpx top_FPMAC_Test_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Jul 21 10:29:26 2025...
