Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Nov 27 09:58:39 2025
| Host         : Datdatnguyen running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.248        0.000                      0                  480        0.122        0.000                      0                  480        4.500        0.000                       0                   187  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.248        0.000                      0                  480        0.122        0.000                      0                  480        4.500        0.000                       0                   187  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.248ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.248ns  (required time - arrival time)
  Source:                 hold_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_r_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.429ns  (logic 1.318ns (29.757%)  route 3.111ns (70.243%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.700     5.302    top_i_clk_IBUF_BUFG
    SLICE_X5Y133         FDRE                                         r  hold_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y133         FDRE (Prop_fdre_C_Q)         0.419     5.721 f  hold_cnt_reg[9]/Q
                         net (fo=2, routed)           1.053     6.775    hold_cnt_reg_n_0_[9]
    SLICE_X5Y133         LUT4 (Prop_lut4_I2_O)        0.325     7.100 f  FSM_sequential_r_state[3]_i_10/O
                         net (fo=1, routed)           0.287     7.386    FSM_sequential_r_state[3]_i_10_n_0
    SLICE_X7Y133         LUT6 (Prop_lut6_I5_O)        0.326     7.712 r  FSM_sequential_r_state[3]_i_5/O
                         net (fo=2, routed)           0.624     8.337    FSM_sequential_r_state[3]_i_5_n_0
    SLICE_X7Y135         LUT6 (Prop_lut6_I0_O)        0.124     8.461 r  FSM_sequential_r_state[3]_i_3/O
                         net (fo=3, routed)           0.453     8.913    u_spi/FSM_sequential_r_state_reg[0]_0
    SLICE_X7Y136         LUT6 (Prop_lut6_I2_O)        0.124     9.037 r  u_spi/FSM_sequential_r_state[3]_i_1/O
                         net (fo=4, routed)           0.694     9.732    u_spi_n_23
    SLICE_X8Y135         FDRE                                         r  FSM_sequential_r_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000    10.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.503    14.925    top_i_clk_IBUF_BUFG
    SLICE_X8Y135         FDRE                                         r  FSM_sequential_r_state_reg[0]/C
                         clock pessimism              0.259    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X8Y135         FDRE (Setup_fdre_C_CE)      -0.169    14.980    FSM_sequential_r_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.980    
                         arrival time                          -9.732    
  -------------------------------------------------------------------
                         slack                                  5.248    

Slack (MET) :             5.248ns  (required time - arrival time)
  Source:                 hold_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_r_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.429ns  (logic 1.318ns (29.757%)  route 3.111ns (70.243%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.700     5.302    top_i_clk_IBUF_BUFG
    SLICE_X5Y133         FDRE                                         r  hold_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y133         FDRE (Prop_fdre_C_Q)         0.419     5.721 f  hold_cnt_reg[9]/Q
                         net (fo=2, routed)           1.053     6.775    hold_cnt_reg_n_0_[9]
    SLICE_X5Y133         LUT4 (Prop_lut4_I2_O)        0.325     7.100 f  FSM_sequential_r_state[3]_i_10/O
                         net (fo=1, routed)           0.287     7.386    FSM_sequential_r_state[3]_i_10_n_0
    SLICE_X7Y133         LUT6 (Prop_lut6_I5_O)        0.326     7.712 r  FSM_sequential_r_state[3]_i_5/O
                         net (fo=2, routed)           0.624     8.337    FSM_sequential_r_state[3]_i_5_n_0
    SLICE_X7Y135         LUT6 (Prop_lut6_I0_O)        0.124     8.461 r  FSM_sequential_r_state[3]_i_3/O
                         net (fo=3, routed)           0.453     8.913    u_spi/FSM_sequential_r_state_reg[0]_0
    SLICE_X7Y136         LUT6 (Prop_lut6_I2_O)        0.124     9.037 r  u_spi/FSM_sequential_r_state[3]_i_1/O
                         net (fo=4, routed)           0.694     9.732    u_spi_n_23
    SLICE_X8Y135         FDRE                                         r  FSM_sequential_r_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000    10.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.503    14.925    top_i_clk_IBUF_BUFG
    SLICE_X8Y135         FDRE                                         r  FSM_sequential_r_state_reg[1]/C
                         clock pessimism              0.259    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X8Y135         FDRE (Setup_fdre_C_CE)      -0.169    14.980    FSM_sequential_r_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.980    
                         arrival time                          -9.732    
  -------------------------------------------------------------------
                         slack                                  5.248    

Slack (MET) :             5.248ns  (required time - arrival time)
  Source:                 hold_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_r_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.429ns  (logic 1.318ns (29.757%)  route 3.111ns (70.243%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.700     5.302    top_i_clk_IBUF_BUFG
    SLICE_X5Y133         FDRE                                         r  hold_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y133         FDRE (Prop_fdre_C_Q)         0.419     5.721 f  hold_cnt_reg[9]/Q
                         net (fo=2, routed)           1.053     6.775    hold_cnt_reg_n_0_[9]
    SLICE_X5Y133         LUT4 (Prop_lut4_I2_O)        0.325     7.100 f  FSM_sequential_r_state[3]_i_10/O
                         net (fo=1, routed)           0.287     7.386    FSM_sequential_r_state[3]_i_10_n_0
    SLICE_X7Y133         LUT6 (Prop_lut6_I5_O)        0.326     7.712 r  FSM_sequential_r_state[3]_i_5/O
                         net (fo=2, routed)           0.624     8.337    FSM_sequential_r_state[3]_i_5_n_0
    SLICE_X7Y135         LUT6 (Prop_lut6_I0_O)        0.124     8.461 r  FSM_sequential_r_state[3]_i_3/O
                         net (fo=3, routed)           0.453     8.913    u_spi/FSM_sequential_r_state_reg[0]_0
    SLICE_X7Y136         LUT6 (Prop_lut6_I2_O)        0.124     9.037 r  u_spi/FSM_sequential_r_state[3]_i_1/O
                         net (fo=4, routed)           0.694     9.732    u_spi_n_23
    SLICE_X8Y135         FDRE                                         r  FSM_sequential_r_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000    10.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.503    14.925    top_i_clk_IBUF_BUFG
    SLICE_X8Y135         FDRE                                         r  FSM_sequential_r_state_reg[2]/C
                         clock pessimism              0.259    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X8Y135         FDRE (Setup_fdre_C_CE)      -0.169    14.980    FSM_sequential_r_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.980    
                         arrival time                          -9.732    
  -------------------------------------------------------------------
                         slack                                  5.248    

Slack (MET) :             5.248ns  (required time - arrival time)
  Source:                 hold_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_r_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.429ns  (logic 1.318ns (29.757%)  route 3.111ns (70.243%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.700     5.302    top_i_clk_IBUF_BUFG
    SLICE_X5Y133         FDRE                                         r  hold_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y133         FDRE (Prop_fdre_C_Q)         0.419     5.721 f  hold_cnt_reg[9]/Q
                         net (fo=2, routed)           1.053     6.775    hold_cnt_reg_n_0_[9]
    SLICE_X5Y133         LUT4 (Prop_lut4_I2_O)        0.325     7.100 f  FSM_sequential_r_state[3]_i_10/O
                         net (fo=1, routed)           0.287     7.386    FSM_sequential_r_state[3]_i_10_n_0
    SLICE_X7Y133         LUT6 (Prop_lut6_I5_O)        0.326     7.712 r  FSM_sequential_r_state[3]_i_5/O
                         net (fo=2, routed)           0.624     8.337    FSM_sequential_r_state[3]_i_5_n_0
    SLICE_X7Y135         LUT6 (Prop_lut6_I0_O)        0.124     8.461 r  FSM_sequential_r_state[3]_i_3/O
                         net (fo=3, routed)           0.453     8.913    u_spi/FSM_sequential_r_state_reg[0]_0
    SLICE_X7Y136         LUT6 (Prop_lut6_I2_O)        0.124     9.037 r  u_spi/FSM_sequential_r_state[3]_i_1/O
                         net (fo=4, routed)           0.694     9.732    u_spi_n_23
    SLICE_X8Y135         FDRE                                         r  FSM_sequential_r_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000    10.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.503    14.925    top_i_clk_IBUF_BUFG
    SLICE_X8Y135         FDRE                                         r  FSM_sequential_r_state_reg[3]/C
                         clock pessimism              0.259    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X8Y135         FDRE (Setup_fdre_C_CE)      -0.169    14.980    FSM_sequential_r_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.980    
                         arrival time                          -9.732    
  -------------------------------------------------------------------
                         slack                                  5.248    

Slack (MET) :             5.370ns  (required time - arrival time)
  Source:                 u_db_rst/R_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_db_rst/R_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.047ns  (logic 1.014ns (25.056%)  route 3.033ns (74.944%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.697     5.299    u_db_rst/CLK
    SLICE_X2Y130         FDRE                                         r  u_db_rst/R_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         FDRE (Prop_fdre_C_Q)         0.518     5.817 r  u_db_rst/R_counter_reg[5]/Q
                         net (fo=2, routed)           1.074     6.892    u_db_rst/R_counter_reg[5]
    SLICE_X3Y130         LUT5 (Prop_lut5_I2_O)        0.124     7.016 r  u_db_rst/R_counter[0]_i_7/O
                         net (fo=1, routed)           0.405     7.421    u_db_rst/R_counter[0]_i_7_n_0
    SLICE_X3Y132         LUT6 (Prop_lut6_I1_O)        0.124     7.545 r  u_db_rst/R_counter[0]_i_5/O
                         net (fo=1, routed)           0.403     7.948    u_db_rst/R_counter[0]_i_5_n_0
    SLICE_X3Y133         LUT6 (Prop_lut6_I0_O)        0.124     8.072 r  u_db_rst/R_counter[0]_i_3/O
                         net (fo=3, routed)           0.456     8.528    u_db_rst/R_counter[0]_i_3_n_0
    SLICE_X4Y132         LUT3 (Prop_lut3_I0_O)        0.124     8.652 r  u_db_rst/R_counter[0]_i_1/O
                         net (fo=22, routed)          0.694     9.346    u_db_rst/R_counter[0]_i_1_n_0
    SLICE_X2Y129         FDRE                                         r  u_db_rst/R_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000    10.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.578    15.000    u_db_rst/CLK
    SLICE_X2Y129         FDRE                                         r  u_db_rst/R_counter_reg[0]/C
                         clock pessimism              0.275    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X2Y129         FDRE (Setup_fdre_C_R)       -0.524    14.716    u_db_rst/R_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.716    
                         arrival time                          -9.346    
  -------------------------------------------------------------------
                         slack                                  5.370    

Slack (MET) :             5.370ns  (required time - arrival time)
  Source:                 u_db_rst/R_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_db_rst/R_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.047ns  (logic 1.014ns (25.056%)  route 3.033ns (74.944%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.697     5.299    u_db_rst/CLK
    SLICE_X2Y130         FDRE                                         r  u_db_rst/R_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         FDRE (Prop_fdre_C_Q)         0.518     5.817 r  u_db_rst/R_counter_reg[5]/Q
                         net (fo=2, routed)           1.074     6.892    u_db_rst/R_counter_reg[5]
    SLICE_X3Y130         LUT5 (Prop_lut5_I2_O)        0.124     7.016 r  u_db_rst/R_counter[0]_i_7/O
                         net (fo=1, routed)           0.405     7.421    u_db_rst/R_counter[0]_i_7_n_0
    SLICE_X3Y132         LUT6 (Prop_lut6_I1_O)        0.124     7.545 r  u_db_rst/R_counter[0]_i_5/O
                         net (fo=1, routed)           0.403     7.948    u_db_rst/R_counter[0]_i_5_n_0
    SLICE_X3Y133         LUT6 (Prop_lut6_I0_O)        0.124     8.072 r  u_db_rst/R_counter[0]_i_3/O
                         net (fo=3, routed)           0.456     8.528    u_db_rst/R_counter[0]_i_3_n_0
    SLICE_X4Y132         LUT3 (Prop_lut3_I0_O)        0.124     8.652 r  u_db_rst/R_counter[0]_i_1/O
                         net (fo=22, routed)          0.694     9.346    u_db_rst/R_counter[0]_i_1_n_0
    SLICE_X2Y129         FDRE                                         r  u_db_rst/R_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000    10.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.578    15.000    u_db_rst/CLK
    SLICE_X2Y129         FDRE                                         r  u_db_rst/R_counter_reg[1]/C
                         clock pessimism              0.275    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X2Y129         FDRE (Setup_fdre_C_R)       -0.524    14.716    u_db_rst/R_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.716    
                         arrival time                          -9.346    
  -------------------------------------------------------------------
                         slack                                  5.370    

Slack (MET) :             5.370ns  (required time - arrival time)
  Source:                 u_db_rst/R_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_db_rst/R_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.047ns  (logic 1.014ns (25.056%)  route 3.033ns (74.944%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.697     5.299    u_db_rst/CLK
    SLICE_X2Y130         FDRE                                         r  u_db_rst/R_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         FDRE (Prop_fdre_C_Q)         0.518     5.817 r  u_db_rst/R_counter_reg[5]/Q
                         net (fo=2, routed)           1.074     6.892    u_db_rst/R_counter_reg[5]
    SLICE_X3Y130         LUT5 (Prop_lut5_I2_O)        0.124     7.016 r  u_db_rst/R_counter[0]_i_7/O
                         net (fo=1, routed)           0.405     7.421    u_db_rst/R_counter[0]_i_7_n_0
    SLICE_X3Y132         LUT6 (Prop_lut6_I1_O)        0.124     7.545 r  u_db_rst/R_counter[0]_i_5/O
                         net (fo=1, routed)           0.403     7.948    u_db_rst/R_counter[0]_i_5_n_0
    SLICE_X3Y133         LUT6 (Prop_lut6_I0_O)        0.124     8.072 r  u_db_rst/R_counter[0]_i_3/O
                         net (fo=3, routed)           0.456     8.528    u_db_rst/R_counter[0]_i_3_n_0
    SLICE_X4Y132         LUT3 (Prop_lut3_I0_O)        0.124     8.652 r  u_db_rst/R_counter[0]_i_1/O
                         net (fo=22, routed)          0.694     9.346    u_db_rst/R_counter[0]_i_1_n_0
    SLICE_X2Y129         FDRE                                         r  u_db_rst/R_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000    10.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.578    15.000    u_db_rst/CLK
    SLICE_X2Y129         FDRE                                         r  u_db_rst/R_counter_reg[2]/C
                         clock pessimism              0.275    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X2Y129         FDRE (Setup_fdre_C_R)       -0.524    14.716    u_db_rst/R_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.716    
                         arrival time                          -9.346    
  -------------------------------------------------------------------
                         slack                                  5.370    

Slack (MET) :             5.370ns  (required time - arrival time)
  Source:                 u_db_rst/R_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_db_rst/R_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.047ns  (logic 1.014ns (25.056%)  route 3.033ns (74.944%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.697     5.299    u_db_rst/CLK
    SLICE_X2Y130         FDRE                                         r  u_db_rst/R_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         FDRE (Prop_fdre_C_Q)         0.518     5.817 r  u_db_rst/R_counter_reg[5]/Q
                         net (fo=2, routed)           1.074     6.892    u_db_rst/R_counter_reg[5]
    SLICE_X3Y130         LUT5 (Prop_lut5_I2_O)        0.124     7.016 r  u_db_rst/R_counter[0]_i_7/O
                         net (fo=1, routed)           0.405     7.421    u_db_rst/R_counter[0]_i_7_n_0
    SLICE_X3Y132         LUT6 (Prop_lut6_I1_O)        0.124     7.545 r  u_db_rst/R_counter[0]_i_5/O
                         net (fo=1, routed)           0.403     7.948    u_db_rst/R_counter[0]_i_5_n_0
    SLICE_X3Y133         LUT6 (Prop_lut6_I0_O)        0.124     8.072 r  u_db_rst/R_counter[0]_i_3/O
                         net (fo=3, routed)           0.456     8.528    u_db_rst/R_counter[0]_i_3_n_0
    SLICE_X4Y132         LUT3 (Prop_lut3_I0_O)        0.124     8.652 r  u_db_rst/R_counter[0]_i_1/O
                         net (fo=22, routed)          0.694     9.346    u_db_rst/R_counter[0]_i_1_n_0
    SLICE_X2Y129         FDRE                                         r  u_db_rst/R_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000    10.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.578    15.000    u_db_rst/CLK
    SLICE_X2Y129         FDRE                                         r  u_db_rst/R_counter_reg[3]/C
                         clock pessimism              0.275    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X2Y129         FDRE (Setup_fdre_C_R)       -0.524    14.716    u_db_rst/R_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.716    
                         arrival time                          -9.346    
  -------------------------------------------------------------------
                         slack                                  5.370    

Slack (MET) :             5.490ns  (required time - arrival time)
  Source:                 u_db_rst/R_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_db_rst/R_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.927ns  (logic 1.138ns (28.976%)  route 2.789ns (71.024%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.696     5.298    u_db_rst/CLK
    SLICE_X2Y129         FDRE                                         r  u_db_rst/R_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y129         FDRE (Prop_fdre_C_Q)         0.518     5.816 r  u_db_rst/R_counter_reg[0]/Q
                         net (fo=2, routed)           0.677     6.494    u_db_rst/R_counter_reg[0]
    SLICE_X3Y129         LUT4 (Prop_lut4_I0_O)        0.124     6.618 r  u_db_rst/R_counter[0]_i_8/O
                         net (fo=1, routed)           0.294     6.912    u_db_rst/R_counter[0]_i_8_n_0
    SLICE_X3Y130         LUT5 (Prop_lut5_I4_O)        0.124     7.036 r  u_db_rst/R_counter[0]_i_7/O
                         net (fo=1, routed)           0.405     7.441    u_db_rst/R_counter[0]_i_7_n_0
    SLICE_X3Y132         LUT6 (Prop_lut6_I1_O)        0.124     7.565 r  u_db_rst/R_counter[0]_i_5/O
                         net (fo=1, routed)           0.403     7.968    u_db_rst/R_counter[0]_i_5_n_0
    SLICE_X3Y133         LUT6 (Prop_lut6_I0_O)        0.124     8.092 r  u_db_rst/R_counter[0]_i_3/O
                         net (fo=3, routed)           0.456     8.548    u_db_rst/R_counter[0]_i_3_n_0
    SLICE_X4Y132         LUT3 (Prop_lut3_I0_O)        0.124     8.672 r  u_db_rst/R_counter[0]_i_1/O
                         net (fo=22, routed)          0.553     9.226    u_db_rst/R_counter[0]_i_1_n_0
    SLICE_X2Y130         FDRE                                         r  u_db_rst/R_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000    10.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.578    15.000    u_db_rst/CLK
    SLICE_X2Y130         FDRE                                         r  u_db_rst/R_counter_reg[4]/C
                         clock pessimism              0.275    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X2Y130         FDRE (Setup_fdre_C_R)       -0.524    14.716    u_db_rst/R_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.716    
                         arrival time                          -9.226    
  -------------------------------------------------------------------
                         slack                                  5.490    

Slack (MET) :             5.490ns  (required time - arrival time)
  Source:                 u_db_rst/R_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_db_rst/R_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.927ns  (logic 1.138ns (28.976%)  route 2.789ns (71.024%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.696     5.298    u_db_rst/CLK
    SLICE_X2Y129         FDRE                                         r  u_db_rst/R_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y129         FDRE (Prop_fdre_C_Q)         0.518     5.816 r  u_db_rst/R_counter_reg[0]/Q
                         net (fo=2, routed)           0.677     6.494    u_db_rst/R_counter_reg[0]
    SLICE_X3Y129         LUT4 (Prop_lut4_I0_O)        0.124     6.618 r  u_db_rst/R_counter[0]_i_8/O
                         net (fo=1, routed)           0.294     6.912    u_db_rst/R_counter[0]_i_8_n_0
    SLICE_X3Y130         LUT5 (Prop_lut5_I4_O)        0.124     7.036 r  u_db_rst/R_counter[0]_i_7/O
                         net (fo=1, routed)           0.405     7.441    u_db_rst/R_counter[0]_i_7_n_0
    SLICE_X3Y132         LUT6 (Prop_lut6_I1_O)        0.124     7.565 r  u_db_rst/R_counter[0]_i_5/O
                         net (fo=1, routed)           0.403     7.968    u_db_rst/R_counter[0]_i_5_n_0
    SLICE_X3Y133         LUT6 (Prop_lut6_I0_O)        0.124     8.092 r  u_db_rst/R_counter[0]_i_3/O
                         net (fo=3, routed)           0.456     8.548    u_db_rst/R_counter[0]_i_3_n_0
    SLICE_X4Y132         LUT3 (Prop_lut3_I0_O)        0.124     8.672 r  u_db_rst/R_counter[0]_i_1/O
                         net (fo=22, routed)          0.553     9.226    u_db_rst/R_counter[0]_i_1_n_0
    SLICE_X2Y130         FDRE                                         r  u_db_rst/R_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000    10.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.578    15.000    u_db_rst/CLK
    SLICE_X2Y130         FDRE                                         r  u_db_rst/R_counter_reg[5]/C
                         clock pessimism              0.275    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X2Y130         FDRE (Setup_fdre_C_R)       -0.524    14.716    u_db_rst/R_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.716    
                         arrival time                          -9.226    
  -------------------------------------------------------------------
                         slack                                  5.490    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_spi/FSM_sequential_r_next_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_spi/FSM_sequential_r_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.594     1.513    u_spi/CLK
    SLICE_X1Y135         FDRE                                         r  u_spi/FSM_sequential_r_next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y135         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  u_spi/FSM_sequential_r_next_state_reg[0]/Q
                         net (fo=2, routed)           0.056     1.710    u_spi/r_next_state__0[0]
    SLICE_X1Y135         FDRE                                         r  u_spi/FSM_sequential_r_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.866     2.031    u_spi/CLK
    SLICE_X1Y135         FDRE                                         r  u_spi/FSM_sequential_r_state_reg[0]/C
                         clock pessimism             -0.517     1.513    
    SLICE_X1Y135         FDRE (Hold_fdre_C_D)         0.075     1.588    u_spi/FSM_sequential_r_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_spi/r_mosi_delay_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_spi/r_mosi_delay_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.042%)  route 0.091ns (32.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.589     1.508    u_spi/CLK
    SLICE_X1Y129         FDRE                                         r  u_spi/r_mosi_delay_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y129         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  u_spi/r_mosi_delay_cnt_reg[2]/Q
                         net (fo=6, routed)           0.091     1.741    u_spi/r_mosi_delay_cnt_reg[2]
    SLICE_X0Y129         LUT6 (Prop_lut6_I1_O)        0.045     1.786 r  u_spi/r_mosi_delay_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.786    u_spi/p_0_in__1[5]
    SLICE_X0Y129         FDRE                                         r  u_spi/r_mosi_delay_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.860     2.025    u_spi/CLK
    SLICE_X0Y129         FDRE                                         r  u_spi/r_mosi_delay_cnt_reg[5]/C
                         clock pessimism             -0.503     1.521    
    SLICE_X0Y129         FDRE (Hold_fdre_C_D)         0.092     1.613    u_spi/r_mosi_delay_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 r_axis_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_data_y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.624%)  route 0.132ns (48.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.565     1.484    top_i_clk_IBUF_BUFG
    SLICE_X9Y136         FDRE                                         r  r_axis_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y136         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  r_axis_data_reg[3]/Q
                         net (fo=3, routed)           0.132     1.758    r_axis_data_reg_n_0_[3]
    SLICE_X9Y137         FDRE                                         r  r_data_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.836     2.001    top_i_clk_IBUF_BUFG
    SLICE_X9Y137         FDRE                                         r  r_data_y_reg[3]/C
                         clock pessimism             -0.500     1.500    
    SLICE_X9Y137         FDRE (Hold_fdre_C_D)         0.070     1.570    r_data_y_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 u_spi/r_mosi_buf_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_spi/r_mosi_buf_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.594     1.513    u_spi/CLK
    SLICE_X3Y135         FDRE                                         r  u_spi/r_mosi_buf_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y135         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  u_spi/r_mosi_buf_reg[4]/Q
                         net (fo=1, routed)           0.140     1.795    u_spi/p_2_in[5]
    SLICE_X2Y135         LUT5 (Prop_lut5_I0_O)        0.045     1.840 r  u_spi/r_mosi_buf[5]_i_1/O
                         net (fo=1, routed)           0.000     1.840    u_spi/r_mosi_buf[5]_i_1_n_0
    SLICE_X2Y135         FDRE                                         r  u_spi/r_mosi_buf_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.866     2.031    u_spi/CLK
    SLICE_X2Y135         FDRE                                         r  u_spi/r_mosi_buf_reg[5]/C
                         clock pessimism             -0.504     1.526    
    SLICE_X2Y135         FDRE (Hold_fdre_C_D)         0.120     1.646    u_spi/r_mosi_buf_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 u_spi/r_mosi_delay_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_spi/r_mosi_delay_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.189ns (57.224%)  route 0.141ns (42.776%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.589     1.508    u_spi/CLK
    SLICE_X1Y129         FDRE                                         r  u_spi/r_mosi_delay_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y129         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  u_spi/r_mosi_delay_cnt_reg[0]/Q
                         net (fo=8, routed)           0.141     1.791    u_spi/r_mosi_delay_cnt_reg[0]
    SLICE_X0Y129         LUT5 (Prop_lut5_I2_O)        0.048     1.839 r  u_spi/r_mosi_delay_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.839    u_spi/p_0_in__1[4]
    SLICE_X0Y129         FDRE                                         r  u_spi/r_mosi_delay_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.860     2.025    u_spi/CLK
    SLICE_X0Y129         FDRE                                         r  u_spi/r_mosi_delay_cnt_reg[4]/C
                         clock pessimism             -0.503     1.521    
    SLICE_X0Y129         FDRE (Hold_fdre_C_D)         0.107     1.628    u_spi/r_mosi_delay_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 r_spi_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_spi/r_mosi_buf_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.955%)  route 0.186ns (50.045%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.593     1.512    top_i_clk_IBUF_BUFG
    SLICE_X5Y135         FDRE                                         r  r_spi_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y135         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  r_spi_addr_reg[5]/Q
                         net (fo=2, routed)           0.186     1.840    u_spi/r_mosi_buf_reg[6]_0
    SLICE_X2Y135         LUT6 (Prop_lut6_I1_O)        0.045     1.885 r  u_spi/r_mosi_buf[6]_i_1/O
                         net (fo=1, routed)           0.000     1.885    u_spi/r_mosi_buf[6]_i_1_n_0
    SLICE_X2Y135         FDRE                                         r  u_spi/r_mosi_buf_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.866     2.031    u_spi/CLK
    SLICE_X2Y135         FDRE                                         r  u_spi/r_mosi_buf_reg[6]/C
                         clock pessimism             -0.479     1.551    
    SLICE_X2Y135         FDRE (Hold_fdre_C_D)         0.121     1.672    u_spi/r_mosi_buf_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 r_axis_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_data_z_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.449%)  route 0.163ns (53.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.565     1.484    top_i_clk_IBUF_BUFG
    SLICE_X9Y136         FDRE                                         r  r_axis_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y136         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  r_axis_data_reg[0]/Q
                         net (fo=3, routed)           0.163     1.788    r_axis_data_reg_n_0_[0]
    SLICE_X9Y138         FDRE                                         r  r_data_z_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.838     2.003    top_i_clk_IBUF_BUFG
    SLICE_X9Y138         FDRE                                         r  r_data_z_reg[0]/C
                         clock pessimism             -0.500     1.502    
    SLICE_X9Y138         FDRE (Hold_fdre_C_D)         0.070     1.572    r_data_z_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 u_spi/r_miso_buf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_spi/o_din_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.239%)  route 0.156ns (48.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.593     1.512    u_spi/CLK
    SLICE_X6Y134         FDRE                                         r  u_spi/r_miso_buf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y134         FDRE (Prop_fdre_C_Q)         0.164     1.676 r  u_spi/r_miso_buf_reg[1]/Q
                         net (fo=2, routed)           0.156     1.832    u_spi/p_0_in[2]
    SLICE_X6Y135         FDRE                                         r  u_spi/o_din_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.862     2.028    u_spi/CLK
    SLICE_X6Y135         FDRE                                         r  u_spi/o_din_reg[2]/C
                         clock pessimism             -0.500     1.527    
    SLICE_X6Y135         FDRE (Hold_fdre_C_D)         0.085     1.612    u_spi/o_din_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 u_spi/r_mosi_delay_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_spi/r_mosi_delay_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.832%)  route 0.141ns (43.168%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.589     1.508    u_spi/CLK
    SLICE_X1Y129         FDRE                                         r  u_spi/r_mosi_delay_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y129         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  u_spi/r_mosi_delay_cnt_reg[0]/Q
                         net (fo=8, routed)           0.141     1.791    u_spi/r_mosi_delay_cnt_reg[0]
    SLICE_X0Y129         LUT4 (Prop_lut4_I1_O)        0.045     1.836 r  u_spi/r_mosi_delay_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.836    u_spi/p_0_in__1[3]
    SLICE_X0Y129         FDRE                                         r  u_spi/r_mosi_delay_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.860     2.025    u_spi/CLK
    SLICE_X0Y129         FDRE                                         r  u_spi/r_mosi_delay_cnt_reg[3]/C
                         clock pessimism             -0.503     1.521    
    SLICE_X0Y129         FDRE (Hold_fdre_C_D)         0.091     1.612    u_spi/r_mosi_delay_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 u_spi/r_mosi_buf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_spi/r_mosi_buf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.594     1.513    u_spi/CLK
    SLICE_X3Y135         FDRE                                         r  u_spi/r_mosi_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y135         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  u_spi/r_mosi_buf_reg[2]/Q
                         net (fo=1, routed)           0.136     1.791    u_spi/p_2_in[3]
    SLICE_X3Y135         LUT6 (Prop_lut6_I0_O)        0.045     1.836 r  u_spi/r_mosi_buf[3]_i_1/O
                         net (fo=1, routed)           0.000     1.836    u_spi/r_mosi_buf[3]_i_1_n_0
    SLICE_X3Y135         FDRE                                         r  u_spi/r_mosi_buf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.866     2.031    u_spi/CLK
    SLICE_X3Y135         FDRE                                         r  u_spi/r_mosi_buf_reg[3]/C
                         clock pessimism             -0.517     1.513    
    SLICE_X3Y135         FDRE (Hold_fdre_C_D)         0.092     1.605    u_spi/r_mosi_buf_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.230    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { top_i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  top_i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y135    FSM_sequential_r_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y135    FSM_sequential_r_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y135    FSM_sequential_r_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y135    FSM_sequential_r_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y145    disp_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y134    hold_cnt_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y133    hold_cnt_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y134    hold_cnt_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y133    hold_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y136    r_disp_mode_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y135    r_spi_addr_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y135    r_spi_addr_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y135    r_spi_addr_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y135    r_spi_addr_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y135    r_spi_addr_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y136    u_spi/r_miso_buf_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y136    r_axis_data_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y136    r_axis_data_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y136    r_axis_data_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y137    r_data_z_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y137    r_data_z_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y137    r_data_z_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y137    r_data_z_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y137    u_spi/r_miso_buf_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y137    u_spi/r_miso_buf_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y137    u_spi/r_miso_buf_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y137    u_spi/o_din_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y137    u_spi/o_din_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y135    FSM_sequential_r_state_reg[0]/C



