// Seed: 3824836226
module module_0 #(
    parameter id_17 = 32'd22
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  localparam id_16 = -1;
  assign id_8 = -1 == (-1);
  logic _id_17;
  localparam id_18 = id_16;
  always @(posedge |id_12 * -1'b0 - -1'b0 or posedge 1) begin : LABEL_0
    return -1;
  end
  wire id_19;
  ;
  wire  [  id_17  :  1  ]  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd98
) (
    input supply1 id_0,
    input wor id_1,
    input supply1 id_2,
    input supply0 _id_3,
    input supply0 id_4
);
  logic [id_3  !=  1 : id_3  **  1] id_6;
  parameter id_7 = (1);
  module_0 modCall_1 (
      id_6,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_6,
      id_6,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_6
  );
endmodule
