library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity fp_adder is
  port (
    clk : in std_logic;
    reset : in std_logic;
    a, b : in std_logic_vector(31 downto 0);
    result : out std_logic_vector(31 downto 0)
  );
end entity fp_adder;

architecture rtl of fp_adder is
  signal stage1_out, stage2_out : std_logic_vector(31 downto 0);
  signal stage3_out : std_logic_vector(31 downto 0);

  component exponent_align
    port (
      a, b : in std_logic_vector(31 downto 0);
      out1, out2 : out std_logic_vector(31 downto 0)
    );
  end component;

  component fp_addition
    port (
      a, b : in std_logic_vector(31 downto 0);
      sum : out std_logic_vector(31 downto 0)
    );
  end component;

  component normalize
    port (
      in_val : in std_logic_vector(31 downto 0);
      out_val : out std_logic_vector(31 downto 0)
    );
  end component;

begin
  -- Instantiate structural components
  stage1 : entity work.exponent_align
    port map (
      a => a,
      b => b,
      out1 => stage1_out,
      out2 => stage2_out
    );

  stage2 : entity work.fp_addition
    port map (
      a => stage1_out,
      b => stage2_out,
      sum => stage3_out
    );

  stage3 : entity work.normalize
    port map (
      in_val => stage3_out,
      out_val => result
    );

end architecture rtl;

