<stg><name>low_pass_filter<float></name>


<trans_list>

<trans id="88" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:0 %Ib_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Ib

]]></Node>
<StgValue><ssdm name="Ib_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:1 %Ia_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Ia

]]></Node>
<StgValue><ssdm name="Ia_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:11 %mul = fmul i32 %Ia_read, i32 0.3

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:12 %Y1a_prev_load = load i32 %Y1a_prev

]]></Node>
<StgValue><ssdm name="Y1a_prev_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:13 %mul4 = fmul i32 %Y1a_prev_load, i32 0.7

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:15 %mul6 = fmul i32 %Ib_read, i32 0.3

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:16 %Y1b_prev_load = load i32 %Y1b_prev

]]></Node>
<StgValue><ssdm name="Y1b_prev_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:17 %mul7 = fmul i32 %Y1b_prev_load, i32 0.7

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="23" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:3 %buffer_velocity_load = load i32 31

]]></Node>
<StgValue><ssdm name="buffer_velocity_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:11 %mul = fmul i32 %Ia_read, i32 0.3

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:13 %mul4 = fmul i32 %Y1a_prev_load, i32 0.7

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:15 %mul6 = fmul i32 %Ib_read, i32 0.3

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:17 %mul7 = fmul i32 %Y1b_prev_load, i32 0.7

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="28" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:3 %buffer_velocity_load = load i32 31

]]></Node>
<StgValue><ssdm name="buffer_velocity_load"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:11 %mul = fmul i32 %Ia_read, i32 0.3

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:13 %mul4 = fmul i32 %Y1a_prev_load, i32 0.7

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:15 %mul6 = fmul i32 %Ib_read, i32 0.3

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:17 %mul7 = fmul i32 %Y1b_prev_load, i32 0.7

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:4 %velocity_accum_load = load i32 %velocity_accum

]]></Node>
<StgValue><ssdm name="velocity_accum_load"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:5 %sub = fsub i32 %velocity_accum_load, i32 %buffer_velocity_load

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
codeRepl:8 %call_ln0 = call void @low_pass_filter<float>_Pipeline_VITIS_LOOP_29_1, i32 %buffer_velocity

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:14 %Y1a = fadd i32 %mul, i32 %mul4

]]></Node>
<StgValue><ssdm name="Y1a"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:18 %Y1b = fadd i32 %mul6, i32 %mul7

]]></Node>
<StgValue><ssdm name="Y1b"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="38" st_id="5" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:5 %sub = fsub i32 %velocity_accum_load, i32 %buffer_velocity_load

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
codeRepl:8 %call_ln0 = call void @low_pass_filter<float>_Pipeline_VITIS_LOOP_29_1, i32 %buffer_velocity

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:14 %Y1a = fadd i32 %mul, i32 %mul4

]]></Node>
<StgValue><ssdm name="Y1a"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:18 %Y1b = fadd i32 %mul6, i32 %mul7

]]></Node>
<StgValue><ssdm name="Y1b"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="42" st_id="6" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:5 %sub = fsub i32 %velocity_accum_load, i32 %buffer_velocity_load

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="43" st_id="6" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:14 %Y1a = fadd i32 %mul, i32 %mul4

]]></Node>
<StgValue><ssdm name="Y1a"/></StgValue>
</operation>

<operation id="44" st_id="6" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:18 %Y1b = fadd i32 %mul6, i32 %mul7

]]></Node>
<StgValue><ssdm name="Y1b"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="45" st_id="7" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:5 %sub = fsub i32 %velocity_accum_load, i32 %buffer_velocity_load

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="46" st_id="7" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:14 %Y1a = fadd i32 %mul, i32 %mul4

]]></Node>
<StgValue><ssdm name="Y1a"/></StgValue>
</operation>

<operation id="47" st_id="7" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:18 %Y1b = fadd i32 %mul6, i32 %mul7

]]></Node>
<StgValue><ssdm name="Y1b"/></StgValue>
</operation>

<operation id="48" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
codeRepl:19 %store_ln53 = store i32 %Y1a, i32 %Y1a_prev

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="49" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
codeRepl:20 %store_ln54 = store i32 %Y1b, i32 %Y1b_prev

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="50" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:2 %velocity_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %velocity

]]></Node>
<StgValue><ssdm name="velocity_read"/></StgValue>
</operation>

<operation id="51" st_id="8" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:6 %add = fadd i32 %sub, i32 %velocity_read

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="52" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
codeRepl:9 %store_ln34 = store i32 %velocity_read, i32 0

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="53" st_id="8" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:21 %mul9 = fmul i32 %Y1a, i32 0.3

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>

<operation id="54" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:22 %Y2a_prev_load = load i32 %Y2a_prev

]]></Node>
<StgValue><ssdm name="Y2a_prev_load"/></StgValue>
</operation>

<operation id="55" st_id="8" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:23 %mul1 = fmul i32 %Y2a_prev_load, i32 0.7

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="56" st_id="8" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:25 %mul2 = fmul i32 %Y1b, i32 0.3

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="57" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:26 %Y2b_prev_load = load i32 %Y2b_prev

]]></Node>
<StgValue><ssdm name="Y2b_prev_load"/></StgValue>
</operation>

<operation id="58" st_id="8" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:27 %mul3 = fmul i32 %Y2b_prev_load, i32 0.7

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="59" st_id="9" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:6 %add = fadd i32 %sub, i32 %velocity_read

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="60" st_id="9" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:21 %mul9 = fmul i32 %Y1a, i32 0.3

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>

<operation id="61" st_id="9" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:23 %mul1 = fmul i32 %Y2a_prev_load, i32 0.7

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="62" st_id="9" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:25 %mul2 = fmul i32 %Y1b, i32 0.3

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="63" st_id="9" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:27 %mul3 = fmul i32 %Y2b_prev_load, i32 0.7

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="64" st_id="10" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:6 %add = fadd i32 %sub, i32 %velocity_read

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="65" st_id="10" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:21 %mul9 = fmul i32 %Y1a, i32 0.3

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>

<operation id="66" st_id="10" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:23 %mul1 = fmul i32 %Y2a_prev_load, i32 0.7

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="67" st_id="10" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:25 %mul2 = fmul i32 %Y1b, i32 0.3

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="68" st_id="10" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:27 %mul3 = fmul i32 %Y2b_prev_load, i32 0.7

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="69" st_id="11" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:6 %add = fadd i32 %sub, i32 %velocity_read

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="70" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
codeRepl:7 %store_ln27 = store i32 %add, i32 %velocity_accum

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="71" st_id="11" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:24 %Y2a = fadd i32 %mul9, i32 %mul1

]]></Node>
<StgValue><ssdm name="Y2a"/></StgValue>
</operation>

<operation id="72" st_id="11" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:28 %Y2b = fadd i32 %mul2, i32 %mul3

]]></Node>
<StgValue><ssdm name="Y2b"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="73" st_id="12" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:10 %vel_out = fmul i32 %add, i32 0.03125

]]></Node>
<StgValue><ssdm name="vel_out"/></StgValue>
</operation>

<operation id="74" st_id="12" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:24 %Y2a = fadd i32 %mul9, i32 %mul1

]]></Node>
<StgValue><ssdm name="Y2a"/></StgValue>
</operation>

<operation id="75" st_id="12" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:28 %Y2b = fadd i32 %mul2, i32 %mul3

]]></Node>
<StgValue><ssdm name="Y2b"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="76" st_id="13" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:10 %vel_out = fmul i32 %add, i32 0.03125

]]></Node>
<StgValue><ssdm name="vel_out"/></StgValue>
</operation>

<operation id="77" st_id="13" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:24 %Y2a = fadd i32 %mul9, i32 %mul1

]]></Node>
<StgValue><ssdm name="Y2a"/></StgValue>
</operation>

<operation id="78" st_id="13" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:28 %Y2b = fadd i32 %mul2, i32 %mul3

]]></Node>
<StgValue><ssdm name="Y2b"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="79" st_id="14" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:10 %vel_out = fmul i32 %add, i32 0.03125

]]></Node>
<StgValue><ssdm name="vel_out"/></StgValue>
</operation>

<operation id="80" st_id="14" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:24 %Y2a = fadd i32 %mul9, i32 %mul1

]]></Node>
<StgValue><ssdm name="Y2a"/></StgValue>
</operation>

<operation id="81" st_id="14" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:28 %Y2b = fadd i32 %mul2, i32 %mul3

]]></Node>
<StgValue><ssdm name="Y2b"/></StgValue>
</operation>

<operation id="82" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
codeRepl:29 %store_ln64 = store i32 %Y2a, i32 %Y2a_prev

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="83" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
codeRepl:30 %store_ln65 = store i32 %Y2b, i32 %Y2b_prev

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="84" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="96" op_0_bw="96" op_1_bw="32">
<![CDATA[
codeRepl:31 %mrv = insertvalue i96 <undef>, i32 %vel_out

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="85" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="96" op_0_bw="96" op_1_bw="32">
<![CDATA[
codeRepl:32 %mrv_1 = insertvalue i96 %mrv, i32 %Y2a

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="86" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="96" op_0_bw="96" op_1_bw="32">
<![CDATA[
codeRepl:33 %mrv_2 = insertvalue i96 %mrv_1, i32 %Y2b

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="87" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="96">
<![CDATA[
codeRepl:34 %ret_ln101 = ret i96 %mrv_2

]]></Node>
<StgValue><ssdm name="ret_ln101"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
