{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1701252068310 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1701252068310 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 29 13:31:08 2023 " "Processing started: Wed Nov 29 13:31:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1701252068310 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1701252068310 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mdatapath -c Mdatapath " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mdatapath -c Mdatapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1701252068310 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1701252068762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.bdf" "" { Schematic "C:/Users/DLD lab 7/Desktop/New folder (2)/top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1701252068840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1701252068840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dld lab 7/desktop/new folder/wcontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dld lab 7/desktop/new folder/wcontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Wcontroller " "Found entity 1: Wcontroller" {  } { { "../New folder/Wcontroller.v" "" { Text "C:/Users/DLD lab 7/Desktop/New folder/Wcontroller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1701252068840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1701252068840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dld lab 7/desktop/new folder/shr16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dld lab 7/desktop/new folder/shr16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 shr16bit " "Found entity 1: shr16bit" {  } { { "../New folder/shr16bit.v" "" { Text "C:/Users/DLD lab 7/Desktop/New folder/shr16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1701252068840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1701252068840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dld lab 7/desktop/new folder/register18.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dld lab 7/desktop/new folder/register18.v" { { "Info" "ISGN_ENTITY_NAME" "1 register18 " "Found entity 1: register18" {  } { { "../New folder/register18.v" "" { Text "C:/Users/DLD lab 7/Desktop/New folder/register18.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1701252068840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1701252068840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dld lab 7/desktop/new folder/register.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dld lab 7/desktop/new folder/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "../New folder/register.v" "" { Text "C:/Users/DLD lab 7/Desktop/New folder/register.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1701252068856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1701252068856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dld lab 7/desktop/new folder/reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dld lab 7/desktop/new folder/reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 ui_reg " "Found entity 1: ui_reg" {  } { { "../New folder/reg.v" "" { Text "C:/Users/DLD lab 7/Desktop/New folder/reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1701252068856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1701252068856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dld lab 7/desktop/new folder/onepulser.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dld lab 7/desktop/new folder/onepulser.v" { { "Info" "ISGN_ENTITY_NAME" "1 onePulser " "Found entity 1: onePulser" {  } { { "../New folder/onePulser.v" "" { Text "C:/Users/DLD lab 7/Desktop/New folder/onePulser.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1701252068856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1701252068856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dld lab 7/desktop/new folder/mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dld lab 7/desktop/new folder/mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "../New folder/mux2to1.v" "" { Text "C:/Users/DLD lab 7/Desktop/New folder/mux2to1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1701252068856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1701252068856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dld lab 7/desktop/new folder/multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dld lab 7/desktop/new folder/multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "../New folder/multiplier.v" "" { Text "C:/Users/DLD lab 7/Desktop/New folder/multiplier.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1701252068856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1701252068856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dld lab 7/desktop/new folder/mdatapath.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dld lab 7/desktop/new folder/mdatapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mdatapath " "Found entity 1: Mdatapath" {  } { { "../New folder/Mdatapath.v" "" { Text "C:/Users/DLD lab 7/Desktop/New folder/Mdatapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1701252068856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1701252068856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dld lab 7/desktop/new folder/lutexp.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dld lab 7/desktop/new folder/lutexp.v" { { "Info" "ISGN_ENTITY_NAME" "1 LUT " "Found entity 1: LUT" {  } { { "../New folder/LUTExp.v" "" { Text "C:/Users/DLD lab 7/Desktop/New folder/LUTExp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1701252068856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1701252068856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dld lab 7/desktop/new folder/exponential.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dld lab 7/desktop/new folder/exponential.v" { { "Info" "ISGN_ENTITY_NAME" "1 exponential " "Found entity 1: exponential" {  } { { "../New folder/exponential.v" "" { Text "C:/Users/DLD lab 7/Desktop/New folder/exponential.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1701252068871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1701252068871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dld lab 7/desktop/new folder/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dld lab 7/desktop/new folder/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../New folder/Datapath.v" "" { Text "C:/Users/DLD lab 7/Desktop/New folder/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1701252068871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1701252068871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dld lab 7/desktop/new folder/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dld lab 7/desktop/new folder/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../New folder/Counter.v" "" { Text "C:/Users/DLD lab 7/Desktop/New folder/Counter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1701252068871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1701252068871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dld lab 7/desktop/new folder/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dld lab 7/desktop/new folder/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../New folder/Controller.v" "" { Text "C:/Users/DLD lab 7/Desktop/New folder/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1701252068871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1701252068871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dld lab 7/desktop/new folder/combsh.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dld lab 7/desktop/new folder/combsh.v" { { "Info" "ISGN_ENTITY_NAME" "1 combsh " "Found entity 1: combsh" {  } { { "../New folder/combsh.v" "" { Text "C:/Users/DLD lab 7/Desktop/New folder/combsh.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1701252068871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1701252068871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dld lab 7/desktop/new folder/cnt2bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dld lab 7/desktop/new folder/cnt2bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt2bit " "Found entity 1: cnt2bit" {  } { { "../New folder/cnt2bit.v" "" { Text "C:/Users/DLD lab 7/Desktop/New folder/cnt2bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1701252068887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1701252068887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dld lab 7/desktop/new folder/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dld lab 7/desktop/new folder/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../New folder/adder.v" "" { Text "C:/Users/DLD lab 7/Desktop/New folder/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1701252068887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1701252068887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.v" "" { Text "C:/Users/DLD lab 7/Desktop/New folder (2)/fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1701252068887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1701252068887 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1701252068965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mdatapath Mdatapath:inst " "Elaborating entity \"Mdatapath\" for hierarchy \"Mdatapath:inst\"" {  } { { "top.bdf" "inst" { Schematic "C:/Users/DLD lab 7/Desktop/New folder (2)/top.bdf" { { 280 416 600 424 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1701252068981 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 Mdatapath.v(18) " "Verilog HDL assignment warning at Mdatapath.v(18): truncated value with size 16 to match size of target (1)" {  } { { "../New folder/Mdatapath.v" "" { Text "C:/Users/DLD lab 7/Desktop/New folder/Mdatapath.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1701252068981 "|top|Mdatapath:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt2bit Mdatapath:inst\|cnt2bit:counter " "Elaborating entity \"cnt2bit\" for hierarchy \"Mdatapath:inst\|cnt2bit:counter\"" {  } { { "../New folder/Mdatapath.v" "counter" { Text "C:/Users/DLD lab 7/Desktop/New folder/Mdatapath.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1701252068981 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 cnt2bit.v(7) " "Verilog HDL assignment warning at cnt2bit.v(7): truncated value with size 32 to match size of target (2)" {  } { { "../New folder/cnt2bit.v" "" { Text "C:/Users/DLD lab 7/Desktop/New folder/cnt2bit.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1701252068981 "|Mdatapath|cnt2bit:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Wcontroller Mdatapath:inst\|Wcontroller:controller " "Elaborating entity \"Wcontroller\" for hierarchy \"Mdatapath:inst\|Wcontroller:controller\"" {  } { { "../New folder/Mdatapath.v" "controller" { Text "C:/Users/DLD lab 7/Desktop/New folder/Mdatapath.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1701252068981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shr16bit Mdatapath:inst\|shr16bit:shift_reg " "Elaborating entity \"shr16bit\" for hierarchy \"Mdatapath:inst\|shr16bit:shift_reg\"" {  } { { "../New folder/Mdatapath.v" "shift_reg" { Text "C:/Users/DLD lab 7/Desktop/New folder/Mdatapath.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1701252068981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ui_reg Mdatapath:inst\|ui_reg:register " "Elaborating entity \"ui_reg\" for hierarchy \"Mdatapath:inst\|ui_reg:register\"" {  } { { "../New folder/Mdatapath.v" "register" { Text "C:/Users/DLD lab 7/Desktop/New folder/Mdatapath.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1701252068981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exponential Mdatapath:inst\|exponential:EXP " "Elaborating entity \"exponential\" for hierarchy \"Mdatapath:inst\|exponential:EXP\"" {  } { { "../New folder/Mdatapath.v" "EXP" { Text "C:/Users/DLD lab 7/Desktop/New folder/Mdatapath.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1701252068981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller Mdatapath:inst\|exponential:EXP\|controller:control " "Elaborating entity \"controller\" for hierarchy \"Mdatapath:inst\|exponential:EXP\|controller:control\"" {  } { { "../New folder/exponential.v" "control" { Text "C:/Users/DLD lab 7/Desktop/New folder/exponential.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1701252068996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath Mdatapath:inst\|exponential:EXP\|datapath:dP " "Elaborating entity \"datapath\" for hierarchy \"Mdatapath:inst\|exponential:EXP\|datapath:dP\"" {  } { { "../New folder/exponential.v" "dP" { Text "C:/Users/DLD lab 7/Desktop/New folder/exponential.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1701252068996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register Mdatapath:inst\|exponential:EXP\|datapath:dP\|register:regx " "Elaborating entity \"register\" for hierarchy \"Mdatapath:inst\|exponential:EXP\|datapath:dP\|register:regx\"" {  } { { "../New folder/Datapath.v" "regx" { Text "C:/Users/DLD lab 7/Desktop/New folder/Datapath.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1701252068996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter Mdatapath:inst\|exponential:EXP\|datapath:dP\|counter:count " "Elaborating entity \"counter\" for hierarchy \"Mdatapath:inst\|exponential:EXP\|datapath:dP\|counter:count\"" {  } { { "../New folder/Datapath.v" "count" { Text "C:/Users/DLD lab 7/Desktop/New folder/Datapath.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1701252068996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LUT Mdatapath:inst\|exponential:EXP\|datapath:dP\|LUT:lut " "Elaborating entity \"LUT\" for hierarchy \"Mdatapath:inst\|exponential:EXP\|datapath:dP\|LUT:lut\"" {  } { { "../New folder/Datapath.v" "lut" { Text "C:/Users/DLD lab 7/Desktop/New folder/Datapath.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1701252068996 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "LUTExp.v(4) " "Verilog HDL Case Statement warning at LUTExp.v(4): incomplete case statement has no default case item" {  } { { "../New folder/LUTExp.v" "" { Text "C:/Users/DLD lab 7/Desktop/New folder/LUTExp.v" 4 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1701252068996 "|Mdatapath|exponential:EXP|datapath:dP|LUT:lut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "datat LUTExp.v(3) " "Verilog HDL Always Construct warning at LUTExp.v(3): inferring latch(es) for variable \"datat\", which holds its previous value in one or more paths through the always construct" {  } { { "../New folder/LUTExp.v" "" { Text "C:/Users/DLD lab 7/Desktop/New folder/LUTExp.v" 3 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1701252068996 "|Mdatapath|exponential:EXP|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[0\] LUTExp.v(3) " "Inferred latch for \"datat\[0\]\" at LUTExp.v(3)" {  } { { "../New folder/LUTExp.v" "" { Text "C:/Users/DLD lab 7/Desktop/New folder/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1701252068996 "|Mdatapath|exponential:EXP|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[1\] LUTExp.v(3) " "Inferred latch for \"datat\[1\]\" at LUTExp.v(3)" {  } { { "../New folder/LUTExp.v" "" { Text "C:/Users/DLD lab 7/Desktop/New folder/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1701252068996 "|Mdatapath|exponential:EXP|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[2\] LUTExp.v(3) " "Inferred latch for \"datat\[2\]\" at LUTExp.v(3)" {  } { { "../New folder/LUTExp.v" "" { Text "C:/Users/DLD lab 7/Desktop/New folder/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1701252068996 "|Mdatapath|exponential:EXP|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[3\] LUTExp.v(3) " "Inferred latch for \"datat\[3\]\" at LUTExp.v(3)" {  } { { "../New folder/LUTExp.v" "" { Text "C:/Users/DLD lab 7/Desktop/New folder/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1701252068996 "|Mdatapath|exponential:EXP|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[4\] LUTExp.v(3) " "Inferred latch for \"datat\[4\]\" at LUTExp.v(3)" {  } { { "../New folder/LUTExp.v" "" { Text "C:/Users/DLD lab 7/Desktop/New folder/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1701252068996 "|Mdatapath|exponential:EXP|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[5\] LUTExp.v(3) " "Inferred latch for \"datat\[5\]\" at LUTExp.v(3)" {  } { { "../New folder/LUTExp.v" "" { Text "C:/Users/DLD lab 7/Desktop/New folder/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1701252068996 "|Mdatapath|exponential:EXP|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[6\] LUTExp.v(3) " "Inferred latch for \"datat\[6\]\" at LUTExp.v(3)" {  } { { "../New folder/LUTExp.v" "" { Text "C:/Users/DLD lab 7/Desktop/New folder/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1701252069012 "|Mdatapath|exponential:EXP|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[7\] LUTExp.v(3) " "Inferred latch for \"datat\[7\]\" at LUTExp.v(3)" {  } { { "../New folder/LUTExp.v" "" { Text "C:/Users/DLD lab 7/Desktop/New folder/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1701252069012 "|Mdatapath|exponential:EXP|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[8\] LUTExp.v(3) " "Inferred latch for \"datat\[8\]\" at LUTExp.v(3)" {  } { { "../New folder/LUTExp.v" "" { Text "C:/Users/DLD lab 7/Desktop/New folder/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1701252069012 "|Mdatapath|exponential:EXP|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[9\] LUTExp.v(3) " "Inferred latch for \"datat\[9\]\" at LUTExp.v(3)" {  } { { "../New folder/LUTExp.v" "" { Text "C:/Users/DLD lab 7/Desktop/New folder/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1701252069012 "|Mdatapath|exponential:EXP|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[10\] LUTExp.v(3) " "Inferred latch for \"datat\[10\]\" at LUTExp.v(3)" {  } { { "../New folder/LUTExp.v" "" { Text "C:/Users/DLD lab 7/Desktop/New folder/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1701252069012 "|Mdatapath|exponential:EXP|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[11\] LUTExp.v(3) " "Inferred latch for \"datat\[11\]\" at LUTExp.v(3)" {  } { { "../New folder/LUTExp.v" "" { Text "C:/Users/DLD lab 7/Desktop/New folder/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1701252069012 "|Mdatapath|exponential:EXP|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[12\] LUTExp.v(3) " "Inferred latch for \"datat\[12\]\" at LUTExp.v(3)" {  } { { "../New folder/LUTExp.v" "" { Text "C:/Users/DLD lab 7/Desktop/New folder/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1701252069012 "|Mdatapath|exponential:EXP|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[13\] LUTExp.v(3) " "Inferred latch for \"datat\[13\]\" at LUTExp.v(3)" {  } { { "../New folder/LUTExp.v" "" { Text "C:/Users/DLD lab 7/Desktop/New folder/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1701252069012 "|Mdatapath|exponential:EXP|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[14\] LUTExp.v(3) " "Inferred latch for \"datat\[14\]\" at LUTExp.v(3)" {  } { { "../New folder/LUTExp.v" "" { Text "C:/Users/DLD lab 7/Desktop/New folder/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1701252069012 "|Mdatapath|exponential:EXP|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[15\] LUTExp.v(3) " "Inferred latch for \"datat\[15\]\" at LUTExp.v(3)" {  } { { "../New folder/LUTExp.v" "" { Text "C:/Users/DLD lab 7/Desktop/New folder/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1701252069012 "|Mdatapath|exponential:EXP|datapath:dP|LUT:lut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 Mdatapath:inst\|exponential:EXP\|datapath:dP\|mux2to1:mux " "Elaborating entity \"mux2to1\" for hierarchy \"Mdatapath:inst\|exponential:EXP\|datapath:dP\|mux2to1:mux\"" {  } { { "../New folder/Datapath.v" "mux" { Text "C:/Users/DLD lab 7/Desktop/New folder/Datapath.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1701252069012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier Mdatapath:inst\|exponential:EXP\|datapath:dP\|multiplier:mult " "Elaborating entity \"multiplier\" for hierarchy \"Mdatapath:inst\|exponential:EXP\|datapath:dP\|multiplier:mult\"" {  } { { "../New folder/Datapath.v" "mult" { Text "C:/Users/DLD lab 7/Desktop/New folder/Datapath.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1701252069012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder Mdatapath:inst\|exponential:EXP\|datapath:dP\|adder:add " "Elaborating entity \"adder\" for hierarchy \"Mdatapath:inst\|exponential:EXP\|datapath:dP\|adder:add\"" {  } { { "../New folder/Datapath.v" "add" { Text "C:/Users/DLD lab 7/Desktop/New folder/Datapath.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1701252069012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register18 Mdatapath:inst\|exponential:EXP\|datapath:dP\|register18:rres " "Elaborating entity \"register18\" for hierarchy \"Mdatapath:inst\|exponential:EXP\|datapath:dP\|register18:rres\"" {  } { { "../New folder/Datapath.v" "rres" { Text "C:/Users/DLD lab 7/Desktop/New folder/Datapath.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1701252069012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "combsh Mdatapath:inst\|combsh:COM " "Elaborating entity \"combsh\" for hierarchy \"Mdatapath:inst\|combsh:COM\"" {  } { { "../New folder/Mdatapath.v" "COM" { Text "C:/Users/DLD lab 7/Desktop/New folder/Mdatapath.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1701252069012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onePulser Mdatapath:inst\|onePulser:one " "Elaborating entity \"onePulser\" for hierarchy \"Mdatapath:inst\|onePulser:one\"" {  } { { "../New folder/Mdatapath.v" "one" { Text "C:/Users/DLD lab 7/Desktop/New folder/Mdatapath.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1701252069027 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fifo0.v 1 1 " "Using design file fifo0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fifo0 " "Found entity 1: fifo0" {  } { { "fifo0.v" "" { Text "C:/Users/DLD lab 7/Desktop/New folder (2)/fifo0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1701252069043 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1701252069043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo0 fifo0:inst1 " "Elaborating entity \"fifo0\" for hierarchy \"fifo0:inst1\"" {  } { { "top.bdf" "inst1" { Schematic "C:/Users/DLD lab 7/Desktop/New folder (2)/top.bdf" { { 224 768 944 392 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1701252069043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo fifo0:inst1\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"fifo0:inst1\|scfifo:scfifo_component\"" {  } { { "fifo0.v" "scfifo_component" { Text "C:/Users/DLD lab 7/Desktop/New folder (2)/fifo0.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1701252069152 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo0:inst1\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"fifo0:inst1\|scfifo:scfifo_component\"" {  } { { "fifo0.v" "" { Text "C:/Users/DLD lab 7/Desktop/New folder (2)/fifo0.v" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1701252069152 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo0:inst1\|scfifo:scfifo_component " "Instantiated megafunction \"fifo0:inst1\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1701252069152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1701252069152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4 " "Parameter \"lpm_numwords\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1701252069152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1701252069152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1701252069152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 21 " "Parameter \"lpm_width\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1701252069152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 2 " "Parameter \"lpm_widthu\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1701252069152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1701252069152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1701252069152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1701252069152 ""}  } { { "fifo0.v" "" { Text "C:/Users/DLD lab 7/Desktop/New folder (2)/fifo0.v" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1701252069152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_to21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_to21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_to21 " "Found entity 1: scfifo_to21" {  } { { "db/scfifo_to21.tdf" "" { Text "C:/Users/DLD lab 7/Desktop/New folder (2)/db/scfifo_to21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1701252069215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1701252069215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_to21 fifo0:inst1\|scfifo:scfifo_component\|scfifo_to21:auto_generated " "Elaborating entity \"scfifo_to21\" for hierarchy \"fifo0:inst1\|scfifo:scfifo_component\|scfifo_to21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1701252069215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_4v21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_4v21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_4v21 " "Found entity 1: a_dpfifo_4v21" {  } { { "db/a_dpfifo_4v21.tdf" "" { Text "C:/Users/DLD lab 7/Desktop/New folder (2)/db/a_dpfifo_4v21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1701252069230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1701252069230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_4v21 fifo0:inst1\|scfifo:scfifo_component\|scfifo_to21:auto_generated\|a_dpfifo_4v21:dpfifo " "Elaborating entity \"a_dpfifo_4v21\" for hierarchy \"fifo0:inst1\|scfifo:scfifo_component\|scfifo_to21:auto_generated\|a_dpfifo_4v21:dpfifo\"" {  } { { "db/scfifo_to21.tdf" "dpfifo" { Text "C:/Users/DLD lab 7/Desktop/New folder (2)/db/scfifo_to21.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1701252069230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_i4e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_i4e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_i4e " "Found entity 1: a_fefifo_i4e" {  } { { "db/a_fefifo_i4e.tdf" "" { Text "C:/Users/DLD lab 7/Desktop/New folder (2)/db/a_fefifo_i4e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1701252069246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1701252069246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_i4e fifo0:inst1\|scfifo:scfifo_component\|scfifo_to21:auto_generated\|a_dpfifo_4v21:dpfifo\|a_fefifo_i4e:fifo_state " "Elaborating entity \"a_fefifo_i4e\" for hierarchy \"fifo0:inst1\|scfifo:scfifo_component\|scfifo_to21:auto_generated\|a_dpfifo_4v21:dpfifo\|a_fefifo_i4e:fifo_state\"" {  } { { "db/a_dpfifo_4v21.tdf" "fifo_state" { Text "C:/Users/DLD lab 7/Desktop/New folder (2)/db/a_dpfifo_4v21.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1701252069246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_nj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_nj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_nj7 " "Found entity 1: cntr_nj7" {  } { { "db/cntr_nj7.tdf" "" { Text "C:/Users/DLD lab 7/Desktop/New folder (2)/db/cntr_nj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1701252069324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1701252069324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_nj7 fifo0:inst1\|scfifo:scfifo_component\|scfifo_to21:auto_generated\|a_dpfifo_4v21:dpfifo\|a_fefifo_i4e:fifo_state\|cntr_nj7:count_usedw " "Elaborating entity \"cntr_nj7\" for hierarchy \"fifo0:inst1\|scfifo:scfifo_component\|scfifo_to21:auto_generated\|a_dpfifo_4v21:dpfifo\|a_fefifo_i4e:fifo_state\|cntr_nj7:count_usedw\"" {  } { { "db/a_fefifo_i4e.tdf" "count_usedw" { Text "C:/Users/DLD lab 7/Desktop/New folder (2)/db/a_fefifo_i4e.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1701252069324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5v01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_5v01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5v01 " "Found entity 1: dpram_5v01" {  } { { "db/dpram_5v01.tdf" "" { Text "C:/Users/DLD lab 7/Desktop/New folder (2)/db/dpram_5v01.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1701252069386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1701252069386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5v01 fifo0:inst1\|scfifo:scfifo_component\|scfifo_to21:auto_generated\|a_dpfifo_4v21:dpfifo\|dpram_5v01:FIFOram " "Elaborating entity \"dpram_5v01\" for hierarchy \"fifo0:inst1\|scfifo:scfifo_component\|scfifo_to21:auto_generated\|a_dpfifo_4v21:dpfifo\|dpram_5v01:FIFOram\"" {  } { { "db/a_dpfifo_4v21.tdf" "FIFOram" { Text "C:/Users/DLD lab 7/Desktop/New folder (2)/db/a_dpfifo_4v21.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1701252069402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_muj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_muj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_muj1 " "Found entity 1: altsyncram_muj1" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/DLD lab 7/Desktop/New folder (2)/db/altsyncram_muj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1701252069495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1701252069495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_muj1 fifo0:inst1\|scfifo:scfifo_component\|scfifo_to21:auto_generated\|a_dpfifo_4v21:dpfifo\|dpram_5v01:FIFOram\|altsyncram_muj1:altsyncram2 " "Elaborating entity \"altsyncram_muj1\" for hierarchy \"fifo0:inst1\|scfifo:scfifo_component\|scfifo_to21:auto_generated\|a_dpfifo_4v21:dpfifo\|dpram_5v01:FIFOram\|altsyncram_muj1:altsyncram2\"" {  } { { "db/dpram_5v01.tdf" "altsyncram2" { Text "C:/Users/DLD lab 7/Desktop/New folder (2)/db/dpram_5v01.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1701252069495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bjb " "Found entity 1: cntr_bjb" {  } { { "db/cntr_bjb.tdf" "" { Text "C:/Users/DLD lab 7/Desktop/New folder (2)/db/cntr_bjb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1701252069573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1701252069573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_bjb fifo0:inst1\|scfifo:scfifo_component\|scfifo_to21:auto_generated\|a_dpfifo_4v21:dpfifo\|cntr_bjb:rd_ptr_count " "Elaborating entity \"cntr_bjb\" for hierarchy \"fifo0:inst1\|scfifo:scfifo_component\|scfifo_to21:auto_generated\|a_dpfifo_4v21:dpfifo\|cntr_bjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_4v21.tdf" "rd_ptr_count" { Text "C:/Users/DLD lab 7/Desktop/New folder (2)/db/a_dpfifo_4v21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1701252069573 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mdatapath:inst\|exponential:EXP\|datapath:dP\|multiplier:mult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mdatapath:inst\|exponential:EXP\|datapath:dP\|multiplier:mult\|Mult0\"" {  } { { "../New folder/multiplier.v" "Mult0" { Text "C:/Users/DLD lab 7/Desktop/New folder/multiplier.v" 4 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1701252070229 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1701252070229 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Mdatapath:inst\|exponential:EXP\|datapath:dP\|multiplier:mult\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Mdatapath:inst\|exponential:EXP\|datapath:dP\|multiplier:mult\|lpm_mult:Mult0\"" {  } { { "../New folder/multiplier.v" "" { Text "C:/Users/DLD lab 7/Desktop/New folder/multiplier.v" 4 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1701252070291 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mdatapath:inst\|exponential:EXP\|datapath:dP\|multiplier:mult\|lpm_mult:Mult0 " "Instantiated megafunction \"Mdatapath:inst\|exponential:EXP\|datapath:dP\|multiplier:mult\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1701252070291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1701252070291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1701252070291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1701252070291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1701252070291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1701252070291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1701252070291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1701252070291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1701252070291 ""}  } { { "../New folder/multiplier.v" "" { Text "C:/Users/DLD lab 7/Desktop/New folder/multiplier.v" 4 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1701252070291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_l8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_l8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_l8t " "Found entity 1: mult_l8t" {  } { { "db/mult_l8t.tdf" "" { Text "C:/Users/DLD lab 7/Desktop/New folder (2)/db/mult_l8t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1701252070369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1701252070369 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1701252070806 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Mdatapath:inst\|exponential:EXP\|datapath:dP\|LUT:lut\|datat\[12\] Mdatapath:inst\|exponential:EXP\|datapath:dP\|LUT:lut\|datat\[0\] " "Duplicate LATCH primitive \"Mdatapath:inst\|exponential:EXP\|datapath:dP\|LUT:lut\|datat\[12\]\" merged with LATCH primitive \"Mdatapath:inst\|exponential:EXP\|datapath:dP\|LUT:lut\|datat\[0\]\"" {  } { { "../New folder/LUTExp.v" "" { Text "C:/Users/DLD lab 7/Desktop/New folder/LUTExp.v" 3 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1 1701252070868 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Mdatapath:inst\|exponential:EXP\|datapath:dP\|LUT:lut\|datat\[8\] Mdatapath:inst\|exponential:EXP\|datapath:dP\|LUT:lut\|datat\[0\] " "Duplicate LATCH primitive \"Mdatapath:inst\|exponential:EXP\|datapath:dP\|LUT:lut\|datat\[8\]\" merged with LATCH primitive \"Mdatapath:inst\|exponential:EXP\|datapath:dP\|LUT:lut\|datat\[0\]\"" {  } { { "../New folder/LUTExp.v" "" { Text "C:/Users/DLD lab 7/Desktop/New folder/LUTExp.v" 3 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1 1701252070868 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Mdatapath:inst\|exponential:EXP\|datapath:dP\|LUT:lut\|datat\[6\] Mdatapath:inst\|exponential:EXP\|datapath:dP\|LUT:lut\|datat\[2\] " "Duplicate LATCH primitive \"Mdatapath:inst\|exponential:EXP\|datapath:dP\|LUT:lut\|datat\[6\]\" merged with LATCH primitive \"Mdatapath:inst\|exponential:EXP\|datapath:dP\|LUT:lut\|datat\[2\]\"" {  } { { "../New folder/LUTExp.v" "" { Text "C:/Users/DLD lab 7/Desktop/New folder/LUTExp.v" 3 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1 1701252070868 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Mdatapath:inst\|exponential:EXP\|datapath:dP\|LUT:lut\|datat\[11\] Mdatapath:inst\|exponential:EXP\|datapath:dP\|LUT:lut\|datat\[3\] " "Duplicate LATCH primitive \"Mdatapath:inst\|exponential:EXP\|datapath:dP\|LUT:lut\|datat\[11\]\" merged with LATCH primitive \"Mdatapath:inst\|exponential:EXP\|datapath:dP\|LUT:lut\|datat\[3\]\"" {  } { { "../New folder/LUTExp.v" "" { Text "C:/Users/DLD lab 7/Desktop/New folder/LUTExp.v" 3 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1 1701252070868 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Mdatapath:inst\|exponential:EXP\|datapath:dP\|LUT:lut\|datat\[9\] Mdatapath:inst\|exponential:EXP\|datapath:dP\|LUT:lut\|datat\[5\] " "Duplicate LATCH primitive \"Mdatapath:inst\|exponential:EXP\|datapath:dP\|LUT:lut\|datat\[9\]\" merged with LATCH primitive \"Mdatapath:inst\|exponential:EXP\|datapath:dP\|LUT:lut\|datat\[5\]\"" {  } { { "../New folder/LUTExp.v" "" { Text "C:/Users/DLD lab 7/Desktop/New folder/LUTExp.v" 3 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1 1701252070868 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1 1701252070868 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1701252071133 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1701252071336 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1701252071336 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vi\[4\] " "No output dependent on input pin \"vi\[4\]\"" {  } { { "top.bdf" "" { Schematic "C:/Users/DLD lab 7/Desktop/New folder (2)/top.bdf" { { 456 120 288 472 "vi" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1701252071399 "|top|vi[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vi\[3\] " "No output dependent on input pin \"vi\[3\]\"" {  } { { "top.bdf" "" { Schematic "C:/Users/DLD lab 7/Desktop/New folder (2)/top.bdf" { { 456 120 288 472 "vi" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1701252071399 "|top|vi[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vi\[2\] " "No output dependent on input pin \"vi\[2\]\"" {  } { { "top.bdf" "" { Schematic "C:/Users/DLD lab 7/Desktop/New folder (2)/top.bdf" { { 456 120 288 472 "vi" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1701252071399 "|top|vi[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vi\[1\] " "No output dependent on input pin \"vi\[1\]\"" {  } { { "top.bdf" "" { Schematic "C:/Users/DLD lab 7/Desktop/New folder (2)/top.bdf" { { 456 120 288 472 "vi" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1701252071399 "|top|vi[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vi\[0\] " "No output dependent on input pin \"vi\[0\]\"" {  } { { "top.bdf" "" { Schematic "C:/Users/DLD lab 7/Desktop/New folder (2)/top.bdf" { { 456 120 288 472 "vi" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1701252071399 "|top|vi[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1701252071399 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "202 " "Implemented 202 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1701252071399 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1701252071399 ""} { "Info" "ICUT_CUT_TM_LCELLS" "144 " "Implemented 144 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1701252071399 ""} { "Info" "ICUT_CUT_TM_RAMS" "21 " "Implemented 21 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1701252071399 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "" 0 -1 1701252071399 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1701252071399 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "355 " "Peak virtual memory: 355 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1701252071445 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 29 13:31:11 2023 " "Processing ended: Wed Nov 29 13:31:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1701252071445 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1701252071445 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1701252071445 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1701252071445 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1701252072662 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1701252072662 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 29 13:31:12 2023 " "Processing started: Wed Nov 29 13:31:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1701252072662 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1701252072662 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Mdatapath -c Mdatapath " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Mdatapath -c Mdatapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1701252072662 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1701252072818 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Mdatapath EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"Mdatapath\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1701252072818 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1701252072865 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1701252072865 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1701252073052 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1701252073083 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1701252073489 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1701252073489 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1701252073489 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1701252073489 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 7/Desktop/New folder (2)/" { { 0 { 0 ""} 0 697 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1701252073489 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 7/Desktop/New folder (2)/" { { 0 { 0 ""} 0 698 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1701252073489 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 7/Desktop/New folder (2)/" { { 0 { 0 ""} 0 699 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1701252073489 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1701252073489 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1701252073489 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "11 35 " "No exact pin location assignment(s) for 11 pins of 35 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[10\] " "Pin q\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { q[10] } } } { "top.bdf" "" { Schematic "C:/Users/DLD lab 7/Desktop/New folder (2)/top.bdf" { { 256 968 1144 272 "q" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 7/Desktop/New folder (2)/" { { 0 { 0 ""} 0 52 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1701252073536 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[9\] " "Pin q\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { q[9] } } } { "top.bdf" "" { Schematic "C:/Users/DLD lab 7/Desktop/New folder (2)/top.bdf" { { 256 968 1144 272 "q" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 7/Desktop/New folder (2)/" { { 0 { 0 ""} 0 53 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1701252073536 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[8\] " "Pin q\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { q[8] } } } { "top.bdf" "" { Schematic "C:/Users/DLD lab 7/Desktop/New folder (2)/top.bdf" { { 256 968 1144 272 "q" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 7/Desktop/New folder (2)/" { { 0 { 0 ""} 0 54 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1701252073536 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[7\] " "Pin q\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { q[7] } } } { "top.bdf" "" { Schematic "C:/Users/DLD lab 7/Desktop/New folder (2)/top.bdf" { { 256 968 1144 272 "q" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 7/Desktop/New folder (2)/" { { 0 { 0 ""} 0 55 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1701252073536 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[6\] " "Pin q\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { q[6] } } } { "top.bdf" "" { Schematic "C:/Users/DLD lab 7/Desktop/New folder (2)/top.bdf" { { 256 968 1144 272 "q" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 7/Desktop/New folder (2)/" { { 0 { 0 ""} 0 56 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1701252073536 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[5\] " "Pin q\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { q[5] } } } { "top.bdf" "" { Schematic "C:/Users/DLD lab 7/Desktop/New folder (2)/top.bdf" { { 256 968 1144 272 "q" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 7/Desktop/New folder (2)/" { { 0 { 0 ""} 0 57 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1701252073536 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[4\] " "Pin q\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { q[4] } } } { "top.bdf" "" { Schematic "C:/Users/DLD lab 7/Desktop/New folder (2)/top.bdf" { { 256 968 1144 272 "q" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 7/Desktop/New folder (2)/" { { 0 { 0 ""} 0 58 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1701252073536 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[3\] " "Pin q\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { q[3] } } } { "top.bdf" "" { Schematic "C:/Users/DLD lab 7/Desktop/New folder (2)/top.bdf" { { 256 968 1144 272 "q" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 7/Desktop/New folder (2)/" { { 0 { 0 ""} 0 59 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1701252073536 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[2\] " "Pin q\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { q[2] } } } { "top.bdf" "" { Schematic "C:/Users/DLD lab 7/Desktop/New folder (2)/top.bdf" { { 256 968 1144 272 "q" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 7/Desktop/New folder (2)/" { { 0 { 0 ""} 0 60 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1701252073536 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[1\] " "Pin q\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { q[1] } } } { "top.bdf" "" { Schematic "C:/Users/DLD lab 7/Desktop/New folder (2)/top.bdf" { { 256 968 1144 272 "q" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 7/Desktop/New folder (2)/" { { 0 { 0 ""} 0 61 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1701252073536 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[0\] " "Pin q\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { q[0] } } } { "top.bdf" "" { Schematic "C:/Users/DLD lab 7/Desktop/New folder (2)/top.bdf" { { 256 968 1144 272 "q" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 7/Desktop/New folder (2)/" { { 0 { 0 ""} 0 62 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1701252073536 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1701252073536 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "TimeQuest Timing Analyzer is analyzing 11 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1701252073614 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Mdatapath.sdc " "Synopsys Design Constraints File file not found: 'Mdatapath.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1701252073629 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1701252073629 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1701252073629 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1701252073645 ""}  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { clk } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "top.bdf" "" { Schematic "C:/Users/DLD lab 7/Desktop/New folder (2)/top.bdf" { { 296 128 296 312 "clk" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 7/Desktop/New folder (2)/" { { 0 { 0 ""} 0 64 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1701252073645 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mdatapath:inst\|exponential:EXP\|datapath:dP\|counter:count\|out\[3\]  " "Automatically promoted node Mdatapath:inst\|exponential:EXP\|datapath:dP\|counter:count\|out\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1701252073645 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mdatapath:inst\|exponential:EXP\|controller:control\|Selector0~0 " "Destination node Mdatapath:inst\|exponential:EXP\|controller:control\|Selector0~0" {  } { { "../New folder/Controller.v" "" { Text "C:/Users/DLD lab 7/Desktop/New folder/Controller.v" 9 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mdatapath:inst|exponential:EXP|controller:control|Selector0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 7/Desktop/New folder (2)/" { { 0 { 0 ""} 0 471 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1701252073645 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mdatapath:inst\|exponential:EXP\|datapath:dP\|counter:count\|Add0~0 " "Destination node Mdatapath:inst\|exponential:EXP\|datapath:dP\|counter:count\|Add0~0" {  } { { "../New folder/Counter.v" "" { Text "C:/Users/DLD lab 7/Desktop/New folder/Counter.v" 12 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mdatapath:inst|exponential:EXP|datapath:dP|counter:count|Add0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 7/Desktop/New folder (2)/" { { 0 { 0 ""} 0 493 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1701252073645 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mdatapath:inst\|exponential:EXP\|controller:control\|Selector2~0 " "Destination node Mdatapath:inst\|exponential:EXP\|controller:control\|Selector2~0" {  } { { "../New folder/Controller.v" "" { Text "C:/Users/DLD lab 7/Desktop/New folder/Controller.v" 9 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mdatapath:inst|exponential:EXP|controller:control|Selector2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 7/Desktop/New folder (2)/" { { 0 { 0 ""} 0 497 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1701252073645 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1701252073645 ""}  } { { "../New folder/Counter.v" "" { Text "C:/Users/DLD lab 7/Desktop/New folder/Counter.v" 7 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mdatapath:inst|exponential:EXP|datapath:dP|counter:count|out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 7/Desktop/New folder (2)/" { { 0 { 0 ""} 0 243 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1701252073645 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst (placed in PIN L21 (CLK5, LVDSCLK2n, Input)) " "Automatically promoted node rst (placed in PIN L21 (CLK5, LVDSCLK2n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1701252073645 ""}  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { rst } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "rst" } } } } { "top.bdf" "" { Schematic "C:/Users/DLD lab 7/Desktop/New folder (2)/top.bdf" { { 328 120 288 344 "rst" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 7/Desktop/New folder (2)/" { { 0 { 0 ""} 0 65 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1701252073645 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1701252073739 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1701252073739 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1701252073739 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1701252073739 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1701252073739 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1701252073739 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1701252073770 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 Embedded multiplier block " "Packed 16 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1 1701252073848 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "16 " "Created 16 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "" 0 -1 1701252073848 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1701252073848 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "11 unused 3.3V 0 11 0 " "Number of I/O pins in group: 11 (unused VREF, 3.3V VCCIO, 0 input, 11 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1701252073848 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1701252073848 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1701252073848 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 39 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1701252073848 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 3 30 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1701252073848 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1701252073848 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1701252073848 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 37 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1701252073848 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 16 20 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1701252073848 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 2 38 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1701252073848 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 2 41 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1701252073848 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1701252073848 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1701252073848 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1701252073879 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1701252075626 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1701252075751 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1701252075767 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1701252076812 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1701252076812 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1701252077249 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X12_Y0 X24_Y13 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13" {  } { { "loc" "" { Generic "C:/Users/DLD lab 7/Desktop/New folder (2)/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13"} 12 0 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1701252078309 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1701252078309 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1701252079058 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1701252079058 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1701252079058 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1701252079074 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "24 " "Found 24 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "wDone 0 " "Pin \"wDone\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1701252079089 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "full 0 " "Pin \"full\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1701252079089 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "empty 0 " "Pin \"empty\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1701252079089 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[20\] 0 " "Pin \"q\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1701252079089 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[19\] 0 " "Pin \"q\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1701252079089 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[18\] 0 " "Pin \"q\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1701252079089 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[17\] 0 " "Pin \"q\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1701252079089 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[16\] 0 " "Pin \"q\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1701252079089 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[15\] 0 " "Pin \"q\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1701252079089 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[14\] 0 " "Pin \"q\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1701252079089 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[13\] 0 " "Pin \"q\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1701252079089 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[12\] 0 " "Pin \"q\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1701252079089 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[11\] 0 " "Pin \"q\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1701252079089 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[10\] 0 " "Pin \"q\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1701252079089 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[9\] 0 " "Pin \"q\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1701252079089 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[8\] 0 " "Pin \"q\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1701252079089 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[7\] 0 " "Pin \"q\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1701252079089 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[6\] 0 " "Pin \"q\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1701252079089 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[5\] 0 " "Pin \"q\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1701252079089 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[4\] 0 " "Pin \"q\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1701252079089 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[3\] 0 " "Pin \"q\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1701252079089 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[2\] 0 " "Pin \"q\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1701252079089 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[1\] 0 " "Pin \"q\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1701252079089 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[0\] 0 " "Pin \"q\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1701252079089 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1701252079089 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1701252079292 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1701252079339 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1701252079542 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1701252079869 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1701252079885 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1701252079901 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/DLD lab 7/Desktop/New folder (2)/output_files/Mdatapath.fit.smsg " "Generated suppressed messages file C:/Users/DLD lab 7/Desktop/New folder (2)/output_files/Mdatapath.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1701252080041 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "428 " "Peak virtual memory: 428 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1701252080244 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 29 13:31:20 2023 " "Processing ended: Wed Nov 29 13:31:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1701252080244 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1701252080244 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1701252080244 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1701252080244 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1701252081492 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1701252081492 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 29 13:31:21 2023 " "Processing started: Wed Nov 29 13:31:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1701252081492 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1701252081492 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Mdatapath -c Mdatapath " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Mdatapath -c Mdatapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1701252081492 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1701252082709 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1701252082755 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "331 " "Peak virtual memory: 331 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1701252083395 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 29 13:31:23 2023 " "Processing ended: Wed Nov 29 13:31:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1701252083395 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1701252083395 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1701252083395 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1701252083395 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1701252084066 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1701252084768 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1701252084783 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 29 13:31:24 2023 " "Processing started: Wed Nov 29 13:31:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1701252084783 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1701252084783 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Mdatapath -c Mdatapath " "Command: quartus_sta Mdatapath -c Mdatapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1701252084783 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1701252084861 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1701252085033 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1701252085095 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1701252085095 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "TimeQuest Timing Analyzer is analyzing 11 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1701252085205 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Mdatapath.sdc " "Synopsys Design Constraints File file not found: 'Mdatapath.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1701252085236 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1701252085236 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1701252085236 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Mdatapath:inst\|exponential:EXP\|datapath:dP\|counter:count\|out\[3\] Mdatapath:inst\|exponential:EXP\|datapath:dP\|counter:count\|out\[3\] " "create_clock -period 1.000 -name Mdatapath:inst\|exponential:EXP\|datapath:dP\|counter:count\|out\[3\] Mdatapath:inst\|exponential:EXP\|datapath:dP\|counter:count\|out\[3\]" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1701252085236 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1701252085236 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1701252085236 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1701252085251 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1701252085267 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.748 " "Worst-case setup slack is -7.748" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1701252085267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1701252085267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.748      -401.090 clk  " "   -7.748      -401.090 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1701252085267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.662       -14.880 Mdatapath:inst\|exponential:EXP\|datapath:dP\|counter:count\|out\[3\]  " "   -1.662       -14.880 Mdatapath:inst\|exponential:EXP\|datapath:dP\|counter:count\|out\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1701252085267 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1701252085267 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.690 " "Worst-case hold slack is -2.690" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1701252085267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1701252085267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.690        -6.738 clk  " "   -2.690        -6.738 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1701252085267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.683         0.000 Mdatapath:inst\|exponential:EXP\|datapath:dP\|counter:count\|out\[3\]  " "    0.683         0.000 Mdatapath:inst\|exponential:EXP\|datapath:dP\|counter:count\|out\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1701252085267 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1701252085267 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.432 " "Worst-case recovery slack is -0.432" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1701252085267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1701252085267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.432        -0.864 clk  " "   -0.432        -0.864 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1701252085267 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1701252085267 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.184 " "Worst-case removal slack is 1.184" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1701252085283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1701252085283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.184         0.000 clk  " "    1.184         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1701252085283 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1701252085283 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.064 " "Worst-case minimum pulse width slack is -2.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1701252085283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1701252085283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.064      -330.457 clk  " "   -2.064      -330.457 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1701252085283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 Mdatapath:inst\|exponential:EXP\|datapath:dP\|counter:count\|out\[3\]  " "    0.500         0.000 Mdatapath:inst\|exponential:EXP\|datapath:dP\|counter:count\|out\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1701252085283 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1701252085283 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1701252085376 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1701252085376 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1701252085407 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.460 " "Worst-case setup slack is -1.460" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1701252085407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1701252085407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.460       -80.201 clk  " "   -1.460       -80.201 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1701252085407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.124        -0.555 Mdatapath:inst\|exponential:EXP\|datapath:dP\|counter:count\|out\[3\]  " "   -0.124        -0.555 Mdatapath:inst\|exponential:EXP\|datapath:dP\|counter:count\|out\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1701252085407 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1701252085407 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.719 " "Worst-case hold slack is -1.719" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1701252085407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1701252085407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.719        -4.748 clk  " "   -1.719        -4.748 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1701252085407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.437         0.000 Mdatapath:inst\|exponential:EXP\|datapath:dP\|counter:count\|out\[3\]  " "    0.437         0.000 Mdatapath:inst\|exponential:EXP\|datapath:dP\|counter:count\|out\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1701252085407 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1701252085407 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.294 " "Worst-case recovery slack is 0.294" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1701252085423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1701252085423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294         0.000 clk  " "    0.294         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1701252085423 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1701252085423 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.586 " "Worst-case removal slack is 0.586" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1701252085423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1701252085423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.586         0.000 clk  " "    0.586         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1701252085423 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1701252085423 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.627 " "Worst-case minimum pulse width slack is -1.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1701252085423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1701252085423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.627      -265.926 clk  " "   -1.627      -265.926 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1701252085423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 Mdatapath:inst\|exponential:EXP\|datapath:dP\|counter:count\|out\[3\]  " "    0.500         0.000 Mdatapath:inst\|exponential:EXP\|datapath:dP\|counter:count\|out\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1701252085423 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1701252085423 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1701252085532 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1701252085579 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1701252085579 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "306 " "Peak virtual memory: 306 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1701252085657 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 29 13:31:25 2023 " "Processing ended: Wed Nov 29 13:31:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1701252085657 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1701252085657 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1701252085657 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1701252085657 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1701252086905 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1701252086905 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 29 13:31:26 2023 " "Processing started: Wed Nov 29 13:31:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1701252086905 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1701252086905 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Mdatapath -c Mdatapath " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Mdatapath -c Mdatapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1701252086905 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "Mdatapath.vo\", \"Mdatapath_fast.vo Mdatapath_v.sdo Mdatapath_v_fast.sdo C:/Users/DLD lab 7/Desktop/New folder (2)/simulation/modelsim/ simulation " "Generated files \"Mdatapath.vo\", \"Mdatapath_fast.vo\", \"Mdatapath_v.sdo\" and \"Mdatapath_v_fast.sdo\" in directory \"C:/Users/DLD lab 7/Desktop/New folder (2)/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "" 0 -1 1701252087482 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "311 " "Peak virtual memory: 311 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1701252087529 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 29 13:31:27 2023 " "Processing ended: Wed Nov 29 13:31:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1701252087529 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1701252087529 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1701252087529 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1701252087529 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 25 s " "Quartus II Full Compilation was successful. 0 errors, 25 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1701252088184 ""}
