processing file asmFiles/count_days.asm (1 of 17)
Target Clock Frequency : 50 MHz
Info: *******************************************************************
Info: Running Quartus II 64-Bit Shell
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Mon Mar 19 19:47:06 2018
Info: Command: quartus_sh -t system.tcl
Info (23030): Evaluation of Tcl script system.tcl was successful
Info: Quartus II 64-Bit Shell was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 275 megabytes
    Info: Processing ended: Mon Mar 19 19:47:07 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Mon Mar 19 19:47:18 2018
Info: Command: quartus_map system -c system
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (12021): Found 3 design units, including 2 entities, in source file /home/ecegrid/a/mg280/ece437/processors/source/alu.sv
    Info (12022): Found design unit 1: cpu_types_pkg (SystemVerilog)
    Info (12023): Found entity 1: alu_if
    Info (12023): Found entity 2: alu
Info (12021): Found 3 design units, including 3 entities, in source file /home/ecegrid/a/mg280/ece437/processors/source/caches.sv
    Info (12023): Found entity 1: datapath_cache_if
    Info (12023): Found entity 2: caches_if
    Info (12023): Found entity 3: caches
Info (12021): Found 2 design units, including 2 entities, in source file /home/ecegrid/a/mg280/ece437/processors/source/control_unit.sv
    Info (12023): Found entity 1: control_unit_if
    Info (12023): Found entity 2: control_unit
Info (12021): Found 4 design units, including 4 entities, in source file /home/ecegrid/a/mg280/ece437/processors/source/datapath.sv
    Info (12023): Found entity 1: program_counter_if
    Info (12023): Found entity 2: register_file_if
    Info (12023): Found entity 3: request_unit_if
    Info (12023): Found entity 4: datapath
Info (12021): Found 1 design units, including 1 entities, in source file /home/ecegrid/a/mg280/ece437/processors/source/dcache.sv
    Info (12023): Found entity 1: dcache
Info (12021): Found 2 design units, including 2 entities, in source file /home/ecegrid/a/mg280/ece437/processors/source/ex_mem.sv
    Info (12023): Found entity 1: ex_mem_if
    Info (12023): Found entity 2: ex_mem
Info (12021): Found 2 design units, including 2 entities, in source file /home/ecegrid/a/mg280/ece437/processors/source/forward_unit.sv
    Info (12023): Found entity 1: forward_unit_if
    Info (12023): Found entity 2: forward_unit
Info (12021): Found 2 design units, including 2 entities, in source file /home/ecegrid/a/mg280/ece437/processors/source/hazard_unit.sv
    Info (12023): Found entity 1: hazard_unit_if
    Info (12023): Found entity 2: hazard_unit
Info (12021): Found 1 design units, including 1 entities, in source file /home/ecegrid/a/mg280/ece437/processors/source/icache.sv
    Info (12023): Found entity 1: icache
Info (12021): Found 2 design units, including 2 entities, in source file /home/ecegrid/a/mg280/ece437/processors/source/id_ex.sv
    Info (12023): Found entity 1: id_ex_if
    Info (12023): Found entity 2: id_ex
Info (12021): Found 2 design units, including 2 entities, in source file /home/ecegrid/a/mg280/ece437/processors/source/if_id.sv
    Info (12023): Found entity 1: if_id_if
    Info (12023): Found entity 2: if_id
Info (12021): Found 2 design units, including 2 entities, in source file /home/ecegrid/a/mg280/ece437/processors/source/mem_wb.sv
    Info (12023): Found entity 1: mem_wb_if
    Info (12023): Found entity 2: mem_wb
Info (12021): Found 2 design units, including 2 entities, in source file /home/ecegrid/a/mg280/ece437/processors/source/memory_control.sv
    Info (12023): Found entity 1: cache_control_if
    Info (12023): Found entity 2: memory_control
Info (12021): Found 1 design units, including 1 entities, in source file /home/ecegrid/a/mg280/ece437/processors/source/pipeline.sv
    Info (12023): Found entity 1: pipeline
Info (12021): Found 1 design units, including 1 entities, in source file /home/ecegrid/a/mg280/ece437/processors/source/program_counter.sv
    Info (12023): Found entity 1: program_counter
Info (12021): Found 2 design units, including 2 entities, in source file /home/ecegrid/a/mg280/ece437/processors/source/ram.sv
    Info (12023): Found entity 1: cpu_ram_if
    Info (12023): Found entity 2: ram
Info (12021): Found 1 design units, including 1 entities, in source file /home/ecegrid/a/mg280/ece437/processors/source/register_file.sv
    Info (12023): Found entity 1: register_file
Info (12021): Found 1 design units, including 1 entities, in source file /home/ecegrid/a/mg280/ece437/processors/source/request_unit.sv
    Info (12023): Found entity 1: request_unit
Info (12021): Found 2 design units, including 2 entities, in source file /home/ecegrid/a/mg280/ece437/processors/source/system.sv
    Info (12023): Found entity 1: system_if
    Info (12023): Found entity 2: system
Warning (10236): Verilog HDL Implicit Net warning at datapath.sv(253): created implicit net for "WBhalt"
Info (12127): Elaborating entity "system" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at system.sv(41): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "cpu_ram_if" for hierarchy "cpu_ram_if:prif"
Warning (12158): Entity "cpu_ram_if" contains only dangling pins
Info (12128): Elaborating entity "pipeline" for hierarchy "pipeline:CPU"
Info (12128): Elaborating entity "datapath_cache_if" for hierarchy "pipeline:CPU|datapath_cache_if:dcif"
Warning (12158): Entity "datapath_cache_if" contains only dangling pins
Info (12128): Elaborating entity "caches_if" for hierarchy "pipeline:CPU|caches_if:cif0"
Warning (12158): Entity "caches_if" contains only dangling pins
Info (12128): Elaborating entity "cache_control_if" for hierarchy "pipeline:CPU|cache_control_if:ccif"
Warning (10665): Bidirectional port "cif0.iREN" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iREN[0]"
Warning (10665): Bidirectional port "cif0.dREN" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dREN[0]"
Warning (10665): Bidirectional port "cif0.dWEN" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dWEN[0]"
Warning (10665): Bidirectional port "cif0.dstore[31]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][31]"
Warning (10665): Bidirectional port "cif0.dstore[30]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][30]"
Warning (10665): Bidirectional port "cif0.dstore[29]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][29]"
Warning (10665): Bidirectional port "cif0.dstore[28]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][28]"
Warning (10665): Bidirectional port "cif0.dstore[27]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][27]"
Warning (10665): Bidirectional port "cif0.dstore[26]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][26]"
Warning (10665): Bidirectional port "cif0.dstore[25]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][25]"
Warning (10665): Bidirectional port "cif0.dstore[24]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][24]"
Warning (10665): Bidirectional port "cif0.dstore[23]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][23]"
Warning (10665): Bidirectional port "cif0.dstore[22]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][22]"
Warning (10665): Bidirectional port "cif0.dstore[21]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][21]"
Warning (10665): Bidirectional port "cif0.dstore[20]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][20]"
Warning (10665): Bidirectional port "cif0.dstore[19]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][19]"
Warning (10665): Bidirectional port "cif0.dstore[18]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][18]"
Warning (10665): Bidirectional port "cif0.dstore[17]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][17]"
Warning (10665): Bidirectional port "cif0.dstore[16]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][16]"
Warning (10665): Bidirectional port "cif0.dstore[15]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][15]"
Warning (10665): Bidirectional port "cif0.dstore[14]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][14]"
Warning (10665): Bidirectional port "cif0.dstore[13]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][13]"
Warning (10665): Bidirectional port "cif0.dstore[12]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][12]"
Warning (10665): Bidirectional port "cif0.dstore[11]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][11]"
Warning (10665): Bidirectional port "cif0.dstore[10]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][10]"
Warning (10665): Bidirectional port "cif0.dstore[9]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][9]"
Warning (10665): Bidirectional port "cif0.dstore[8]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][8]"
Warning (10665): Bidirectional port "cif0.dstore[7]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][7]"
Warning (10665): Bidirectional port "cif0.dstore[6]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][6]"
Warning (10665): Bidirectional port "cif0.dstore[5]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][5]"
Warning (10665): Bidirectional port "cif0.dstore[4]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][4]"
Warning (10665): Bidirectional port "cif0.dstore[3]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][3]"
Warning (10665): Bidirectional port "cif0.dstore[2]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][2]"
Warning (10665): Bidirectional port "cif0.dstore[1]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][1]"
Warning (10665): Bidirectional port "cif0.dstore[0]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][0]"
Warning (10665): Bidirectional port "cif0.iaddr[31]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][31]"
Warning (10665): Bidirectional port "cif0.iaddr[30]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][30]"
Warning (10665): Bidirectional port "cif0.iaddr[29]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][29]"
Warning (10665): Bidirectional port "cif0.iaddr[28]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][28]"
Warning (10665): Bidirectional port "cif0.iaddr[27]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][27]"
Warning (10665): Bidirectional port "cif0.iaddr[26]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][26]"
Warning (10665): Bidirectional port "cif0.iaddr[25]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][25]"
Warning (10665): Bidirectional port "cif0.iaddr[24]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][24]"
Warning (10665): Bidirectional port "cif0.iaddr[23]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][23]"
Warning (10665): Bidirectional port "cif0.iaddr[22]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][22]"
Warning (10665): Bidirectional port "cif0.iaddr[21]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][21]"
Warning (10665): Bidirectional port "cif0.iaddr[20]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][20]"
Warning (10665): Bidirectional port "cif0.iaddr[19]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][19]"
Warning (10665): Bidirectional port "cif0.iaddr[18]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][18]"
Warning (10665): Bidirectional port "cif0.iaddr[17]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][17]"
Warning (10665): Bidirectional port "cif0.iaddr[16]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][16]"
Warning (10665): Bidirectional port "cif0.iaddr[15]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][15]"
Warning (10665): Bidirectional port "cif0.iaddr[14]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][14]"
Warning (10665): Bidirectional port "cif0.iaddr[13]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][13]"
Warning (10665): Bidirectional port "cif0.iaddr[12]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][12]"
Warning (10665): Bidirectional port "cif0.iaddr[11]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][11]"
Warning (10665): Bidirectional port "cif0.iaddr[10]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][10]"
Warning (10665): Bidirectional port "cif0.iaddr[9]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][9]"
Warning (10665): Bidirectional port "cif0.iaddr[8]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][8]"
Warning (10665): Bidirectional port "cif0.iaddr[7]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][7]"
Warning (10665): Bidirectional port "cif0.iaddr[6]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][6]"
Warning (10665): Bidirectional port "cif0.iaddr[5]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][5]"
Warning (10665): Bidirectional port "cif0.iaddr[4]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][4]"
Warning (10665): Bidirectional port "cif0.iaddr[3]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][3]"
Warning (10665): Bidirectional port "cif0.iaddr[2]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][2]"
Warning (10665): Bidirectional port "cif0.iaddr[1]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][1]"
Warning (10665): Bidirectional port "cif0.iaddr[0]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][0]"
Warning (10665): Bidirectional port "cif0.daddr[31]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][31]"
Warning (10665): Bidirectional port "cif0.daddr[30]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][30]"
Warning (10665): Bidirectional port "cif0.daddr[29]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][29]"
Warning (10665): Bidirectional port "cif0.daddr[28]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][28]"
Warning (10665): Bidirectional port "cif0.daddr[27]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][27]"
Warning (10665): Bidirectional port "cif0.daddr[26]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][26]"
Warning (10665): Bidirectional port "cif0.daddr[25]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][25]"
Warning (10665): Bidirectional port "cif0.daddr[24]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][24]"
Warning (10665): Bidirectional port "cif0.daddr[23]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][23]"
Warning (10665): Bidirectional port "cif0.daddr[22]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][22]"
Warning (10665): Bidirectional port "cif0.daddr[21]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][21]"
Warning (10665): Bidirectional port "cif0.daddr[20]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][20]"
Warning (10665): Bidirectional port "cif0.daddr[19]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][19]"
Warning (10665): Bidirectional port "cif0.daddr[18]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][18]"
Warning (10665): Bidirectional port "cif0.daddr[17]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][17]"
Warning (10665): Bidirectional port "cif0.daddr[16]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][16]"
Warning (10665): Bidirectional port "cif0.daddr[15]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][15]"
Warning (10665): Bidirectional port "cif0.daddr[14]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][14]"
Warning (10665): Bidirectional port "cif0.daddr[13]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][13]"
Warning (10665): Bidirectional port "cif0.daddr[12]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][12]"
Warning (10665): Bidirectional port "cif0.daddr[11]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][11]"
Warning (10665): Bidirectional port "cif0.daddr[10]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][10]"
Warning (10665): Bidirectional port "cif0.daddr[9]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][9]"
Warning (10665): Bidirectional port "cif0.daddr[8]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][8]"
Warning (10665): Bidirectional port "cif0.daddr[7]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][7]"
Warning (10665): Bidirectional port "cif0.daddr[6]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][6]"
Warning (10665): Bidirectional port "cif0.daddr[5]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][5]"
Warning (10665): Bidirectional port "cif0.daddr[4]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][4]"
Warning (10665): Bidirectional port "cif0.daddr[3]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][3]"
Warning (10665): Bidirectional port "cif0.daddr[2]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][2]"
Warning (10665): Bidirectional port "cif0.daddr[1]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][1]"
Warning (10665): Bidirectional port "cif0.daddr[0]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][0]"
Warning (10665): Bidirectional port "cif0.ccwrite" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.ccwrite[0]"
Warning (10665): Bidirectional port "cif0.cctrans" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.cctrans[0]"
Warning (10665): Bidirectional port "cache_control_if.iwait[0]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iwait"
Warning (10665): Bidirectional port "cache_control_if.dwait[0]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dwait"
Warning (10665): Bidirectional port "cache_control_if.iload[0][31]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[31]"
Warning (10665): Bidirectional port "cache_control_if.iload[0][30]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[30]"
Warning (10665): Bidirectional port "cache_control_if.iload[0][29]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[29]"
Warning (10665): Bidirectional port "cache_control_if.iload[0][28]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[28]"
Warning (10665): Bidirectional port "cache_control_if.iload[0][27]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[27]"
Warning (10665): Bidirectional port "cache_control_if.iload[0][26]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[26]"
Warning (10665): Bidirectional port "cache_control_if.iload[0][25]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[25]"
Warning (10665): Bidirectional port "cache_control_if.iload[0][24]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[24]"
Warning (10665): Bidirectional port "cache_control_if.iload[0][23]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[23]"
Warning (10665): Bidirectional port "cache_control_if.iload[0][22]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[22]"
Warning (10665): Bidirectional port "cache_control_if.iload[0][21]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[21]"
Warning (10665): Bidirectional port "cache_control_if.iload[0][20]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[20]"
Warning (10665): Bidirectional port "cache_control_if.iload[0][19]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[19]"
Warning (10665): Bidirectional port "cache_control_if.iload[0][18]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[18]"
Warning (10665): Bidirectional port "cache_control_if.iload[0][17]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[17]"
Warning (10665): Bidirectional port "cache_control_if.iload[0][16]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[16]"
Warning (10665): Bidirectional port "cache_control_if.iload[0][15]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[15]"
Warning (10665): Bidirectional port "cache_control_if.iload[0][14]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[14]"
Warning (10665): Bidirectional port "cache_control_if.iload[0][13]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[13]"
Warning (10665): Bidirectional port "cache_control_if.iload[0][12]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[12]"
Warning (10665): Bidirectional port "cache_control_if.iload[0][11]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[11]"
Warning (10665): Bidirectional port "cache_control_if.iload[0][10]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[10]"
Warning (10665): Bidirectional port "cache_control_if.iload[0][9]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[9]"
Warning (10665): Bidirectional port "cache_control_if.iload[0][8]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[8]"
Warning (10665): Bidirectional port "cache_control_if.iload[0][7]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[7]"
Warning (10665): Bidirectional port "cache_control_if.iload[0][6]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[6]"
Warning (10665): Bidirectional port "cache_control_if.iload[0][5]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[5]"
Warning (10665): Bidirectional port "cache_control_if.iload[0][4]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[4]"
Warning (10665): Bidirectional port "cache_control_if.iload[0][3]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[3]"
Warning (10665): Bidirectional port "cache_control_if.iload[0][2]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[2]"
Warning (10665): Bidirectional port "cache_control_if.iload[0][1]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[1]"
Warning (10665): Bidirectional port "cache_control_if.iload[0][0]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[0]"
Warning (10665): Bidirectional port "cache_control_if.dload[0][31]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[31]"
Warning (10665): Bidirectional port "cache_control_if.dload[0][30]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[30]"
Warning (10665): Bidirectional port "cache_control_if.dload[0][29]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[29]"
Warning (10665): Bidirectional port "cache_control_if.dload[0][28]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[28]"
Warning (10665): Bidirectional port "cache_control_if.dload[0][27]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[27]"
Warning (10665): Bidirectional port "cache_control_if.dload[0][26]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[26]"
Warning (10665): Bidirectional port "cache_control_if.dload[0][25]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[25]"
Warning (10665): Bidirectional port "cache_control_if.dload[0][24]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[24]"
Warning (10665): Bidirectional port "cache_control_if.dload[0][23]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[23]"
Warning (10665): Bidirectional port "cache_control_if.dload[0][22]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[22]"
Warning (10665): Bidirectional port "cache_control_if.dload[0][21]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[21]"
Warning (10665): Bidirectional port "cache_control_if.dload[0][20]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[20]"
Warning (10665): Bidirectional port "cache_control_if.dload[0][19]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[19]"
Warning (10665): Bidirectional port "cache_control_if.dload[0][18]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[18]"
Warning (10665): Bidirectional port "cache_control_if.dload[0][17]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[17]"
Warning (10665): Bidirectional port "cache_control_if.dload[0][16]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[16]"
Warning (10665): Bidirectional port "cache_control_if.dload[0][15]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[15]"
Warning (10665): Bidirectional port "cache_control_if.dload[0][14]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[14]"
Warning (10665): Bidirectional port "cache_control_if.dload[0][13]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[13]"
Warning (10665): Bidirectional port "cache_control_if.dload[0][12]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[12]"
Warning (10665): Bidirectional port "cache_control_if.dload[0][11]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[11]"
Warning (10665): Bidirectional port "cache_control_if.dload[0][10]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[10]"
Warning (10665): Bidirectional port "cache_control_if.dload[0][9]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[9]"
Warning (10665): Bidirectional port "cache_control_if.dload[0][8]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[8]"
Warning (10665): Bidirectional port "cache_control_if.dload[0][7]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[7]"
Warning (10665): Bidirectional port "cache_control_if.dload[0][6]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[6]"
Warning (10665): Bidirectional port "cache_control_if.dload[0][5]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[5]"
Warning (10665): Bidirectional port "cache_control_if.dload[0][4]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[4]"
Warning (10665): Bidirectional port "cache_control_if.dload[0][3]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[3]"
Warning (10665): Bidirectional port "cache_control_if.dload[0][2]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[2]"
Warning (10665): Bidirectional port "cache_control_if.dload[0][1]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[1]"
Warning (10665): Bidirectional port "cache_control_if.dload[0][0]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[0]"
Warning (10665): Bidirectional port "cache_control_if.ccwait[0]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccwait"
Warning (10665): Bidirectional port "cache_control_if.ccinv[0]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccinv"
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][31]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[31]"
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][30]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[30]"
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][29]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[29]"
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][28]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[28]"
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][27]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[27]"
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][26]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[26]"
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][25]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[25]"
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][24]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[24]"
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][23]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[23]"
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][22]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[22]"
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][21]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[21]"
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][20]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[20]"
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][19]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[19]"
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][18]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[18]"
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][17]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[17]"
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][16]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[16]"
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][15]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[15]"
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][14]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[14]"
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][13]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[13]"
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][12]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[12]"
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][11]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[11]"
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][10]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[10]"
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][9]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[9]"
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][8]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[8]"
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][7]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[7]"
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][6]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[6]"
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][5]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[5]"
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][4]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[4]"
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][3]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[3]"
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][2]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[2]"
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][1]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[1]"
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][0]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[0]"
Info (12128): Elaborating entity "datapath" for hierarchy "pipeline:CPU|datapath:DP"
Warning (10036): Verilog HDL or VHDL warning at datapath.sv(253): object "WBhalt" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at datapath.sv(70): object "ID_r_type" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at datapath.sv(71): object "ID_i_type" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at datapath.sv(72): object "ID_j_type" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at datapath.sv(78): object "EX_r_type" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at datapath.sv(79): object "EX_i_type" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at datapath.sv(80): object "EX_j_type" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at datapath.sv(87): object "MEM_r_type" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at datapath.sv(88): object "MEM_i_type" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at datapath.sv(89): object "MEM_j_type" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at datapath.sv(91): object "MEMimemREN" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at datapath.sv(94): object "WB_r_type" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at datapath.sv(95): object "WB_i_type" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at datapath.sv(96): object "WB_j_type" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at datapath.sv(98): object "WBdhit" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at datapath.sv(98): object "WBihit" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at datapath.sv(142): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at datapath.sv(222): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at datapath.sv(274): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at datapath.sv(347): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at datapath.sv(349): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at datapath.sv(376): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at datapath.sv(464): truncated value with size 32 to match size of target (1)
Warning (10034): Output port "dpif.datomic" at datapath.sv(23) has no driver
Info (12128): Elaborating entity "control_unit_if" for hierarchy "pipeline:CPU|datapath:DP|control_unit_if:cuif"
Warning (12158): Entity "control_unit_if" contains only dangling pins
Info (12128): Elaborating entity "program_counter_if" for hierarchy "pipeline:CPU|datapath:DP|program_counter_if:pcif"
Warning (12158): Entity "program_counter_if" contains only dangling pins
Info (12128): Elaborating entity "alu_if" for hierarchy "pipeline:CPU|datapath:DP|alu_if:aif"
Warning (12158): Entity "alu_if" contains only dangling pins
Info (12128): Elaborating entity "register_file_if" for hierarchy "pipeline:CPU|datapath:DP|register_file_if:rfif"
Warning (12158): Entity "register_file_if" contains only dangling pins
Info (12128): Elaborating entity "request_unit_if" for hierarchy "pipeline:CPU|datapath:DP|request_unit_if:ruif"
Warning (12158): Entity "request_unit_if" contains only dangling pins
Info (12128): Elaborating entity "if_id_if" for hierarchy "pipeline:CPU|datapath:DP|if_id_if:iiif"
Warning (12158): Entity "if_id_if" contains only dangling pins
Info (12128): Elaborating entity "id_ex_if" for hierarchy "pipeline:CPU|datapath:DP|id_ex_if:ieif"
Warning (12158): Entity "id_ex_if" contains only dangling pins
Info (12128): Elaborating entity "ex_mem_if" for hierarchy "pipeline:CPU|datapath:DP|ex_mem_if:emif"
Warning (12158): Entity "ex_mem_if" contains only dangling pins
Info (12128): Elaborating entity "mem_wb_if" for hierarchy "pipeline:CPU|datapath:DP|mem_wb_if:mwif"
Warning (12158): Entity "mem_wb_if" contains only dangling pins
Info (12128): Elaborating entity "hazard_unit_if" for hierarchy "pipeline:CPU|datapath:DP|hazard_unit_if:huif"
Warning (12158): Entity "hazard_unit_if" contains only dangling pins
Info (12128): Elaborating entity "forward_unit_if" for hierarchy "pipeline:CPU|datapath:DP|forward_unit_if:fuif"
Warning (12158): Entity "forward_unit_if" contains only dangling pins
Info (12128): Elaborating entity "control_unit" for hierarchy "pipeline:CPU|datapath:DP|control_unit:CU"
Warning (10270): Verilog HDL Case Statement warning at control_unit.sv(62): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at control_unit.sv(146): incomplete case statement has no default case item
Info (12128): Elaborating entity "program_counter" for hierarchy "pipeline:CPU|datapath:DP|program_counter:PC"
Info (12128): Elaborating entity "alu" for hierarchy "pipeline:CPU|datapath:DP|alu:ALU"
Info (12128): Elaborating entity "register_file" for hierarchy "pipeline:CPU|datapath:DP|register_file:REGF"
Info (12128): Elaborating entity "request_unit" for hierarchy "pipeline:CPU|datapath:DP|request_unit:RU"
Info (12128): Elaborating entity "if_id" for hierarchy "pipeline:CPU|datapath:DP|if_id:II"
Info (12128): Elaborating entity "id_ex" for hierarchy "pipeline:CPU|datapath:DP|id_ex:IE"
Info (12128): Elaborating entity "ex_mem" for hierarchy "pipeline:CPU|datapath:DP|ex_mem:EM"
Info (12128): Elaborating entity "mem_wb" for hierarchy "pipeline:CPU|datapath:DP|mem_wb:MW"
Info (12128): Elaborating entity "hazard_unit" for hierarchy "pipeline:CPU|datapath:DP|hazard_unit:HU"
Warning (10034): Output port "huif.IFdopause" at hazard_unit.sv(12) has no driver
Info (12128): Elaborating entity "forward_unit" for hierarchy "pipeline:CPU|datapath:DP|forward_unit:FU"
Info (12128): Elaborating entity "caches" for hierarchy "pipeline:CPU|caches:CM"
Info (12128): Elaborating entity "icache" for hierarchy "pipeline:CPU|caches:CM|icache:ICACHE"
Warning (10230): Verilog HDL assignment warning at icache.sv(27): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at icache.sv(34): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "dcache" for hierarchy "pipeline:CPU|caches:CM|dcache:DCACHE"
Warning (10230): Verilog HDL assignment warning at dcache.sv(362): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at dcache.sv(372): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at dcache.sv(380): truncated value with size 32 to match size of target (5)
Warning (10034): Output port "cif.ccwrite" at dcache.sv(16) has no driver
Warning (10034): Output port "cif.cctrans" at dcache.sv(16) has no driver
Info (12128): Elaborating entity "memory_control" for hierarchy "pipeline:CPU|memory_control:CC"
Warning (10034): Output port "ccif.ccwait[0]" at memory_control.sv(18) has no driver
Warning (10034): Output port "ccif.ccinv[0]" at memory_control.sv(18) has no driver
Warning (10034): Output port "ccif.ccsnoopaddr[0]" at memory_control.sv(18) has no driver
Info (12128): Elaborating entity "ram" for hierarchy "ram:RAM"
Warning (10230): Verilog HDL assignment warning at ram.sv(66): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ram.sv(89): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram:RAM|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ram:RAM|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ram:RAM|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "meminit.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_99f1.tdf
    Info (12023): Found entity 1: altsyncram_99f1
Info (12128): Elaborating entity "altsyncram_99f1" for hierarchy "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fta2.tdf
    Info (12023): Found entity 1: altsyncram_fta2
Info (12128): Elaborating entity "altsyncram_fta2" for hierarchy "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1"
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (42) in the Memory Initialization File "/home/ecegrid/a/mg280/ece437/processors/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf
    Info (12023): Found entity 1: decode_jsa
Info (12128): Elaborating entity "decode_jsa" for hierarchy "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|decode_jsa:decode4"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf
    Info (12023): Found entity 1: decode_c8a
Info (12128): Elaborating entity "decode_c8a" for hierarchy "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|decode_c8a:rden_decode_a"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_gob.tdf
    Info (12023): Found entity 1: mux_gob
Info (12128): Elaborating entity "mux_gob" for hierarchy "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|mux_gob:mux6"
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1380011264"
    Info (12134): Parameter "NUMWORDS" = "16384"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "14"
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr"
Warning (12161): Node "pipeline:CPU|datapath:DP|program_counter_if:pcif|program_counter_if.IFdopause" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "pipeline:CPU|datapath:DP|request_unit_if:ruif|request_unit_if.ihit" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "pipeline:CPU|datapath:DP|request_unit_if:ruif|request_unit_if.dhit" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "pipeline:CPU|datapath:DP|request_unit_if:ruif|request_unit_if.dWEN" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "pipeline:CPU|datapath:DP|request_unit_if:ruif|request_unit_if.dREN" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "pipeline:CPU|datapath:DP|if_id_if:iiif|if_id_if.ifid_ip_dopause" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "pipeline:CPU|datapath:DP|hazard_unit_if:huif|hazard_unit_if.dhit" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "pipeline:CPU|datapath:DP|forward_unit_if:fuif|forward_unit_if.WBlui[4]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "pipeline:CPU|datapath:DP|forward_unit_if:fuif|forward_unit_if.WBlui[3]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "pipeline:CPU|datapath:DP|forward_unit_if:fuif|forward_unit_if.WBlui[2]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "pipeline:CPU|datapath:DP|forward_unit_if:fuif|forward_unit_if.WBlui[1]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "pipeline:CPU|datapath:DP|forward_unit_if:fuif|forward_unit_if.WBlui[0]" is stuck at GND because node is in wire loop and does not have a source
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 10345 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 72 input pins
    Info (21059): Implemented 34 output pins
    Info (21061): Implemented 10174 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 271 warnings
    Info: Peak virtual memory: 895 megabytes
    Info: Processing ended: Mon Mar 19 19:47:47 2018
    Info: Elapsed time: 00:00:29
    Info: Total CPU time (on all processors): 00:00:22
Info: *******************************************************************
Info: Running Quartus II 64-Bit Fitter
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Mon Mar 19 19:47:48 2018
Info: Command: quartus_fit system -c system
Info: qfit2_default_script.tcl version: #1
Info: Project  = system
Info: Revision = system
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (119006): Selected device EP4CE115F29C8 for design "system"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE40F29C8 is compatible
    Info (176445): Device EP4CE30F29C8 is compatible
    Info (176445): Device EP4CE55F29C8 is compatible
    Info (176445): Device EP4CE75F29C8 is compatible
Info (169124): Fitter converted 4 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location P3
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location N7
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 102 pins of 102 total pins
    Info (169086): Pin syif.halt not assigned to an exact location on the device
    Info (169086): Pin syif.load[0] not assigned to an exact location on the device
    Info (169086): Pin syif.load[1] not assigned to an exact location on the device
    Info (169086): Pin syif.load[2] not assigned to an exact location on the device
    Info (169086): Pin syif.load[3] not assigned to an exact location on the device
    Info (169086): Pin syif.load[4] not assigned to an exact location on the device
    Info (169086): Pin syif.load[5] not assigned to an exact location on the device
    Info (169086): Pin syif.load[6] not assigned to an exact location on the device
    Info (169086): Pin syif.load[7] not assigned to an exact location on the device
    Info (169086): Pin syif.load[8] not assigned to an exact location on the device
    Info (169086): Pin syif.load[9] not assigned to an exact location on the device
    Info (169086): Pin syif.load[10] not assigned to an exact location on the device
    Info (169086): Pin syif.load[11] not assigned to an exact location on the device
    Info (169086): Pin syif.load[12] not assigned to an exact location on the device
    Info (169086): Pin syif.load[13] not assigned to an exact location on the device
    Info (169086): Pin syif.load[14] not assigned to an exact location on the device
    Info (169086): Pin syif.load[15] not assigned to an exact location on the device
    Info (169086): Pin syif.load[16] not assigned to an exact location on the device
    Info (169086): Pin syif.load[17] not assigned to an exact location on the device
    Info (169086): Pin syif.load[18] not assigned to an exact location on the device
    Info (169086): Pin syif.load[19] not assigned to an exact location on the device
    Info (169086): Pin syif.load[20] not assigned to an exact location on the device
    Info (169086): Pin syif.load[21] not assigned to an exact location on the device
    Info (169086): Pin syif.load[22] not assigned to an exact location on the device
    Info (169086): Pin syif.load[23] not assigned to an exact location on the device
    Info (169086): Pin syif.load[24] not assigned to an exact location on the device
    Info (169086): Pin syif.load[25] not assigned to an exact location on the device
    Info (169086): Pin syif.load[26] not assigned to an exact location on the device
    Info (169086): Pin syif.load[27] not assigned to an exact location on the device
    Info (169086): Pin syif.load[28] not assigned to an exact location on the device
    Info (169086): Pin syif.load[29] not assigned to an exact location on the device
    Info (169086): Pin syif.load[30] not assigned to an exact location on the device
    Info (169086): Pin syif.load[31] not assigned to an exact location on the device
    Info (169086): Pin syif.tbCTRL not assigned to an exact location on the device
    Info (169086): Pin syif.addr[1] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[0] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[3] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[2] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[5] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[4] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[7] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[6] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[9] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[8] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[11] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[10] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[13] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[12] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[15] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[14] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[17] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[16] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[19] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[18] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[21] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[20] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[23] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[22] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[25] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[24] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[27] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[26] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[29] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[28] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[31] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[30] not assigned to an exact location on the device
    Info (169086): Pin syif.WEN not assigned to an exact location on the device
    Info (169086): Pin syif.REN not assigned to an exact location on the device
    Info (169086): Pin nRST not assigned to an exact location on the device
    Info (169086): Pin CLK not assigned to an exact location on the device
    Info (169086): Pin syif.store[0] not assigned to an exact location on the device
    Info (169086): Pin syif.store[1] not assigned to an exact location on the device
    Info (169086): Pin syif.store[2] not assigned to an exact location on the device
    Info (169086): Pin syif.store[3] not assigned to an exact location on the device
    Info (169086): Pin syif.store[4] not assigned to an exact location on the device
    Info (169086): Pin syif.store[5] not assigned to an exact location on the device
    Info (169086): Pin syif.store[6] not assigned to an exact location on the device
    Info (169086): Pin syif.store[7] not assigned to an exact location on the device
    Info (169086): Pin syif.store[8] not assigned to an exact location on the device
    Info (169086): Pin syif.store[9] not assigned to an exact location on the device
    Info (169086): Pin syif.store[10] not assigned to an exact location on the device
    Info (169086): Pin syif.store[11] not assigned to an exact location on the device
    Info (169086): Pin syif.store[12] not assigned to an exact location on the device
    Info (169086): Pin syif.store[13] not assigned to an exact location on the device
    Info (169086): Pin syif.store[14] not assigned to an exact location on the device
    Info (169086): Pin syif.store[15] not assigned to an exact location on the device
    Info (169086): Pin syif.store[16] not assigned to an exact location on the device
    Info (169086): Pin syif.store[17] not assigned to an exact location on the device
    Info (169086): Pin syif.store[18] not assigned to an exact location on the device
    Info (169086): Pin syif.store[19] not assigned to an exact location on the device
    Info (169086): Pin syif.store[20] not assigned to an exact location on the device
    Info (169086): Pin syif.store[21] not assigned to an exact location on the device
    Info (169086): Pin syif.store[22] not assigned to an exact location on the device
    Info (169086): Pin syif.store[23] not assigned to an exact location on the device
    Info (169086): Pin syif.store[24] not assigned to an exact location on the device
    Info (169086): Pin syif.store[25] not assigned to an exact location on the device
    Info (169086): Pin syif.store[26] not assigned to an exact location on the device
    Info (169086): Pin syif.store[27] not assigned to an exact location on the device
    Info (169086): Pin syif.store[28] not assigned to an exact location on the device
    Info (169086): Pin syif.store[29] not assigned to an exact location on the device
    Info (169086): Pin syif.store[30] not assigned to an exact location on the device
    Info (169086): Pin syif.store[31] not assigned to an exact location on the device
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'system.sdc'
Warning (332174): Ignored filter at system.sdc(2): CLOCK_50 could not be matched with a port
Warning (332049): Ignored create_clock at system.sdc(2): Argument <targets> is an empty collection
    Info (332050): create_clock -name CLK_50 [get_ports {CLOCK_50}] -period 100MHz
Warning (332174): Ignored filter at system.sdc(4): system:SYS|CPUCLK|q could not be matched with a pin
Warning (332049): Ignored create_generated_clock at system.sdc(4): Argument <targets> is an empty collection
    Info (332050): create_generated_clock -divide_by 2 -source [get_ports CLOCK_50] -name CPUCLK [get_pins system:SYS|CPUCLK|q]
Warning (332049): Ignored create_generated_clock at system.sdc(4): Argument -source is an empty collection
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From CLK (Rise) to CLK (Rise) (setup and hold)
    Critical Warning (332169): From CPUCLK (Rise) to CLK (Rise) (setup and hold)
    Critical Warning (332169): From CPUCLK (Fall) to CLK (Rise) (setup and hold)
    Critical Warning (332169): From CLK (Rise) to CPUCLK (Rise) (setup and hold)
    Critical Warning (332169): From CPUCLK (Rise) to CPUCLK (Rise) (setup and hold)
    Critical Warning (332169): From CPUCLK (Fall) to CPUCLK (Rise) (setup and hold)
    Critical Warning (332169): From CPUCLK (Rise) to CPUCLK (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 3 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
    Info (332111):   10.000          CLK
    Info (332111):   20.000       CPUCLK
Info (176353): Automatically promoted node CLK~input (placed in PIN J1 (CLK1, DIFFCLK_0n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node CPUCLK 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node CPUCLK~0
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node nRST~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node ram:RAM|always1~0
        Info (176357): Destination node pipeline:CPU|datapath:DP|id_ex:IE|idex_if.idex_op_ALUOP[3]~2
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "*" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 1 registers into blocks of type I/O Output Buffer
    Extra Info (176220): Created 1 register duplicates
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 100 (unused VREF, 2.5V VCCIO, 67 input, 33 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 9 total pin(s) used --  51 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available
Warning (15709): Ignored I/O standard assignments to the following nodes
    Warning (15710): Ignored I/O standard assignment to node "AUD_ADCDAT"
    Warning (15710): Ignored I/O standard assignment to node "AUD_ADCLRCK"
    Warning (15710): Ignored I/O standard assignment to node "AUD_BCLK"
    Warning (15710): Ignored I/O standard assignment to node "AUD_DACDAT"
    Warning (15710): Ignored I/O standard assignment to node "AUD_DACLRCK"
    Warning (15710): Ignored I/O standard assignment to node "AUD_XCK"
    Warning (15710): Ignored I/O standard assignment to node "CLOCK2_50"
    Warning (15710): Ignored I/O standard assignment to node "CLOCK3_50"
    Warning (15710): Ignored I/O standard assignment to node "CLOCK_50"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_ADDR[0]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_ADDR[10]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_ADDR[11]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_ADDR[12]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_ADDR[1]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_ADDR[2]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_ADDR[3]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_ADDR[4]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_ADDR[5]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_ADDR[6]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_ADDR[7]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_ADDR[8]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_ADDR[9]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_BA[0]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_BA[1]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_CAS_N"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_CKE"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_CLK"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_CS_N"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQM[0]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQM[1]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQM[2]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQM[3]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[0]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[10]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[11]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[12]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[13]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[14]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[15]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[16]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[17]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[18]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[19]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[1]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[20]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[21]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[22]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[23]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[24]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[25]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[26]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[27]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[28]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[29]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[2]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[30]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[31]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[3]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[4]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[5]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[6]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[7]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[8]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[9]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_RAS_N"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_WE_N"
    Warning (15710): Ignored I/O standard assignment to node "EEP_I2C_SCLK"
    Warning (15710): Ignored I/O standard assignment to node "EEP_I2C_SDAT"
    Warning (15710): Ignored I/O standard assignment to node "ENET0_GTX_CLK"
    Warning (15710): Ignored I/O standard assignment to node "ENET0_INT_N"
    Warning (15710): Ignored I/O standard assignment to node "ENET0_LINK100"
    Warning (15710): Ignored I/O standard assignment to node "ENET0_MDC"
    Warning (15710): Ignored I/O standard assignment to node "ENET0_MDIO"
    Warning (15710): Ignored I/O standard assignment to node "ENET0_RESET_N"
    Warning (15710): Ignored I/O standard assignment to node "ENET0_RX_CLK"
    Warning (15710): Ignored I/O standard assignment to node "ENET0_RX_COL"
    Warning (15710): Ignored I/O standard assignment to node "ENET0_RX_CRS"
    Warning (15710): Ignored I/O standard assignment to node "ENET0_RX_DATA[0]"
    Warning (15710): Ignored I/O standard assignment to node "ENET0_RX_DATA[1]"
    Warning (15710): Ignored I/O standard assignment to node "ENET0_RX_DATA[2]"
    Warning (15710): Ignored I/O standard assignment to node "ENET0_RX_DATA[3]"
    Warning (15710): Ignored I/O standard assignment to node "ENET0_RX_DV"
    Warning (15710): Ignored I/O standard assignment to node "ENET0_RX_ER"
    Warning (15710): Ignored I/O standard assignment to node "ENET0_TX_CLK"
    Warning (15710): Ignored I/O standard assignment to node "ENET0_TX_DATA[0]"
    Warning (15710): Ignored I/O standard assignment to node "ENET0_TX_DATA[1]"
    Warning (15710): Ignored I/O standard assignment to node "ENET0_TX_DATA[2]"
    Warning (15710): Ignored I/O standard assignment to node "ENET0_TX_DATA[3]"
    Warning (15710): Ignored I/O standard assignment to node "ENET0_TX_EN"
    Warning (15710): Ignored I/O standard assignment to node "ENET0_TX_ER"
    Warning (15710): Ignored I/O standard assignment to node "ENET1_GTX_CLK"
    Warning (15710): Ignored I/O standard assignment to node "ENET1_INT_N"
    Warning (15710): Ignored I/O standard assignment to node "ENET1_LINK100"
    Warning (15710): Ignored I/O standard assignment to node "ENET1_MDC"
    Warning (15710): Ignored I/O standard assignment to node "ENET1_MDIO"
    Warning (15710): Ignored I/O standard assignment to node "ENET1_RESET_N"
    Warning (15710): Ignored I/O standard assignment to node "ENET1_RX_CLK"
    Warning (15710): Ignored I/O standard assignment to node "ENET1_RX_COL"
    Warning (15710): Ignored I/O standard assignment to node "ENET1_RX_CRS"
    Warning (15710): Ignored I/O standard assignment to node "ENET1_RX_DATA[0]"
    Warning (15710): Ignored I/O standard assignment to node "ENET1_RX_DATA[1]"
    Warning (15710): Ignored I/O standard assignment to node "ENET1_RX_DATA[2]"
    Warning (15710): Ignored I/O standard assignment to node "ENET1_RX_DATA[3]"
    Warning (15710): Ignored I/O standard assignment to node "ENET1_RX_DV"
    Warning (15710): Ignored I/O standard assignment to node "ENET1_RX_ER"
    Warning (15710): Ignored I/O standard assignment to node "ENET1_TX_CLK"
    Warning (15710): Ignored I/O standard assignment to node "ENET1_TX_DATA[0]"
    Warning (15710): Ignored I/O standard assignment to node "ENET1_TX_DATA[1]"
    Warning (15710): Ignored I/O standard assignment to node "ENET1_TX_DATA[2]"
    Warning (15710): Ignored I/O standard assignment to node "ENET1_TX_DATA[3]"
    Warning (15710): Ignored I/O standard assignment to node "ENET1_TX_EN"
    Warning (15710): Ignored I/O standard assignment to node "ENET1_TX_ER"
    Warning (15710): Ignored I/O standard assignment to node "ENETCLK_25"
    Warning (15710): Ignored I/O standard assignment to node "EXT_IO[0]"
    Warning (15710): Ignored I/O standard assignment to node "EXT_IO[1]"
    Warning (15710): Ignored I/O standard assignment to node "EXT_IO[2]"
    Warning (15710): Ignored I/O standard assignment to node "EXT_IO[3]"
    Warning (15710): Ignored I/O standard assignment to node "EXT_IO[4]"
    Warning (15710): Ignored I/O standard assignment to node "EXT_IO[5]"
    Warning (15710): Ignored I/O standard assignment to node "EXT_IO[6]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[0]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[10]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[11]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[12]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[13]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[14]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[15]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[16]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[17]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[18]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[19]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[1]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[20]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[21]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[22]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[2]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[3]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[4]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[5]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[6]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[7]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[8]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[9]"
    Warning (15710): Ignored I/O standard assignment to node "FL_CE_N"
    Warning (15710): Ignored I/O standard assignment to node "FL_DQ[0]"
    Warning (15710): Ignored I/O standard assignment to node "FL_DQ[1]"
    Warning (15710): Ignored I/O standard assignment to node "FL_DQ[2]"
    Warning (15710): Ignored I/O standard assignment to node "FL_DQ[3]"
    Warning (15710): Ignored I/O standard assignment to node "FL_DQ[4]"
    Warning (15710): Ignored I/O standard assignment to node "FL_DQ[5]"
    Warning (15710): Ignored I/O standard assignment to node "FL_DQ[6]"
    Warning (15710): Ignored I/O standard assignment to node "FL_DQ[7]"
    Warning (15710): Ignored I/O standard assignment to node "FL_OE_N"
    Warning (15710): Ignored I/O standard assignment to node "FL_RESET_N"
    Warning (15710): Ignored I/O standard assignment to node "FL_RY"
    Warning (15710): Ignored I/O standard assignment to node "FL_WE_N"
    Warning (15710): Ignored I/O standard assignment to node "FL_WP_N"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[0]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[10]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[11]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[12]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[13]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[14]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[15]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[16]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[17]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[18]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[19]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[1]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[20]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[21]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[22]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[23]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[24]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[25]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[26]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[27]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[28]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[29]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[2]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[30]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[31]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[32]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[33]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[34]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[35]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[3]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[4]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[5]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[6]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[7]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[8]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[9]"
    Warning (15710): Ignored I/O standard assignment to node "HEX0[0]"
    Warning (15710): Ignored I/O standard assignment to node "HEX0[1]"
    Warning (15710): Ignored I/O standard assignment to node "HEX0[2]"
    Warning (15710): Ignored I/O standard assignment to node "HEX0[3]"
    Warning (15710): Ignored I/O standard assignment to node "HEX0[4]"
    Warning (15710): Ignored I/O standard assignment to node "HEX0[5]"
    Warning (15710): Ignored I/O standard assignment to node "HEX0[6]"
    Warning (15710): Ignored I/O standard assignment to node "HEX1[0]"
    Warning (15710): Ignored I/O standard assignment to node "HEX1[1]"
    Warning (15710): Ignored I/O standard assignment to node "HEX1[2]"
    Warning (15710): Ignored I/O standard assignment to node "HEX1[3]"
    Warning (15710): Ignored I/O standard assignment to node "HEX1[4]"
    Warning (15710): Ignored I/O standard assignment to node "HEX1[5]"
    Warning (15710): Ignored I/O standard assignment to node "HEX1[6]"
    Warning (15710): Ignored I/O standard assignment to node "HEX2[0]"
    Warning (15710): Ignored I/O standard assignment to node "HEX2[1]"
    Warning (15710): Ignored I/O standard assignment to node "HEX2[2]"
    Warning (15710): Ignored I/O standard assignment to node "HEX2[3]"
    Warning (15710): Ignored I/O standard assignment to node "HEX2[4]"
    Warning (15710): Ignored I/O standard assignment to node "HEX2[5]"
    Warning (15710): Ignored I/O standard assignment to node "HEX2[6]"
    Warning (15710): Ignored I/O standard assignment to node "HEX3[0]"
    Warning (15710): Ignored I/O standard assignment to node "HEX3[1]"
    Warning (15710): Ignored I/O standard assignment to node "HEX3[2]"
    Warning (15710): Ignored I/O standard assignment to node "HEX3[3]"
    Warning (15710): Ignored I/O standard assignment to node "HEX3[4]"
    Warning (15710): Ignored I/O standard assignment to node "HEX3[5]"
    Warning (15710): Ignored I/O standard assignment to node "HEX3[6]"
    Warning (15710): Ignored I/O standard assignment to node "HEX4[0]"
    Warning (15710): Ignored I/O standard assignment to node "HEX4[1]"
    Warning (15710): Ignored I/O standard assignment to node "HEX4[2]"
    Warning (15710): Ignored I/O standard assignment to node "HEX4[3]"
    Warning (15710): Ignored I/O standard assignment to node "HEX4[4]"
    Warning (15710): Ignored I/O standard assignment to node "HEX4[5]"
    Warning (15710): Ignored I/O standard assignment to node "HEX4[6]"
    Warning (15710): Ignored I/O standard assignment to node "HEX5[0]"
    Warning (15710): Ignored I/O standard assignment to node "HEX5[1]"
    Warning (15710): Ignored I/O standard assignment to node "HEX5[2]"
    Warning (15710): Ignored I/O standard assignment to node "HEX5[3]"
    Warning (15710): Ignored I/O standard assignment to node "HEX5[4]"
    Warning (15710): Ignored I/O standard assignment to node "HEX5[5]"
    Warning (15710): Ignored I/O standard assignment to node "HEX5[6]"
    Warning (15710): Ignored I/O standard assignment to node "HEX6[0]"
    Warning (15710): Ignored I/O standard assignment to node "HEX6[1]"
    Warning (15710): Ignored I/O standard assignment to node "HEX6[2]"
    Warning (15710): Ignored I/O standard assignment to node "HEX6[3]"
    Warning (15710): Ignored I/O standard assignment to node "HEX6[4]"
    Warning (15710): Ignored I/O standard assignment to node "HEX6[5]"
    Warning (15710): Ignored I/O standard assignment to node "HEX6[6]"
    Warning (15710): Ignored I/O standard assignment to node "HEX7[0]"
    Warning (15710): Ignored I/O standard assignment to node "HEX7[1]"
    Warning (15710): Ignored I/O standard assignment to node "HEX7[2]"
    Warning (15710): Ignored I/O standard assignment to node "HEX7[3]"
    Warning (15710): Ignored I/O standard assignment to node "HEX7[4]"
    Warning (15710): Ignored I/O standard assignment to node "HEX7[5]"
    Warning (15710): Ignored I/O standard assignment to node "HEX7[6]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_CLKIN0"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_CLKIN_N1"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_CLKIN_N2"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_CLKIN_P1"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_CLKIN_P2"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_CLKOUT0"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_CLKOUT_N1"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_CLKOUT_N2"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_CLKOUT_P1"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_CLKOUT_P2"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_D[0]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_D[1]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_D[2]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_D[3]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_N[0]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_N[10]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_N[11]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_N[12]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_N[13]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_N[14]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_N[15]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_N[16]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_N[1]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_N[2]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_N[3]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_N[4]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_N[5]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_N[6]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_N[7]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_N[8]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_N[9]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_P[0]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_P[10]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_P[11]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_P[12]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_P[13]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_P[14]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_P[15]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_P[16]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_P[1]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_P[2]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_P[3]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_P[4]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_P[5]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_P[6]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_P[7]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_P[8]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_P[9]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_N[0]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_N[10]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_N[11]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_N[12]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_N[13]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_N[14]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_N[15]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_N[16]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_N[1]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_N[2]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_N[3]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_N[4]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_N[5]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_N[6]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_N[7]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_N[8]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_N[9]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_P[0]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_P[10]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_P[11]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_P[12]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_P[13]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_P[14]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_P[15]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_P[16]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_P[1]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_P[2]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_P[3]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_P[4]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_P[5]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_P[6]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_P[7]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_P[8]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_P[9]"
    Warning (15710): Ignored I/O standard assignment to node "I2C_SCLK"
    Warning (15710): Ignored I/O standard assignment to node "I2C_SDAT"
    Warning (15710): Ignored I/O standard assignment to node "IRDA_RXD"
    Warning (15710): Ignored I/O standard assignment to node "KEY[0]"
    Warning (15710): Ignored I/O standard assignment to node "KEY[1]"
    Warning (15710): Ignored I/O standard assignment to node "KEY[2]"
    Warning (15710): Ignored I/O standard assignment to node "KEY[3]"
    Warning (15710): Ignored I/O standard assignment to node "LCD_BLON"
    Warning (15710): Ignored I/O standard assignment to node "LCD_DATA[0]"
    Warning (15710): Ignored I/O standard assignment to node "LCD_DATA[1]"
    Warning (15710): Ignored I/O standard assignment to node "LCD_DATA[2]"
    Warning (15710): Ignored I/O standard assignment to node "LCD_DATA[3]"
    Warning (15710): Ignored I/O standard assignment to node "LCD_DATA[4]"
    Warning (15710): Ignored I/O standard assignment to node "LCD_DATA[5]"
    Warning (15710): Ignored I/O standard assignment to node "LCD_DATA[6]"
    Warning (15710): Ignored I/O standard assignment to node "LCD_DATA[7]"
    Warning (15710): Ignored I/O standard assignment to node "LCD_EN"
    Warning (15710): Ignored I/O standard assignment to node "LCD_ON"
    Warning (15710): Ignored I/O standard assignment to node "LCD_RS"
    Warning (15710): Ignored I/O standard assignment to node "LCD_RW"
    Warning (15710): Ignored I/O standard assignment to node "LEDG[0]"
    Warning (15710): Ignored I/O standard assignment to node "LEDG[1]"
    Warning (15710): Ignored I/O standard assignment to node "LEDG[2]"
    Warning (15710): Ignored I/O standard assignment to node "LEDG[3]"
    Warning (15710): Ignored I/O standard assignment to node "LEDG[4]"
    Warning (15710): Ignored I/O standard assignment to node "LEDG[5]"
    Warning (15710): Ignored I/O standard assignment to node "LEDG[6]"
    Warning (15710): Ignored I/O standard assignment to node "LEDG[7]"
    Warning (15710): Ignored I/O standard assignment to node "LEDG[8]"
    Warning (15710): Ignored I/O standard assignment to node "LEDR[0]"
    Warning (15710): Ignored I/O standard assignment to node "LEDR[10]"
    Warning (15710): Ignored I/O standard assignment to node "LEDR[11]"
    Warning (15710): Ignored I/O standard assignment to node "LEDR[12]"
    Warning (15710): Ignored I/O standard assignment to node "LEDR[13]"
    Warning (15710): Ignored I/O standard assignment to node "LEDR[14]"
    Warning (15710): Ignored I/O standard assignment to node "LEDR[15]"
    Warning (15710): Ignored I/O standard assignment to node "LEDR[16]"
    Warning (15710): Ignored I/O standard assignment to node "LEDR[17]"
    Warning (15710): Ignored I/O standard assignment to node "LEDR[1]"
    Warning (15710): Ignored I/O standard assignment to node "LEDR[2]"
    Warning (15710): Ignored I/O standard assignment to node "LEDR[3]"
    Warning (15710): Ignored I/O standard assignment to node "LEDR[4]"
    Warning (15710): Ignored I/O standard assignment to node "LEDR[5]"
    Warning (15710): Ignored I/O standard assignment to node "LEDR[6]"
    Warning (15710): Ignored I/O standard assignment to node "LEDR[7]"
    Warning (15710): Ignored I/O standard assignment to node "LEDR[8]"
    Warning (15710): Ignored I/O standard assignment to node "LEDR[9]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_ADDR[0]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_ADDR[1]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_CS_N"
    Warning (15710): Ignored I/O standard assignment to node "OTG_DACK_N[0]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_DACK_N[1]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_DATA[0]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_DATA[10]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_DATA[11]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_DATA[12]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_DATA[13]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_DATA[14]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_DATA[15]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_DATA[1]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_DATA[2]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_DATA[3]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_DATA[4]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_DATA[5]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_DATA[6]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_DATA[7]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_DATA[8]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_DATA[9]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_DREQ[0]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_DREQ[1]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_FSPEED"
    Warning (15710): Ignored I/O standard assignment to node "OTG_INT[0]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_INT[1]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_LSPEED"
    Warning (15710): Ignored I/O standard assignment to node "OTG_OE_N"
    Warning (15710): Ignored I/O standard assignment to node "OTG_RST_N"
    Warning (15710): Ignored I/O standard assignment to node "OTG_WE_N"
    Warning (15710): Ignored I/O standard assignment to node "PS2_KBCLK"
    Warning (15710): Ignored I/O standard assignment to node "PS2_KBDAT"
    Warning (15710): Ignored I/O standard assignment to node "PS2_MSCLK"
    Warning (15710): Ignored I/O standard assignment to node "PS2_MSDAT"
    Warning (15710): Ignored I/O standard assignment to node "SD_CLK"
    Warning (15710): Ignored I/O standard assignment to node "SD_CMD"
    Warning (15710): Ignored I/O standard assignment to node "SD_DAT[0]"
    Warning (15710): Ignored I/O standard assignment to node "SD_DAT[1]"
    Warning (15710): Ignored I/O standard assignment to node "SD_DAT[2]"
    Warning (15710): Ignored I/O standard assignment to node "SD_DAT[3]"
    Warning (15710): Ignored I/O standard assignment to node "SD_WP_N"
    Warning (15710): Ignored I/O standard assignment to node "SMA_CLKIN"
    Warning (15710): Ignored I/O standard assignment to node "SMA_CLKOUT"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_ADDR[0]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_ADDR[10]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_ADDR[11]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_ADDR[12]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_ADDR[13]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_ADDR[14]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_ADDR[15]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_ADDR[16]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_ADDR[17]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_ADDR[18]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_ADDR[19]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_ADDR[1]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_ADDR[2]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_ADDR[3]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_ADDR[4]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_ADDR[5]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_ADDR[6]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_ADDR[7]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_ADDR[8]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_ADDR[9]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_CE_N"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_DQ[0]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_DQ[10]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_DQ[11]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_DQ[12]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_DQ[13]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_DQ[14]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_DQ[15]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_DQ[1]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_DQ[2]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_DQ[3]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_DQ[4]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_DQ[5]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_DQ[6]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_DQ[7]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_DQ[8]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_DQ[9]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_LB_N"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_OE_N"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_UB_N"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_WE_N"
    Warning (15710): Ignored I/O standard assignment to node "SW[0]"
    Warning (15710): Ignored I/O standard assignment to node "SW[10]"
    Warning (15710): Ignored I/O standard assignment to node "SW[11]"
    Warning (15710): Ignored I/O standard assignment to node "SW[12]"
    Warning (15710): Ignored I/O standard assignment to node "SW[13]"
    Warning (15710): Ignored I/O standard assignment to node "SW[14]"
    Warning (15710): Ignored I/O standard assignment to node "SW[15]"
    Warning (15710): Ignored I/O standard assignment to node "SW[16]"
    Warning (15710): Ignored I/O standard assignment to node "SW[17]"
    Warning (15710): Ignored I/O standard assignment to node "SW[1]"
    Warning (15710): Ignored I/O standard assignment to node "SW[2]"
    Warning (15710): Ignored I/O standard assignment to node "SW[3]"
    Warning (15710): Ignored I/O standard assignment to node "SW[4]"
    Warning (15710): Ignored I/O standard assignment to node "SW[5]"
    Warning (15710): Ignored I/O standard assignment to node "SW[6]"
    Warning (15710): Ignored I/O standard assignment to node "SW[7]"
    Warning (15710): Ignored I/O standard assignment to node "SW[8]"
    Warning (15710): Ignored I/O standard assignment to node "SW[9]"
    Warning (15710): Ignored I/O standard assignment to node "TD_CLK27"
    Warning (15710): Ignored I/O standard assignment to node "TD_DATA[0]"
    Warning (15710): Ignored I/O standard assignment to node "TD_DATA[1]"
    Warning (15710): Ignored I/O standard assignment to node "TD_DATA[2]"
    Warning (15710): Ignored I/O standard assignment to node "TD_DATA[3]"
    Warning (15710): Ignored I/O standard assignment to node "TD_DATA[4]"
    Warning (15710): Ignored I/O standard assignment to node "TD_DATA[5]"
    Warning (15710): Ignored I/O standard assignment to node "TD_DATA[6]"
    Warning (15710): Ignored I/O standard assignment to node "TD_DATA[7]"
    Warning (15710): Ignored I/O standard assignment to node "TD_HS"
    Warning (15710): Ignored I/O standard assignment to node "TD_RESET_N"
    Warning (15710): Ignored I/O standard assignment to node "TD_VS"
    Warning (15710): Ignored I/O standard assignment to node "UART_CTS"
    Warning (15710): Ignored I/O standard assignment to node "UART_RTS"
    Warning (15710): Ignored I/O standard assignment to node "UART_RXD"
    Warning (15710): Ignored I/O standard assignment to node "UART_TXD"
    Warning (15710): Ignored I/O standard assignment to node "VGA_BLANK_N"
    Warning (15710): Ignored I/O standard assignment to node "VGA_B[0]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_B[1]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_B[2]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_B[3]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_B[4]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_B[5]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_B[6]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_B[7]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_CLK"
    Warning (15710): Ignored I/O standard assignment to node "VGA_G[0]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_G[1]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_G[2]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_G[3]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_G[4]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_G[5]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_G[6]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_G[7]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_HS"
    Warning (15710): Ignored I/O standard assignment to node "VGA_R[0]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_R[1]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_R[2]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_R[3]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_R[4]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_R[5]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_R[6]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_R[7]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_SYNC_N"
    Warning (15710): Ignored I/O standard assignment to node "VGA_VS"
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "AUD_ADCDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_ADCLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_BCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_XCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK2_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK3_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CKE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQM[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQM[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQM[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQM[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_RAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EEP_I2C_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EEP_I2C_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_GTX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_INT_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_LINK100" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_MDC" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_MDIO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_COL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_CRS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_DV" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_ER" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_TX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_TX_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_TX_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_TX_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_TX_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_TX_EN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_TX_ER" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_GTX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_INT_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_LINK100" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_MDC" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_MDIO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_COL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_CRS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_DV" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_ER" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_TX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_TX_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_TX_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_TX_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_TX_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_TX_EN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_TX_ER" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENETCLK_25" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EXT_IO[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EXT_IO[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EXT_IO[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EXT_IO[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EXT_IO[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EXT_IO[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EXT_IO[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_CE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_RY" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_WP_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN_N1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN_N2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN_P1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN_P2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT_N1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT_N2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT_P1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT_P2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_D[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_D[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_D[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_D[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_BLON" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_EN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_ON" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_RS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_RW" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DACK_N[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DACK_N[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DREQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DREQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_FSPEED" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_INT[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_INT[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_LSPEED" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_RST_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_KBCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_KBDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_MSCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_MSDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CMD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_WP_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SMA_CLKIN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SMA_CLKOUT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_CE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_LB_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_UB_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_CLK27" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_VS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_CTS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_RTS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_TXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_BLANK_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_SYNC_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_VS" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:06
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:02
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:14
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 3% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 38% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36
Info (170194): Fitter routing operations ending: elapsed time is 00:00:34
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 10.10 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:04
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 1072 warnings
    Info: Peak virtual memory: 1544 megabytes
    Info: Processing ended: Mon Mar 19 19:49:04 2018
    Info: Elapsed time: 00:01:16
    Info: Total CPU time (on all processors): 00:01:42
Info: *******************************************************************
Info: Running Quartus II 64-Bit Design Assistant
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Mon Mar 19 19:49:05 2018
Info: Command: quartus_drc system -c system
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'system.sdc'
Warning (332174): Ignored filter at system.sdc(2): CLOCK_50 could not be matched with a port
Warning (332049): Ignored create_clock at system.sdc(2): Argument <targets> is an empty collection
    Info (332050): create_clock -name CLK_50 [get_ports {CLOCK_50}] -period 100MHz
Warning (332174): Ignored filter at system.sdc(4): system:SYS|CPUCLK|q could not be matched with a pin
Warning (332049): Ignored create_generated_clock at system.sdc(4): Argument <targets> is an empty collection
    Info (332050): create_generated_clock -divide_by 2 -source [get_ports CLOCK_50] -name CPUCLK [get_pins system:SYS|CPUCLK|q]
Warning (332049): Ignored create_generated_clock at system.sdc(4): Argument -source is an empty collection
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From CLK (Rise) to CLK (Rise) (setup and hold)
    Critical Warning (332169): From CPUCLK (Rise) to CLK (Rise) (setup and hold)
    Critical Warning (332169): From CPUCLK (Fall) to CLK (Rise) (setup and hold)
    Critical Warning (332169): From CLK (Rise) to CPUCLK (Rise) (setup and hold)
    Critical Warning (332169): From CPUCLK (Rise) to CPUCLK (Rise) (setup and hold)
    Critical Warning (332169): From CPUCLK (Fall) to CPUCLK (Rise) (setup and hold)
    Critical Warning (332169): From CPUCLK (Rise) to CPUCLK (Fall) (setup and hold)
Critical Warning (308074): (High) Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source. Found 7 node(s) related to this rule.
    Critical Warning (308012): Node  "pipeline:CPU|caches:CM|dcache:DCACHE|cur_state.IDLE"
    Critical Warning (308012): Node  "pipeline:CPU|caches:CM|dcache:DCACHE|cur_state.LD2"
    Critical Warning (308012): Node  "pipeline:CPU|caches:CM|dcache:DCACHE|cur_state.FLUSH2"
    Critical Warning (308012): Node  "pipeline:CPU|caches:CM|dcache:DCACHE|cur_state.COUNT"
    Critical Warning (308012): Node  "pipeline:CPU|caches:CM|dcache:DCACHE|cur_state.HALT~_Duplicate_1"
    Critical Warning (308012): Node  "pipeline:CPU|caches:CM|dcache:DCACHE|cur_state.WB2"
    Critical Warning (308012): Node  "pipeline:CPU|caches:CM|dcache:DCACHE|cur_state.HALT"
Warning (308040): (Medium) Rule C104: Clock signal source should drive only clock input ports. Found 1 nodes related to this rule.
    Warning (308010): Node  "CPUCLK"
Warning (308022): (Medium) Rule C106: Clock signal source should not drive registers triggered by different clock edges. Found 1 node(s) related to this rule.
    Warning (308010): Node  "CPUCLK"
Warning (308023): (Medium) Rule R102: External reset signals should be synchronized using two cascaded registers. Found 1 node(s) related to this rule.
    Warning (308010): Node  "nRST"
Info (308046): (Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 206 node(s) with highest fan-out.
    Info (308011): Node  "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]"
    Info (308011): Node  "altera_internal_jtag~TCKUTAPclkctrl"
    Info (308011): Node  "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]"
    Info (308011): Node  "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]"
    Info (308011): Node  "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]"
    Info (308011): Node  "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]"
    Info (308011): Node  "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]"
    Info (308011): Node  "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]"
    Info (308011): Node  "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]"
    Info (308011): Node  "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]"
    Info (308011): Node  "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]"
    Info (308011): Node  "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]"
    Info (308011): Node  "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]"
    Info (308011): Node  "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]"
    Info (308011): Node  "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]~32"
    Info (308011): Node  "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2"
    Info (308011): Node  "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]"
    Info (308011): Node  "ramaddr~41"
    Info (308011): Node  "pipeline:CPU|caches:CM|icache:ICACHE|hit~30"
    Info (308011): Node  "pipeline:CPU|datapath:DP|program_counter:PC|pcif.cur_pc[2]"
    Info (308011): Node  "pipeline:CPU|datapath:DP|program_counter:PC|pcif.cur_pc[26]~2"
    Info (308011): Node  "pipeline:CPU|datapath:DP|program_counter:PC|pcif.cur_pc[26]~4"
    Info (308011): Node  "pipeline:CPU|caches:CM|icache:ICACHE|dcif.ihit~3"
    Info (308011): Node  "pipeline:CPU|datapath:DP|ex_mem:EM|exmem_if.exmem_op_dmemREN"
    Info (308011): Node  "pipeline:CPU|caches:CM|icache:ICACHE|dcif.ihit~2"
    Info (308011): Node  "ram:RAM|always1~0"
    Info (308011): Node  "ramaddr~22"
    Info (308011): Node  "pipeline:CPU|caches:CM|dcache:DCACHE|Mux184~4"
    Info (308011): Node  "pipeline:CPU|datapath:DP|ex_mem:EM|exmem_if.exmem_op_ALUOUT[3]"
    Info (308011): Node  "pipeline:CPU|datapath:DP|ex_mem:EM|always0~0"
    Info (308002): Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Info (308044): (Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out.
    Info (308011): Node  "nRST~inputclkctrl"
    Info (308011): Node  "CPUCLK~clkctrl"
    Info (308011): Node  "pipeline:CPU|datapath:DP|ex_mem:EM|exmem_if.exmem_op_ALUOUT[4]"
    Info (308011): Node  "pipeline:CPU|datapath:DP|ex_mem:EM|exmem_if.exmem_op_ALUOUT[3]"
    Info (308011): Node  "pipeline:CPU|caches:CM|icache:ICACHE|dcif.ihit~3"
    Info (308011): Node  "pipeline:CPU|caches:CM|dcache:DCACHE|flushcount[1]"
    Info (308011): Node  "pipeline:CPU|caches:CM|dcache:DCACHE|flushcount[0]"
    Info (308011): Node  "pipeline:CPU|caches:CM|dcache:DCACHE|flushcount[2]"
    Info (308011): Node  "pipeline:CPU|caches:CM|dcache:DCACHE|flushcount[3]"
    Info (308011): Node  "pipeline:CPU|datapath:DP|if_id:II|ifid_if.ifid_op_imemload[21]"
    Info (308011): Node  "pipeline:CPU|datapath:DP|if_id:II|ifid_if.ifid_op_imemload[16]"
    Info (308011): Node  "pipeline:CPU|datapath:DP|if_id:II|ifid_if.ifid_op_imemload[17]"
    Info (308011): Node  "pipeline:CPU|datapath:DP|if_id:II|ifid_if.ifid_op_imemload[22]"
    Info (308011): Node  "pipeline:CPU|datapath:DP|if_id:II|ifid_if.ifid_op_imemload[24]"
    Info (308011): Node  "pipeline:CPU|datapath:DP|if_id:II|ifid_if.ifid_op_imemload[18]"
    Info (308011): Node  "pipeline:CPU|datapath:DP|if_id:II|ifid_if.ifid_op_imemload[23]"
    Info (308011): Node  "pipeline:CPU|datapath:DP|if_id:II|ifid_if.ifid_op_imemload[19]"
    Info (308011): Node  "pipeline:CPU|datapath:DP|program_counter:PC|pcif.cur_pc[5]"
    Info (308011): Node  "pipeline:CPU|datapath:DP|program_counter:PC|pcif.cur_pc[26]~4"
    Info (308011): Node  "pipeline:CPU|datapath:DP|program_counter:PC|pcif.cur_pc[2]"
    Info (308011): Node  "pipeline:CPU|datapath:DP|program_counter:PC|pcif.cur_pc[3]"
    Info (308011): Node  "pipeline:CPU|datapath:DP|program_counter:PC|pcif.cur_pc[4]"
    Info (308011): Node  "altera_internal_jtag~TCKUTAPclkctrl"
    Info (308011): Node  "pipeline:CPU|datapath:DP|ex_mem:EM|exmem_if.exmem_op_ALUOUT[5]"
    Info (308011): Node  "pipeline:CPU|caches:CM|dcache:DCACHE|Decoder1~4"
    Info (308011): Node  "pipeline:CPU|caches:CM|dcache:DCACHE|Decoder1~1"
    Info (308011): Node  "pipeline:CPU|caches:CM|dcache:DCACHE|Decoder1~3"
    Info (308011): Node  "pipeline:CPU|caches:CM|dcache:DCACHE|Decoder1~0"
    Info (308011): Node  "pipeline:CPU|caches:CM|dcache:DCACHE|Decoder1~7"
    Info (308011): Node  "pipeline:CPU|caches:CM|dcache:DCACHE|Decoder1~5"
    Info (308002): Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Info (308007): Design Assistant information: finished post-fitting analysis of current design -- generated 256 information messages and 10 warning messages
Info: Quartus II 64-Bit Design Assistant was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 933 megabytes
    Info: Processing ended: Mon Mar 19 19:49:08 2018
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Mon Mar 19 19:49:10 2018
Info: Command: quartus_sta system -c system
Info: qsta_default_script.tcl version: #1
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'system.sdc'
Warning (332174): Ignored filter at system.sdc(2): CLOCK_50 could not be matched with a port
Warning (332049): Ignored create_clock at system.sdc(2): Argument <targets> is an empty collection
    Info (332050): create_clock -name CLK_50 [get_ports {CLOCK_50}] -period 100MHz
Warning (332174): Ignored filter at system.sdc(4): system:SYS|CPUCLK|q could not be matched with a pin
Warning (332049): Ignored create_generated_clock at system.sdc(4): Argument <targets> is an empty collection
    Info (332050): create_generated_clock -divide_by 2 -source [get_ports CLOCK_50] -name CPUCLK [get_pins system:SYS|CPUCLK|q]
Warning (332049): Ignored create_generated_clock at system.sdc(4): Argument -source is an empty collection
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From CLK (Rise) to CLK (Rise) (setup and hold)
    Critical Warning (332169): From CPUCLK (Rise) to CLK (Rise) (setup and hold)
    Critical Warning (332169): From CPUCLK (Fall) to CLK (Rise) (setup and hold)
    Critical Warning (332169): From CLK (Rise) to CPUCLK (Rise) (setup and hold)
    Critical Warning (332169): From CPUCLK (Rise) to CPUCLK (Rise) (setup and hold)
    Critical Warning (332169): From CPUCLK (Fall) to CPUCLK (Rise) (setup and hold)
    Critical Warning (332169): From CPUCLK (Rise) to CPUCLK (Fall) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -8.478
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -8.478     -1485.598 CLK 
    Info (332119):     0.464         0.000 CPUCLK 
    Info (332119):    41.608         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.442
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.442         0.000 CLK 
    Info (332119):     0.442         0.000 CPUCLK 
    Info (332119):     0.443         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 48.190
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    48.190         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.338
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.338         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 4.696
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.696         0.000 CLK 
    Info (332119):     9.737         0.000 CPUCLK 
    Info (332119):    49.491         0.000 altera_reserved_tck 
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -8.478
    Info (332115): -to_clock [get_clocks {CLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -8.478 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : pipeline:CPU|datapath:DP|program_counter:PC|pcif.cur_pc[5]
    Info (332115): To Node      : ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a19~porta_we_reg
    Info (332115): Launch Clock : CPUCLK
    Info (332115): Latch Clock  : CLK
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      6.872      6.872  R        clock network delay
    Info (332115):      7.133      0.261     uTco  pipeline:CPU|datapath:DP|program_counter:PC|pcif.cur_pc[5]
    Info (332115):      7.133      0.000 FF  CELL  CPU|DP|PC|pcif.cur_pc[5]|q
    Info (332115):      8.275      1.142 FF    IC  CPU|CM|ICACHE|Mux14~2|datab
    Info (332115):      8.748      0.473 FF  CELL  CPU|CM|ICACHE|Mux14~2|combout
    Info (332115):      9.171      0.423 FF    IC  CPU|CM|ICACHE|Mux14~3|datad
    Info (332115):      9.339      0.168 FR  CELL  CPU|CM|ICACHE|Mux14~3|combout
    Info (332115):     10.962      1.623 RR    IC  CPU|CM|ICACHE|Mux14~6|datad
    Info (332115):     11.139      0.177 RR  CELL  CPU|CM|ICACHE|Mux14~6|combout
    Info (332115):     11.376      0.237 RR    IC  CPU|CM|ICACHE|Mux14~9|datac
    Info (332115):     11.703      0.327 RR  CELL  CPU|CM|ICACHE|Mux14~9|combout
    Info (332115):     11.978      0.275 RR    IC  CPU|CM|ICACHE|hit~12|datab
    Info (332115):     12.467      0.489 RF  CELL  CPU|CM|ICACHE|hit~12|combout
    Info (332115):     13.328      0.861 FF    IC  CPU|CM|ICACHE|hit~15|dataa
    Info (332115):     13.721      0.393 FF  CELL  CPU|CM|ICACHE|hit~15|combout
    Info (332115):     14.032      0.311 FF    IC  CPU|CM|ICACHE|hit~30|dataa
    Info (332115):     14.425      0.393 FF  CELL  CPU|CM|ICACHE|hit~30|combout
    Info (332115):     14.746      0.321 FF    IC  ramaddr~8|datad
    Info (332115):     14.914      0.168 FR  CELL  ramaddr~8|combout
    Info (332115):     15.863      0.949 RR    IC  ramaddr~65|datad
    Info (332115):     16.040      0.177 RR  CELL  ramaddr~65|combout
    Info (332115):     16.322      0.282 RR    IC  RAM|Equal2~16|datab
    Info (332115):     16.776      0.454 RR  CELL  RAM|Equal2~16|combout
    Info (332115):     17.646      0.870 RR    IC  RAM|Equal2~19|datab
    Info (332115):     18.035      0.389 RR  CELL  RAM|Equal2~19|combout
    Info (332115):     18.320      0.285 RR    IC  RAM|Equal2~20|datab
    Info (332115):     18.709      0.389 RR  CELL  RAM|Equal2~20|combout
    Info (332115):     18.946      0.237 RR    IC  RAM|always1~0|datad
    Info (332115):     19.123      0.177 RR  CELL  RAM|always1~0|combout
    Info (332115):     19.421      0.298 RR    IC  RAM|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[0]~1|datad
    Info (332115):     19.598      0.177 RR  CELL  RAM|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[0]~1|combout
    Info (332115):     21.722      2.124 RR    IC  RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19|portawe
    Info (332115):     22.229      0.507 RR  CELL  ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a19~porta_we_reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           latch edge time
    Info (332115):     13.674      3.674  R        clock network delay
    Info (332115):     13.683      0.009           clock pessimism
    Info (332115):     13.751      0.068     uTsu  ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a19~porta_we_reg
    Info (332115): Data Arrival Time  :    22.229
    Info (332115): Data Required Time :    13.751
    Info (332115): Slack              :    -8.478 (VIOLATED)
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.464
    Info (332115): -to_clock [get_clocks {CPUCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.464 
    Info (332115): ===================================================================
    Info (332115): From Node    : pipeline:CPU|datapath:DP|program_counter:PC|pcif.cur_pc[5]
    Info (332115): To Node      : pipeline:CPU|caches:CM|dcache:DCACHE|frame1[7].data[0][17]
    Info (332115): Launch Clock : CPUCLK
    Info (332115): Latch Clock  : CPUCLK
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      6.872      6.872  R        clock network delay
    Info (332115):      7.133      0.261     uTco  pipeline:CPU|datapath:DP|program_counter:PC|pcif.cur_pc[5]
    Info (332115):      7.133      0.000 FF  CELL  CPU|DP|PC|pcif.cur_pc[5]|q
    Info (332115):      8.275      1.142 FF    IC  CPU|CM|ICACHE|Mux14~2|datab
    Info (332115):      8.748      0.473 FF  CELL  CPU|CM|ICACHE|Mux14~2|combout
    Info (332115):      9.171      0.423 FF    IC  CPU|CM|ICACHE|Mux14~3|datad
    Info (332115):      9.339      0.168 FR  CELL  CPU|CM|ICACHE|Mux14~3|combout
    Info (332115):     10.962      1.623 RR    IC  CPU|CM|ICACHE|Mux14~6|datad
    Info (332115):     11.139      0.177 RR  CELL  CPU|CM|ICACHE|Mux14~6|combout
    Info (332115):     11.376      0.237 RR    IC  CPU|CM|ICACHE|Mux14~9|datac
    Info (332115):     11.703      0.327 RR  CELL  CPU|CM|ICACHE|Mux14~9|combout
    Info (332115):     11.978      0.275 RR    IC  CPU|CM|ICACHE|hit~12|datab
    Info (332115):     12.467      0.489 RF  CELL  CPU|CM|ICACHE|hit~12|combout
    Info (332115):     13.328      0.861 FF    IC  CPU|CM|ICACHE|hit~15|dataa
    Info (332115):     13.721      0.393 FF  CELL  CPU|CM|ICACHE|hit~15|combout
    Info (332115):     14.032      0.311 FF    IC  CPU|CM|ICACHE|hit~30|dataa
    Info (332115):     14.425      0.393 FF  CELL  CPU|CM|ICACHE|hit~30|combout
    Info (332115):     14.746      0.321 FF    IC  ramaddr~8|datad
    Info (332115):     14.914      0.168 FR  CELL  ramaddr~8|combout
    Info (332115):     15.863      0.949 RR    IC  ramaddr~65|datad
    Info (332115):     16.040      0.177 RR  CELL  ramaddr~65|combout
    Info (332115):     16.322      0.282 RR    IC  RAM|Equal2~16|datab
    Info (332115):     16.776      0.454 RR  CELL  RAM|Equal2~16|combout
    Info (332115):     17.646      0.870 RR    IC  RAM|Equal2~19|datab
    Info (332115):     18.035      0.389 RR  CELL  RAM|Equal2~19|combout
    Info (332115):     18.320      0.285 RR    IC  RAM|Equal2~20|datab
    Info (332115):     18.709      0.389 RR  CELL  RAM|Equal2~20|combout
    Info (332115):     18.946      0.237 RR    IC  RAM|always1~0|datad
    Info (332115):     19.123      0.177 RR  CELL  RAM|always1~0|combout
    Info (332115):     21.322      2.199 RR    IC  RAM|ramif.ramload[17]~17|datab
    Info (332115):     21.759      0.437 RR  CELL  RAM|ramif.ramload[17]~17|combout
    Info (332115):     23.401      1.642 RR    IC  CPU|CM|DCACHE|Selector33~1|dataa
    Info (332115):     23.849      0.448 RR  CELL  CPU|CM|DCACHE|Selector33~1|combout
    Info (332115):     25.840      1.991 RR    IC  CPU|CM|DCACHE|frame1[7].data[0][17]|asdata
    Info (332115):     26.305      0.465 RR  CELL  pipeline:CPU|caches:CM|dcache:DCACHE|frame1[7].data[0][17]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     26.589      6.589  R        clock network delay
    Info (332115):     26.748      0.159           clock pessimism
    Info (332115):     26.769      0.021     uTsu  pipeline:CPU|caches:CM|dcache:DCACHE|frame1[7].data[0][17]
    Info (332115): Data Arrival Time  :    26.305
    Info (332115): Data Required Time :    26.769
    Info (332115): Slack              :     0.464 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 41.608
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 41.608 
    Info (332115): ===================================================================
    Info (332115): From Node    : ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]
    Info (332115): To Node      : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck (INVERTED)
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      4.788      4.788  R        clock network delay
    Info (332115):      5.049      0.261     uTco  ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]
    Info (332115):      5.049      0.000 RR  CELL  RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]|q
    Info (332115):      8.186      3.137 RR    IC  RAM|altsyncram_component|auto_generated|mgl_prim2|tdo~0|datac
    Info (332115):      8.513      0.327 RR  CELL  RAM|altsyncram_component|auto_generated|mgl_prim2|tdo~0|combout
    Info (332115):      9.067      0.554 RR    IC  RAM|altsyncram_component|auto_generated|mgl_prim2|tdo~1|dataa
    Info (332115):      9.538      0.471 RR  CELL  RAM|altsyncram_component|auto_generated|mgl_prim2|tdo~1|combout
    Info (332115):     10.374      0.836 RR    IC  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~1|datad
    Info (332115):     10.551      0.177 RR  CELL  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~1|combout
    Info (332115):     11.288      0.737 RR    IC  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~3|datad
    Info (332115):     11.465      0.177 RR  CELL  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~3|combout
    Info (332115):     11.911      0.446 RR    IC  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~4|datad
    Info (332115):     12.088      0.177 RR  CELL  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~4|combout
    Info (332115):     12.827      0.739 RR    IC  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~5|datac
    Info (332115):     13.154      0.327 RR  CELL  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~5|combout
    Info (332115):     13.154      0.000 RR    IC  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo|d
    Info (332115):     13.253      0.099 RR  CELL  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           latch edge time
    Info (332115):     54.773      4.773  F        clock network delay
    Info (332115):     54.840      0.067           clock pessimism
    Info (332115):     54.861      0.021     uTsu  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo
    Info (332115): Data Arrival Time  :    13.253
    Info (332115): Data Required Time :    54.861
    Info (332115): Slack              :    41.608 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.442
    Info (332115): -to_clock [get_clocks {CLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.442 
    Info (332115): ===================================================================
    Info (332115): From Node    : CPUCLK|q
    Info (332115): To Node      : CPUCLK
    Info (332115): Launch Clock : CPUCLK (INVERTED)
    Info (332115): Latch Clock  : CLK
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           launch edge time
    Info (332115):     13.563      3.563  F        clock network delay
    Info (332115):     13.563      0.000 FF    IC  CPUCLK~0|datac
    Info (332115):     13.965      0.402 FF  CELL  CPUCLK~0|combout
    Info (332115):     13.965      0.000 FF    IC  CPUCLK|d
    Info (332115):     14.048      0.083 FF  CELL  CPUCLK
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           latch edge time
    Info (332115):     13.429      3.429  R        clock network delay
    Info (332115):     13.394     -0.035           clock pessimism
    Info (332115):     13.606      0.212      uTh  CPUCLK
    Info (332115): Data Arrival Time  :    14.048
    Info (332115): Data Required Time :    13.606
    Info (332115): Slack              :     0.442 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.442
    Info (332115): -to_clock [get_clocks {CPUCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.442 
    Info (332115): ===================================================================
    Info (332115): From Node    : pipeline:CPU|caches:CM|dcache:DCACHE|flushcount[4]
    Info (332115): To Node      : pipeline:CPU|caches:CM|dcache:DCACHE|flushcount[4]
    Info (332115): Launch Clock : CPUCLK
    Info (332115): Latch Clock  : CPUCLK
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      6.609      6.609  R        clock network delay
    Info (332115):      6.870      0.261     uTco  pipeline:CPU|caches:CM|dcache:DCACHE|flushcount[4]
    Info (332115):      6.870      0.000 FF  CELL  CPU|CM|DCACHE|flushcount[4]|q
    Info (332115):      6.870      0.000 FF    IC  CPU|CM|DCACHE|flushcount[4]~2|datac
    Info (332115):      7.272      0.402 FF  CELL  CPU|CM|DCACHE|flushcount[4]~2|combout
    Info (332115):      7.272      0.000 FF    IC  CPU|CM|DCACHE|flushcount[4]|d
    Info (332115):      7.355      0.083 FF  CELL  pipeline:CPU|caches:CM|dcache:DCACHE|flushcount[4]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      6.886      6.886  R        clock network delay
    Info (332115):      6.701     -0.185           clock pessimism
    Info (332115):      6.913      0.212      uTh  pipeline:CPU|caches:CM|dcache:DCACHE|flushcount[4]
    Info (332115): Data Arrival Time  :     7.355
    Info (332115): Data Required Time :     6.913
    Info (332115): Slack              :     0.442 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.443
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.443 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]
    Info (332115): To Node      : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      4.564      4.564  R        clock network delay
    Info (332115):      4.825      0.261     uTco  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]
    Info (332115):      4.825      0.000 FF  CELL  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]|q
    Info (332115):      4.825      0.000 FF    IC  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0|datac
    Info (332115):      5.227      0.402 FF  CELL  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0|combout
    Info (332115):      5.227      0.000 FF    IC  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]|d
    Info (332115):      5.310      0.083 FF  CELL  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      4.748      4.748  R        clock network delay
    Info (332115):      4.655     -0.093           clock pessimism
    Info (332115):      4.867      0.212      uTh  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]
    Info (332115): Data Arrival Time  :     5.310
    Info (332115): Data Required Time :     4.867
    Info (332115): Slack              :     0.443 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 48.190
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 48.190 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]
    Info (332115): To Node      : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck (INVERTED)
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      4.734      4.734  R        clock network delay
    Info (332115):      4.995      0.261     uTco  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]
    Info (332115):      4.995      0.000 FF  CELL  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8]|q
    Info (332115):      5.833      0.838 FF    IC  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo|clrn
    Info (332115):      6.697      0.864 FR  CELL  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           latch edge time
    Info (332115):     54.773      4.773  F        clock network delay
    Info (332115):     54.866      0.093           clock pessimism
    Info (332115):     54.887      0.021     uTsu  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo
    Info (332115): Data Arrival Time  :     6.697
    Info (332115): Data Required Time :    54.887
    Info (332115): Slack              :    48.190 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.338
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.338 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg
    Info (332115): To Node      : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      4.552      4.552  R        clock network delay
    Info (332115):      4.813      0.261     uTco  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg
    Info (332115):      4.813      0.000 RR  CELL  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg|q
    Info (332115):      5.383      0.570 RR    IC  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]|clrn
    Info (332115):      6.189      0.806 RF  CELL  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      4.732      4.732  R        clock network delay
    Info (332115):      4.639     -0.093           clock pessimism
    Info (332115):      4.851      0.212      uTh  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]
    Info (332115): Data Arrival Time  :     6.189
    Info (332115): Data Required Time :     4.851
    Info (332115): Slack              :     1.338 
    Info (332115): ===================================================================
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.696
    Info (332113): Targets: [get_clocks {CLK}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 4.696 
    Info (332113): ===================================================================
    Info (332113): Node             : ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a40~porta_address_reg0
    Info (332113): Clock            : CLK
    Info (332113): Type             : Low Pulse Width
    Info (332113): Late Clock Arrival Path:
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      5.000      5.000           launch edge time
    Info (332113):      5.000      0.000           source latency
    Info (332113):      5.000      0.000           CLK
    Info (332113):      5.000      0.000 FF    IC  CLK~input|i
    Info (332113):      5.862      0.862 FF  CELL  CLK~input|o
    Info (332113):      6.055      0.193 FF    IC  CLK~inputclkctrl|inclk[0]
    Info (332113):      6.055      0.000 FF  CELL  CLK~inputclkctrl|outclk
    Info (332113):      7.795      1.740 FF    IC  RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40|clk0
    Info (332113):      8.901      1.106 FF  CELL  ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a40~porta_address_reg0
    Info (332113): Early Clock Arrival Path:
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     10.000     10.000           launch edge time
    Info (332113):     10.000      0.000           source latency
    Info (332113):     10.000      0.000           CLK
    Info (332113):     10.000      0.000 RR    IC  CLK~input|i
    Info (332113):     10.816      0.816 RR  CELL  CLK~input|o
    Info (332113):     11.013      0.197 RR    IC  CLK~inputclkctrl|inclk[0]
    Info (332113):     11.013      0.000 RR  CELL  CLK~inputclkctrl|outclk
    Info (332113):     12.694      1.681 RR    IC  RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40|clk0
    Info (332113):     13.707      1.013 RR  CELL  ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a40~porta_address_reg0
    Info (332113):     13.832      0.125           clock pessimism
    Info (332113): Required Width   :     0.235
    Info (332113): Actual Width     :     4.931
    Info (332113): Slack            :     4.696
    Info (332113): ===================================================================
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.737
    Info (332113): Targets: [get_clocks {CPUCLK}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 9.737 
    Info (332113): ===================================================================
    Info (332113): Node             : pipeline:CPU|caches:CM|dcache:DCACHE|frame1[0].data[0][19]
    Info (332113): Clock            : CPUCLK
    Info (332113): Type             : High Pulse Width
    Info (332113): Late Clock Arrival Path:
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           CLK
    Info (332113):      0.000      0.000 RR    IC  CLK~input|i
    Info (332113):      0.816      0.816 RR  CELL  CLK~input|o
    Info (332113):      1.021      0.205 RR    IC  CLK~inputclkctrl|inclk[0]
    Info (332113):      1.021      0.000 RR  CELL  CLK~inputclkctrl|outclk
    Info (332113):      2.762      1.741 RR    IC  CPUCLK|clk
    Info (332113):      3.429      0.667 RR  CELL  CPUCLK
    Info (332113):      3.429      0.000 RR  CELL  CPUCLK|q
    Info (332113):      4.215      0.786 RR    IC  CPUCLK~clkctrl|inclk[0]
    Info (332113):      4.215      0.000 RR  CELL  CPUCLK~clkctrl|outclk
    Info (332113):      5.952      1.737 RR    IC  CPU|CM|DCACHE|frame1[0].data[0][19]|clk
    Info (332113):      6.619      0.667 RR  CELL  pipeline:CPU|caches:CM|dcache:DCACHE|frame1[0].data[0][19]
    Info (332113): Early Clock Arrival Path:
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     10.000     10.000           launch edge time
    Info (332113):     10.000      0.000           source latency
    Info (332113):     10.000      0.000           CLK
    Info (332113):     10.000      0.000 RR    IC  CLK~input|i
    Info (332113):     10.816      0.816 RR  CELL  CLK~input|o
    Info (332113):     11.013      0.197 RR    IC  CLK~inputclkctrl|inclk[0]
    Info (332113):     11.013      0.000 RR  CELL  CLK~inputclkctrl|outclk
    Info (332113):     12.684      1.671 RR    IC  CPUCLK|clk
    Info (332113):     13.302      0.618 RR  CELL  CPUCLK
    Info (332113):     13.302      0.000 FF  CELL  CPUCLK|q
    Info (332113):     14.082      0.780 FF    IC  CPUCLK~clkctrl|inclk[0]
    Info (332113):     14.082      0.000 FF  CELL  CPUCLK~clkctrl|outclk
    Info (332113):     15.730      1.648 FF    IC  CPU|CM|DCACHE|frame1[0].data[0][19]|clk
    Info (332113):     16.300      0.570 FF  CELL  pipeline:CPU|caches:CM|dcache:DCACHE|frame1[0].data[0][19]
    Info (332113):     16.576      0.276           clock pessimism
    Info (332113): Required Width   :     0.220
    Info (332113): Actual Width     :     9.957
    Info (332113): Slack            :     9.737
    Info (332113): ===================================================================
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.491
    Info (332113): Targets: [get_clocks {altera_reserved_tck}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 49.491 
    Info (332113): ===================================================================
    Info (332113): Node             : ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a4~portb_address_reg0
    Info (332113): Clock            : altera_reserved_tck
    Info (332113): Type             : Low Pulse Width
    Info (332113): Late Clock Arrival Path:
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     50.000     50.000           launch edge time
    Info (332113):     50.000      0.000           source latency
    Info (332113):     50.000      0.000           altera_reserved_tck
    Info (332113):     50.000      0.000 FF    IC  altera_reserved_tck~input|i
    Info (332113):     50.772      0.772 FF  CELL  altera_reserved_tck~input|o
    Info (332113):     50.772      0.000 FF    IC  altera_internal_jtag|tck
    Info (332113):     50.772      0.000 FF  CELL  altera_internal_jtag|tckutap
    Info (332113):     52.638      1.866 FF    IC  altera_internal_jtag~TCKUTAPclkctrl|inclk[0]
    Info (332113):     52.638      0.000 FF  CELL  altera_internal_jtag~TCKUTAPclkctrl|outclk
    Info (332113):     54.348      1.710 FF    IC  RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4|clk1
    Info (332113):     55.358      1.010 FF  CELL  ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a4~portb_address_reg0
    Info (332113): Early Clock Arrival Path:
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):    100.000    100.000           launch edge time
    Info (332113):    100.000      0.000           source latency
    Info (332113):    100.000      0.000           altera_reserved_tck
    Info (332113):    100.000      0.000 RR    IC  altera_reserved_tck~input|i
    Info (332113):    100.726      0.726 RR  CELL  altera_reserved_tck~input|o
    Info (332113):    100.726      0.000 RR    IC  altera_internal_jtag|tck
    Info (332113):    100.726      0.000 RR  CELL  altera_internal_jtag|tckutap
    Info (332113):    102.312      1.586 RR    IC  altera_internal_jtag~TCKUTAPclkctrl|inclk[0]
    Info (332113):    102.312      0.000 RR  CELL  altera_internal_jtag~TCKUTAPclkctrl|outclk
    Info (332113):    103.967      1.655 RR    IC  RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4|clk1
    Info (332113):    104.905      0.938 RR  CELL  ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a4~portb_address_reg0
    Info (332113):    105.084      0.179           clock pessimism
    Info (332113): Required Width   :     0.235
    Info (332113): Actual Width     :    49.726
    Info (332113): Slack            :    49.491
    Info (332113): ===================================================================
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From CLK (Rise) to CLK (Rise) (setup and hold)
    Critical Warning (332169): From CPUCLK (Rise) to CLK (Rise) (setup and hold)
    Critical Warning (332169): From CPUCLK (Fall) to CLK (Rise) (setup and hold)
    Critical Warning (332169): From CLK (Rise) to CPUCLK (Rise) (setup and hold)
    Critical Warning (332169): From CPUCLK (Rise) to CPUCLK (Rise) (setup and hold)
    Critical Warning (332169): From CPUCLK (Fall) to CPUCLK (Rise) (setup and hold)
    Critical Warning (332169): From CPUCLK (Rise) to CPUCLK (Fall) (setup and hold)
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -7.264
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.264     -1235.686 CLK 
    Info (332119):     1.518         0.000 CPUCLK 
    Info (332119):    42.007         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.392
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.392         0.000 CLK 
    Info (332119):     0.392         0.000 CPUCLK 
    Info (332119):     0.392         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 48.465
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    48.465         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.241
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.241         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 4.686
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.686         0.000 CLK 
    Info (332119):     9.726         0.000 CPUCLK 
    Info (332119):    49.343         0.000 altera_reserved_tck 
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -7.264
    Info (332115): -to_clock [get_clocks {CLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -7.264 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : pipeline:CPU|datapath:DP|program_counter:PC|pcif.cur_pc[5]
    Info (332115): To Node      : ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a19~porta_we_reg
    Info (332115): Launch Clock : CPUCLK
    Info (332115): Latch Clock  : CLK
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      6.225      6.225  R        clock network delay
    Info (332115):      6.465      0.240     uTco  pipeline:CPU|datapath:DP|program_counter:PC|pcif.cur_pc[5]
    Info (332115):      6.465      0.000 RR  CELL  CPU|DP|PC|pcif.cur_pc[5]|q
    Info (332115):      7.530      1.065 RR    IC  CPU|CM|ICACHE|Mux14~2|datab
    Info (332115):      7.945      0.415 RR  CELL  CPU|CM|ICACHE|Mux14~2|combout
    Info (332115):      8.382      0.437 RR    IC  CPU|CM|ICACHE|Mux14~3|datad
    Info (332115):      8.549      0.167 RR  CELL  CPU|CM|ICACHE|Mux14~3|combout
    Info (332115):     10.127      1.578 RR    IC  CPU|CM|ICACHE|Mux14~6|datad
    Info (332115):     10.294      0.167 RR  CELL  CPU|CM|ICACHE|Mux14~6|combout
    Info (332115):     10.521      0.227 RR    IC  CPU|CM|ICACHE|Mux14~9|datac
    Info (332115):     10.826      0.305 RR  CELL  CPU|CM|ICACHE|Mux14~9|combout
    Info (332115):     11.091      0.265 RR    IC  CPU|CM|ICACHE|hit~12|datab
    Info (332115):     11.544      0.453 RF  CELL  CPU|CM|ICACHE|hit~12|combout
    Info (332115):     12.309      0.765 FF    IC  CPU|CM|ICACHE|hit~15|dataa
    Info (332115):     12.659      0.350 FF  CELL  CPU|CM|ICACHE|hit~15|combout
    Info (332115):     12.940      0.281 FF    IC  CPU|CM|ICACHE|hit~30|dataa
    Info (332115):     13.290      0.350 FF  CELL  CPU|CM|ICACHE|hit~30|combout
    Info (332115):     13.582      0.292 FF    IC  ramaddr~8|datad
    Info (332115):     13.733      0.151 FR  CELL  ramaddr~8|combout
    Info (332115):     14.645      0.912 RR    IC  ramaddr~65|datad
    Info (332115):     14.812      0.167 RR  CELL  ramaddr~65|combout
    Info (332115):     15.083      0.271 RR    IC  RAM|Equal2~16|datab
    Info (332115):     15.498      0.415 RR  CELL  RAM|Equal2~16|combout
    Info (332115):     16.347      0.849 RR    IC  RAM|Equal2~19|datab
    Info (332115):     16.704      0.357 RR  CELL  RAM|Equal2~19|combout
    Info (332115):     16.980      0.276 RR    IC  RAM|Equal2~20|datab
    Info (332115):     17.337      0.357 RR  CELL  RAM|Equal2~20|combout
    Info (332115):     17.563      0.226 RR    IC  RAM|always1~0|datad
    Info (332115):     17.730      0.167 RR  CELL  RAM|always1~0|combout
    Info (332115):     18.009      0.279 RR    IC  RAM|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[0]~1|datad
    Info (332115):     18.176      0.167 RR  CELL  RAM|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[0]~1|combout
    Info (332115):     20.204      2.028 RR    IC  RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19|portawe
    Info (332115):     20.667      0.463 RR  CELL  ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a19~porta_we_reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           latch edge time
    Info (332115):     13.336      3.336  R        clock network delay
    Info (332115):     13.344      0.008           clock pessimism
    Info (332115):     13.403      0.059     uTsu  ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a19~porta_we_reg
    Info (332115): Data Arrival Time  :    20.667
    Info (332115): Data Required Time :    13.403
    Info (332115): Slack              :    -7.264 (VIOLATED)
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.518
    Info (332115): -to_clock [get_clocks {CPUCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.518 
    Info (332115): ===================================================================
    Info (332115): From Node    : pipeline:CPU|datapath:DP|program_counter:PC|pcif.cur_pc[5]
    Info (332115): To Node      : pipeline:CPU|caches:CM|dcache:DCACHE|frame1[7].data[0][17]
    Info (332115): Launch Clock : CPUCLK
    Info (332115): Latch Clock  : CPUCLK
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      6.225      6.225  R        clock network delay
    Info (332115):      6.465      0.240     uTco  pipeline:CPU|datapath:DP|program_counter:PC|pcif.cur_pc[5]
    Info (332115):      6.465      0.000 RR  CELL  CPU|DP|PC|pcif.cur_pc[5]|q
    Info (332115):      7.530      1.065 RR    IC  CPU|CM|ICACHE|Mux14~2|datab
    Info (332115):      7.945      0.415 RR  CELL  CPU|CM|ICACHE|Mux14~2|combout
    Info (332115):      8.382      0.437 RR    IC  CPU|CM|ICACHE|Mux14~3|datad
    Info (332115):      8.549      0.167 RR  CELL  CPU|CM|ICACHE|Mux14~3|combout
    Info (332115):     10.127      1.578 RR    IC  CPU|CM|ICACHE|Mux14~6|datad
    Info (332115):     10.294      0.167 RR  CELL  CPU|CM|ICACHE|Mux14~6|combout
    Info (332115):     10.521      0.227 RR    IC  CPU|CM|ICACHE|Mux14~9|datac
    Info (332115):     10.826      0.305 RR  CELL  CPU|CM|ICACHE|Mux14~9|combout
    Info (332115):     11.091      0.265 RR    IC  CPU|CM|ICACHE|hit~12|datab
    Info (332115):     11.544      0.453 RF  CELL  CPU|CM|ICACHE|hit~12|combout
    Info (332115):     12.309      0.765 FF    IC  CPU|CM|ICACHE|hit~15|dataa
    Info (332115):     12.659      0.350 FF  CELL  CPU|CM|ICACHE|hit~15|combout
    Info (332115):     12.940      0.281 FF    IC  CPU|CM|ICACHE|hit~30|dataa
    Info (332115):     13.290      0.350 FF  CELL  CPU|CM|ICACHE|hit~30|combout
    Info (332115):     13.582      0.292 FF    IC  ramaddr~8|datad
    Info (332115):     13.733      0.151 FR  CELL  ramaddr~8|combout
    Info (332115):     14.645      0.912 RR    IC  ramaddr~65|datad
    Info (332115):     14.812      0.167 RR  CELL  ramaddr~65|combout
    Info (332115):     15.083      0.271 RR    IC  RAM|Equal2~16|datab
    Info (332115):     15.498      0.415 RR  CELL  RAM|Equal2~16|combout
    Info (332115):     16.347      0.849 RR    IC  RAM|Equal2~19|datab
    Info (332115):     16.704      0.357 RR  CELL  RAM|Equal2~19|combout
    Info (332115):     16.980      0.276 RR    IC  RAM|Equal2~20|datab
    Info (332115):     17.337      0.357 RR  CELL  RAM|Equal2~20|combout
    Info (332115):     17.563      0.226 RR    IC  RAM|always1~0|datad
    Info (332115):     17.730      0.167 RR  CELL  RAM|always1~0|combout
    Info (332115):     19.863      2.133 RR    IC  RAM|ramif.ramload[17]~17|datab
    Info (332115):     20.263      0.400 RR  CELL  RAM|ramif.ramload[17]~17|combout
    Info (332115):     21.853      1.590 RR    IC  CPU|CM|DCACHE|Selector33~1|dataa
    Info (332115):     22.261      0.408 RR  CELL  CPU|CM|DCACHE|Selector33~1|combout
    Info (332115):     24.198      1.937 RR    IC  CPU|CM|DCACHE|frame1[7].data[0][17]|asdata
    Info (332115):     24.622      0.424 RR  CELL  pipeline:CPU|caches:CM|dcache:DCACHE|frame1[7].data[0][17]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     25.976      5.976  R        clock network delay
    Info (332115):     26.118      0.142           clock pessimism
    Info (332115):     26.140      0.022     uTsu  pipeline:CPU|caches:CM|dcache:DCACHE|frame1[7].data[0][17]
    Info (332115): Data Arrival Time  :    24.622
    Info (332115): Data Required Time :    26.140
    Info (332115): Slack              :     1.518 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 42.007
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 42.007 
    Info (332115): ===================================================================
    Info (332115): From Node    : ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]
    Info (332115): To Node      : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck (INVERTED)
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      4.323      4.323  R        clock network delay
    Info (332115):      4.563      0.240     uTco  ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]
    Info (332115):      4.563      0.000 RR  CELL  RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]|q
    Info (332115):      7.629      3.066 RR    IC  RAM|altsyncram_component|auto_generated|mgl_prim2|tdo~0|datac
    Info (332115):      7.934      0.305 RR  CELL  RAM|altsyncram_component|auto_generated|mgl_prim2|tdo~0|combout
    Info (332115):      8.483      0.549 RR    IC  RAM|altsyncram_component|auto_generated|mgl_prim2|tdo~1|dataa
    Info (332115):      8.918      0.435 RR  CELL  RAM|altsyncram_component|auto_generated|mgl_prim2|tdo~1|combout
    Info (332115):      9.740      0.822 RR    IC  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~1|datad
    Info (332115):      9.907      0.167 RR  CELL  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~1|combout
    Info (332115):     10.639      0.732 RR    IC  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~3|datad
    Info (332115):     10.806      0.167 RR  CELL  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~3|combout
    Info (332115):     11.243      0.437 RR    IC  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~4|datad
    Info (332115):     11.410      0.167 RR  CELL  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~4|combout
    Info (332115):     12.137      0.727 RR    IC  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~5|datac
    Info (332115):     12.442      0.305 RR  CELL  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~5|combout
    Info (332115):     12.442      0.000 RR    IC  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo|d
    Info (332115):     12.532      0.090 RR  CELL  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           latch edge time
    Info (332115):     54.457      4.457  F        clock network delay
    Info (332115):     54.517      0.060           clock pessimism
    Info (332115):     54.539      0.022     uTsu  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo
    Info (332115): Data Arrival Time  :    12.532
    Info (332115): Data Required Time :    54.539
    Info (332115): Slack              :    42.007 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.392
    Info (332115): -to_clock [get_clocks {CLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.392 
    Info (332115): ===================================================================
    Info (332115): From Node    : count[2]
    Info (332115): To Node      : count[2]
    Info (332115): Launch Clock : CLK
    Info (332115): Latch Clock  : CLK
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.009      3.009  R        clock network delay
    Info (332115):      3.249      0.240     uTco  count[2]
    Info (332115):      3.249      0.000 FF  CELL  count[2]|q
    Info (332115):      3.249      0.000 FF    IC  count[2]~1|datac
    Info (332115):      3.606      0.357 FF  CELL  count[2]~1|combout
    Info (332115):      3.606      0.000 FF    IC  count[2]|d
    Info (332115):      3.678      0.072 FF  CELL  count[2]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.121      3.121  R        clock network delay
    Info (332115):      3.091     -0.030           clock pessimism
    Info (332115):      3.286      0.195      uTh  count[2]
    Info (332115): Data Arrival Time  :     3.678
    Info (332115): Data Required Time :     3.286
    Info (332115): Slack              :     0.392 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.392
    Info (332115): -to_clock [get_clocks {CPUCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.392 
    Info (332115): ===================================================================
    Info (332115): From Node    : pipeline:CPU|caches:CM|dcache:DCACHE|flushcount[4]
    Info (332115): To Node      : pipeline:CPU|caches:CM|dcache:DCACHE|flushcount[4]
    Info (332115): Launch Clock : CPUCLK
    Info (332115): Latch Clock  : CPUCLK
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      5.998      5.998  R        clock network delay
    Info (332115):      6.238      0.240     uTco  pipeline:CPU|caches:CM|dcache:DCACHE|flushcount[4]
    Info (332115):      6.238      0.000 FF  CELL  CPU|CM|DCACHE|flushcount[4]|q
    Info (332115):      6.238      0.000 FF    IC  CPU|CM|DCACHE|flushcount[4]~2|datac
    Info (332115):      6.595      0.357 FF  CELL  CPU|CM|DCACHE|flushcount[4]~2|combout
    Info (332115):      6.595      0.000 FF    IC  CPU|CM|DCACHE|flushcount[4]|d
    Info (332115):      6.667      0.072 FF  CELL  pipeline:CPU|caches:CM|dcache:DCACHE|flushcount[4]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      6.245      6.245  R        clock network delay
    Info (332115):      6.080     -0.165           clock pessimism
    Info (332115):      6.275      0.195      uTh  pipeline:CPU|caches:CM|dcache:DCACHE|flushcount[4]
    Info (332115): Data Arrival Time  :     6.667
    Info (332115): Data Required Time :     6.275
    Info (332115): Slack              :     0.392 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.392
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.392 
    Info (332115): ===================================================================
    Info (332115): From Node    : ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]
    Info (332115): To Node      : ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      4.124      4.124  R        clock network delay
    Info (332115):      4.364      0.240     uTco  ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]
    Info (332115):      4.364      0.000 FF  CELL  RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]|q
    Info (332115):      4.364      0.000 FF    IC  RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~5|datac
    Info (332115):      4.721      0.357 FF  CELL  RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~5|combout
    Info (332115):      4.721      0.000 FF    IC  RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]|d
    Info (332115):      4.793      0.072 FF  CELL  ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      4.288      4.288  R        clock network delay
    Info (332115):      4.206     -0.082           clock pessimism
    Info (332115):      4.401      0.195      uTh  ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]
    Info (332115): Data Arrival Time  :     4.793
    Info (332115): Data Required Time :     4.401
    Info (332115): Slack              :     0.392 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 48.465
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 48.465 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]
    Info (332115): To Node      : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck (INVERTED)
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      4.271      4.271  R        clock network delay
    Info (332115):      4.511      0.240     uTco  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]
    Info (332115):      4.511      0.000 RR  CELL  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8]|q
    Info (332115):      5.329      0.818 RR    IC  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo|clrn
    Info (332115):      6.096      0.767 RF  CELL  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           latch edge time
    Info (332115):     54.457      4.457  F        clock network delay
    Info (332115):     54.539      0.082           clock pessimism
    Info (332115):     54.561      0.022     uTsu  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo
    Info (332115): Data Arrival Time  :     6.096
    Info (332115): Data Required Time :    54.561
    Info (332115): Slack              :    48.465 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.241
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.241 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg
    Info (332115): To Node      : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      4.108      4.108  R        clock network delay
    Info (332115):      4.348      0.240     uTco  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg
    Info (332115):      4.348      0.000 RR  CELL  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg|q
    Info (332115):      4.896      0.548 RR    IC  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]|clrn
    Info (332115):      5.623      0.727 RF  CELL  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      4.269      4.269  R        clock network delay
    Info (332115):      4.187     -0.082           clock pessimism
    Info (332115):      4.382      0.195      uTh  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]
    Info (332115): Data Arrival Time  :     5.623
    Info (332115): Data Required Time :     4.382
    Info (332115): Slack              :     1.241 
    Info (332115): ===================================================================
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.686
    Info (332113): Targets: [get_clocks {CLK}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 4.686 
    Info (332113): ===================================================================
    Info (332113): Node             : ram:RAM|addr[2]
    Info (332113): Clock            : CLK
    Info (332113): Type             : High Pulse Width
    Info (332113): Late Clock Arrival Path:
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           CLK
    Info (332113):      0.000      0.000 RR    IC  CLK~input|i
    Info (332113):      0.798      0.798 RR  CELL  CLK~input|o
    Info (332113):      0.976      0.178 RR    IC  CLK~inputclkctrl|inclk[0]
    Info (332113):      0.976      0.000 RR  CELL  CLK~inputclkctrl|outclk
    Info (332113):      2.952      1.976 RR    IC  RAM|addr[2]|clk
    Info (332113):      3.564      0.612 RR  CELL  ram:RAM|addr[2]
    Info (332113): Early Clock Arrival Path:
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      5.000      5.000           launch edge time
    Info (332113):      5.000      0.000           source latency
    Info (332113):      5.000      0.000           CLK
    Info (332113):      5.000      0.000 FF    IC  CLK~input|i
    Info (332113):      5.823      0.823 FF  CELL  CLK~input|o
    Info (332113):      5.991      0.168 FF    IC  CLK~inputclkctrl|inclk[0]
    Info (332113):      5.991      0.000 FF  CELL  CLK~inputclkctrl|outclk
    Info (332113):      7.824      1.833 FF    IC  RAM|addr[2]|clk
    Info (332113):      8.341      0.517 FF  CELL  ram:RAM|addr[2]
    Info (332113):      8.466      0.125           clock pessimism
    Info (332113): Required Width   :     0.216
    Info (332113): Actual Width     :     4.902
    Info (332113): Slack            :     4.686
    Info (332113): ===================================================================
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.726
    Info (332113): Targets: [get_clocks {CPUCLK}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 9.726 
    Info (332113): ===================================================================
    Info (332113): Node             : pipeline:CPU|caches:CM|dcache:DCACHE|count[0]
    Info (332113): Clock            : CPUCLK
    Info (332113): Type             : High Pulse Width
    Info (332113): Late Clock Arrival Path:
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           CLK
    Info (332113):      0.000      0.000 RR    IC  CLK~input|i
    Info (332113):      0.798      0.798 RR  CELL  CLK~input|o
    Info (332113):      0.976      0.178 RR    IC  CLK~inputclkctrl|inclk[0]
    Info (332113):      0.976      0.000 RR  CELL  CLK~inputclkctrl|outclk
    Info (332113):      2.510      1.534 RR    IC  CPUCLK|clk
    Info (332113):      3.122      0.612 RR  CELL  CPUCLK
    Info (332113):      3.122      0.000 RR  CELL  CPUCLK|q
    Info (332113):      3.852      0.730 RR    IC  CPUCLK~clkctrl|inclk[0]
    Info (332113):      3.852      0.000 RR  CELL  CPUCLK~clkctrl|outclk
    Info (332113):      5.373      1.521 RR    IC  CPU|CM|DCACHE|count[0]|clk
    Info (332113):      5.985      0.612 RR  CELL  pipeline:CPU|caches:CM|dcache:DCACHE|count[0]
    Info (332113): Early Clock Arrival Path:
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     10.000     10.000           launch edge time
    Info (332113):     10.000      0.000           source latency
    Info (332113):     10.000      0.000           CLK
    Info (332113):     10.000      0.000 RR    IC  CLK~input|i
    Info (332113):     10.798      0.798 RR  CELL  CLK~input|o
    Info (332113):     10.969      0.171 RR    IC  CLK~inputclkctrl|inclk[0]
    Info (332113):     10.969      0.000 RR  CELL  CLK~inputclkctrl|outclk
    Info (332113):     12.442      1.473 RR    IC  CPUCLK|clk
    Info (332113):     13.010      0.568 RR  CELL  CPUCLK
    Info (332113):     13.010      0.000 FF  CELL  CPUCLK|q
    Info (332113):     13.724      0.714 FF    IC  CPUCLK~clkctrl|inclk[0]
    Info (332113):     13.724      0.000 FF  CELL  CPUCLK~clkctrl|outclk
    Info (332113):     15.167      1.443 FF    IC  CPU|CM|DCACHE|count[0]|clk
    Info (332113):     15.684      0.517 FF  CELL  pipeline:CPU|caches:CM|dcache:DCACHE|count[0]
    Info (332113):     15.927      0.243           clock pessimism
    Info (332113): Required Width   :     0.216
    Info (332113): Actual Width     :     9.942
    Info (332113): Slack            :     9.726
    Info (332113): ===================================================================
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.343
    Info (332113): Targets: [get_clocks {altera_reserved_tck}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 49.343 
    Info (332113): ===================================================================
    Info (332113): Node             : ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a39~portb_address_reg0
    Info (332113): Clock            : altera_reserved_tck
    Info (332113): Type             : Low Pulse Width
    Info (332113): Late Clock Arrival Path:
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     50.000     50.000           launch edge time
    Info (332113):     50.000      0.000           source latency
    Info (332113):     50.000      0.000           altera_reserved_tck
    Info (332113):     50.000      0.000 FF    IC  altera_reserved_tck~input|i
    Info (332113):     50.733      0.733 FF  CELL  altera_reserved_tck~input|o
    Info (332113):     50.733      0.000 FF    IC  altera_internal_jtag|tck
    Info (332113):     50.733      0.000 FF  CELL  altera_internal_jtag|tckutap
    Info (332113):     52.578      1.845 FF    IC  altera_internal_jtag~TCKUTAPclkctrl|inclk[0]
    Info (332113):     52.578      0.000 FF  CELL  altera_internal_jtag~TCKUTAPclkctrl|outclk
    Info (332113):     54.062      1.484 FF    IC  RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39|clk1
    Info (332113):     54.986      0.924 FF  CELL  ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a39~portb_address_reg0
    Info (332113): Early Clock Arrival Path:
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):    100.000    100.000           launch edge time
    Info (332113):    100.000      0.000           source latency
    Info (332113):    100.000      0.000           altera_reserved_tck
    Info (332113):    100.000      0.000 RR    IC  altera_reserved_tck~input|i
    Info (332113):    100.708      0.708 RR  CELL  altera_reserved_tck~input|o
    Info (332113):    100.708      0.000 RR    IC  altera_internal_jtag|tck
    Info (332113):    100.708      0.000 RR  CELL  altera_internal_jtag|tckutap
    Info (332113):    102.115      1.407 RR    IC  altera_internal_jtag~TCKUTAPclkctrl|inclk[0]
    Info (332113):    102.115      0.000 RR  CELL  altera_internal_jtag~TCKUTAPclkctrl|outclk
    Info (332113):    103.553      1.438 RR    IC  RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39|clk1
    Info (332113):    104.404      0.851 RR  CELL  ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a39~portb_address_reg0
    Info (332113):    104.559      0.155           clock pessimism
    Info (332113): Required Width   :     0.230
    Info (332113): Actual Width     :    49.573
    Info (332113): Slack            :    49.343
    Info (332113): ===================================================================
Info: Analyzing Fast 1200mV 0C Model
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From CLK (Rise) to CLK (Rise) (setup and hold)
    Critical Warning (332169): From CPUCLK (Rise) to CLK (Rise) (setup and hold)
    Critical Warning (332169): From CPUCLK (Fall) to CLK (Rise) (setup and hold)
    Critical Warning (332169): From CLK (Rise) to CPUCLK (Rise) (setup and hold)
    Critical Warning (332169): From CPUCLK (Rise) to CPUCLK (Rise) (setup and hold)
    Critical Warning (332169): From CPUCLK (Fall) to CPUCLK (Rise) (setup and hold)
    Critical Warning (332169): From CPUCLK (Rise) to CPUCLK (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 1.597
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.597         0.000 CLK 
    Info (332119):     6.244         0.000 CPUCLK 
    Info (332119):    46.522         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.180
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.180         0.000 CPUCLK 
    Info (332119):     0.181         0.000 CLK 
    Info (332119):     0.182         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 49.387
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    49.387         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.567
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.567         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 4.371
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.371         0.000 CLK 
    Info (332119):     9.731         0.000 CPUCLK 
    Info (332119):    49.455         0.000 altera_reserved_tck 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.597
    Info (332115): -to_clock [get_clocks {CLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.597 
    Info (332115): ===================================================================
    Info (332115): From Node    : pipeline:CPU|datapath:DP|program_counter:PC|pcif.cur_pc[5]
    Info (332115): To Node      : ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a19~porta_we_reg
    Info (332115): Launch Clock : CPUCLK
    Info (332115): Latch Clock  : CLK
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.281      3.281  R        clock network delay
    Info (332115):      3.386      0.105     uTco  pipeline:CPU|datapath:DP|program_counter:PC|pcif.cur_pc[5]
    Info (332115):      3.386      0.000 FF  CELL  CPU|DP|PC|pcif.cur_pc[5]|q
    Info (332115):      3.942      0.556 FF    IC  CPU|CM|ICACHE|Mux14~2|datab
    Info (332115):      4.149      0.207 FF  CELL  CPU|CM|ICACHE|Mux14~2|combout
    Info (332115):      4.337      0.188 FF    IC  CPU|CM|ICACHE|Mux14~3|datad
    Info (332115):      4.400      0.063 FF  CELL  CPU|CM|ICACHE|Mux14~3|combout
    Info (332115):      5.130      0.730 FF    IC  CPU|CM|ICACHE|Mux14~6|datad
    Info (332115):      5.193      0.063 FF  CELL  CPU|CM|ICACHE|Mux14~6|combout
    Info (332115):      5.307      0.114 FF    IC  CPU|CM|ICACHE|Mux14~9|datac
    Info (332115):      5.440      0.133 FF  CELL  CPU|CM|ICACHE|Mux14~9|combout
    Info (332115):      5.571      0.131 FF    IC  CPU|CM|ICACHE|hit~12|datab
    Info (332115):      5.778      0.207 FF  CELL  CPU|CM|ICACHE|hit~12|combout
    Info (332115):      6.194      0.416 FF    IC  CPU|CM|ICACHE|hit~15|dataa
    Info (332115):      6.367      0.173 FF  CELL  CPU|CM|ICACHE|hit~15|combout
    Info (332115):      6.503      0.136 FF    IC  CPU|CM|ICACHE|hit~30|dataa
    Info (332115):      6.676      0.173 FF  CELL  CPU|CM|ICACHE|hit~30|combout
    Info (332115):      6.816      0.140 FF    IC  ramaddr~8|datad
    Info (332115):      6.888      0.072 FR  CELL  ramaddr~8|combout
    Info (332115):      7.275      0.387 RR    IC  ramaddr~65|datad
    Info (332115):      7.343      0.068 RR  CELL  ramaddr~65|combout
    Info (332115):      7.448      0.105 RR    IC  RAM|Equal2~16|datab
    Info (332115):      7.645      0.197 RF  CELL  RAM|Equal2~16|combout
    Info (332115):      8.048      0.403 FF    IC  RAM|Equal2~19|datab
    Info (332115):      8.222      0.174 FF  CELL  RAM|Equal2~19|combout
    Info (332115):      8.361      0.139 FF    IC  RAM|Equal2~20|datab
    Info (332115):      8.535      0.174 FF  CELL  RAM|Equal2~20|combout
    Info (332115):      8.643      0.108 FF    IC  RAM|always1~0|datad
    Info (332115):      8.706      0.063 FF  CELL  RAM|always1~0|combout
    Info (332115):      8.845      0.139 FF    IC  RAM|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[0]~1|datad
    Info (332115):      8.908      0.063 FF  CELL  RAM|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[0]~1|combout
    Info (332115):      9.966      1.058 FF    IC  RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19|portawe
    Info (332115):     10.189      0.223 FF  CELL  ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a19~porta_we_reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           latch edge time
    Info (332115):     11.752      1.752  R        clock network delay
    Info (332115):     11.757      0.005           clock pessimism
    Info (332115):     11.786      0.029     uTsu  ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a19~porta_we_reg
    Info (332115): Data Arrival Time  :    10.189
    Info (332115): Data Required Time :    11.786
    Info (332115): Slack              :     1.597 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.244
    Info (332115): -to_clock [get_clocks {CPUCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 6.244 
    Info (332115): ===================================================================
    Info (332115): From Node    : pipeline:CPU|datapath:DP|register_file:REGF|registers[18][26]
    Info (332115): To Node      : pipeline:CPU|datapath:DP|id_ex:IE|idex_if.idex_op_rdat2[26]
    Info (332115): Launch Clock : CPUCLK (INVERTED)
    Info (332115): Latch Clock  : CPUCLK
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           launch edge time
    Info (332115):     13.305      3.305  F        clock network delay
    Info (332115):     13.410      0.105     uTco  pipeline:CPU|datapath:DP|register_file:REGF|registers[18][26]
    Info (332115):     13.410      0.000 FF  CELL  CPU|DP|REGF|registers[18][26]|q
    Info (332115):     14.124      0.714 FF    IC  CPU|DP|REGF|Mux37~2|dataa
    Info (332115):     14.317      0.193 FF  CELL  CPU|DP|REGF|Mux37~2|combout
    Info (332115):     14.732      0.415 FF    IC  CPU|DP|REGF|Mux37~3|datab
    Info (332115):     14.925      0.193 FF  CELL  CPU|DP|REGF|Mux37~3|combout
    Info (332115):     15.889      0.964 FF    IC  CPU|DP|REGF|Mux37~6|datac
    Info (332115):     16.022      0.133 FF  CELL  CPU|DP|REGF|Mux37~6|combout
    Info (332115):     16.153      0.131 FF    IC  CPU|DP|REGF|Mux37~9|datab
    Info (332115):     16.345      0.192 FF  CELL  CPU|DP|REGF|Mux37~9|combout
    Info (332115):     16.880      0.535 FF    IC  CPU|DP|IE|idex_op_rdat2~24|datad
    Info (332115):     16.943      0.063 FF  CELL  CPU|DP|IE|idex_op_rdat2~24|combout
    Info (332115):     16.943      0.000 FF    IC  CPU|DP|IE|idex_if.idex_op_rdat2[26]|d
    Info (332115):     16.993      0.050 FF  CELL  pipeline:CPU|datapath:DP|id_ex:IE|idex_if.idex_op_rdat2[26]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     23.139      3.139  R        clock network delay
    Info (332115):     23.230      0.091           clock pessimism
    Info (332115):     23.237      0.007     uTsu  pipeline:CPU|datapath:DP|id_ex:IE|idex_if.idex_op_rdat2[26]
    Info (332115): Data Arrival Time  :    16.993
    Info (332115): Data Required Time :    23.237
    Info (332115): Slack              :     6.244 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 46.522
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 46.522 
    Info (332115): ===================================================================
    Info (332115): From Node    : ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]
    Info (332115): To Node      : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck (INVERTED)
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.299      2.299  R        clock network delay
    Info (332115):      2.404      0.105     uTco  ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]
    Info (332115):      2.404      0.000 FF  CELL  RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]|q
    Info (332115):      3.860      1.456 FF    IC  RAM|altsyncram_component|auto_generated|mgl_prim2|tdo~0|datac
    Info (332115):      3.993      0.133 FF  CELL  RAM|altsyncram_component|auto_generated|mgl_prim2|tdo~0|combout
    Info (332115):      4.228      0.235 FF    IC  RAM|altsyncram_component|auto_generated|mgl_prim2|tdo~1|dataa
    Info (332115):      4.432      0.204 FF  CELL  RAM|altsyncram_component|auto_generated|mgl_prim2|tdo~1|combout
    Info (332115):      4.812      0.380 FF    IC  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~1|datad
    Info (332115):      4.875      0.063 FF  CELL  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~1|combout
    Info (332115):      5.186      0.311 FF    IC  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~3|datad
    Info (332115):      5.249      0.063 FF  CELL  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~3|combout
    Info (332115):      5.432      0.183 FF    IC  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~4|datad
    Info (332115):      5.495      0.063 FF  CELL  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~4|combout
    Info (332115):      5.804      0.309 FF    IC  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~5|datac
    Info (332115):      5.937      0.133 FF  CELL  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~5|combout
    Info (332115):      5.937      0.000 FF    IC  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo|d
    Info (332115):      5.987      0.050 FF  CELL  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           latch edge time
    Info (332115):     52.472      2.472  F        clock network delay
    Info (332115):     52.502      0.030           clock pessimism
    Info (332115):     52.509      0.007     uTsu  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo
    Info (332115): Data Arrival Time  :     5.987
    Info (332115): Data Required Time :    52.509
    Info (332115): Slack              :    46.522 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.180
    Info (332115): -to_clock [get_clocks {CPUCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.180 
    Info (332115): ===================================================================
    Info (332115): From Node    : pipeline:CPU|caches:CM|dcache:DCACHE|dirtyloop
    Info (332115): To Node      : pipeline:CPU|caches:CM|dcache:DCACHE|dirtyloop
    Info (332115): Launch Clock : CPUCLK
    Info (332115): Latch Clock  : CPUCLK
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.160      3.160  R        clock network delay
    Info (332115):      3.265      0.105     uTco  pipeline:CPU|caches:CM|dcache:DCACHE|dirtyloop
    Info (332115):      3.265      0.000 RR  CELL  CPU|CM|DCACHE|dirtyloop|q
    Info (332115):      3.265      0.000 RR    IC  CPU|CM|DCACHE|dirtyloop~0|datac
    Info (332115):      3.436      0.171 RR  CELL  CPU|CM|DCACHE|dirtyloop~0|combout
    Info (332115):      3.436      0.000 RR    IC  CPU|CM|DCACHE|dirtyloop|d
    Info (332115):      3.467      0.031 RR  CELL  pipeline:CPU|caches:CM|dcache:DCACHE|dirtyloop
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.294      3.294  R        clock network delay
    Info (332115):      3.203     -0.091           clock pessimism
    Info (332115):      3.287      0.084      uTh  pipeline:CPU|caches:CM|dcache:DCACHE|dirtyloop
    Info (332115): Data Arrival Time  :     3.467
    Info (332115): Data Required Time :     3.287
    Info (332115): Slack              :     0.180 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.181
    Info (332115): -to_clock [get_clocks {CLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.181 
    Info (332115): ===================================================================
    Info (332115): From Node    : count[2]
    Info (332115): To Node      : count[2]
    Info (332115): Launch Clock : CLK
    Info (332115): Latch Clock  : CLK
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.602      1.602  R        clock network delay
    Info (332115):      1.707      0.105     uTco  count[2]
    Info (332115):      1.707      0.000 RR  CELL  count[2]|q
    Info (332115):      1.707      0.000 RR    IC  count[2]~1|datac
    Info (332115):      1.878      0.171 RR  CELL  count[2]~1|combout
    Info (332115):      1.878      0.000 RR    IC  count[2]|d
    Info (332115):      1.909      0.031 RR  CELL  count[2]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.664      1.664  R        clock network delay
    Info (332115):      1.644     -0.020           clock pessimism
    Info (332115):      1.728      0.084      uTh  count[2]
    Info (332115): Data Arrival Time  :     1.909
    Info (332115): Data Required Time :     1.728
    Info (332115): Slack              :     0.181 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.182
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.182 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]
    Info (332115): To Node      : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.174      2.174  R        clock network delay
    Info (332115):      2.279      0.105     uTco  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]
    Info (332115):      2.279      0.000 RR  CELL  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]|q
    Info (332115):      2.279      0.000 RR    IC  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0|datac
    Info (332115):      2.450      0.171 RR  CELL  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0|combout
    Info (332115):      2.450      0.000 RR    IC  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]|d
    Info (332115):      2.481      0.031 RR  CELL  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.264      2.264  R        clock network delay
    Info (332115):      2.215     -0.049           clock pessimism
    Info (332115):      2.299      0.084      uTh  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]
    Info (332115): Data Arrival Time  :     2.481
    Info (332115): Data Required Time :     2.299
    Info (332115): Slack              :     0.182 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 49.387
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 49.387 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]
    Info (332115): To Node      : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck (INVERTED)
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.251      2.251  R        clock network delay
    Info (332115):      2.356      0.105     uTco  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]
    Info (332115):      2.356      0.000 FF  CELL  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8]|q
    Info (332115):      2.746      0.390 FF    IC  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo|clrn
    Info (332115):      3.137      0.391 FR  CELL  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           latch edge time
    Info (332115):     52.472      2.472  F        clock network delay
    Info (332115):     52.517      0.045           clock pessimism
    Info (332115):     52.524      0.007     uTsu  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo
    Info (332115): Data Arrival Time  :     3.137
    Info (332115): Data Required Time :    52.524
    Info (332115): Slack              :    49.387 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.567
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.567 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg
    Info (332115): To Node      : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.162      2.162  R        clock network delay
    Info (332115):      2.267      0.105     uTco  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg
    Info (332115):      2.267      0.000 RR  CELL  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg|q
    Info (332115):      2.485      0.218 RR    IC  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]|clrn
    Info (332115):      2.851      0.366 RF  CELL  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.249      2.249  R        clock network delay
    Info (332115):      2.200     -0.049           clock pessimism
    Info (332115):      2.284      0.084      uTh  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]
    Info (332115): Data Arrival Time  :     2.851
    Info (332115): Data Required Time :     2.284
    Info (332115): Slack              :     0.567 
    Info (332115): ===================================================================
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.371
    Info (332113): Targets: [get_clocks {CLK}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 4.371 
    Info (332113): ===================================================================
    Info (332113): Node             : ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a52~porta_address_reg0
    Info (332113): Clock            : CLK
    Info (332113): Type             : Low Pulse Width
    Info (332113): Late Clock Arrival Path:
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      5.000      5.000           launch edge time
    Info (332113):      5.000      0.000           source latency
    Info (332113):      5.000      0.000           CLK
    Info (332113):      5.000      0.000 FF    IC  CLK~input|i
    Info (332113):      5.748      0.748 FF  CELL  CLK~input|o
    Info (332113):      5.833      0.085 FF    IC  CLK~inputclkctrl|inclk[0]
    Info (332113):      5.833      0.000 FF  CELL  CLK~inputclkctrl|outclk
    Info (332113):      6.741      0.908 FF    IC  RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52|clk0
    Info (332113):      7.229      0.488 FF  CELL  ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a52~porta_address_reg0
    Info (332113): Early Clock Arrival Path:
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     10.000     10.000           launch edge time
    Info (332113):     10.000      0.000           source latency
    Info (332113):     10.000      0.000           CLK
    Info (332113):     10.000      0.000 RR    IC  CLK~input|i
    Info (332113):     10.368      0.368 RR  CELL  CLK~input|o
    Info (332113):     10.463      0.095 RR    IC  CLK~inputclkctrl|inclk[0]
    Info (332113):     10.463      0.000 RR  CELL  CLK~inputclkctrl|outclk
    Info (332113):     11.316      0.853 RR    IC  RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52|clk0
    Info (332113):     11.764      0.448 RR  CELL  ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a52~porta_address_reg0
    Info (332113):     11.830      0.066           clock pessimism
    Info (332113): Required Width   :     0.230
    Info (332113): Actual Width     :     4.601
    Info (332113): Slack            :     4.371
    Info (332113): ===================================================================
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.731
    Info (332113): Targets: [get_clocks {CPUCLK}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 9.731 
    Info (332113): ===================================================================
    Info (332113): Node             : pipeline:CPU|datapath:DP|register_file:REGF|registers[15][26]
    Info (332113): Clock            : CPUCLK (INVERTED)
    Info (332113): Type             : High Pulse Width
    Info (332113): Late Clock Arrival Path:
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     10.000     10.000           launch edge time
    Info (332113):     10.000      0.000           source latency
    Info (332113):     10.000      0.000           CLK
    Info (332113):     10.000      0.000 RR    IC  CLK~input|i
    Info (332113):     10.368      0.368 RR  CELL  CLK~input|o
    Info (332113):     10.467      0.099 RR    IC  CLK~inputclkctrl|inclk[0]
    Info (332113):     10.467      0.000 RR  CELL  CLK~inputclkctrl|outclk
    Info (332113):     11.369      0.902 RR    IC  CPUCLK|clk
    Info (332113):     11.664      0.295 RR  CELL  CPUCLK
    Info (332113):     11.664      0.000 FF  CELL  CPUCLK|q
    Info (332113):     12.014      0.350 FF    IC  CPUCLK~clkctrl|inclk[0]
    Info (332113):     12.014      0.000 FF  CELL  CPUCLK~clkctrl|outclk
    Info (332113):     12.920      0.906 FF    IC  CPU|DP|REGF|registers[15][26]|clk
    Info (332113):     13.229      0.309 FR  CELL  pipeline:CPU|datapath:DP|register_file:REGF|registers[15][26]
    Info (332113): Early Clock Arrival Path:
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     20.000     20.000           launch edge time
    Info (332113):     20.000      0.000           source latency
    Info (332113):     20.000      0.000           CLK
    Info (332113):     20.000      0.000 RR    IC  CLK~input|i
    Info (332113):     20.368      0.368 RR  CELL  CLK~input|o
    Info (332113):     20.463      0.095 RR    IC  CLK~inputclkctrl|inclk[0]
    Info (332113):     20.463      0.000 RR  CELL  CLK~inputclkctrl|outclk
    Info (332113):     21.329      0.866 RR    IC  CPUCLK|clk
    Info (332113):     21.602      0.273 RR  CELL  CPUCLK
    Info (332113):     21.602      0.000 RR  CELL  CPUCLK|q
    Info (332113):     21.910      0.308 RR    IC  CPUCLK~clkctrl|inclk[0]
    Info (332113):     21.910      0.000 RR  CELL  CPUCLK~clkctrl|outclk
    Info (332113):     22.762      0.852 RR    IC  CPU|DP|REGF|registers[15][26]|clk
    Info (332113):     23.041      0.279 RF  CELL  pipeline:CPU|datapath:DP|register_file:REGF|registers[15][26]
    Info (332113):     23.176      0.135           clock pessimism
    Info (332113): Required Width   :     0.216
    Info (332113): Actual Width     :     9.947
    Info (332113): Slack            :     9.731
    Info (332113): ===================================================================
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.455
    Info (332113): Targets: [get_clocks {altera_reserved_tck}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 49.455 
    Info (332113): ===================================================================
    Info (332113): Node             : ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a15~portb_address_reg0
    Info (332113): Clock            : altera_reserved_tck
    Info (332113): Type             : Low Pulse Width
    Info (332113): Late Clock Arrival Path:
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     50.000     50.000           launch edge time
    Info (332113):     50.000      0.000           source latency
    Info (332113):     50.000      0.000           altera_reserved_tck
    Info (332113):     50.000      0.000 FF    IC  altera_reserved_tck~input|i
    Info (332113):     50.658      0.658 FF  CELL  altera_reserved_tck~input|o
    Info (332113):     50.658      0.000 FF    IC  altera_internal_jtag|tck
    Info (332113):     50.658      0.000 FF  CELL  altera_internal_jtag|tckutap
    Info (332113):     51.385      0.727 FF    IC  altera_internal_jtag~TCKUTAPclkctrl|inclk[0]
    Info (332113):     51.385      0.000 FF  CELL  altera_internal_jtag~TCKUTAPclkctrl|outclk
    Info (332113):     52.275      0.890 FF    IC  RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15|clk1
    Info (332113):     52.723      0.448 FF  CELL  ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a15~portb_address_reg0
    Info (332113): Early Clock Arrival Path:
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):    100.000    100.000           launch edge time
    Info (332113):    100.000      0.000           source latency
    Info (332113):    100.000      0.000           altera_reserved_tck
    Info (332113):    100.000      0.000 RR    IC  altera_reserved_tck~input|i
    Info (332113):    100.278      0.278 RR  CELL  altera_reserved_tck~input|o
    Info (332113):    100.278      0.000 RR    IC  altera_internal_jtag|tck
    Info (332113):    100.278      0.000 RR  CELL  altera_internal_jtag|tckutap
    Info (332113):    101.066      0.788 RR    IC  altera_internal_jtag~TCKUTAPclkctrl|inclk[0]
    Info (332113):    101.066      0.000 RR  CELL  altera_internal_jtag~TCKUTAPclkctrl|outclk
    Info (332113):    101.903      0.837 RR    IC  RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15|clk1
    Info (332113):    102.319      0.416 RR  CELL  ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a15~portb_address_reg0
    Info (332113):    102.408      0.089           clock pessimism
    Info (332113): Required Width   :     0.230
    Info (332113): Actual Width     :    49.685
    Info (332113): Slack            :    49.455
    Info (332113): ===================================================================
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 37 warnings
    Info: Peak virtual memory: 899 megabytes
    Info: Processing ended: Mon Mar 19 19:49:24 2018
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:15
Info: *******************************************************************
Info: Running Quartus II 64-Bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Mon Mar 19 19:49:27 2018
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg280/ece437/processors/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 987 megabytes
    Info: Processing ended: Mon Mar 19 19:49:29 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Mon Mar 19 19:46:59 2018

	Options: 

	Update Ram File: 0

	Module: system

	Files: alu.sv caches.sv control_unit.sv datapath.sv dcache.sv ex_mem.sv forward_unit.sv hazard_unit.sv icache.sv id_ex.sv if_id.sv mem_wb.sv memory_control.sv pipeline.sv program_counter.sv ram.sv register_file.sv request_unit.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 19:49:30 on Mar 19,2018
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" "+define+MAPPED" mapped/system.sv 
-- Compiling module system
-- Compiling module pipeline
-- Compiling module caches
-- Compiling module dcache
-- Compiling module icache
-- Compiling module datapath
-- Compiling module alu
-- Compiling module control_unit
-- Compiling module ex_mem
-- Compiling module forward_unit
-- Compiling module hazard_unit
-- Compiling module id_ex
-- Compiling module if_id
-- Compiling module mem_wb
-- Compiling module program_counter
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
End time: 19:49:31 on Mar 19,2018, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 19:49:31 on Mar 19,2018
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" "+define+MAPPED" testbench/system_tb.sv 
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
End time: 19:49:31 on Mar 19,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Reading pref.tcl

# 10.3b

# vsim -c -do "run -all; exit;" -L altera_mf_ver -L altera_ver -L cycloneive_ver -wlf system_tb.wlf work.system_tb 
# Start time: 19:49:32 on Mar 19,2018
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# //  Questa Sim-64
# //  Version 10.3b linux_x86_64 May 29 2014
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.caches
# Loading work.dcache
# Loading work.icache
# Loading work.datapath
# Loading work.forward_unit
# Loading work.hazard_unit
# Loading work.mem_wb
# Loading work.ex_mem
# Loading work.id_ex
# Loading work.if_id
# Loading work.register_file
# Loading work.alu
# Loading work.program_counter
# Loading work.control_unit
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all
# Starting Processor.
# Halted at 131240 time and ran for       6561 cycles.
# Starting memory dump.
# Finished memory dump.
# End time: 19:50:01 on Mar 19,2018, Elapsed time: 0:00:29
# Errors: 0, Warnings: 1
2025 instructions
processing file asmFiles/fib.asm (2 of 17)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 64-Bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Mon Mar 19 19:50:05 2018
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (961) in the Memory Initialization File "/home/ecegrid/a/mg280/ece437/processors/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg280/ece437/processors/._system/meminit.hex
Info: Quartus II 64-Bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 1006 megabytes
    Info: Processing ended: Mon Mar 19 19:50:07 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01
Info: *******************************************************************
Info: Running Quartus II 64-Bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Mon Mar 19 19:50:08 2018
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg280/ece437/processors/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 987 megabytes
    Info: Processing ended: Mon Mar 19 19:50:11 2018
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Mon Mar 19 19:50:01 2018

	Options: 

	Update Ram File: 1

	Module: system

	Files: alu.sv caches.sv control_unit.sv datapath.sv dcache.sv ex_mem.sv forward_unit.sv hazard_unit.sv icache.sv id_ex.sv if_id.sv mem_wb.sv memory_control.sv pipeline.sv program_counter.sv ram.sv register_file.sv request_unit.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 19:50:11 on Mar 19,2018
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" "+define+MAPPED" mapped/system.sv 
-- Compiling module system
-- Compiling module pipeline
-- Compiling module caches
-- Compiling module dcache
-- Compiling module icache
-- Compiling module datapath
-- Compiling module alu
-- Compiling module control_unit
-- Compiling module ex_mem
-- Compiling module forward_unit
-- Compiling module hazard_unit
-- Compiling module id_ex
-- Compiling module if_id
-- Compiling module mem_wb
-- Compiling module program_counter
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
End time: 19:50:13 on Mar 19,2018, Elapsed time: 0:00:02
Errors: 0, Warnings: 0
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 19:50:13 on Mar 19,2018
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" "+define+MAPPED" testbench/system_tb.sv 
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
End time: 19:50:13 on Mar 19,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Reading pref.tcl

# 10.3b

# vsim -c -do "run -all; exit;" -L altera_mf_ver -L altera_ver -L cycloneive_ver -wlf system_tb.wlf work.system_tb 
# Start time: 19:50:14 on Mar 19,2018
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# //  Questa Sim-64
# //  Version 10.3b linux_x86_64 May 29 2014
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.datapath
# Loading work.mem_wb
# Loading work.ex_mem
# Loading work.id_ex
# Loading work.if_id
# Loading work.register_file
# Loading work.alu
# Loading work.program_counter
# Loading work.control_unit
# Loading work.forward_unit
# Loading work.hazard_unit
# Loading work.memory_control
# Loading work.caches
# Loading work.dcache
# Loading work.icache
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all
# Starting Processor.
# Break key hit
# Simulation stop requested.
#  exit
# End time: 20:05:14 on Mar 19,2018, Elapsed time: 0:15:00
# Errors: 0, Warnings: 1
