;redcode
;assert 1
	SPL 0, <-2
	CMP -277, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	MOV -601, <-20
	MOV @901, <-420
	MOV @901, <-420
	SUB #-92, 21
	JMP <13
	SLT @-1, 100
	SUB @121, 106
	SUB 0, 0
	MOV 1, 100
	SUB @121, 103
	SLT @-1, 100
	MOV -1, <-20
	SUB -7, <-20
	MOV -1, <-20
	MOV @901, <-420
	SUB 310, 60
	SLT -1, @-20
	ADD @2, @70
	JMN 3, 20
	SUB #-122, -206
	SUB #-122, -206
	SUB 0, 0
	JMN 3, 20
	MOV 503, <-320
	MOV 503, <-320
	JMN -1, @27
	SUB 3, @220
	MOV 100, @100
	MOV 100, @100
	DJN -1, @-20
	SUB @3, 8
	SUB @3, 8
	SUB @3, 8
	ADD @121, 106
	SPL 600, 70
	SUB <310, 60
	SUB 310, 60
	MOV <-501, -20
	SUB 310, 60
	MOV <-501, -20
	MOV <-501, -20
	SPL 0, <-2
	CMP -277, <-120
	SPL 0, <-2
	SUB -10, -1
