// Seed: 3404439151
module module_0;
  bit id_1;
  reg id_2;
  assign module_1.id_3 = 0;
  parameter id_3 = 1, id_4 = 1'b0, id_5 = 1'b0, id_6 = 1 < -1, id_7 = ~(-1);
  localparam id_8 = 1;
  initial begin : LABEL_0
    id_1 = 1;
    $signed(36);
    ;
    id_1 <= "";
  end
  parameter id_9 = id_3 | id_5;
  assign id_2 = id_2;
  initial id_2 <= -1;
endmodule
module module_1 (
    input tri id_0,
    input tri1 id_1,
    input supply1 id_2,
    output logic id_3
);
  always #1 begin : LABEL_0
    if (1) begin : LABEL_1
      if (-1) for (id_3 = 1 + ("" ? id_2 : id_2); -1; id_3 = id_2 >= id_2) id_3 <= -1;
      else if (-1) id_3 = id_1;
    end
  end
  module_0 modCall_1 ();
endmodule
