{
  "module_name": "regs-gsc.h",
  "hash_id": "7db1a8fea337a2b0f42fc0eb33a9197583cc0066dc5fd271c964dd064630b9b3",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/exynos/regs-gsc.h",
  "human_readable_source": " \n \n\n#ifndef EXYNOS_REGS_GSC_H_\n#define EXYNOS_REGS_GSC_H_\n\n \n#define GSC_ENABLE\t\t\t0x00\n#define GSC_ENABLE_PP_UPDATE_TIME_MASK\t(1 << 9)\n#define GSC_ENABLE_PP_UPDATE_TIME_CURR\t(0 << 9)\n#define GSC_ENABLE_PP_UPDATE_TIME_EOPAS\t(1 << 9)\n#define GSC_ENABLE_CLK_GATE_MODE_MASK\t(1 << 8)\n#define GSC_ENABLE_CLK_GATE_MODE_FREE\t(1 << 8)\n#define GSC_ENABLE_IPC_MODE_MASK\t(1 << 7)\n#define GSC_ENABLE_NORM_MODE\t\t(0 << 7)\n#define GSC_ENABLE_IPC_MODE\t\t(1 << 7)\n#define GSC_ENABLE_PP_UPDATE_MODE_MASK\t(1 << 6)\n#define GSC_ENABLE_PP_UPDATE_FIRE_MODE\t(1 << 6)\n#define GSC_ENABLE_IN_PP_UPDATE\t\t(1 << 5)\n#define GSC_ENABLE_ON_CLEAR_MASK\t(1 << 4)\n#define GSC_ENABLE_ON_CLEAR_ONESHOT\t(1 << 4)\n#define GSC_ENABLE_QOS_ENABLE\t\t(1 << 3)\n#define GSC_ENABLE_OP_STATUS\t\t(1 << 2)\n#define GSC_ENABLE_SFR_UPDATE\t\t(1 << 1)\n#define GSC_ENABLE_ON\t\t\t(1 << 0)\n\n \n#define GSC_SW_RESET\t\t\t0x04\n#define GSC_SW_RESET_SRESET\t\t(1 << 0)\n\n \n#define GSC_IRQ\t\t\t\t0x08\n#define GSC_IRQ_STATUS_OR_IRQ\t\t(1 << 17)\n#define GSC_IRQ_STATUS_OR_FRM_DONE\t(1 << 16)\n#define GSC_IRQ_OR_MASK\t\t\t(1 << 2)\n#define GSC_IRQ_FRMDONE_MASK\t\t(1 << 1)\n#define GSC_IRQ_ENABLE\t\t\t(1 << 0)\n\n \n#define GSC_IN_CON\t\t\t0x10\n#define GSC_IN_CHROM_STRIDE_SEL_MASK\t(1 << 20)\n#define GSC_IN_CHROM_STRIDE_SEPAR\t(1 << 20)\n#define GSC_IN_RB_SWAP_MASK\t\t(1 << 19)\n#define GSC_IN_RB_SWAP\t\t\t(1 << 19)\n#define GSC_IN_ROT_MASK\t\t\t(7 << 16)\n#define GSC_IN_ROT_270\t\t\t(7 << 16)\n#define GSC_IN_ROT_90_YFLIP\t\t(6 << 16)\n#define GSC_IN_ROT_90_XFLIP\t\t(5 << 16)\n#define GSC_IN_ROT_90\t\t\t(4 << 16)\n#define GSC_IN_ROT_180\t\t\t(3 << 16)\n#define GSC_IN_ROT_YFLIP\t\t(2 << 16)\n#define GSC_IN_ROT_XFLIP\t\t(1 << 16)\n#define GSC_IN_RGB_TYPE_MASK\t\t(3 << 14)\n#define GSC_IN_RGB_HD_WIDE\t\t(3 << 14)\n#define GSC_IN_RGB_HD_NARROW\t\t(2 << 14)\n#define GSC_IN_RGB_SD_WIDE\t\t(1 << 14)\n#define GSC_IN_RGB_SD_NARROW\t\t(0 << 14)\n#define GSC_IN_YUV422_1P_ORDER_MASK\t(1 << 13)\n#define GSC_IN_YUV422_1P_ORDER_LSB_Y\t(0 << 13)\n#define GSC_IN_YUV422_1P_OEDER_LSB_C\t(1 << 13)\n#define GSC_IN_CHROMA_ORDER_MASK\t(1 << 12)\n#define GSC_IN_CHROMA_ORDER_CBCR\t(0 << 12)\n#define GSC_IN_CHROMA_ORDER_CRCB\t(1 << 12)\n#define GSC_IN_FORMAT_MASK\t\t(7 << 8)\n#define GSC_IN_XRGB8888\t\t\t(0 << 8)\n#define GSC_IN_RGB565\t\t\t(1 << 8)\n#define GSC_IN_YUV420_2P\t\t(2 << 8)\n#define GSC_IN_YUV420_3P\t\t(3 << 8)\n#define GSC_IN_YUV422_1P\t\t(4 << 8)\n#define GSC_IN_YUV422_2P\t\t(5 << 8)\n#define GSC_IN_YUV422_3P\t\t(6 << 8)\n#define GSC_IN_TILE_TYPE_MASK\t\t(1 << 4)\n#define GSC_IN_TILE_C_16x8\t\t(0 << 4)\n#define GSC_IN_TILE_C_16x16\t\t(1 << 4)\n#define GSC_IN_TILE_MODE\t\t(1 << 3)\n#define GSC_IN_LOCAL_SEL_MASK\t\t(3 << 1)\n#define GSC_IN_LOCAL_CAM3\t\t(3 << 1)\n#define GSC_IN_LOCAL_FIMD_WB\t\t(2 << 1)\n#define GSC_IN_LOCAL_CAM1\t\t(1 << 1)\n#define GSC_IN_LOCAL_CAM0\t\t(0 << 1)\n#define GSC_IN_PATH_MASK\t\t(1 << 0)\n#define GSC_IN_PATH_LOCAL\t\t(1 << 0)\n#define GSC_IN_PATH_MEMORY\t\t(0 << 0)\n\n \n#define GSC_SRCIMG_SIZE\t\t\t0x14\n#define GSC_SRCIMG_HEIGHT_MASK\t\t(0x1fff << 16)\n#define GSC_SRCIMG_HEIGHT(x)\t\t((x) << 16)\n#define GSC_SRCIMG_WIDTH_MASK\t\t(0x3fff << 0)\n#define GSC_SRCIMG_WIDTH(x)\t\t((x) << 0)\n\n \n#define GSC_SRCIMG_OFFSET\t\t0x18\n#define GSC_SRCIMG_OFFSET_Y_MASK\t(0x1fff << 16)\n#define GSC_SRCIMG_OFFSET_Y(x)\t\t((x) << 16)\n#define GSC_SRCIMG_OFFSET_X_MASK\t(0x1fff << 0)\n#define GSC_SRCIMG_OFFSET_X(x)\t\t((x) << 0)\n\n \n#define GSC_CROPPED_SIZE\t\t0x1C\n#define GSC_CROPPED_HEIGHT_MASK\t\t(0x1fff << 16)\n#define GSC_CROPPED_HEIGHT(x)\t\t((x) << 16)\n#define GSC_CROPPED_WIDTH_MASK\t\t(0x1fff << 0)\n#define GSC_CROPPED_WIDTH(x)\t\t((x) << 0)\n\n \n#define GSC_OUT_CON\t\t\t0x20\n#define GSC_OUT_GLOBAL_ALPHA_MASK\t(0xff << 24)\n#define GSC_OUT_GLOBAL_ALPHA(x)\t\t((x) << 24)\n#define GSC_OUT_CHROM_STRIDE_SEL_MASK\t(1 << 13)\n#define GSC_OUT_CHROM_STRIDE_SEPAR\t(1 << 13)\n#define GSC_OUT_RB_SWAP_MASK\t\t(1 << 12)\n#define GSC_OUT_RB_SWAP\t\t\t(1 << 12)\n#define GSC_OUT_RGB_TYPE_MASK\t\t(3 << 10)\n#define GSC_OUT_RGB_HD_NARROW\t\t(3 << 10)\n#define GSC_OUT_RGB_HD_WIDE\t\t(2 << 10)\n#define GSC_OUT_RGB_SD_NARROW\t\t(1 << 10)\n#define GSC_OUT_RGB_SD_WIDE\t\t(0 << 10)\n#define GSC_OUT_YUV422_1P_ORDER_MASK\t(1 << 9)\n#define GSC_OUT_YUV422_1P_ORDER_LSB_Y\t(0 << 9)\n#define GSC_OUT_YUV422_1P_OEDER_LSB_C\t(1 << 9)\n#define GSC_OUT_CHROMA_ORDER_MASK\t(1 << 8)\n#define GSC_OUT_CHROMA_ORDER_CBCR\t(0 << 8)\n#define GSC_OUT_CHROMA_ORDER_CRCB\t(1 << 8)\n#define GSC_OUT_FORMAT_MASK\t\t(7 << 4)\n#define GSC_OUT_XRGB8888\t\t(0 << 4)\n#define GSC_OUT_RGB565\t\t\t(1 << 4)\n#define GSC_OUT_YUV420_2P\t\t(2 << 4)\n#define GSC_OUT_YUV420_3P\t\t(3 << 4)\n#define GSC_OUT_YUV422_1P\t\t(4 << 4)\n#define GSC_OUT_YUV422_2P\t\t(5 << 4)\n#define GSC_OUT_YUV422_3P\t\t(6 << 4)\n#define GSC_OUT_YUV444\t\t\t(7 << 4)\n#define GSC_OUT_TILE_TYPE_MASK\t\t(1 << 2)\n#define GSC_OUT_TILE_C_16x8\t\t(0 << 2)\n#define GSC_OUT_TILE_C_16x16\t\t(1 << 2)\n#define GSC_OUT_TILE_MODE\t\t(1 << 1)\n#define GSC_OUT_PATH_MASK\t\t(1 << 0)\n#define GSC_OUT_PATH_LOCAL\t\t(1 << 0)\n#define GSC_OUT_PATH_MEMORY\t\t(0 << 0)\n\n \n#define GSC_SCALED_SIZE\t\t\t0x24\n#define GSC_SCALED_HEIGHT_MASK\t\t(0x1fff << 16)\n#define GSC_SCALED_HEIGHT(x)\t\t((x) << 16)\n#define GSC_SCALED_WIDTH_MASK\t\t(0x1fff << 0)\n#define GSC_SCALED_WIDTH(x)\t\t((x) << 0)\n\n \n#define GSC_PRE_SCALE_RATIO\t\t0x28\n#define GSC_PRESC_SHFACTOR_MASK\t\t(7 << 28)\n#define GSC_PRESC_SHFACTOR(x)\t\t((x) << 28)\n#define GSC_PRESC_V_RATIO_MASK\t\t(7 << 16)\n#define GSC_PRESC_V_RATIO(x)\t\t((x) << 16)\n#define GSC_PRESC_H_RATIO_MASK\t\t(7 << 0)\n#define GSC_PRESC_H_RATIO(x)\t\t((x) << 0)\n\n \n#define GSC_MAIN_H_RATIO\t\t0x2C\n#define GSC_MAIN_H_RATIO_MASK\t\t(0xfffff << 0)\n#define GSC_MAIN_H_RATIO_VALUE(x)\t((x) << 0)\n\n \n#define GSC_MAIN_V_RATIO\t\t0x30\n#define GSC_MAIN_V_RATIO_MASK\t\t(0xfffff << 0)\n#define GSC_MAIN_V_RATIO_VALUE(x)\t((x) << 0)\n\n \n#define GSC_IN_CHROM_STRIDE\t\t0x3C\n#define GSC_IN_CHROM_STRIDE_MASK\t(0x3fff << 0)\n#define GSC_IN_CHROM_STRIDE_VALUE(x)\t((x) << 0)\n\n \n#define GSC_DSTIMG_SIZE\t\t\t0x40\n#define GSC_DSTIMG_HEIGHT_MASK\t\t(0x1fff << 16)\n#define GSC_DSTIMG_HEIGHT(x)\t\t((x) << 16)\n#define GSC_DSTIMG_WIDTH_MASK\t\t(0x1fff << 0)\n#define GSC_DSTIMG_WIDTH(x)\t\t((x) << 0)\n\n \n#define GSC_DSTIMG_OFFSET\t\t0x44\n#define GSC_DSTIMG_OFFSET_Y_MASK\t(0x1fff << 16)\n#define GSC_DSTIMG_OFFSET_Y(x)\t\t((x) << 16)\n#define GSC_DSTIMG_OFFSET_X_MASK\t(0x1fff << 0)\n#define GSC_DSTIMG_OFFSET_X(x)\t\t((x) << 0)\n\n \n#define GSC_OUT_CHROM_STRIDE\t\t0x48\n#define GSC_OUT_CHROM_STRIDE_MASK\t(0x3fff << 0)\n#define GSC_OUT_CHROM_STRIDE_VALUE(x)\t((x) << 0)\n\n \n#define GSC_IN_BASE_ADDR_Y_MASK\t\t0x4C\n \n#define GSC_IN_BASE_ADDR_Y(n)\t\t(0x50 + (n) * 0x4)\n \n#define GSC_IN_BASE_ADDR_Y_CUR(n)\t(0x60 + (n) * 0x4)\n\n \n#define GSC_IN_BASE_ADDR_CB_MASK\t0x7C\n \n#define GSC_IN_BASE_ADDR_CB(n)\t\t(0x80 + (n) * 0x4)\n \n#define GSC_IN_BASE_ADDR_CB_CUR(n)\t(0x90 + (n) * 0x4)\n\n \n#define GSC_IN_BASE_ADDR_CR_MASK\t0xAC\n \n#define GSC_IN_BASE_ADDR_CR(n)\t\t(0xB0 + (n) * 0x4)\n \n#define GSC_IN_BASE_ADDR_CR_CUR(n)\t(0xC0 + (n) * 0x4)\n\n \n#define GSC_IN_CURR_ADDR_INDEX\t(0xf << 24)\n#define GSC_IN_CURR_GET_INDEX(x)\t((x) >> 24)\n#define GSC_IN_BASE_ADDR_PINGPONG(x)\t((x) << 16)\n#define GSC_IN_BASE_ADDR_MASK\t\t(0xff << 0)\n\n \n#define GSC_OUT_BASE_ADDR_Y_MASK\t0x10C\n \n#define GSC_OUT_BASE_ADDR_Y(n)\t\t(0x110 + (n) * 0x4)\n\n \n#define GSC_OUT_BASE_ADDR_CB_MASK\t0x15C\n \n#define GSC_OUT_BASE_ADDR_CB(n)\t\t(0x160 + (n) * 0x4)\n\n \n#define GSC_OUT_BASE_ADDR_CR_MASK\t0x1AC\n \n#define GSC_OUT_BASE_ADDR_CR(n)\t\t(0x1B0 + (n) * 0x4)\n\n \n#define GSC_OUT_CURR_ADDR_INDEX\t\t(0xf << 24)\n#define GSC_OUT_CURR_GET_INDEX(x)\t((x) >> 24)\n#define GSC_OUT_BASE_ADDR_PINGPONG(x)\t((x) << 16)\n#define GSC_OUT_BASE_ADDR_MASK\t\t(0xffff << 0)\n\n \n#define GSC_HCOEF(n, s, x)\t(0x300 + (n) * 0x4 + (s) * 0x30 + (x) * 0x300)\n\n \n#define GSC_VCOEF(n, s, x)\t(0x200 + (n) * 0x4 + (s) * 0x30 + (x) * 0x300)\n\n \n#define GSC_BUSCON\t\t\t0xA78\n#define GSC_BUSCON_INT_TIME_MASK\t(1 << 8)\n#define GSC_BUSCON_INT_DATA_TRANS\t(0 << 8)\n#define GSC_BUSCON_INT_AXI_RESPONSE\t(1 << 8)\n#define GSC_BUSCON_AWCACHE(x)\t\t((x) << 4)\n#define GSC_BUSCON_ARCACHE(x)\t\t((x) << 0)\n\n \n#define GSC_VPOSITION\t\t\t0xA7C\n#define GSC_VPOS_F(x)\t\t\t((x) << 0)\n\n\n \n#define GSC_CLK_INIT_COUNT\t\t0xC00\n#define GSC_CLK_GATE_MODE_INIT_CNT(x)\t((x) << 0)\n\n \n#define GSC_CLK_SNOOP_COUNT\t\t0xC04\n#define GSC_CLK_GATE_MODE_SNOOP_CNT(x)\t((x) << 0)\n\n \n#define SYSREG_GSCBLK_CFG1\t\t0x0224\n#define GSC_BLK_DISP1WB_DEST(x)\t\t(x << 10)\n#define GSC_BLK_SW_RESET_WB_DEST(x)\t(1 << (18 + x))\n#define GSC_BLK_PXLASYNC_LO_MASK_WB(x)\t(0 << (14 + x))\n#define GSC_BLK_GSCL_WB_IN_SRC_SEL(x)\t(1 << (2 * x))\n#define SYSREG_GSCBLK_CFG2\t\t0x2000\n#define PXLASYNC_LO_MASK_CAMIF_GSCL(x)\t(1 << (x))\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}