Release 9.1.03i par J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

USDAL01NB025909::  Wed Aug 22 23:25:03 2007

par -w -intstyle ise -ol std -t 1 top_map.ncd top.ncd top.pcf 


Constraints file: top.pcf.
Loading device for application Rf_Device from file '3s250e.nph' in environment C:\Xilinx\9.1.
   "top" is an NCD, version 3.1, device xc3s250e, package tq144, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.320 Volts)

WARNING:Timing:3223 - Timing constraint TS_P2P = MAXDELAY FROM TIMEGRP "PADS" TO TIMEGRP "PADS" 20 ns; ignored during
   timing analysis.

Device speed data version:  "PRODUCTION 1.26 2006-10-19".


Design Summary Report:

 Number of External IOBs                          30 out of 108    27%

   Number of External Input IOBs                  2

      Number of External Input IBUFs              2
        Number of LOCed External Input IBUFs      2 out of 2     100%


   Number of External Output IOBs                20

      Number of External Output IOBs             20
        Number of LOCed External Output IOBs     20 out of 20    100%


   Number of External Bidir IOBs                  8

      Number of External Bidir IOBs               8
        Number of LOCed External Bidir IOBs       8 out of 8     100%


   Number of BUFGMUXs                        4 out of 24     16%
   Number of DCMs                            2 out of 4      50%
   Number of Slices                         48 out of 2448    1%
      Number of SLICEMs                      0 out of 1224    0%



Overall effort level (-ol):   Standard 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard 

Starting initial Timing Analysis.  REAL time: 2 secs 
Finished initial Timing Analysis.  REAL time: 2 secs 


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:98984d) REAL time: 3 secs 

Phase 2.7
Phase 2.7 (Checksum:1312cfe) REAL time: 3 secs 

Phase 3.31
Phase 3.31 (Checksum:1c9c37d) REAL time: 3 secs 

Phase 4.2
......
............
Phase 4.2 (Checksum:98beb7) REAL time: 3 secs 

Phase 5.30
Phase 5.30 (Checksum:2faf07b) REAL time: 3 secs 

Phase 6.8
..
.
..
.
.
.
Phase 6.8 (Checksum:9b132d) REAL time: 6 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 6 secs 

Phase 8.18
Phase 8.18 (Checksum:4c4b3f8) REAL time: 7 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 7 secs 

REAL time consumed by placer: 7 secs 
CPU  time consumed by placer: 6 secs 
Writing design to file top.ncd


Total REAL time to Placer completion: 7 secs 
Total CPU time to Placer completion: 7 secs 

Starting Router

Phase 1: 352 unrouted;       REAL time: 9 secs 

Phase 2: 295 unrouted;       REAL time: 9 secs 

Phase 3: 45 unrouted;       REAL time: 9 secs 

Phase 4: 45 unrouted; (0)      REAL time: 9 secs 

Phase 5: 45 unrouted; (0)      REAL time: 9 secs 

Phase 6: 45 unrouted; (0)      REAL time: 9 secs 

Phase 7: 0 unrouted; (0)      REAL time: 9 secs 

Phase 8: 0 unrouted; (0)      REAL time: 9 secs 

WARNING:Route:455 - CLK Net:clkin_ibufg may have excessive skew because 
      2 CLK pins and 0 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 9 secs 
Total CPU time to Router completion: 9 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|           clock_25m |  BUFGMUX_X2Y1| No   |   31 |  0.052     |  0.121      |
+---------------------+--------------+------+------+------------+-------------+
|          clock_375K |  BUFGMUX_X1Y1| No   |    9 |  0.008     |  0.108      |
+---------------------+--------------+------+------+------------+-------------+
|         clkin_ibufg |         Local|      |    5 |  0.000     |  1.661      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.


   The Delay Summary Report


The NUMBER OF SIGNALS NOT COMPLETELY ROUTED for this design is: 0

   The AVERAGE CONNECTION DELAY for this design is:        0.967
   The MAXIMUM PIN DELAY IS:                               3.896
   The AVERAGE CONNECTION DELAY on the 10 WORST NETS is:   3.153

   Listing Pin Delays by value: (nsec)

    d < 1.00   < d < 2.00  < d < 3.00  < d < 4.00  < d < 5.00  d >= 5.00
   ---------   ---------   ---------   ---------   ---------   ---------
         203         102          22          11           0           0

Timing Score: 0

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
  TS_Inst_mid_dcm_CLKFX_BUF = PERIOD TIMEGR | SETUP   |     1.072ns|    33.562ns|       0|           0
  P "Inst_mid_dcm_CLKFX_BUF" TS_clk_in      | HOLD    |     1.355ns|            |       0|           0
      / 4.16666667 HIGH 50%                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  OFFSET = OUT 10 ns AFTER COMP "clk_in"    | MAXDELAY|     1.431ns|     8.569ns|       0|           0
------------------------------------------------------------------------------------------------------
  OFFSET = IN 10 ns BEFORE COMP "clk_in"    | SETUP   |     3.121ns|     6.879ns|       0|           0
------------------------------------------------------------------------------------------------------
  TS_clk_in = PERIOD TIMEGRP "clk_in" 166.6 | SETUP   |   164.157ns|     2.513ns|       0|           0
  7 ns HIGH 50%                             | HOLD    |     0.644ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  TS_Inst_low_dcm_CLKDV_BUF = PERIOD TIMEGR | SETUP   |  2662.543ns|     4.177ns|       0|           0
  P "Inst_low_dcm_CLKDV_BUF" TS_clk_in      | HOLD    |     1.325ns|            |       0|           0
      * 16 HIGH 50%                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_P2P = MAXDELAY FROM TIMEGRP "PADS" TO  | N/A     |         N/A|         N/A|     N/A|         N/A
  TIMEGRP "PADS" 20 ns                      |         |            |            |        |            
------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the 
   constraint does not cover any paths or that it has no requested value.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 10 secs 
Total CPU time to PAR completion: 9 secs 

Peak Memory Usage:  145 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 2
Number of info messages: 0

Writing design to file top.ncd



PAR done!
