# compile vhdl design source files
vhdl xil_defaultlib  "../../../VHDL sources/negEdgeSIPO.vhd"
vhdl xil_defaultlib  "../../../testbenches/negEdgeSipo_tb.vhd"

# Do not sort compile order
nosort
