
---------- Begin Simulation Statistics ----------
final_tick                                85542618000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 275140                       # Simulator instruction rate (inst/s)
host_mem_usage                                 725764                       # Number of bytes of host memory used
host_op_rate                                   275689                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   363.45                       # Real time elapsed on the host
host_tick_rate                              235362252                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100199496                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.085543                       # Number of seconds simulated
sim_ticks                                 85542618000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100199496                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.710852                       # CPI: cycles per instruction
system.cpu.discardedOps                        197592                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        37917503                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.584504                       # IPC: instructions per cycle
system.cpu.numCycles                        171085236                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46438739     46.35%     46.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::MemRead               42753845     42.67%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10986191     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100199496                       # Class of committed instruction
system.cpu.tickCycles                       133167733                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       168908                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        370917                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          380                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       876679                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          475                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1754309                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            475                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4397380                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3642738                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             83171                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2112902                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2110709                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.896209                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   66038                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             682                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                295                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              387                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          165                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51224446                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51224446                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51224914                       # number of overall hits
system.cpu.dcache.overall_hits::total        51224914                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       929966                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         929966                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       937917                       # number of overall misses
system.cpu.dcache.overall_misses::total        937917                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  27169423500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  27169423500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  27169423500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  27169423500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52154412                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52154412                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52162831                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52162831                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017831                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017831                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017981                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017981                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 29215.501965                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 29215.501965                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 28967.833508                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 28967.833508                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       209067                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3821                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    54.715258                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       797280                       # number of writebacks
system.cpu.dcache.writebacks::total            797280                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        61052                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        61052                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        61052                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        61052                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       868914                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       868914                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       876858                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       876858                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  24739122000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  24739122000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  25420792499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  25420792499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.016660                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016660                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.016810                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016810                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 28471.312466                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 28471.312466                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 28990.774446                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 28990.774446                       # average overall mshr miss latency
system.cpu.dcache.replacements                 876349                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40649597                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40649597                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       527760                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        527760                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10817504000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10817504000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41177357                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41177357                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012817                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012817                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 20497.013794                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20497.013794                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          554                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          554                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       527206                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       527206                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  10267843000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  10267843000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.012803                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012803                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 19475.960061                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19475.960061                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10574849                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10574849                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       402206                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       402206                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  16351919500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  16351919500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10977055                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10977055                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.036641                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.036641                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 40655.583209                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 40655.583209                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        60498                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        60498                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       341708                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       341708                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  14471279000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14471279000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031129                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031129                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 42349.839629                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42349.839629                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          468                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           468                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7951                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7951                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.944411                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.944411                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7944                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7944                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    681670499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    681670499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.943580                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.943580                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 85809.478726                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 85809.478726                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       244500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       244500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        61125                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        61125                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       240500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       240500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        60125                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        60125                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  85542618000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           505.356002                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52101847                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            876861                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             59.418593                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   505.356002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987023                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987023                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          175                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          203                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          133                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         105202675                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        105202675                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  85542618000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  85542618000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  85542618000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42703738                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43555168                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11057200                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10235866                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10235866                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10235866                       # number of overall hits
system.cpu.icache.overall_hits::total        10235866                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          770                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            770                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          770                       # number of overall misses
system.cpu.icache.overall_misses::total           770                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     55655500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     55655500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     55655500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     55655500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10236636                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10236636                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10236636                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10236636                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000075                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000075                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000075                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000075                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 72279.870130                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72279.870130                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 72279.870130                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72279.870130                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          328                       # number of writebacks
system.cpu.icache.writebacks::total               328                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          770                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          770                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          770                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          770                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     54885500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     54885500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     54885500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     54885500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000075                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000075                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 71279.870130                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71279.870130                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 71279.870130                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71279.870130                       # average overall mshr miss latency
system.cpu.icache.replacements                    328                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10235866                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10235866                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          770                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           770                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     55655500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     55655500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10236636                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10236636                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000075                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000075                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 72279.870130                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72279.870130                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          770                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          770                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     54885500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     54885500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 71279.870130                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71279.870130                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  85542618000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           362.810840                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10236636                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               770                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13294.332468                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   362.810840                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.708615                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.708615                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          335                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20474042                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20474042                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  85542618000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  85542618000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  85542618000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  85542618000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100199496                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  100                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               675511                       # number of demand (read+write) hits
system.l2.demand_hits::total                   675611                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 100                       # number of overall hits
system.l2.overall_hits::.cpu.data              675511                       # number of overall hits
system.l2.overall_hits::total                  675611                       # number of overall hits
system.l2.demand_misses::.cpu.inst                670                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             201351                       # number of demand (read+write) misses
system.l2.demand_misses::total                 202021                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               670                       # number of overall misses
system.l2.overall_misses::.cpu.data            201351                       # number of overall misses
system.l2.overall_misses::total                202021                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     52660000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  17004367500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17057027500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     52660000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  17004367500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17057027500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              770                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           876862                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               877632                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             770                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          876862                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              877632                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.870130                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.229627                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.230189                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.870130                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.229627                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.230189                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78597.014925                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84451.368506                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84431.952619                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78597.014925                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84451.368506                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84431.952619                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              111218                       # number of writebacks
system.l2.writebacks::total                    111218                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           670                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        201346                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            202016                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          670                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       201346                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           202016                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     45960000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  14990589500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15036549500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     45960000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  14990589500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15036549500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.870130                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.229621                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.230183                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.870130                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.229621                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.230183                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68597.014925                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74451.886305                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74432.468220                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68597.014925                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74451.886305                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74432.468220                       # average overall mshr miss latency
system.l2.replacements                         169377                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       797280                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           797280                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       797280                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       797280                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          323                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              323                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          323                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          323                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            205455                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                205455                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          136253                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              136253                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11799333500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11799333500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        341708                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            341708                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.398741                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.398741                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 86598.706084                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86598.706084                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       136253                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         136253                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10436813500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10436813500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.398741                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.398741                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76598.779476                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76598.779476                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            100                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                100                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          670                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              670                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     52660000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     52660000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          770                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            770                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.870130                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.870130                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78597.014925                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78597.014925                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          670                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          670                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     45960000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45960000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.870130                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.870130                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68597.014925                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68597.014925                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        470056                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            470056                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        65098                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           65098                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5205034000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5205034000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       535154                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        535154                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.121643                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.121643                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79956.895757                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79956.895757                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        65093                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        65093                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4553776000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4553776000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.121634                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.121634                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69957.998556                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69957.998556                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  85542618000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31910.546422                       # Cycle average of tags in use
system.l2.tags.total_refs                     1753923                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    202145                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.676559                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      44.616633                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        81.662426                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31784.267364                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001362                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002492                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.969979                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973833                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1333                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        15340                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15995                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  14233577                       # Number of tag accesses
system.l2.tags.data_accesses                 14233577                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  85542618000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    111218.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       670.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    201314.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003804562500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6657                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6657                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              527246                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             104673                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      202015                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     111218                       # Number of write requests accepted
system.mem_ctrls.readBursts                    202015                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   111218                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     31                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.59                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                202015                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               111218                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  140106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   59410                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     310                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6657                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.341145                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.849575                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     60.404825                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6495     97.57%     97.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           33      0.50%     98.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          127      1.91%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6657                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6657                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.703770                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.674755                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.000138                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4390     65.95%     65.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               45      0.68%     66.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2044     30.70%     97.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              163      2.45%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               12      0.18%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6657                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1984                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                12928960                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7117952                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    151.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     83.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   85542304000                       # Total gap between requests
system.mem_ctrls.avgGap                     273094.80                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42880                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     12884096                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      7116608                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 501270.606424507627                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 150616105.763796001673                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 83193712.869531303644                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          670                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       201345                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       111218                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18508000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   6696401750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2013689272500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27623.88                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33258.35                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  18105785.69                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42880                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     12886080                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      12928960                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42880                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42880                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      7117952                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      7117952                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          670                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       201345                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         202015                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       111218                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        111218                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       501271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    150639299                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        151140569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       501271                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       501271                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     83209424                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        83209424                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     83209424                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       501271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    150639299                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       234349994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               201984                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              111197                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12820                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        12635                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        12660                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        12394                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        12606                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        12380                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12464                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        12146                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        12616                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        12624                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        12800                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        12751                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        12808                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12679                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12830                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        12771                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7041                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         7031                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         7038                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6946                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7147                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6857                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         6798                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         6493                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         6882                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         6917                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         7010                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6948                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         7006                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6935                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         7059                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         7089                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2927709750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1009920000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         6714909750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14494.76                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33244.76                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              138721                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              70079                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            68.68                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           63.02                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       104373                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   192.033112                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   111.864846                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   257.273952                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        68717     65.84%     65.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        14494     13.89%     79.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2382      2.28%     82.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1411      1.35%     83.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        10108      9.68%     93.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          561      0.54%     93.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          396      0.38%     93.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          597      0.57%     94.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         5707      5.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       104373                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              12926976                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            7116608                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              151.117376                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               83.193713                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.83                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.65                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               66.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  85542618000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       371665560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       197533545                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      714749700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     288932220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6752435040.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  21871920870                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  14429905920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   44627142855                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   521.694845                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  37291895500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2856360000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  45394362500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       373614780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       198561990                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      727416060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     291516120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6752435040.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  22546175010                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  13862112960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   44751831960                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   523.152471                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  35807613250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2856360000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  46878644750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  85542618000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              65763                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       111218                       # Transaction distribution
system.membus.trans_dist::CleanEvict            57684                       # Transaction distribution
system.membus.trans_dist::ReadExReq            136252                       # Transaction distribution
system.membus.trans_dist::ReadExResp           136252                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         65763                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       572932                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 572932                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     20046912                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                20046912                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            202015                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  202015    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              202015                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  85542618000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           846925000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1087919500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            535924                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       908498                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          328                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          137228                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           341708                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          341707                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           770                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       535154                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1868                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2630072                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2631940                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        70272                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    107145024                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              107215296                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          169377                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7117952                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1047009                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000819                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.028598                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1046152     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    857      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1047009                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  85542618000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1674762500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1155000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1315293995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
