============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.12-s068_1
  Generated on:           Mar 12 2023  08:06:49 am
  Module:                 scr1_pipe_top
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

                                              Leakage   
        Gate         Instances     Area      Power (nW)                 Library                 
------------------------------------------------------------------------------------------------
TLATNTSCAX2                 15       97.470       3.249    gpdk045bc                            
i2c_master_top               1     5383.840       0.000    i2c_master_top                       
sram_32_1024_scl180          8  6548186.202  267696.000    sram_32_1024_scl180_max_1p8V_25C_lib 
uart                         1     3228.480       0.000    uart                                 
------------------------------------------------------------------------------------------------
total                       25  6556895.992  267699.249                                         


                                                                         Leakage  Leakage 
               Library               Instances Instances %     Area    Power (nW) Power % 
------------------------------------------------------------------------------------------
gpdk045bc                                   15        60.0      97.470      3.249     0.0 
i2c_master_top                               1         4.0    5383.840      0.000     0.0 
sram_32_1024_scl180_max_1p8V_25C_lib         8        32.0 6548186.202 267696.000   100.0 
uart                                         1         4.0    3228.480      0.000     0.0 

                                                            Leakage  Leakage 
            Type             Instances     Area    Area % Power (nW) Power % 
-----------------------------------------------------------------------------
timing_model                        10 6556798.522  100.0 267696.000    99.9 
sequential                         210       0.000    0.0     83.943     0.0 
inverter                             8       0.000    0.0      0.153     0.0 
clock_gating_integrated_cell        15      97.470    0.0      3.249     0.0 
logic                             4957       0.000    0.0    160.292     0.1 
physical_cells                       0       0.000    0.0      0.000     0.0 
-----------------------------------------------------------------------------
total                             5200 6556895.992  100.0 267943.637   100.0 

