//----------------------------------------------------------------------------------
// This code is copyrighted by BrentWang and cannot be used for commercial purposes
// The github address:https://github.com/brentwang-lab/uvm_tb_gen                   
// You can refer to the book <UVM Experiment Guide> for learning, this is on this github
// If you have any questions, please contact email:brent_wang@foxmail.com          
//----------------------------------------------------------------------------------
//                                                                                  
// Author  : BrentWang                                                              
// Project : UVM study                                                              
// Date    : Sat Jan 26 06:05:52 WAT 2022                                           
//----------------------------------------------------------------------------------
//                                                                                  
// Description:                                                                     
//     File for test_v1.0.sdfbak                                                       
//----------------------------------------------------------------------------------
(DELAYFILE
    (SDFVERSION "OVI 1.0") 
    (DESIGN "and_gate_design") 
    (DATE "Tue Oct 10 14:32:19 2023") 
    (VENDOR "Brent")  
    (PROGRAM "Design Compiler") 
    (VERSION "K-2015.06-SP2") 
    (VOLTAGE 1.2)  
    (PROCESS "tt") 
    (TEMPERATURE 25.0)  
    (TIMESCALE 1ns) 
    (CELL
      (CELLTYPE "top") 
      (INSTANCE)       
      (DELAY
        (ABSOLUTE
        (INTERCONNECT u_and.Z u_dflipflop0.D (0.500:0.600:0.751) (0.400:0.500:0.551))
        )
      )
    )
    (CELL
      (CELLTYPE "ANDCELL")  
      (INSTANCE u_and)      
      (DELAY
        (ABSOLUTE
        (IOPATH A Z (1.5:1.0:1.8) (1.3:1.0:1.7))
        (IOPATH B Z (1.5:1.0:1.8) (1.3:1.0:1.7))
        )
      )
    )
    (CELL
      (CELLTYPE "DFLIPFLOPCELL")
      (INSTANCE u_dflipflop0)
      (DELAY
        (ABSOLUTE
        (COND D==1'b1 (IOPATH CP Q (1.3:1.5:2.3) (1.5:2.0:2.2)))
        (COND D==1'b0 (IOPATH CP Q (1.2:1.5:2.1) (1.4:1.9:2.0)))
        )
      )
      (TIMINGCHECK
      (SETUP D (posedge CP) (0.8::1)) 
      )
    )
)
