# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 570 0.000512 2048 152 1970 22528 4.91754 3.57856 113.157 104.704 226.472 226.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1650 0.000512 1024 410 1570 33792 1.43843 1.66922 49.4091 52.3989 104.991 105.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 10 830 3.2e-05 2048 330 1620 339968 177.383 55.9477 1501.1 1669.91 3404.56 3404.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1200 0.001024 1024 500 850 13056 0.804736 0.74768 13.9687 51.3013 66.8954 66.9733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 580 0.001024 512 215 630 7680 1.02246 0.386048 2.73936 25.6699 29.9476 30.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1320 0.000512 2048 580 1220 26880 2.89955 3.41606 84.6528 105.773 196.816 196.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 740 3.2e-05 1024 315 410 286720 108.933 26.8224 213.691 835.249 1184.94 1185.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1410 0.000128 4096 700 3750 103168 38.5339 28.3394 1614.59 838.687 2520.26 2520.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1470 0.000512 4096 50 130 38144 6.61859 18.0635 209.502 234.228 234.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1570 0.000512 1024 620 870 29696 2.32454 1.66726 33.5504 52.4126 90.0579 90.1535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 570 0.000512 2048 152 1970 22464 4.9408 3.57171 129.569 104.717 242.911 243.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1650 0.000512 1024 410 1570 33696 1.44179 1.66093 57.9953 52.4041 113.571 113.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 830 3.2e-05 2048 330 1620 336384 178.069 56.1788 1712.58 1669.77 3616.81 3616.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1200 0.001024 1024 500 850 13104 0.80384 0.75008 16.3589 51.315 69.3003 69.3756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 580 0.001024 512 215 630 6912 1.01962 0.37888 2.9055 25.3889 29.8205 29.9306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1320 0.000512 2048 580 1220 26784 2.90458 3.40573 98.7862 107.552 212.722 212.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 740 3.2e-05 1024 315 410 276480 109.454 26.8775 238.533 828.992 1204.09 1204.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1410 0.000128 4096 700 3750 103104 38.6248 28.3809 1857.29 838.307 2762.71 2762.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1470 0.000512 4096 50 130 38160 6.62422 20.74 209.794 237.202 237.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1570 0.000512 1024 620 870 29664 2.32726 1.66275 39.8504 52.4176 96.3556 96.4485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 570 0.000512 2048 152 1970 22400 4.89536 3.54272 134.811 104.254 247.614 247.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1650 0.000512 1024 410 1570 33760 1.4377 1.66368 60.5009 52.3857 116.059 116.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 830 3.2e-05 2048 330 1620 337920 178.248 56.0335 1798.34 1675.65 3708.48 3708.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1200 0.001024 1024 500 850 12960 0.796672 0.742528 16.9882 51.2064 69.8066 69.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 580 0.001024 512 215 630 7040 1.02765 0.382976 3.10598 25.5101 30.1525 30.2658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1320 0.000512 2048 580 1220 26880 2.88883 3.41181 103.493 104.632 214.496 214.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 740 3.2e-05 1024 315 410 286720 109.313 26.9223 258.691 838.124 1233.29 1233.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1410 0.000128 4096 700 3750 103040 38.5276 28.3762 1939.76 838.231 2845 2845.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1470 0.000512 4096 50 130 38080 6.61533 21.6752 209.274 237.607 237.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1570 0.000512 1024 620 870 29440 2.3153 1.64659 41.3067 52.1807 97.5475 97.6411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 570 0.000512 2048 152 1970 22272 4.90435 3.57376 124.325 104.55 237.463 237.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1650 0.000512 1024 410 1570 33600 1.43475 1.66304 56.2226 52.3167 111.712 111.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 830 3.2e-05 2048 330 1620 337920 176.601 55.6318 1682.34 1666.05 3580.86 3581.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1200 0.001024 1024 500 850 13056 0.800768 0.747744 15.7965 51.2892 68.7081 68.7879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 580 0.001024 512 215 630 6912 1.03005 0.383136 2.84544 25.5309 29.9188 30.0315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1320 0.000512 2048 580 1220 26688 2.88963 3.40582 95.6609 104.498 206.529 206.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 740 3.2e-05 1024 315 410 270336 109.559 26.4475 228.029 825.044 1189.33 1189.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1410 0.000128 4096 700 3750 102912 38.4634 28.3389 1805.25 837.608 2709.77 2709.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1470 0.000512 4096 50 130 38112 6.62314 20.1957 209.713 236.577 236.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1570 0.000512 1024 620 870 29568 2.31629 1.66298 38.738 52.3305 95.1507 95.2463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 570 0.000512 2048 152 1970 22400 4.93773 3.56579 126.868 104.501 239.985 240.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1650 0.000512 1024 410 1570 33600 1.44384 1.65888 56.7685 52.2954 112.237 112.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 830 3.2e-05 2048 330 1620 332800 178.538 55.9045 1677.37 1665.22 3577.25 3577.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1200 0.001024 1024 500 850 13000 0.803808 0.747904 15.8397 51.2782 68.7419 68.8194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 580 0.001024 512 215 630 7200 1.0249 0.384288 2.97603 25.5243 30.0401 30.1541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1320 0.000512 2048 580 1220 26800 2.9143 3.41853 97.7388 107.108 211.255 211.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 740 3.2e-05 1024 315 410 268800 110.217 26.5107 229.09 824.274 1190.33 1190.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1410 0.000128 4096 700 3750 102800 38.7837 28.4197 1821.01 837.356 2725.68 2725.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1470 0.000512 4096 50 130 38100 6.61709 20.4952 209.471 236.627 236.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1570 0.000512 1024 620 870 29600 2.32941 1.66093 39.216 52.3116 95.6164 95.7113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 570 0.000512 2048 152 1970 21952 4.89059 3.5201 128.177 103.816 240.519 240.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1650 0.000512 1024 410 1570 33600 1.43568 1.65875 58.8386 52.257 114.263 114.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 830 3.2e-05 2048 330 1620 336896 178.207 55.9903 1740.64 1673.02 3648.08 3648.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1200 0.001024 1024 500 850 12768 0.800352 0.74752 16.2535 50.059 67.934 68.0105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 580 0.001024 512 215 630 7168 1.00557 0.376928 3.05802 25.2799 29.8442 29.9561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1320 0.000512 2048 580 1220 26656 2.89299 3.39146 99.8523 104.378 210.595 210.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 740 3.2e-05 1024 315 410 272384 109.721 26.5455 239.442 827.132 1203.09 1203.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1410 0.000128 4096 700 3750 102592 38.5536 28.3592 1860.61 837.018 2764.65 2764.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1470 0.000512 4096 50 130 38080 6.61286 21.0985 209.455 237.21 237.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1570 0.000512 1024 620 870 29120 2.31373 1.6457 39.8423 51.9701 95.8724 95.9727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 570 0.000512 2048 152 1970 22560 4.93904 3.56736 131.206 104.766 244.586 244.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1650 0.000512 1024 410 1570 33600 1.44198 1.6641 58.9329 52.4274 114.541 114.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 830 3.2e-05 2048 330 1620 337920 177.509 55.9698 1753.48 1668.61 3655.79 3655.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1200 0.001024 1024 500 850 12720 0.797024 0.740832 16.2518 49.9817 67.8446 67.9222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 580 0.001024 512 215 630 6720 1.03914 0.383744 2.85654 25.5378 29.9448 30.0563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1320 0.000512 2048 580 1220 26880 2.90675 3.41699 100.913 105.509 212.821 212.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 740 3.2e-05 1024 315 410 276480 108.742 26.581 243.308 824.312 1203.19 1203.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1410 0.000128 4096 700 3750 102720 38.6661 28.3838 1875.26 837.413 2779.84 2779.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1470 0.000512 4096 50 130 38040 6.61053 21.182 211.961 239.799 239.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1570 0.000512 1024 620 870 29280 2.34054 1.66499 40.0891 52.4452 96.6392 96.7334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 570 0.000512 2048 152 1970 22528 4.93018 3.59424 128.731 104.966 242.331 242.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1650 0.000512 1024 410 1570 33792 1.44304 1.67117 57.217 52.5396 112.94 113.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 830 3.2e-05 2048 330 1620 335872 178.115 55.8605 1686.21 1671.47 3591.88 3592.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1200 0.001024 1024 500 850 12800 0.79808 0.744352 15.8489 50.0196 67.4844 67.5656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 580 0.001024 512 215 630 6144 1.00784 0.369952 2.58406 23.995 28.0853 28.1987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1320 0.000512 2048 580 1220 26880 2.90202 3.4185 97.7553 108.909 213.061 213.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 740 3.2e-05 1024 315 410 278528 110.249 26.8222 237.17 836.012 1210.5 1210.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1410 0.000128 4096 700 3750 102400 38.4633 28.3154 1809.51 836.311 2712.71 2712.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1470 0.000512 4096 50 130 38016 6.6111 20.4546 209.342 236.451 236.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1570 0.000512 1024 620 870 29696 2.33293 1.67139 39.4017 52.5375 96.0492 96.1476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 570 0.000512 2048 152 1970 21504 4.89462 3.53075 124.353 103.757 236.645 236.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1650 0.000512 1024 410 1570 33408 1.43808 1.67066 57.2058 52.4368 112.824 112.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 830 3.2e-05 2048 330 1620 331776 175.73 55.0583 1678.68 1649.53 3559.22 3559.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1200 0.001024 1024 500 850 12672 0.794848 0.745952 15.7384 50.1033 67.4533 67.5326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 580 0.001024 512 215 630 6144 1.01056 0.370688 2.6128 25.0858 29.2024 29.3162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1320 0.000512 2048 580 1220 26496 2.896 3.41392 97.3616 104.745 208.489 208.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 740 3.2e-05 1024 315 410 270336 109.527 26.4438 232.656 824.994 1193.85 1194.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1410 0.000128 4096 700 3750 102912 38.4908 28.3295 1838.17 837.963 2743.06 2743.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1470 0.000512 4096 50 130 38016 6.6176 20.7653 209.67 237.096 237.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1570 0.000512 1024 620 870 29184 2.30589 1.6423 39.1434 51.934 95.1266 95.2188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 570 0.000512 2048 152 1970 21600 4.91094 3.52666 134.265 103.697 246.509 246.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1650 0.000512 1024 410 1570 33600 1.44179 1.66502 62.2633 52.4401 117.881 117.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 830 3.2e-05 2048 330 1620 320000 179.426 55.2426 1729.97 1648.49 3613.35 3613.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1200 0.001024 1024 500 850 12800 0.79872 0.748896 17.0127 50.0907 68.726 68.8027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 580 0.001024 512 215 630 6400 1.05386 0.387072 2.9137 25.5913 30.0754 30.1834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1320 0.000512 2048 580 1220 26800 2.90666 3.41651 105.26 106.817 218.476 218.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 740 3.2e-05 1024 315 410 256000 112.535 26.5022 236.082 824.446 1199.81 1200
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1410 0.000128 4096 700 3750 102400 38.6722 28.4146 1943.02 839.668 2849.88 2849.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1470 0.000512 4096 50 130 38000 6.6105 22.3888 209.471 238.513 238.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1570 0.000512 1024 620 870 28800 2.3216 1.64045 41.5824 51.9075 97.5526 97.6456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 570 0.000512 2048 152 1970 21504 4.83674 3.47136 149.856 102.559 260.833 260.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1650 0.000512 1024 410 1570 33280 1.42925 1.64656 71.3971 52.0129 126.558 126.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 830 3.2e-05 2048 330 1620 327680 180.581 55.9182 2069.92 1671.82 3978.46 3978.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1200 0.001024 1024 500 850 12288 0.796096 0.740736 19.0416 49.8491 70.503 70.5807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 580 0.001024 512 215 630 6144 1.01795 0.374368 3.37034 25.1321 30.0199 30.1322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1320 0.000512 2048 580 1220 26112 2.87104 3.37789 118.847 103.891 229.059 229.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 740 3.2e-05 1024 315 410 262144 113.196 26.8287 282.395 836.107 1258.77 1258.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1410 0.000128 4096 700 3750 102400 38.4885 28.3161 2279.28 837.01 3183.21 3183.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1470 0.000512 4096 50 130 37888 6.61421 26.0598 209.342 242.057 242.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1570 0.000512 1024 620 870 28672 2.28576 1.61792 47.9275 51.3356 103.265 103.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 570 0.000512 2048 152 1965 22656 4.90653 3.57974 111.593 104.603 224.793 224.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1650 0.000512 1024 410 1575 33856 1.44125 1.67264 49.287 52.4354 104.908 104.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 830 3.2e-05 2048 330 1620 335872 179.78 56.0343 1666.72 1675.06 3577.82 3578.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1200 0.001024 1024 500 855 13120 0.798752 0.747584 13.7788 51.2639 66.6614 66.7347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 580 0.001024 512 215 630 7680 1.02163 0.387072 2.89437 25.65 30.0765 30.1917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1320 0.000512 2048 580 1230 26880 2.91021 3.41952 138.234 109.608 254.247 254.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 740 3.2e-05 1024 315 420 278528 110.483 26.8127 310.854 835.289 1283.69 1283.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1410 0.000128 4096 700 3750 103168 38.5488 28.3341 1765.18 837.774 2669.95 2670.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1470 0.000512 4096 50 135 38144 6.61709 33.8494 209.475 249.986 250.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1570 0.000512 1024 620 870 29696 2.32272 1.66675 33.6366 52.366 90.0919 90.1957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 570 0.000512 2048 152 1965 22560 4.92618 3.56963 113.781 104.574 226.959 227.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1650 0.000512 1024 410 1575 33840 1.44589 1.66426 49.8022 52.4401 105.424 105.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 830 3.2e-05 2048 330 1620 335360 179.913 56.1132 1661.58 1675.58 3573.4 3573.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1200 0.001024 1024 500 855 13040 0.797984 0.745472 13.9899 51.2602 66.8635 66.9406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 580 0.001024 512 215 630 7360 1.01885 0.38448 2.86099 25.4939 29.8849 29.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1320 0.000512 2048 580 1230 26880 2.91043 3.41178 85.9611 108.553 200.911 200.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 740 3.2e-05 1024 315 420 281600 110.601 26.9435 330.385 838.511 1306.68 1306.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1410 0.000128 4096 700 3750 103200 38.7537 28.3876 1792.49 838.178 2697.92 2698.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1470 0.000512 4096 50 135 38160 6.6224 18.4162 209.676 234.758 234.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1570 0.000512 1024 620 870 29600 2.32765 1.66157 33.7409 52.3437 90.1761 90.2717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 570 0.000512 2048 152 1965 22656 4.92202 3.57229 113.702 104.853 227.159 227.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1650 0.000512 1024 410 1575 33888 1.4441 1.66877 49.7031 52.4756 105.366 105.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 830 3.2e-05 2048 330 1620 334848 179.206 56.0186 1472.39 1672.89 3380.73 3380.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1200 0.001024 1024 500 855 13056 0.798528 0.751552 13.9805 51.1965 66.8005 66.8743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 580 0.001024 512 215 630 7296 1.01472 0.382272 2.82656 25.498 29.8518 29.9622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1320 0.000512 2048 580 1230 26880 2.90406 3.41194 85.2951 110.307 201.993 202.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 740 3.2e-05 1024 315 420 276480 110.337 26.7571 312.783 832.643 1282.76 1282.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 1410 0.000128 4096 700 3750 103104 38.5303 28.3607 1657.57 837.897 2562.47 2562.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1470 0.000512 4096 50 135 38112 6.61709 18.2925 209.456 234.409 234.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1570 0.000512 1024 620 870 29760 2.32742 1.6681 33.7207 52.4842 90.302 90.3961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 570 0.000512 2048 152 1965 22624 4.93773 3.57581 114.494 104.869 227.987 228.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1650 0.000512 1024 410 1575 33824 1.44704 1.66669 51.0116 52.4809 106.681 106.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 15 830 3.2e-05 2048 330 1620 333312 179.861 56.0309 1504.23 1672.88 3413.24 3413.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1200 0.001024 1024 500 855 12992 0.800992 0.7504 14.3025 51.1885 67.1159 67.1914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 580 0.001024 512 215 630 7168 1.02835 0.387168 2.6841 25.5377 29.7685 29.8795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1320 0.000512 2048 580 1230 26880 2.90819 3.41402 87.6401 105.979 200.017 200.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 740 3.2e-05 1024 315 420 279552 110.66 26.9213 217.532 836.674 1192.04 1192.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1410 0.000128 4096 700 3750 103040 38.6895 28.3813 1631.47 837.91 2536.57 2536.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1470 0.000512 4096 50 135 38136 6.62976 18.9776 209.621 235.272 235.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1570 0.000512 1024 620 870 29568 2.33795 1.66502 34.5297 52.4936 91.1212 91.2198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 570 0.000512 2048 152 1965 22528 4.9193 3.56966 117.599 104.708 230.909 231.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1650 0.000512 1024 410 1575 33792 1.43965 1.66502 51.5446 52.4004 107.121 107.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 830 3.2e-05 2048 330 1620 331776 179.7 55.9692 1516.52 1669.97 3422.38 3422.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1200 0.001024 1024 500 855 13056 0.806208 0.750048 14.3783 51.3015 67.3083 67.3861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 580 0.001024 512 215 630 7680 1.02326 0.38768 2.87792 25.6709 30.09 30.2019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1320 0.000512 2048 580 1230 26752 2.90195 3.41811 88.1742 105.706 200.271 200.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 740 3.2e-05 1024 315 420 278528 110.344 26.8188 219.908 835.211 1192.53 1192.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1410 0.000128 4096 700 3750 103168 38.5399 28.3443 1662.34 838.035 2567.38 2567.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1470 0.000512 4096 50 135 38080 6.61459 19.4867 209.334 235.478 235.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1570 0.000512 1024 620 870 29696 2.3255 1.66733 35.3496 52.414 91.8526 91.9471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 570 0.000512 2048 152 1965 22464 4.93053 3.56762 130.95 104.74 244.301 244.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1650 0.000512 1024 410 1575 33696 1.44291 1.66547 59.7467 52.421 115.35 115.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 830 3.2e-05 2048 330 1620 331776 179.31 55.9537 1732.61 1670.13 3638.22 3638.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1200 0.001024 1024 500 855 13104 0.802976 0.747424 16.7223 51.3169 69.6652 69.7467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 580 0.001024 512 215 630 6912 1.02016 0.380896 2.9864 25.3886 29.9081 30.0175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1320 0.000512 2048 580 1230 26784 2.90147 3.40397 101.792 104.694 212.865 212.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 740 3.2e-05 1024 315 420 267264 111.381 26.5996 241.56 829.115 1208.91 1209.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1410 0.000128 4096 700 3750 103104 38.6107 28.381 1887.03 839.388 2793.52 2793.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1470 0.000512 4096 50 135 38088 6.62323 22.3545 209.618 238.639 238.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1570 0.000512 1024 620 870 29664 2.32858 1.65827 41.0503 52.4259 97.5613 97.6568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 570 0.000512 2048 152 1965 22400 4.89677 3.54541 129.498 104.32 242.376 242.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1650 0.000512 1024 410 1575 33760 1.43578 1.6631 58.2874 52.4207 113.879 113.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 830 3.2e-05 2048 330 1620 332800 179.705 56.0718 1699.03 1676.84 3611.87 3612.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1200 0.001024 1024 500 855 12960 0.796896 0.741632 16.078 51.2181 68.9072 68.9863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 580 0.001024 512 215 630 7040 1.02778 0.382912 2.95254 25.5176 30.0116 30.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1320 0.000512 2048 580 1230 26720 2.88954 3.41357 98.9041 109.189 214.47 214.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 740 3.2e-05 1024 315 420 276480 111.207 26.9167 243.874 839.161 1221.41 1221.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1410 0.000128 4096 700 3750 103040 38.5424 28.3695 1839.47 838.859 2745.35 2745.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1470 0.000512 4096 50 135 38080 6.6191 21.7518 209.596 238.012 238.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1570 0.000512 1024 620 870 29440 2.31299 1.64598 39.7542 52.2156 96.0321 96.1277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 570 0.000512 2048 152 1965 22272 4.90045 3.5632 135.309 104.531 248.413 248.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1650 0.000512 1024 410 1575 33600 1.43373 1.66298 62.1055 52.3099 117.584 117.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 830 3.2e-05 2048 330 1620 331776 178.139 55.8226 1803.6 1665.88 3703.66 3703.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1200 0.001024 1024 500 855 13056 0.799392 0.74864 17.2855 51.288 70.1945 70.2691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 580 0.001024 512 215 630 6912 1.02861 0.382976 2.99245 25.5272 30.0597 30.1711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1320 0.000512 2048 580 1230 26688 2.88742 3.40582 105.727 104.488 216.579 216.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 740 3.2e-05 1024 315 420 270336 109.384 26.4325 254.594 824.976 1215.63 1215.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1410 0.000128 4096 700 3750 102912 38.4545 28.3371 1955.11 838.773 2860.79 2860.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1470 0.000512 4096 50 135 38016 6.6089 23.2243 209.334 239.211 239.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1570 0.000512 1024 620 870 29568 2.31712 1.66048 42.7544 52.3235 99.1558 99.2502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 570 0.000512 2048 152 1965 22400 4.9303 3.56426 135.931 104.596 249.138 249.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1650 0.000512 1024 410 1575 33600 1.44294 1.65478 61.3838 52.3425 116.893 116.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 830 3.2e-05 2048 330 1620 326400 180.425 55.9482 1759.83 1666.78 3663.2 3663.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1200 0.001024 1024 500 855 13000 0.80224 0.74944 17.1342 51.5698 70.326 70.4041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 580 0.001024 512 215 630 7200 1.02435 0.384448 3.09018 25.5357 30.1589 30.2715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1320 0.000512 2048 580 1230 26600 2.90278 3.41197 104.379 106.054 216.824 216.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 740 3.2e-05 1024 315 420 268800 110.146 26.5195 250.877 825.093 1212.87 1213.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1410 0.000128 4096 700 3750 102800 38.7493 28.4124 1936.22 838.14 2841.63 2841.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1470 0.000512 4096 50 135 38100 6.62733 23.0994 209.834 239.602 239.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1570 0.000512 1024 620 870 29600 2.33341 1.65549 42.4393 52.3547 98.882 98.9839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 570 0.000512 2048 152 1965 21952 4.88874 3.52256 134.21 103.891 246.626 246.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1650 0.000512 1024 410 1575 33600 1.432 1.6561 62.1112 52.2896 117.558 117.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 830 3.2e-05 2048 330 1620 329728 180.519 56.0248 1792.72 1674.18 3703.67 3703.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1200 0.001024 1024 500 855 12768 0.798144 0.747072 16.97 50.0812 68.6707 68.7493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 580 0.001024 512 215 630 6272 1.02429 0.377408 2.75978 25.2885 29.5795 29.6861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1320 0.000512 2048 580 1230 26656 2.88938 3.38525 105.605 104.447 216.398 216.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 740 3.2e-05 1024 315 420 272384 109.684 26.6179 256.193 827.72 1220.46 1220.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1410 0.000128 4096 700 3750 102592 38.5189 28.3546 1951.47 838.368 2856.82 2856.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1470 0.000512 4096 50 135 38080 6.62144 23.1782 209.762 239.606 239.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1570 0.000512 1024 620 870 29120 2.31152 1.64294 42.0694 52.003 98.1276 98.2241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 570 0.000512 2048 152 1965 22560 4.93568 3.57325 136.561 104.844 250.026 250.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1650 0.000512 1024 410 1575 33600 1.44237 1.67088 60.8111 52.4659 116.462 116.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 830 3.2e-05 2048 330 1620 330240 179.654 56.0148 1762.24 1669.87 3668 3668.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1200 0.001024 1024 500 855 12720 0.796672 0.740864 16.5636 50.0057 68.1784 68.2617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 580 0.001024 512 215 630 6720 1.04256 0.385024 3.01142 25.5482 30.1169 30.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1320 0.000512 2048 580 1230 26640 2.90394 3.4199 103.631 104.801 214.831 214.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 740 3.2e-05 1024 315 420 261120 111.567 26.497 241.217 825.326 1205.15 1205.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1410 0.000128 4096 700 3750 102720 38.6531 28.3853 1927.8 838.112 2833.05 2833.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1470 0.000512 4096 50 135 38040 6.61728 22.8024 209.566 239.03 239.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1570 0.000512 1024 620 870 29280 2.33869 1.66166 41.4741 52.48 98.0575 98.1525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 570 0.000512 2048 152 1965 22528 4.92474 3.59629 130.59 104.964 244.185 244.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1650 0.000512 1024 410 1575 33792 1.44246 1.66659 58.5286 52.5284 114.241 114.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 830 3.2e-05 2048 330 1620 327680 180.719 55.8693 1676.3 1671.5 3584.62 3584.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1200 0.001024 1024 500 855 12800 0.794624 0.743424 16.0319 50.0166 67.6596 67.7377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 580 0.001024 512 215 630 6144 1.00762 0.370688 2.66307 23.9867 28.16 28.2684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1320 0.000512 2048 580 1230 26624 2.90448 3.42397 99.4455 105.718 211.562 211.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 740 3.2e-05 1024 315 420 278528 110.242 26.8312 246.661 836.049 1220.03 1220.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1410 0.000128 4096 700 3750 102400 38.4574 28.3259 1841.09 836.292 2744.27 2744.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1470 0.000512 4096 50 135 38016 6.61517 22.0489 209.515 238.222 238.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1570 0.000512 1024 620 870 29696 2.32957 1.67322 40.4238 52.5409 97.0669 97.1613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 570 0.000512 2048 152 1965 21504 4.89504 3.5264 140.237 103.749 252.517 252.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1650 0.000512 1024 410 1575 33408 1.4377 1.67322 67.9231 52.4326 123.539 123.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 830 3.2e-05 2048 330 1620 319488 179.146 55.0342 1903.48 1649.44 3787.33 3787.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1200 0.001024 1024 500 855 12672 0.793408 0.745472 18.7332 50.1034 70.4481 70.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 580 0.001024 512 215 630 6144 1.01232 0.370688 3.09754 25.0818 29.6946 29.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1320 0.000512 2048 580 1230 26496 2.87891 3.46624 115.08 104.735 226.233 226.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 740 3.2e-05 1024 315 420 270336 109.49 26.4468 280.791 825.512 1242.49 1242.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1410 0.000128 4096 700 3750 102912 38.4763 28.3421 2146.11 837.992 3051.03 3051.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1470 0.000512 4096 50 135 37824 6.57126 25.7289 208.795 241.139 241.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1570 0.000512 1024 620 870 29184 2.30864 1.6425 46.4192 51.9313 102.402 102.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 570 0.000512 2048 152 1965 21600 4.9144 3.51674 143.607 103.782 255.932 256.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1650 0.000512 1024 410 1575 33600 1.44384 1.66298 68.8161 52.4744 124.472 124.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 830 3.2e-05 2048 330 1620 320000 179.257 55.237 1911.76 1649.65 3796.14 3796.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1200 0.001024 1024 500 855 12800 0.799296 0.7472 19.2164 50.1118 70.9519 71.0308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 580 0.001024 512 215 630 6400 1.05677 0.385024 3.25507 25.6061 30.4328 30.5485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1320 0.000512 2048 580 1230 26400 2.89818 3.4719 114.635 104.811 225.887 225.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 740 3.2e-05 1024 315 420 256000 112.541 26.5032 267.019 825.025 1231.33 1231.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1410 0.000128 4096 700 3750 102400 38.6725 28.3854 2150.11 838.837 3056.12 3056.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1470 0.000512 4096 50 135 38000 6.62445 25.8537 209.811 242.332 242.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1570 0.000512 1024 620 870 28800 2.31827 1.64208 46.1905 51.9489 102.202 102.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 570 0.000512 2048 152 1965 21504 4.83533 3.4687 133.757 102.548 244.717 244.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1650 0.000512 1024 410 1575 33280 1.42541 1.64454 61.5725 52.0063 116.718 116.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 830 3.2e-05 2048 330 1620 327680 180.638 55.9727 1793 1671.61 3701.45 3701.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1200 0.001024 1024 500 855 12288 0.790496 0.73728 16.7229 49.8495 68.1707 68.2476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 580 0.001024 512 215 630 6144 1.01574 0.372736 3.0049 25.1293 29.6512 29.7585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1320 0.000512 2048 580 1230 26112 2.87517 3.37421 103.767 105.696 215.781 215.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 740 3.2e-05 1024 315 420 262144 113.184 26.822 248.077 836.055 1224.38 1224.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1410 0.000128 4096 700 3750 102400 38.4986 28.3252 1967.66 836.98 2871.58 2871.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1470 0.000512 4096 50 135 37888 6.61261 23.4062 209.481 239.541 239.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1570 0.000512 1024 620 870 28672 2.28595 1.61382 41.6526 51.3317 96.9836 97.0784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 570 0.000512 2048 152 1980 22656 4.91405 3.57267 108.805 104.596 222.004 222.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1650 0.000512 1024 410 1580 33856 1.43866 1.66707 46.6432 52.4361 102.258 102.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 830 3.2e-05 2048 330 1620 339968 178.095 56.1117 1598.09 1674.9 3507.42 3507.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1200 0.001024 1024 500 860 13056 0.80048 0.745568 13.0694 51.2585 65.9474 66.0275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 580 0.001024 512 215 640 7424 1.02797 0.386016 2.7103 25.6466 29.8981 30.0082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1320 0.000512 2048 580 1220 27008 2.90611 3.41962 131.258 110.682 248.34 248.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 740 3.2e-05 1024 315 420 282624 109.784 26.816 310.648 834.906 1282.4 1282.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1410 0.000128 4096 700 3760 102656 38.5732 28.3279 1665.43 837.694 2570.14 2570.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1470 0.000512 4096 50 140 38112 6.6233 17.9858 209.45 234.104 234.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1570 0.000512 1024 620 880 29568 2.3201 1.66349 31.9592 52.3624 88.4047 88.5065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 570 0.000512 2048 152 1980 22560 4.92406 3.56627 117.827 104.558 230.985 231.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1650 0.000512 1024 410 1580 33840 1.44384 1.6671 52.6889 52.436 108.31 108.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 830 3.2e-05 2048 330 1620 340480 177.755 56.1673 1584.51 1675.32 3493.98 3494.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1200 0.001024 1024 500 860 13040 0.79872 0.8168 14.954 51.2502 67.893 67.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 580 0.001024 512 215 640 7040 1.0216 0.383136 2.94086 25.4828 29.956 30.0687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1320 0.000512 2048 580 1220 26960 2.91059 3.41309 90.6002 109.584 206.58 206.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 740 3.2e-05 1024 315 420 286720 109.56 26.9402 343.487 837.897 1318.13 1318.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1410 0.000128 4096 700 3760 102720 38.7559 28.3909 1873.4 842.315 2782.97 2783.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1470 0.000512 4096 50 140 38120 6.62147 20.308 209.601 236.573 236.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1570 0.000512 1024 620 880 29440 2.33094 1.65971 36.1954 52.3366 92.6226 92.7216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 570 0.000512 2048 152 1980 22656 4.92208 3.57869 112.367 104.828 225.8 225.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1650 0.000512 1024 410 1580 33792 1.44202 1.66502 49.312 52.462 104.952 105.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 20 830 3.2e-05 2048 330 1620 337920 177.902 56.0269 1468.28 1672.5 3374.93 3375.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1200 0.001024 1024 500 860 12960 0.80016 0.749568 13.6331 51.1957 66.4515 66.5275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 580 0.001024 512 215 640 6912 1.02954 0.382976 2.52422 25.485 29.55 29.6597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1320 0.000512 2048 580 1220 26976 2.90202 3.40941 84.2919 109.076 199.751 199.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 740 3.2e-05 1024 315 420 282624 109.377 26.8143 304.277 832.438 1273.15 1273.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1410 0.000128 4096 700 3760 102528 38.6112 28.358 1567.1 837.699 2471.87 2471.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1470 0.000512 4096 50 140 38112 6.62733 18.8506 209.577 235.099 235.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1570 0.000512 1024 620 880 29568 2.33354 1.66707 34.064 52.4745 90.64 90.7351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 570 0.000512 2048 152 1980 22624 4.94614 3.57491 115.172 104.856 228.658 228.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1650 0.000512 1024 410 1580 33824 1.44589 1.66298 50.5919 52.4739 106.245 106.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 830 3.2e-05 2048 330 1620 336896 178.598 56.1738 1484.39 1672.64 3392.01 3392.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1200 0.001024 1024 500 860 12992 0.797824 0.751296 14.1825 51.1816 66.9867 67.0625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 580 0.001024 512 215 640 7168 1.02752 0.385024 2.67117 25.5367 29.7501 29.8587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1320 0.000512 2048 580 1220 26992 2.90816 3.41862 86.143 107.01 199.551 199.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 740 3.2e-05 1024 315 420 286720 109.375 26.9251 219.535 836.562 1192.64 1192.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1410 0.000128 4096 700 3760 102592 38.7267 28.3895 1592.3 837.929 2497.45 2497.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1470 0.000512 4096 50 140 38080 6.61197 19.4926 209.458 235.605 235.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1570 0.000512 1024 620 880 29568 2.34291 1.66896 34.7984 52.4874 91.3937 91.4887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 570 0.000512 2048 152 1980 22528 4.9152 3.57757 114.017 104.806 227.427 227.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1650 0.000512 1024 410 1580 33792 1.43939 1.67146 49.7837 52.4493 105.417 105.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 830 3.2e-05 2048 330 1620 335872 178.18 56.0497 1482.5 1671.57 3388.52 3388.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1200 0.001024 1024 500 860 13056 0.804096 0.753664 14.0403 51.3252 66.993 67.0693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 580 0.001024 512 215 640 7168 1.03603 0.38912 2.65731 25.6805 29.8916 30.0045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1320 0.000512 2048 580 1220 26880 2.89507 3.41514 85.0395 108.918 200.337 200.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 740 3.2e-05 1024 315 420 278528 110.279 26.8222 212.196 836.595 1186.13 1186.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1410 0.000128 4096 700 3760 102656 38.5832 28.3426 1601.57 838.823 2507.43 2507.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1470 0.000512 4096 50 140 38080 6.61779 19.8574 209.705 236.223 236.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1570 0.000512 1024 620 880 29440 2.32589 1.66832 34.1586 52.4652 90.7156 90.8104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 570 0.000512 2048 152 1980 22464 4.92957 3.5705 137.873 104.737 251.22 251.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1650 0.000512 1024 410 1580 33696 1.44125 1.66102 63.1131 52.4197 118.706 118.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 830 3.2e-05 2048 330 1620 336384 177.836 55.9502 1842.18 1670.11 3746.3 3746.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1200 0.001024 1024 500 860 12960 0.804512 0.747904 17.5394 51.3148 70.4778 70.5516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 580 0.001024 512 215 640 6912 1.01962 0.379712 3.16493 25.3845 30.0794 30.1853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1320 0.000512 2048 580 1220 26784 2.89939 3.41402 106.396 104.699 217.48 217.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 740 3.2e-05 1024 315 420 276480 109.353 26.6017 262.441 829.137 1227.77 1227.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1410 0.000128 4096 700 3760 102528 38.6445 28.3976 1970.21 838.671 2876.02 2876.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1470 0.000512 4096 50 140 38088 6.62694 24.3489 209.782 240.799 240.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1570 0.000512 1024 620 880 29376 2.33488 1.66093 43.2762 52.4291 99.8002 99.8956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 570 0.000512 2048 152 1980 21888 4.9089 3.54442 100.312 104.077 212.953 213.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1650 0.000512 1024 410 1580 33696 1.44205 1.66618 44.2013 52.4718 99.8544 99.9342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 830 3.2e-05 2048 330 1620 331776 176.688 55.4073 1261.76 1656.6 3150.68 3150.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1200 0.001024 1024 500 860 12672 0.79728 0.75776 12.0945 51.2 64.9216 65.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 580 0.001024 512 215 640 5760 1.01872 0.36864 1.93469 23.9845 27.4361 27.5551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1320 0.000512 2048 580 1220 26784 2.89344 3.41379 74.0652 107.477 187.923 188.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 740 3.2e-05 1024 315 420 258048 110.526 26.2556 171.605 816.055 1124.69 1124.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1410 0.000128 4096 700 3760 102528 38.5531 28.3769 1364.8 838.195 2270.03 2270.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1470 0.000512 4096 50 140 38016 6.62534 17.1131 209.62 233.401 233.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1570 0.000512 1024 620 880 28800 2.32291 1.64454 29.6768 52.0954 85.8438 85.9371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 570 0.000512 2048 152 1980 22400 4.89722 3.55462 134.122 104.209 246.897 246.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1650 0.000512 1024 410 1580 33760 1.43696 1.67098 60.2431 52.3653 115.787 115.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 830 3.2e-05 2048 330 1620 337920 178.106 56.0514 1783.26 1675.07 3692.71 3692.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1200 0.001024 1024 500 860 12960 0.798336 0.7432 17.0571 51.194 69.8652 69.9446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 580 0.001024 512 215 640 7040 1.02691 0.383712 3.06112 25.508 30.1098 30.2203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1320 0.000512 2048 580 1220 26880 2.89338 3.41606 102.717 107.961 217.059 217.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 740 3.2e-05 1024 315 420 286720 109.194 26.9187 260.728 837.764 1234.85 1235.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1410 0.000128 4096 700 3760 102720 38.572 28.378 1911.07 837.969 2816.1 2816.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1470 0.000512 4096 50 140 38080 6.61978 23.4967 209.548 239.71 239.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1570 0.000512 1024 620 880 29120 2.31853 1.64864 41.341 52.1611 97.5676 97.6632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 570 0.000512 2048 152 1980 21760 4.87235 3.52634 98.4069 103.686 210.603 210.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1650 0.000512 1024 410 1580 33600 1.43546 1.66176 42.5107 52.3153 97.998 98.0736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 830 3.2e-05 2048 330 1620 337920 177.692 56.0199 1243.59 1677.25 3154.78 3154.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1200 0.001024 1024 500 860 12800 0.795392 0.741024 11.7924 50.0574 63.46 63.5353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 580 0.001024 512 215 640 6400 1.04902 0.390368 2.08438 25.5777 29.23 29.3412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1320 0.000512 2048 580 1220 26560 2.88992 3.40547 71.0363 115.179 192.583 192.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 740 3.2e-05 1024 315 420 266240 110.322 27.5114 170.966 824.99 1134.04 1134.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1410 0.000128 4096 700 3760 101760 38.3984 28.3121 1315.82 835.886 2218.53 2218.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1470 0.000512 4096 50 140 37920 6.61299 16.6154 209.409 232.68 232.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1570 0.000512 1024 620 880 28800 2.31238 1.64045 28.664 51.8984 84.6129 84.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 570 0.000512 2048 152 1980 22272 4.90234 3.56669 126.069 104.544 239.19 239.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1650 0.000512 1024 410 1580 33600 1.43638 1.66298 56.4743 52.3177 111.962 112.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 830 3.2e-05 2048 330 1620 331776 178.12 55.8741 1642.29 1666.09 3542.6 3542.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1200 0.001024 1024 500 860 12864 0.799872 0.747616 15.7269 51.2865 68.6345 68.7124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 580 0.001024 512 215 640 6912 1.0321 0.38368 2.93792 25.5301 30.0154 30.1281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1320 0.000512 2048 580 1220 26688 2.89098 3.40397 95.3334 104.501 206.201 206.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 740 3.2e-05 1024 315 420 270336 109.439 26.4321 231.218 825.107 1192.43 1192.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1410 0.000128 4096 700 3760 102144 38.4928 28.3382 1784.5 837.614 2689.05 2689.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1470 0.000512 4096 50 140 38016 6.61914 21.8506 209.533 238.047 238.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1570 0.000512 1024 620 880 29184 2.32038 1.66218 38.9026 52.3316 95.3156 95.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 570 0.000512 2048 152 1980 21504 4.89414 3.53075 92.6359 103.759 204.931 205.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1650 0.000512 1024 410 1580 33408 1.4392 1.66656 40.6059 52.441 96.2251 96.3011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 830 3.2e-05 2048 330 1620 319488 179.157 55.2973 1128.52 1649.68 3012.87 3013.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1200 0.001024 1024 500 860 12672 0.797952 0.748032 11.1547 50.1028 62.8749 62.9514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 580 0.001024 512 215 640 6144 1.01181 0.379968 2.02256 25.0886 28.6303 28.7427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1320 0.000512 2048 580 1220 26496 2.89382 3.41162 68.1349 112.023 186.535 186.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 740 3.2e-05 1024 315 420 270336 109.516 26.4397 166.812 825.291 1128.29 1128.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1410 0.000128 4096 700 3760 102144 38.5305 28.3423 1269.3 838.039 2174.32 2174.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1470 0.000512 4096 50 140 37824 6.59568 15.9879 208.993 231.617 231.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1570 0.000512 1024 620 880 28416 2.32125 1.64566 27.2897 51.9431 83.2937 83.3884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 570 0.000512 2048 152 1980 22400 4.93293 3.56518 131.666 104.605 244.879 244.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1650 0.000512 1024 410 1580 33600 1.44166 1.65885 59.1907 52.3446 114.708 114.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 830 3.2e-05 2048 330 1620 332800 178.299 55.8421 1719.82 1666.81 3620.98 3621.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1200 0.001024 1024 500 860 13000 0.802912 0.749824 16.4742 51.3053 69.4067 69.4827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 580 0.001024 512 215 640 6400 1.04922 0.384288 2.85776 25.5337 29.9531 30.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1320 0.000512 2048 580 1220 26800 2.91152 3.41411 100.599 108.173 215.17 215.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 740 3.2e-05 1024 315 420 268800 110.119 26.5175 240.403 825.072 1202.35 1202.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1410 0.000128 4096 700 3760 102400 38.7885 28.4185 1858.23 838.162 2763.7 2763.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1470 0.000512 4096 50 140 38000 6.6112 23.1685 209.469 239.293 239.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1570 0.000512 1024 620 880 29200 2.3375 1.65888 40.6804 52.3588 97.1345 97.2292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 570 0.000512 2048 152 1980 21600 4.91315 3.51885 95.8224 103.683 208.048 208.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1650 0.000512 1024 410 1580 33600 1.44384 1.6639 42.0642 52.4265 97.6717 97.7469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 830 3.2e-05 2048 330 1620 320000 179.295 55.1377 1163.36 1648.12 3046.12 3046.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1200 0.001024 1024 500 860 12800 0.798304 0.74752 11.5958 50.0898 63.3022 63.3795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 580 0.001024 512 215 640 6400 1.05277 0.389952 2.16643 25.5878 29.3276 29.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1320 0.000512 2048 580 1220 26800 2.90461 3.4129 71.0159 112.028 189.434 189.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 740 3.2e-05 1024 315 420 256000 112.512 26.5035 162.569 824.826 1126.65 1126.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1410 0.000128 4096 700 3760 102400 38.6771 28.3961 1304.7 837.787 2209.67 2209.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1470 0.000512 4096 50 140 37800 6.58432 16.3922 208.709 231.728 231.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1570 0.000512 1024 620 880 28800 2.32272 1.64045 28.2898 51.9012 84.2524 84.3444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 570 0.000512 2048 152 1980 21952 4.88893 3.52166 158.341 103.804 270.665 270.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1650 0.000512 1024 410 1580 33600 1.43258 1.65718 75.7886 52.2466 131.198 131.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 830 3.2e-05 2048 330 1620 336896 177.975 55.9954 2217.08 1672.86 4124.13 4124.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1200 0.001024 1024 500 860 12768 0.796672 0.74752 21.2859 50.0594 72.9611 73.0395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 580 0.001024 512 215 640 6272 1.02496 0.375104 3.68986 25.2789 30.4952 30.6056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1320 0.000512 2048 580 1220 26656 2.88832 3.40819 126.727 104.359 237.454 237.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 740 3.2e-05 1024 315 420 272384 109.648 26.5421 311.149 826.895 1274.47 1274.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1410 0.000128 4096 700 3760 102144 38.5504 28.3791 2358.66 836.912 3262.6 3262.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1470 0.000512 4096 50 140 37968 6.61738 28.9331 209.161 244.755 244.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1570 0.000512 1024 620 880 29120 2.31395 1.64032 51.598 51.9601 107.61 107.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 570 0.000512 2048 152 1980 21504 4.91578 3.54387 107.001 104.104 219.674 219.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1650 0.000512 1024 410 1580 33152 1.42909 1.65232 48.4581 52.0991 103.709 103.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 830 3.2e-05 2048 330 1620 329728 176.658 55.2216 1413.27 1653.88 3299.24 3299.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1200 0.001024 1024 500 860 12544 0.79872 0.757056 13.6039 51.2616 66.4924 66.5702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 580 0.001024 512 215 640 5376 1.00013 0.362496 2.20742 23.6998 27.3983 27.5128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1320 0.000512 2048 580 1220 26432 2.88099 3.40992 82.309 107.607 196.278 196.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 740 3.2e-05 1024 315 420 258048 108.497 26.2236 192.996 808.464 1136.42 1136.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1410 0.000128 4096 700 3760 102144 38.4939 28.3238 1546.73 837.872 2451.96 2452.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1470 0.000512 4096 50 140 37856 6.61706 19.0816 209.164 234.905 234.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1570 0.000512 1024 620 880 28672 2.32448 1.64669 33.1801 52.1072 89.3586 89.4546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 570 0.000512 2048 152 1980 22560 4.93565 3.57446 156.523 104.845 269.992 270.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1650 0.000512 1024 410 1580 33600 1.44384 1.66115 72.1681 52.466 127.811 127.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 830 3.2e-05 2048 330 1620 337920 177.325 55.9518 2122.45 1669.89 4025.83 4026.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1200 0.001024 1024 500 860 12720 0.795872 0.74016 20.8178 50.005 72.4327 72.5099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 580 0.001024 512 215 640 6720 1.04058 0.38368 3.84499 25.5489 30.944 31.0537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1320 0.000512 2048 580 1220 26880 2.90381 3.41581 123.114 104.8 234.306 234.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 740 3.2e-05 1024 315 420 276480 108.708 26.5032 301.856 824.839 1262.14 1262.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1410 0.000128 4096 700 3760 102240 38.6819 28.3795 2269.88 838.069 3175.11 3175.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1470 0.000512 4096 50 140 38040 6.62589 27.7059 209.742 244.117 244.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1570 0.000512 1024 620 880 29280 2.33882 1.66502 49.5631 52.4806 106.148 106.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 570 0.000512 2048 152 1980 22080 4.88186 3.51798 110.287 103.889 222.686 222.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1650 0.000512 1024 410 1580 33120 1.42746 1.64605 48.6696 51.9905 103.805 103.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 830 3.2e-05 2048 330 1620 322560 178.162 55.1267 1376.08 1649.8 3259.39 3259.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1200 0.001024 1024 500 860 12480 0.79872 0.747776 12.9512 51.2163 65.7886 65.8637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 580 0.001024 512 215 640 5760 1.06688 0.38528 2.30954 25.6276 29.5228 29.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1320 0.000512 2048 580 1220 26400 2.87539 3.37101 82.0634 106.942 195.323 195.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 740 3.2e-05 1024 315 420 276480 108.553 26.4724 205.88 825.081 1166.23 1166.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1410 0.000128 4096 700 3760 101760 38.5106 28.3469 1527.59 836.232 2430.78 2430.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1470 0.000512 4096 50 140 37920 6.62486 19.2749 209.77 235.71 235.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1570 0.000512 1024 620 880 28800 2.3167 1.64422 33.2634 52.0004 89.3238 89.4163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 570 0.000512 2048 152 1980 22528 4.92544 3.59402 152.67 105.902 267.201 267.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1650 0.000512 1024 410 1580 33792 1.44653 1.67117 70.1732 52.9959 126.359 126.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 830 3.2e-05 2048 330 1620 335872 177.778 55.9288 2048.73 1686.44 3969.11 3969.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1200 0.001024 1024 500 860 12800 0.796672 0.744768 20.0593 51.2856 72.9584 73.0345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 580 0.001024 512 215 640 6144 1.00707 0.370688 3.37789 25.1503 30.0319 30.1431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1320 0.000512 2048 580 1220 26880 2.90054 3.41827 118.663 105.856 230.909 230.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 740 3.2e-05 1024 315 420 278528 110.196 26.8296 294.485 843.328 1275.08 1275.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1410 0.000128 4096 700 3760 101888 38.4883 28.324 2202.55 843.826 3113.3 3113.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1470 0.000512 4096 50 140 38016 6.61299 27.0014 211.553 245.211 245.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1570 0.000512 1024 620 880 29184 2.33558 1.67283 48.2345 53.0064 105.35 105.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 570 0.000512 2048 152 1980 21504 4.83776 3.47187 105.01 102.571 216.003 216.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1650 0.000512 1024 410 1580 33280 1.42746 1.64781 47.1308 52.0204 102.295 102.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 830 3.2e-05 2048 330 1620 327680 180.518 55.877 1347.87 1671.99 3256.46 3256.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1200 0.001024 1024 500 860 12288 0.790528 0.736384 12.4779 49.8502 63.927 64.0026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 580 0.001024 512 215 640 6144 1.01632 0.37648 2.39744 25.1279 29.0492 29.1553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1320 0.000512 2048 580 1220 26112 2.86864 3.37539 78.4241 110.911 195.651 195.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 740 3.2e-05 1024 315 420 262144 113.209 26.8288 188.058 836.128 1164.47 1164.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1410 0.000128 4096 700 3760 101376 38.5499 28.3236 1470.46 837.095 2374.53 2374.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1470 0.000512 4096 50 140 37888 6.61469 18.8392 209.703 235.2 235.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1570 0.000512 1024 620 880 27648 2.30669 1.61382 30.6968 51.343 86.0551 86.1496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 570 0.000512 2048 152 1980 21504 4.89472 3.5328 131.254 103.667 243.46 243.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1650 0.000512 1024 410 1580 33408 1.44106 1.66912 60.5074 52.392 116.079 116.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 830 3.2e-05 2048 330 1620 319488 179.258 55.0609 1711.59 1648.12 3594.25 3594.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1200 0.001024 1024 500 860 12672 0.796544 0.751584 17.2504 50.0795 68.95 69.0281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 580 0.001024 512 215 640 6144 1.01059 0.370464 3.10061 25.0789 29.6906 29.8063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1320 0.000512 2048 580 1220 26496 2.89587 3.41174 102.638 105.646 214.663 214.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 740 3.2e-05 1024 315 420 270336 109.449 26.4376 249.406 824.363 1209.9 1210.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1410 0.000128 4096 700 3760 102144 38.5511 28.3359 1934.96 837.237 2839.19 2839.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1470 0.000512 4096 50 140 37824 6.59469 23.6032 208.809 239.049 239.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1570 0.000512 1024 620 880 28416 2.32157 1.64435 40.8103 51.89 96.7645 96.8555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 570 0.000512 2048 152 1980 21504 4.92685 3.5519 97.7441 104.187 210.517 210.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1650 0.000512 1024 410 1580 33024 1.43165 1.6519 42.7293 52.1421 98.0257 98.1004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 830 3.2e-05 2048 330 1620 319488 179.255 55.0762 1200.29 1648.81 3083.65 3083.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1200 0.001024 1024 500 860 11520 0.77824 0.722944 10.4594 49.3093 61.3422 61.4162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 580 0.001024 512 215 640 6144 1.0217 0.37888 2.21251 25.2022 28.9447 29.0564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1320 0.000512 2048 580 1220 26112 2.87926 3.37958 71.6406 111.431 189.399 189.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 740 3.2e-05 1024 315 420 245760 107.517 25.8156 161.249 792.23 1087.05 1087.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1410 0.000128 4096 700 3760 101376 38.4907 28.3218 1336.5 834.248 2237.66 2237.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1470 0.000512 4096 50 140 37632 6.59568 17.3468 208.814 232.799 232.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1570 0.000512 1024 620 880 27648 2.34979 1.65328 28.1246 52.1509 84.3806 84.4759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 570 0.000512 2048 152 1980 21600 4.90378 3.51952 135.516 103.711 247.76 247.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1650 0.000512 1024 410 1580 33600 1.44384 1.66419 64.401 52.4351 120.017 120.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 830 3.2e-05 2048 330 1620 320000 179.398 55.2001 1772.84 1648.55 3656.2 3656.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1200 0.001024 1024 500 860 12800 0.795392 0.745856 17.6305 50.0948 69.3406 69.4149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 580 0.001024 512 215 640 6400 1.05222 0.385856 3.29811 25.5896 30.4535 30.5628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1320 0.000512 2048 580 1220 26800 2.90003 3.41728 108.64 104.739 219.767 219.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 740 3.2e-05 1024 315 420 256000 112.494 26.5046 247.564 824.485 1211.29 1211.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1410 0.000128 4096 700 3760 102400 38.6796 28.3885 1988.5 838.07 2893.75 2893.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1470 0.000512 4096 50 140 37800 6.58806 24.6538 208.761 240.046 240.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1570 0.000512 1024 620 880 28800 2.32208 1.63917 43.35 51.9141 99.3235 99.4161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 570 0.000512 2048 152 1980 20800 4.95786 3.54304 91.2669 104.334 204.21 204.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1650 0.000512 1024 410 1580 32800 1.43658 1.64822 45.2404 52.2115 100.605 100.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 830 3.2e-05 2048 330 1620 307200 182.757 55.2817 1213.36 1650.43 3102.06 3102.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1200 0.001024 1024 500 860 12000 0.777696 0.725024 11.4589 49.31 62.3428 62.4188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 580 0.001024 512 215 640 3200 0.948736 0.331776 1.49315 21.5022 24.398 24.5084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1320 0.000512 2048 580 1220 26400 2.88029 3.4161 76.0935 112.47 194.934 195.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 740 3.2e-05 1024 315 420 256000 112.488 26.4743 177.064 825.38 1141.65 1141.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1410 0.000128 4096 700 3760 100800 38.568 28.3544 1398.95 835.921 2301.9 2302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1470 0.000512 4096 50 140 37600 6.58845 17.3535 208.935 232.921 232.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1570 0.000512 1024 620 880 28800 2.32528 1.64784 30.9012 52.2196 87.1902 87.2842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 570 0.000512 2048 152 1968 22272 4.92416 3.57696 105.957 104.593 219.163 219.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1650 0.000512 1024 410 1584 33728 1.4407 1.67101 46.2041 52.428 101.816 101.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 830 3.2e-05 2048 330 1632 333824 180.119 56.0604 1557.21 1674.86 3468.48 3468.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1200 0.001024 1024 500 864 13056 0.79856 0.74656 13.0209 51.2579 65.8976 65.9754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 580 0.001024 512 215 624 6912 1.04339 0.38704 2.5239 25.6514 29.7344 29.8436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1320 0.000512 2048 580 1224 26944 2.90426 3.41984 128.498 108.669 243.566 243.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 740 3.2e-05 1024 315 408 278528 110.445 26.8206 289.573 835.354 1262.45 1262.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1410 0.000128 4096 700 3744 102144 38.6326 28.3428 1637.89 837.714 2542.69 2542.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1470 0.000512 4096 50 144 38080 6.60915 18.3847 209.409 234.446 234.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1570 0.000512 1024 620 888 29440 2.32886 1.6641 32.1107 52.3532 88.5609 88.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 570 0.000512 2048 152 1968 22240 4.92909 3.57581 110.405 104.643 223.662 223.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1650 0.000512 1024 410 1584 33680 1.44557 1.66707 49.2503 52.4786 104.913 104.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 830 3.2e-05 2048 330 1632 332800 180.187 56.1559 1455.19 1676.77 3368.51 3368.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1200 0.001024 1024 500 864 13040 0.798432 0.745216 13.7475 51.2748 66.6411 66.7177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 580 0.001024 512 215 624 6720 1.03398 0.383488 2.6128 25.5002 29.6611 29.7731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1320 0.000512 2048 580 1224 26960 2.91021 3.40378 84.5675 110.535 201.491 201.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 740 3.2e-05 1024 315 408 281600 110.522 27.0664 297.152 838.685 1273.67 1273.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1410 0.000128 4096 700 3744 102240 38.8113 28.4097 1719.33 840.204 2626.86 2626.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1470 0.000512 4096 50 144 38080 6.62733 19.3905 209.682 235.742 235.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1570 0.000512 1024 620 888 29440 2.32893 1.65824 33.8876 52.3799 90.3537 90.4531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 570 0.000512 2048 152 1968 22272 4.94349 3.57245 108.993 104.824 222.448 222.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1650 0.000512 1024 410 1584 33696 1.44067 1.67069 49.1681 52.4595 104.814 104.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 24 830 3.2e-05 2048 330 1632 331776 179.793 56.0586 1428.06 1672.4 3336.54 3336.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1200 0.001024 1024 500 864 12960 0.801024 0.753664 13.7852 51.19 66.6086 66.6911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 580 0.001024 512 215 624 6528 1.04099 0.382272 2.36032 25.4831 29.3982 29.5116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1320 0.000512 2048 580 1224 26976 2.90576 3.41402 83.476 107.943 197.816 197.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 740 3.2e-05 1024 315 408 276480 110.218 26.7551 295.927 832.9 1266.06 1266.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1410 0.000128 4096 700 3744 102144 38.5966 28.3569 1534.03 837.45 2438.54 2438.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1470 0.000512 4096 50 144 38064 6.61008 19.242 209.433 235.327 235.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1570 0.000512 1024 620 888 29568 2.33098 1.67117 33.9718 52.4695 90.5453 90.6445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 570 0.000512 2048 152 1968 21888 4.92864 3.56893 75.8461 105.454 189.91 190.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1650 0.000512 1024 410 1584 33408 1.43306 1.66294 31.4617 52.7729 87.4021 87.4783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 830 3.2e-05 2048 330 1632 325632 179.889 55.6971 902.05 1680.5 2818.36 2818.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1200 0.001024 1024 500 864 12864 0.800768 0.749952 8.94966 51.5034 62.0797 62.1627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 580 0.001024 512 215 624 6144 1.0511 0.3848 1.79632 25.6425 29.0034 29.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1320 0.000512 2048 580 1224 26688 2.89216 3.39238 53.0791 114.377 173.816 173.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 740 3.2e-05 1024 315 408 270336 109.67 26.43 251.853 832.051 1220.25 1220.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1410 0.000128 4096 700 3744 101760 38.5801 28.3373 1226.08 844.868 2137.97 2138.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1470 0.000512 4096 50 144 38016 6.61456 12.4454 211.479 230.58 230.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1570 0.000512 1024 620 888 29184 2.32653 1.66374 21.7924 52.7796 78.6599 78.7635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 570 0.000512 2048 152 1968 22176 4.95475 3.58192 124.43 104.941 238.018 238.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1650 0.000512 1024 410 1584 33712 1.44365 1.66672 56.7033 52.5181 112.403 112.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 830 3.2e-05 2048 330 1632 333312 179.513 56.0312 1653.3 1674.07 3563.14 3563.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1200 0.001024 1024 500 864 12880 0.79888 0.750912 16.0501 51.2093 68.8818 68.9584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 580 0.001024 512 215 624 6720 1.03869 0.385152 2.89837 25.5457 30.0018 30.1137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1320 0.000512 2048 580 1224 26880 2.90797 3.41926 96.076 109.06 211.534 211.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 740 3.2e-05 1024 315 408 279552 110.467 26.9204 236.904 837.256 1211.79 1211.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1410 0.000128 4096 700 3744 102144 38.7039 28.3853 1778.09 838.518 2683.8 2683.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1470 0.000512 4096 50 144 38080 6.62445 22.5362 209.772 238.976 239.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1570 0.000512 1024 620 888 29568 2.33846 1.66912 39.5129 52.5279 96.1474 96.2417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 570 0.000512 2048 152 1968 21504 4.90547 3.52144 83.6539 103.902 196.093 196.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1650 0.000512 1024 410 1584 33376 1.4336 1.6553 35.8636 52.2957 91.3212 91.4005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 830 3.2e-05 2048 330 1632 329728 180.528 55.9847 1039.1 1674.38 2950.22 2950.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1200 0.001024 1024 500 864 12768 0.79872 0.749568 10.0252 50.0803 61.7272 61.8086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 580 0.001024 512 215 624 6272 1.0256 0.38288 1.81277 25.2859 28.6368 28.7492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1320 0.000512 2048 580 1224 26656 2.88973 3.39069 60.8486 110.974 178.178 178.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 740 3.2e-05 1024 315 408 272384 109.771 26.5405 298.342 827.679 1262.59 1262.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1410 0.000128 4096 700 3744 101696 38.6195 28.3713 1117.11 837.692 2021.89 2021.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1470 0.000512 4096 50 144 37968 6.61379 14.336 209.492 230.485 230.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1570 0.000512 1024 620 888 29120 2.31261 1.64454 24.7543 52.0085 80.8228 80.9245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 570 0.000512 2048 152 1968 22272 4.92717 3.58474 119.779 104.697 233.1 233.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1650 0.000512 1024 410 1584 33664 1.4377 1.67011 53.9151 52.3931 109.494 109.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 830 3.2e-05 2048 330 1632 331776 179.345 56.0026 1584.41 1669.75 3489.73 3489.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1200 0.001024 1024 500 864 13056 0.803552 0.753664 15.3808 51.3035 68.3141 68.3909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 580 0.001024 512 215 624 6656 1.05472 0.388896 2.60621 25.6776 29.8562 29.9643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1320 0.000512 2048 580 1224 26880 2.89555 3.41402 91.5878 108.747 206.716 206.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 740 3.2e-05 1024 315 408 278528 110.212 26.8212 225.7 834.978 1197.96 1198.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1410 0.000128 4096 700 3744 102144 38.5927 28.3656 1704.35 838.654 2610.07 2610.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1470 0.000512 4096 50 144 38016 6.62118 22.0792 209.275 238.019 238.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1570 0.000512 1024 620 888 29440 2.3231 1.66691 37.638 52.5584 94.2892 94.3863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 570 0.000512 2048 152 1968 22016 4.95389 3.58864 85.7408 104.855 199.248 199.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1650 0.000512 1024 410 1584 33536 1.44208 1.66947 35.7598 52.4716 91.4138 91.4913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 24 830 3.2e-05 2048 330 1632 327680 180.673 55.9149 1029.56 1669.67 2936.05 2936.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1200 0.001024 1024 500 864 12800 0.79664 0.743424 9.93734 49.9896 61.5385 61.6159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 580 0.001024 512 215 624 5120 1.0344 0.370944 1.47949 23.9803 26.9957 27.1052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1320 0.000512 2048 580 1224 26880 2.90272 3.42016 60.5698 116.275 183.24 183.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 740 3.2e-05 1024 315 408 278528 110.193 26.8283 151.247 834.937 1123.45 1123.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1410 0.000128 4096 700 3744 101376 38.5135 28.3283 1114.72 835.405 2017.08 2017.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1470 0.000512 4096 50 144 37888 6.59251 15.0221 208.901 230.558 230.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1570 0.000512 1024 620 888 29184 2.33776 1.67277 24.5716 52.4807 81.1633 81.2559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 570 0.000512 2048 152 1968 22176 4.94621 3.57306 130.977 104.72 244.337 244.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1650 0.000512 1024 410 1584 33552 1.44387 1.66291 60.2085 52.4023 115.791 115.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 830 3.2e-05 2048 330 1632 331776 179.268 55.9499 1754.62 1669.76 3659.82 3659.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1200 0.001024 1024 500 864 12960 0.80304 0.74752 16.883 51.313 69.8193 69.8952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 580 0.001024 512 215 624 6336 1.03517 0.378976 2.7929 25.3894 29.722 29.8299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1320 0.000512 2048 580 1224 26784 2.8977 3.40547 102.393 106.447 215.212 215.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 740 3.2e-05 1024 315 408 267264 111.298 26.6015 239.442 829.255 1206.84 1207.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1410 0.000128 4096 700 3744 101952 38.6877 28.3832 1879.72 838.323 2785.23 2785.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1470 0.000512 4096 50 144 38016 6.61734 23.9186 209.5 240.08 240.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1570 0.000512 1024 620 888 29376 2.33267 1.66298 41.8785 52.4234 98.3974 98.4884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 570 0.000512 2048 152 1968 21888 4.91267 3.54336 98.1183 104.066 210.752 210.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1650 0.000512 1024 410 1584 33408 1.44362 1.66752 42.2794 52.4648 97.927 98.0045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 830 3.2e-05 2048 330 1632 322560 179.792 55.4551 1191.29 1656.43 3083.18 3083.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1200 0.001024 1024 500 864 12672 0.798688 0.757824 11.4651 51.1999 64.2929 64.3708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 580 0.001024 512 215 624 5760 1.01923 0.374784 1.91133 23.9908 27.4252 27.5397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1320 0.000512 2048 580 1224 26784 2.90112 3.41453 71.4458 111.709 189.544 189.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 740 3.2e-05 1024 315 408 258048 110.519 26.2552 163.214 815.967 1116.2 1116.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1410 0.000128 4096 700 3744 101952 38.6011 28.3692 1310.97 838.118 2216.16 2216.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1470 0.000512 4096 50 144 37872 6.60064 16.9362 208.956 232.536 232.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1570 0.000512 1024 620 888 28800 2.32064 1.64442 28.7577 52.0887 84.9137 85.0104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 570 0.000512 2048 152 1968 22080 4.90762 3.55123 126.304 104.313 239.184 239.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1650 0.000512 1024 410 1584 33600 1.4377 1.66429 57.1441 52.4232 112.74 112.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 830 3.2e-05 2048 330 1632 332800 179.576 56.2683 1668.31 1676.69 3581.07 3581.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1200 0.001024 1024 500 864 12960 0.795872 0.742336 15.9633 51.2164 68.79 68.8665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 580 0.001024 512 215 624 6400 1.04557 0.38352 2.69866 25.5164 29.775 29.8849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1320 0.000512 2048 580 1224 26880 2.89587 3.40202 97.2269 108.035 211.629 211.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 740 3.2e-05 1024 315 408 276480 111.164 26.9189 235.025 838.545 1211.89 1212.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1410 0.000128 4096 700 3744 102080 38.6227 28.3776 1793.13 839.345 2699.58 2699.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1470 0.000512 4096 50 144 38000 6.6192 22.7929 209.454 238.908 238.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1570 0.000512 1024 620 888 29120 2.32285 1.64637 39.438 52.2135 95.7276 95.8213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 570 0.000512 2048 152 1968 21760 4.8815 3.52086 94.1666 103.588 206.265 206.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1650 0.000512 1024 410 1584 33280 1.43267 1.65894 41.0026 52.2684 96.4323 96.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 830 3.2e-05 2048 330 1632 327680 181.156 56.0394 1176.52 1675.65 3089.58 3089.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1200 0.001024 1024 500 864 12800 0.794624 0.741376 11.4671 50.0347 63.1095 63.1887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 580 0.001024 512 215 624 6400 1.04931 0.389664 2.04582 25.561 29.1752 29.2916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1320 0.000512 2048 580 1224 26560 2.88973 3.40787 68.9973 111.923 187.289 187.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 740 3.2e-05 1024 315 408 266240 110.353 26.4354 163.687 824.597 1125.32 1125.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1410 0.000128 4096 700 3744 101120 38.4471 28.3105 1263.33 835.1 2165.29 2165.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1470 0.000512 4096 50 144 37920 6.61094 16.3287 209.39 232.371 232.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1570 0.000512 1024 620 888 28800 2.31014 1.64438 28.0941 51.8542 83.9992 84.0973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 570 0.000512 2048 152 1968 21888 4.9153 3.57152 151.978 104.45 265.025 265.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1650 0.000512 1024 410 1584 33408 1.43382 1.65933 73.5975 52.2676 129.03 129.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 830 3.2e-05 2048 330 1632 325632 179.689 55.6512 2093.28 1664.5 3993.35 3993.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1200 0.001024 1024 500 864 12864 0.79952 0.751616 20.8834 51.3097 73.8175 73.8898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 580 0.001024 512 215 624 6144 1.05114 0.383232 3.47162 25.5214 30.5555 30.6671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1320 0.000512 2048 580 1224 26688 2.87299 3.45418 123.688 104.399 234.484 234.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 740 3.2e-05 1024 315 408 270336 109.386 26.4356 297.194 824.139 1257.4 1257.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1410 0.000128 4096 700 3744 101760 38.4998 28.332 2270.76 836.806 3174.51 3174.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1470 0.000512 4096 50 144 38016 6.61504 28.807 209.467 244.93 244.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1570 0.000512 1024 620 888 29184 2.32179 1.66304 50.6996 52.2777 107.06 107.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 570 0.000512 2048 152 1968 21504 4.89821 3.52832 102.122 103.76 214.42 214.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1650 0.000512 1024 410 1584 33408 1.43974 1.66854 46.9769 52.442 102.599 102.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 830 3.2e-05 2048 330 1632 319488 179.161 55.0341 1312.14 1649.66 3196.22 3196.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1200 0.001024 1024 500 864 12672 0.797664 0.746592 13.2139 50.1005 64.9297 65.0084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 580 0.001024 512 215 624 4608 1.05094 0.369184 1.77523 25.0874 28.4097 28.5268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1320 0.000512 2048 580 1224 26496 2.88912 3.41594 78.2706 107.809 192.456 192.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 740 3.2e-05 1024 315 408 270336 109.512 26.4465 190.782 824.945 1151.93 1152.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1410 0.000128 4096 700 3744 101376 38.5853 28.3353 1458.46 838.687 2364.18 2364.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1470 0.000512 4096 50 144 37824 6.6007 18.6798 209.132 234.456 234.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1570 0.000512 1024 620 888 28416 2.31981 1.64285 31.7076 51.9393 87.7099 87.8028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 570 0.000512 2048 152 1968 22000 4.95162 3.55978 152.322 104.514 265.457 265.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1650 0.000512 1024 410 1584 33400 1.44262 1.65843 71.9546 52.3244 127.457 127.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 830 3.2e-05 2048 330 1632 326400 180.348 55.8469 2058.67 1665.43 3960.52 3960.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1200 0.001024 1024 500 864 13000 0.804864 0.745792 20.937 51.2781 73.8403 73.9192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 580 0.001024 512 215 624 6400 1.04714 0.38144 3.60493 25.5263 30.6911 30.8058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1320 0.000512 2048 580 1224 26800 2.89178 3.46387 121.838 104.472 232.74 232.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 740 3.2e-05 1024 315 408 268800 110.099 26.5126 289.981 824.323 1251.16 1251.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1410 0.000128 4096 700 3744 102000 38.8017 28.4081 2249.28 837.476 3154.07 3154.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1470 0.000512 4096 50 144 38000 6.61738 28.4938 211.337 246.492 246.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1570 0.000512 1024 620 888 29200 2.34125 1.65683 49.8589 52.3203 106.278 106.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 570 0.000512 2048 152 1968 21600 4.9087 3.51846 107.823 103.677 220.039 220.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1650 0.000512 1024 410 1584 33200 1.44419 1.6655 48.5814 52.4225 104.185 104.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 830 3.2e-05 2048 330 1632 320000 179.371 55.1504 1369.87 1648.01 3252.62 3252.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1200 0.001024 1024 500 864 12800 0.799488 0.74752 13.4879 50.0842 65.1927 65.2721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 580 0.001024 512 215 624 6400 1.05405 0.386048 2.55178 25.5924 29.7142 29.8332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1320 0.000512 2048 580 1224 26800 2.90957 3.41856 82.9799 104.704 194.085 194.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 740 3.2e-05 1024 315 408 256000 112.547 26.5045 187.841 824.176 1151.31 1151.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1410 0.000128 4096 700 3744 101600 38.7473 28.3996 1516.73 837.868 2421.86 2421.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1470 0.000512 4096 50 144 37800 6.60016 19.4093 208.83 234.882 234.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1570 0.000512 1024 620 888 28800 2.3215 1.64176 33.4941 51.8969 89.4615 89.5591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 570 0.000512 2048 152 1968 21504 4.90522 3.51846 145.623 103.809 257.967 258.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1650 0.000512 1024 410 1584 33376 1.4336 1.65302 70.0143 52.247 125.424 125.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 830 3.2e-05 2048 330 1632 329728 180.402 55.9719 2040.5 1672.93 3950.04 3950.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1200 0.001024 1024 500 864 12768 0.798528 0.749344 19.8754 50.0589 71.5579 71.6359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 580 0.001024 512 215 624 6272 1.02461 0.376928 3.48842 25.2748 30.2935 30.4048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1320 0.000512 2048 580 1224 26656 2.89005 3.38739 118.859 104.362 229.57 229.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 740 3.2e-05 1024 315 408 272384 109.684 26.5646 288.185 827.385 1252.14 1252.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1410 0.000128 4096 700 3744 101696 38.5923 28.3667 2201.01 836.985 3105.06 3105.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1470 0.000512 4096 50 144 37968 6.61504 27.7483 209.296 243.702 243.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1570 0.000512 1024 620 888 29120 2.31002 1.64614 48.7736 51.9635 104.792 104.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 570 0.000512 2048 152 1968 21504 4.92019 3.54477 102.576 104.117 215.271 215.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1650 0.000512 1024 410 1584 33152 1.42992 1.65046 46.4569 52.1056 101.716 101.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 830 3.2e-05 2048 330 1632 315392 181.254 55.3147 1292.24 1654.11 3183.14 3183.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1200 0.001024 1024 500 864 12544 0.802816 0.75392 12.575 51.2643 65.4688 65.5462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 580 0.001024 512 215 624 5376 0.999744 0.362496 1.99293 23.7082 27.194 27.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1320 0.000512 2048 580 1224 26432 2.87274 3.41606 78.3747 106.521 191.255 191.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 740 3.2e-05 1024 315 408 258048 108.552 26.228 180.852 807.921 1123.8 1123.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1410 0.000128 4096 700 3744 101248 38.5794 28.3316 1441.48 837.628 2346.13 2346.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1470 0.000512 4096 50 144 37856 6.61923 18.3603 209.324 234.347 234.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1570 0.000512 1024 620 888 28672 2.32707 1.64634 31.7327 52.1175 87.9216 88.0156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 570 0.000512 2048 152 1968 22080 4.95197 3.57808 142.384 104.764 255.79 255.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1650 0.000512 1024 410 1584 33600 1.44291 1.66448 68.9702 52.4304 124.581 124.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 830 3.2e-05 2048 330 1632 330240 179.584 55.9693 1981.76 1668.53 3886.07 3886.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1200 0.001024 1024 500 864 12720 0.798048 0.745824 19.157 49.9784 70.7537 70.8301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 580 0.001024 512 215 624 6720 1.03926 0.38512 3.59178 25.5348 30.6821 30.7958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1320 0.000512 2048 580 1224 26880 2.89718 3.4775 116.316 104.714 227.476 227.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 740 3.2e-05 1024 315 408 261120 111.507 26.5011 268.858 824.155 1231.27 1231.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1410 0.000128 4096 700 3744 101760 38.6996 28.3864 2127.12 838.051 3032.36 3032.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1470 0.000512 4096 50 144 37920 6.60854 26.9185 209.061 242.631 242.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1570 0.000512 1024 620 888 29280 2.33587 1.66925 47.7376 52.4409 104.285 104.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 570 0.000512 2048 152 1968 21120 4.93114 3.52605 97.8629 103.799 210.23 210.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1650 0.000512 1024 410 1584 33120 1.42928 1.64646 44.5271 51.9453 99.6227 99.7011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 830 3.2e-05 2048 330 1632 322560 178.21 55.0932 1252.39 1648.38 3134.3 3134.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1200 0.001024 1024 500 864 12480 0.797664 0.748544 11.9014 51.1976 64.7171 64.7968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 580 0.001024 512 215 624 5760 1.06886 0.387072 2.04074 25.6164 29.2423 29.3526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1320 0.000512 2048 580 1224 26400 2.87251 3.37101 74.2748 107.911 188.502 188.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 740 3.2e-05 1024 315 408 245760 114.415 26.4773 164.064 824.31 1129.51 1129.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1410 0.000128 4096 700 3744 100800 38.5867 28.356 1355.18 835.517 2257.75 2257.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1470 0.000512 4096 50 144 37680 6.57184 17.3245 209.037 232.978 233.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1570 0.000512 1024 620 888 28800 2.31792 1.64115 30.7205 51.9568 86.7364 86.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 570 0.000512 2048 152 1968 22016 4.94854 3.59424 137.075 104.882 250.613 250.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1650 0.000512 1024 410 1584 33536 1.44384 1.67072 65.9436 52.4859 121.614 121.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 830 3.2e-05 2048 330 1632 327680 180.535 55.9023 1881.4 1670.27 3788.32 3788.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1200 0.001024 1024 500 864 12800 0.798368 0.74752 18.4112 49.9905 70.0204 70.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 580 0.001024 512 215 624 5120 1.03376 0.370688 2.65034 23.9825 28.1653 28.2792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1320 0.000512 2048 580 1224 26880 2.90269 3.42221 111.18 104.833 222.409 222.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 740 3.2e-05 1024 315 408 278528 110.156 27.1402 273.593 839.944 1251.07 1251.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1410 0.000128 4096 700 3744 101376 38.5477 28.3261 2021.88 836.377 2925.24 2925.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1470 0.000512 4096 50 144 37888 6.59866 26.2569 208.954 241.85 241.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1570 0.000512 1024 620 888 29184 2.33818 1.6695 45.3951 52.4964 102 102.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 570 0.000512 2048 152 1968 20480 4.87926 3.47136 94.699 102.47 205.634 205.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1650 0.000512 1024 410 1584 32768 1.42566 1.64704 43.2842 51.9657 98.3968 98.4771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 830 3.2e-05 2048 330 1632 327680 180.556 55.8974 1267.3 1670.38 3174.35 3174.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1200 0.001024 1024 500 864 12288 0.790528 0.741952 11.9116 49.8265 63.3446 63.4198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 580 0.001024 512 215 624 4096 1.06589 0.374016 1.6559 25.1201 28.3429 28.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1320 0.000512 2048 580 1224 26112 2.86912 3.37494 72.5153 110.819 189.65 189.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 740 3.2e-05 1024 315 408 262144 113.246 26.8251 173.942 835.55 1149.8 1150
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1410 0.000128 4096 700 3744 101376 38.5701 28.3231 1369.96 836.295 2273.26 2273.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1470 0.000512 4096 50 144 37632 6.56179 17.0251 208.265 231.895 231.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1570 0.000512 1024 620 888 27648 2.30477 1.61386 28.9533 51.2916 84.2655 84.3612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 570 0.000512 2048 152 1975 22272 4.92394 3.57754 117.296 104.717 230.624 230.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1650 0.000512 1024 410 1575 33728 1.44077 1.66502 52.8132 52.4898 108.482 108.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 830 3.2e-05 2048 330 1625 331776 180.319 55.9715 1746.63 1676.92 3660.06 3660.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1200 0.001024 1024 500 850 13120 0.798496 0.74752 14.8538 51.2885 67.7602 67.8359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 580 0.001024 512 215 625 7424 1.03126 0.387072 3.00451 25.6654 30.2135 30.3247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1320 0.000512 2048 580 1225 26880 2.90314 3.42211 145.532 110.587 262.518 262.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 740 3.2e-05 1024 315 425 270336 111.918 26.8261 317.882 835.93 1292.8 1293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1410 0.000128 4096 700 3750 102400 38.5601 28.3576 1850.53 838.641 2756.2 2756.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1470 0.000512 4096 50 125 38208 6.61514 18.1706 209.701 234.531 234.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1570 0.000512 1024 620 875 29568 2.32403 1.66502 36.0244 52.4207 92.5357 92.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 570 0.000512 2048 152 1975 22240 4.93165 3.5712 106.345 104.657 219.615 219.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1650 0.000512 1024 410 1575 33680 1.44534 1.66653 47.1276 52.4841 102.795 102.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 830 3.2e-05 2048 330 1625 332800 180.229 56.3354 1390.25 1676.93 3303.96 3304.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1200 0.001024 1024 500 850 13040 0.800768 0.745056 12.9682 51.2753 65.8631 65.9379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 580 0.001024 512 215 625 7040 1.02848 0.383168 2.52941 25.4939 29.5651 29.6755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1320 0.000512 2048 580 1225 26880 2.90442 3.41622 81.2144 106.22 193.832 193.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 740 3.2e-05 1024 315 425 271360 112.365 26.9496 282.683 838.651 1260.89 1261.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1410 0.000128 4096 700 3750 102400 38.8157 28.3947 1649.99 838.693 2556 2556.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1470 0.000512 4096 50 125 38200 6.62019 16.3135 209.702 232.677 232.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1570 0.000512 1024 620 875 29440 2.32973 1.65888 32.2494 52.39 88.7283 88.8262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 570 0.000512 2048 152 1975 22080 4.9152 3.54445 74.4849 104.217 187.271 187.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1650 0.000512 1024 410 1575 33600 1.43837 1.66899 30.8409 52.3742 86.3965 86.4727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 830 3.2e-05 2048 330 1625 332800 180.42 56.0804 1139.3 1675.2 3051.24 3051.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1200 0.001024 1024 500 850 12960 0.797024 0.748256 8.51974 51.1891 61.3287 61.4091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 580 0.001024 512 215 625 7040 1.0295 0.388384 1.85792 25.5094 28.9106 29.0231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1320 0.000512 2048 580 1225 26720 2.90826 3.40582 118.2 114.54 239.128 239.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 740 3.2e-05 1024 315 425 266240 113.36 26.9148 244.84 837.712 1223.07 1223.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1410 0.000128 4096 700 3750 102400 38.7052 28.371 1180.79 837.986 2085.97 2086.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1470 0.000512 4096 50 125 38160 6.61818 10.8471 209.473 226.98 227.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1570 0.000512 1024 620 875 29120 2.32067 1.64682 21.0106 52.1646 77.2464 77.3427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 570 0.000512 2048 152 1975 22272 4.93914 3.57114 113.183 104.834 226.637 226.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1650 0.000512 1024 410 1575 33696 1.44208 1.66736 50.5626 52.4644 106.21 106.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 25 830 3.2e-05 2048 330 1625 331776 179.868 55.9838 1477.24 1672.68 3386 3386.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1200 0.001024 1024 500 850 13056 0.798848 0.747264 14.1759 51.1962 66.9911 67.0679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 580 0.001024 512 215 625 6912 1.0281 0.382976 2.55491 25.4891 29.5842 29.6976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1320 0.000512 2048 580 1225 26880 2.89632 3.41197 87.0546 107.953 201.39 201.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 740 3.2e-05 1024 315 425 270336 111.729 26.7549 297.391 832.495 1268.62 1268.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1410 0.000128 4096 700 3750 102336 38.6023 28.3618 1594.43 837.759 2499.26 2499.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1470 0.000512 4096 50 125 38208 6.62669 17.3827 209.59 233.644 233.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1570 0.000512 1024 620 875 29568 2.33306 1.66189 34.6794 52.4763 91.2481 91.3457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 570 0.000512 2048 152 1975 21888 4.94326 3.56912 80.1012 104.477 193.215 193.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1650 0.000512 1024 410 1575 33408 1.43565 1.66403 32.3844 52.2845 87.8414 87.9096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 830 3.2e-05 2048 330 1625 325632 180.026 55.7547 935.953 1664.76 2836.72 2836.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1200 0.001024 1024 500 850 13056 0.800768 0.753472 9.15581 51.2677 62.0503 62.1281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 580 0.001024 512 215 625 6912 1.02918 0.384288 1.95811 25.5211 29.0237 29.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1320 0.000512 2048 580 1225 26688 2.8873 3.41133 55.6969 110.083 172.157 172.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 740 3.2e-05 1024 315 425 258048 111.969 26.4354 248.561 824.317 1211.53 1211.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1410 0.000128 4096 700 3750 102144 38.5713 28.3447 1260.03 836.955 2164.01 2164.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1470 0.000512 4096 50 125 38112 6.61299 11.563 209.366 227.586 227.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1570 0.000512 1024 620 875 29184 2.3225 1.66669 22.4168 52.2881 78.7952 78.8963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 570 0.000512 2048 152 1975 22400 4.95395 3.5737 121.102 104.931 234.669 234.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1650 0.000512 1024 410 1575 33712 1.44573 1.66797 54.4429 52.5127 110.144 110.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 830 3.2e-05 2048 330 1625 329728 180.745 56.1745 1568.04 1693.09 3498.27 3498.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1200 0.001024 1024 500 850 12992 0.79872 0.752096 15.4312 51.2087 68.261 68.3394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 580 0.001024 512 215 625 7168 1.02637 0.384864 2.92029 25.5467 30.0071 30.1173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1320 0.000512 2048 580 1225 26880 2.9049 3.4199 94.007 104.886 205.289 205.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 740 3.2e-05 1024 315 425 272384 111.932 26.9251 224.244 837.038 1200.38 1200.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1410 0.000128 4096 700 3750 102368 38.689 28.4073 1712.82 838.411 2618.44 2618.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1470 0.000512 4096 50 125 38192 6.62186 18.9932 209.697 235.356 235.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1570 0.000512 1024 620 875 29568 2.33792 1.66634 37.5988 52.5242 94.2252 94.3182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 570 0.000512 2048 152 1975 21952 4.89251 3.5184 83.7434 103.8 196.065 196.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1650 0.000512 1024 410 1575 33376 1.43514 1.6559 34.3971 52.2483 89.8097 89.8868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 25 830 3.2e-05 2048 330 1625 329728 180.487 56.1377 996.283 1672.79 2905.92 2906.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1200 0.001024 1024 500 850 12768 0.79872 0.751072 9.47952 50.0613 61.1628 61.2399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 580 0.001024 512 215 625 6272 1.02733 0.38288 1.61917 25.2768 28.4342 28.5468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1320 0.000512 2048 580 1225 26656 2.88768 3.38771 58.9464 110.861 176.155 176.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 740 3.2e-05 1024 315 425 258048 112.611 26.6409 280.838 826.889 1247.24 1247.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1410 0.000128 4096 700 3750 102144 38.5871 28.3648 1078.82 837.603 1983.49 1983.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1470 0.000512 4096 50 125 38080 6.61968 12.0471 209.245 227.954 228.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1570 0.000512 1024 620 875 29120 2.30989 1.64371 23.6275 51.9695 79.6466 79.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 570 0.000512 2048 152 1975 22272 4.92861 3.58128 123.22 104.705 236.548 236.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1650 0.000512 1024 410 1575 33664 1.43635 1.66819 56.0783 52.3982 111.656 111.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 830 3.2e-05 2048 330 1625 327680 180.732 55.8551 1617.24 1669.9 3523.96 3524.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1200 0.001024 1024 500 850 13056 0.8024 0.750848 15.5909 51.3074 68.5233 68.5998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 580 0.001024 512 215 625 7168 1.03728 0.387584 2.89277 25.6705 30.1234 30.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1320 0.000512 2048 580 1225 26752 2.89235 3.41085 95.4657 104.666 206.51 206.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 740 3.2e-05 1024 315 425 270336 111.742 26.82 230.805 835.685 1205.3 1205.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1410 0.000128 4096 700 3750 102400 38.5862 28.3525 1766.08 838.062 2671.19 2671.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1470 0.000512 4096 50 125 38144 6.61123 19.5953 209.331 235.583 235.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1570 0.000512 1024 620 875 29440 2.32589 1.66736 38.6695 52.4195 95.1847 95.2807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 570 0.000512 2048 152 1975 22016 4.95264 3.59213 86.4346 104.977 200.068 200.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1650 0.000512 1024 410 1575 33536 1.44243 1.67536 36.8865 52.534 92.6135 92.6925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 830 3.2e-05 2048 330 1625 327680 180.596 56.0585 1060.14 1671.65 2968.67 2968.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1200 0.001024 1024 500 850 12800 0.796288 0.749568 10.2217 50.0233 61.8638 61.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 580 0.001024 512 215 625 6144 1.0095 0.370336 1.76234 23.9852 27.2587 27.3753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1320 0.000512 2048 580 1225 26624 2.90019 3.42618 62.3058 112.996 181.701 181.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 740 3.2e-05 1024 315 425 262144 113.179 26.8261 148.634 835.94 1124.82 1125.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1410 0.000128 4096 700 3750 101888 38.4739 28.3211 1158.04 836.41 2061.35 2061.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1470 0.000512 4096 50 125 38016 6.6048 13.1939 209.188 229.031 229.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1570 0.000512 1024 620 875 29184 2.33712 1.67526 25.2069 54.1532 83.4748 83.5707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 570 0.000512 2048 152 1975 22176 4.94579 3.57376 133.422 104.733 246.782 246.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1650 0.000512 1024 410 1575 33552 1.43974 1.66502 59.9727 52.4083 115.556 115.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 830 3.2e-05 2048 330 1625 327168 180.734 55.9735 1718.45 1669.95 3625.32 3625.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1200 0.001024 1024 500 850 13104 0.802816 0.749696 16.8694 51.3171 69.8132 69.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 580 0.001024 512 215 625 6912 1.0207 0.380832 3.08784 25.3942 30.0087 30.1175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1320 0.000512 2048 580 1225 26784 2.90816 3.40637 102.452 106.468 215.309 215.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 740 3.2e-05 1024 315 425 267264 111.364 26.602 242.482 829.037 1209.73 1209.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1410 0.000128 4096 700 3750 102240 38.6665 28.3916 1881.55 838.479 2787.19 2787.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1470 0.000512 4096 50 125 38160 6.61299 20.7133 209.643 237.012 237.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1570 0.000512 1024 620 875 29376 2.33526 1.66272 41.413 52.4238 97.9326 98.0276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 570 0.000512 2048 152 1975 21888 4.90986 3.54099 98.5776 104.041 211.177 211.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1650 0.000512 1024 410 1575 33408 1.44179 1.66746 43.1893 52.4511 98.819 98.8961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 830 3.2e-05 2048 330 1625 322560 179.762 55.425 1215.22 1656.04 3106.67 3106.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1200 0.001024 1024 500 850 12960 0.797376 0.75808 11.9381 51.1903 64.7567 64.8315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 580 0.001024 512 215 625 5760 1.0201 0.374784 1.95168 23.9917 27.4669 27.5755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1320 0.000512 2048 580 1225 26784 2.89792 3.40992 73.8105 112.726 192.918 192.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 740 3.2e-05 1024 315 425 258048 110.548 26.3928 169.355 815.773 1122.32 1122.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1410 0.000128 4096 700 3750 101952 38.6007 28.3844 1341.11 838.539 2246.74 2246.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1470 0.000512 4096 50 125 38016 6.60291 15.186 209.031 230.862 230.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1570 0.000512 1024 620 875 28800 2.32403 1.64454 29.2878 52.0772 85.4349 85.5262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 570 0.000512 2048 152 1975 22080 4.90512 3.54384 127.952 104.233 240.749 240.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1650 0.000512 1024 410 1575 33600 1.43658 1.66253 58.536 52.3776 114.087 114.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 830 3.2e-05 2048 330 1625 332800 179.579 56.0386 1702 1675.44 3613.28 3613.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1200 0.001024 1024 500 850 12960 0.797248 0.743424 16.116 51.1963 68.9276 69.0069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 580 0.001024 512 215 625 7040 1.02723 0.381792 2.98285 25.5097 30.0331 30.1439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1320 0.000512 2048 580 1225 26720 2.89555 3.40771 99.8252 104.618 210.818 210.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 740 3.2e-05 1024 315 425 266240 112.906 26.9204 234.61 838.038 1212.71 1212.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1410 0.000128 4096 700 3750 102400 38.5827 28.3713 1829.75 838.109 2734.93 2735.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1470 0.000512 4096 50 125 38160 6.61334 20.566 209.507 236.73 236.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1570 0.000512 1024 620 875 29120 2.32038 1.64493 40.0359 52.1748 96.2741 96.3686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 570 0.000512 2048 152 1975 21760 4.87933 3.52051 95.0662 103.683 207.262 207.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1650 0.000512 1024 410 1575 33280 1.43341 1.66298 41.1437 52.3162 96.6265 96.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 830 3.2e-05 2048 330 1625 327680 181.072 56.1196 1176.49 1677.43 3091.32 3091.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1200 0.001024 1024 500 850 12800 0.794912 0.7432 11.2904 50.0572 62.9592 63.0361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 580 0.001024 512 215 625 6400 1.0487 0.387072 2.05318 25.5798 29.1962 29.3093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1320 0.000512 2048 580 1225 26560 2.88611 3.41059 69.547 114.113 190.03 190.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 740 3.2e-05 1024 315 425 245760 114.242 26.4847 153.775 825.006 1119.76 1119.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1410 0.000128 4096 700 3750 101760 38.4028 28.2972 1273.14 835.903 2175.85 2175.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1470 0.000512 4096 50 125 38080 6.61709 14.6444 209.705 231.007 231.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1570 0.000512 1024 620 875 28800 2.31264 1.64045 28.0746 51.9044 84.0292 84.1236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 570 0.000512 2048 152 1975 21888 4.92477 3.57184 149.44 104.464 262.513 262.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1650 0.000512 1024 410 1575 33408 1.43402 1.66093 71.0431 52.2761 126.489 126.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 830 3.2e-05 2048 330 1625 325632 179.792 55.6664 2021.7 1664.77 3922.15 3922.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1200 0.001024 1024 500 850 13056 0.800768 0.749568 20.623 51.2645 73.5081 73.5827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 580 0.001024 512 215 625 6912 1.03437 0.382976 3.79786 25.5268 30.8693 30.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1320 0.000512 2048 580 1225 26688 2.87184 3.45293 120.496 104.417 231.311 231.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 740 3.2e-05 1024 315 425 258048 111.678 26.4335 278.564 824.264 1241.18 1241.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1410 0.000128 4096 700 3750 102144 38.5095 28.33 2221.97 836.95 3125.87 3125.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1470 0.000512 4096 50 125 38112 6.61293 24.7711 209.367 240.792 240.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1570 0.000512 1024 620 875 29184 2.32067 1.66093 48.8022 52.2932 105.176 105.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 570 0.000512 2048 152 1975 21504 4.89466 3.53037 104.09 103.761 216.388 216.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1650 0.000512 1024 410 1575 33408 1.43725 1.66768 47.5658 52.443 103.188 103.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 830 3.2e-05 2048 330 1625 319488 179.17 55.0482 1332.47 1649.65 3216.56 3216.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1200 0.001024 1024 500 850 12672 0.796672 0.749056 13.1912 50.1024 64.9151 64.9922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 580 0.001024 512 215 625 6144 1.01427 0.375648 2.2569 25.086 28.8626 28.9729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1320 0.000512 2048 580 1225 26496 2.89792 3.41197 80.4044 109.21 195.997 196.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 740 3.2e-05 1024 315 425 245760 114.33 26.4315 178.246 824.993 1144.24 1144.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1410 0.000128 4096 700 3750 102144 38.536 28.3376 1490.88 838.032 2395.89 2395.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1470 0.000512 4096 50 125 38016 6.61219 16.5512 209.508 232.713 232.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1570 0.000512 1024 620 875 28416 2.31661 1.6425 31.8728 51.938 87.8714 87.9657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 570 0.000512 2048 152 1975 22000 4.94781 3.56477 149.502 104.515 262.642 262.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1650 0.000512 1024 410 1575 33400 1.4472 1.65683 70.5622 52.3014 126.038 126.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 830 3.2e-05 2048 330 1625 326400 180.35 55.8285 2023.47 1665.45 3925.32 3925.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1200 0.001024 1024 500 850 13000 0.80512 0.75184 20.6904 51.2799 73.6006 73.6782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 580 0.001024 512 215 625 6400 1.04915 0.384288 3.5057 25.5266 30.5937 30.7076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1320 0.000512 2048 580 1225 26600 2.89779 3.46528 119.974 104.473 230.883 230.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 740 3.2e-05 1024 315 425 256000 112.426 26.5175 275.291 824.268 1238.75 1238.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1410 0.000128 4096 700 3750 102000 38.7935 28.4101 2227.77 837.492 3132.58 3132.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1470 0.000512 4096 50 125 38100 6.61325 24.8914 209.327 240.877 240.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1570 0.000512 1024 620 875 29200 2.34275 1.66022 48.8854 52.3178 105.307 105.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 570 0.000512 2048 152 1975 21600 4.90419 3.51786 107.181 103.684 219.399 219.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1650 0.000512 1024 410 1575 33200 1.44384 1.66186 47.8632 52.4254 103.466 103.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 830 3.2e-05 2048 330 1625 320000 179.286 55.1465 1339.31 1648.13 3222.1 3222.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1200 0.001024 1024 500 850 12800 0.797216 0.74752 13.2402 50.0867 64.9442 65.0232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 580 0.001024 512 215 625 6400 1.0552 0.391584 2.36301 25.6418 29.5816 29.6887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1320 0.000512 2048 580 1225 26400 2.90624 3.41411 80.681 108.852 195.93 196.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 740 3.2e-05 1024 315 425 256000 112.54 26.4982 186.148 824.174 1149.61 1149.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1410 0.000128 4096 700 3750 101600 38.7561 28.3914 1489.1 837.792 2394.15 2394.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1470 0.000512 4096 50 125 38000 6.61485 16.5888 209.268 232.513 232.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1570 0.000512 1024 620 875 28800 2.32038 1.6425 32.532 51.9047 88.4977 88.5924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 570 0.000512 2048 152 1975 21952 4.88032 3.52256 144.096 103.804 256.414 256.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1650 0.000512 1024 410 1575 33376 1.43174 1.65478 68.5649 52.2462 123.969 124.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 830 3.2e-05 2048 330 1625 329728 180.403 56.0845 1987.69 1672.83 3897.23 3897.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1200 0.001024 1024 500 850 12768 0.800064 0.743424 18.9654 50.0565 70.6365 70.7114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 580 0.001024 512 215 625 6272 1.02835 0.377504 3.18771 25.275 29.9967 30.1015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1320 0.000512 2048 580 1225 26656 2.88698 3.38781 116.774 104.356 227.475 227.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 740 3.2e-05 1024 315 425 258048 112.516 26.5444 271.255 826.954 1237.51 1237.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1410 0.000128 4096 700 3750 102144 38.5638 28.3577 2154.98 836.97 3058.97 3059.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1470 0.000512 4096 50 125 38080 6.61299 23.717 210.637 241.008 241.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1570 0.000512 1024 620 875 29120 2.31066 1.6425 47.3226 51.9614 103.338 103.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 570 0.000512 2048 152 1975 21504 4.92134 3.54899 100.293 104.204 213.076 213.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1650 0.000512 1024 410 1575 33152 1.4295 1.6511 45.3529 52.1484 100.655 100.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 830 3.2e-05 2048 330 1625 315392 181.252 55.4731 1250.93 1655.47 3143.35 3143.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1200 0.001024 1024 500 850 12544 0.80016 0.755712 12.0888 51.2904 65.0064 65.0815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 580 0.001024 512 215 625 5376 1.00131 0.36816 1.88214 23.7158 27.094 27.2056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1320 0.000512 2048 580 1225 26432 2.87696 3.41606 76.9388 110.829 194.133 194.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 740 3.2e-05 1024 315 425 229376 114.243 26.2207 158.874 808.607 1108.19 1108.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1410 0.000128 4096 700 3750 102144 38.4852 28.3262 1410.81 838.313 2316.04 2316.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1470 0.000512 4096 50 125 37856 6.56854 15.9183 208.845 231.375 231.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1570 0.000512 1024 620 875 28672 2.32595 1.64973 30.624 52.1579 86.8557 86.9499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 570 0.000512 2048 152 1975 22080 4.9503 3.57712 141.311 104.741 254.692 254.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1650 0.000512 1024 410 1575 33600 1.44243 1.66272 67.3856 52.4193 122.983 123.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 830 3.2e-05 2048 330 1625 330240 179.572 55.978 1930.42 1668.3 3834.49 3834.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1200 0.001024 1024 500 850 12720 0.7968 0.74112 18.3707 49.9762 69.9589 70.0354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 580 0.001024 512 215 625 6720 1.04163 0.382976 3.28224 25.535 30.3724 30.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1320 0.000512 2048 580 1225 26640 2.90147 3.41606 113.143 104.699 224.23 224.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 740 3.2e-05 1024 315 425 261120 111.492 26.4904 265.389 824.035 1227.65 1227.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1410 0.000128 4096 700 3750 102240 38.6559 28.3813 2084.24 837.264 2988.64 2988.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1470 0.000512 4096 50 125 38040 6.61504 23.334 209.027 239.019 239.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1570 0.000512 1024 620 875 29280 2.33773 1.66486 46.1023 52.4307 102.635 102.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 570 0.000512 2048 152 1975 21120 4.91949 3.51846 98.3165 103.899 210.763 210.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1650 0.000512 1024 410 1575 33120 1.42752 1.64128 44.1675 51.998 99.3074 99.3832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 830 3.2e-05 2048 330 1625 322560 178.162 55.3 1248.84 1649.96 3132.48 3132.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1200 0.001024 1024 500 850 12480 0.800128 0.7496 12.0994 51.2183 64.94 65.0166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 580 0.001024 512 215 625 5760 1.06886 0.38512 1.99174 25.6288 29.2049 29.3176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1320 0.000512 2048 580 1225 25920 2.87674 3.36733 72.7008 104.844 183.861 183.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 740 3.2e-05 1024 315 425 245760 114.368 26.4765 166.377 825.107 1132.57 1132.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1410 0.000128 4096 700 3750 101760 38.5055 28.3525 1376.2 836.311 2279.47 2279.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1470 0.000512 4096 50 125 37920 6.6089 15.4682 209.274 231.393 231.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1570 0.000512 1024 620 875 28800 2.31456 1.64278 30.0828 52.0069 86.1459 86.2396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 570 0.000512 2048 152 1975 22016 4.9432 3.59174 138.007 104.887 251.538 251.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1650 0.000512 1024 410 1575 33536 1.44576 1.67117 64.4179 52.4891 120.093 120.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 830 3.2e-05 2048 330 1625 327680 180.688 55.8769 1832.34 1670.38 3739.5 3739.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1200 0.001024 1024 500 850 12800 0.798048 0.745472 18.3256 49.9936 69.9351 70.0114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 580 0.001024 512 215 625 6144 1.00362 0.373024 3.04698 23.9855 28.5363 28.6474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1320 0.000512 2048 580 1225 26624 2.89862 3.4247 108.599 107.711 222.707 222.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 740 3.2e-05 1024 315 425 262144 113.169 26.8254 254.657 835.463 1230.36 1230.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1410 0.000128 4096 700 3750 101888 38.4568 28.3119 1991.99 835.754 2894.62 2894.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1470 0.000512 4096 50 125 38016 6.6007 21.8508 209.007 237.501 237.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1570 0.000512 1024 620 875 29184 2.33632 1.6703 43.9269 52.5017 100.537 100.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 570 0.000512 2048 152 1975 20480 4.87901 3.47309 94.7928 102.555 205.812 205.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1650 0.000512 1024 410 1575 32768 1.42755 1.64544 43.9933 52.011 99.1479 99.2276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 830 3.2e-05 2048 330 1625 327680 180.559 55.9647 1292.67 1671.82 3201.23 3201.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1200 0.001024 1024 500 850 12288 0.794624 0.741024 11.96 49.8468 63.4119 63.4921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 580 0.001024 512 215 625 6144 1.01354 0.371648 2.10938 25.1308 28.7563 28.8686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1320 0.000512 2048 580 1225 26112 2.87146 3.37101 74.6828 110.901 191.9 191.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 740 3.2e-05 1024 315 425 262144 113.227 26.839 179.587 836.028 1155.93 1156.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1410 0.000128 4096 700 3750 101376 38.5529 28.3361 1406.11 837.619 2310.72 2310.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1470 0.000512 4096 50 125 37888 6.60275 15.2991 209.165 231.11 231.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1570 0.000512 1024 620 875 27648 2.30819 1.6143 29.1739 51.3414 84.5383 84.6357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 570 0.000512 2048 152 1984 22528 4.90992 3.57779 106.985 104.633 220.218 220.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1650 0.000512 1024 410 1568 33792 1.44054 1.67014 45.6987 52.4515 101.332 101.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 830 3.2e-05 2048 330 1632 319488 183.943 56.0189 1471.68 1675.55 3387.42 3387.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1200 0.001024 1024 500 864 12992 0.796672 0.74576 12.7938 51.2696 65.6805 65.7558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 580 0.001024 512 215 640 7424 1.02938 0.389216 2.70912 25.651 29.9072 30.0155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1320 0.000512 2048 580 1248 26752 2.88989 3.41824 79.7553 110.676 196.816 196.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 740 3.2e-05 1024 315 416 282624 109.695 26.8145 281.131 835.71 1253.59 1253.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1410 0.000128 4096 700 3744 102400 38.6219 28.3353 1611.33 838.037 2516.43 2516.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1470 0.000512 4096 50 128 38208 6.61347 16.4454 209.632 232.735 232.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1570 0.000512 1024 620 896 29440 2.32243 1.66483 31.9255 52.3766 88.3917 88.4891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 570 0.000512 2048 152 1984 22528 4.92122 3.58016 75.8813 104.705 189.195 189.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1650 0.000512 1024 410 1568 33664 1.43958 1.66522 29.8939 52.3973 85.4669 85.5449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 830 3.2e-05 2048 330 1632 315392 184.231 55.851 1057.66 1669.89 2967.86 2968.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1200 0.001024 1024 500 864 12928 0.804288 0.751616 8.4808 51.3062 61.4151 61.4912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 580 0.001024 512 215 640 7168 1.03654 0.392416 1.9191 25.6716 29.1475 29.2617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1320 0.000512 2048 580 1248 26624 2.90586 3.41296 114.182 113.071 233.647 233.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 740 3.2e-05 1024 315 416 278528 110.622 26.8186 244.129 835.146 1216.96 1217.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1410 0.000128 4096 700 3744 102400 38.636 28.3509 1154.44 838.013 2059.55 2059.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1470 0.000512 4096 50 128 38144 6.61712 28.5768 209.427 244.663 244.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1570 0.000512 1024 620 896 29440 2.32874 1.66784 21.1148 52.4165 77.6285 77.7195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 570 0.000512 2048 152 1984 22560 4.91952 3.57101 108.422 104.562 221.586 221.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1650 0.000512 1024 410 1568 33760 1.44179 1.66502 47.1034 52.4411 102.724 102.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 830 3.2e-05 2048 330 1632 320000 183.705 56.32 1341.84 1675.34 3257.43 3257.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1200 0.001024 1024 500 864 12960 0.79872 0.743424 13.3506 51.2538 66.2189 66.2953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 580 0.001024 512 215 640 7040 1.02739 0.383776 2.70086 25.482 29.7225 29.8291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1320 0.000512 2048 580 1248 26720 2.90355 3.41386 81.4764 106.342 194.209 194.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 740 3.2e-05 1024 315 416 281600 110.506 26.9441 290.829 837.856 1266.38 1266.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 1410 0.000128 4096 700 3744 102400 38.7074 28.3876 1543.93 838.115 2449.25 2449.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1470 0.000512 4096 50 128 38200 6.62163 16.7591 209.602 233.024 233.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1570 0.000512 1024 620 896 29440 2.33062 1.65997 32.7931 52.3326 89.2167 89.3071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 570 0.000512 2048 152 1984 22400 4.9008 3.54579 78.166 104.235 190.962 191.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1650 0.000512 1024 410 1568 33600 1.43872 1.66227 30.2952 52.3824 85.8491 85.9249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 830 3.2e-05 2048 330 1632 317440 184.181 56.0621 1057.48 1675.49 2973.44 2973.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1200 0.001024 1024 500 864 12800 0.796672 0.743968 8.64336 51.1959 61.4518 61.5282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 580 0.001024 512 215 640 7040 1.02618 0.391168 1.98307 25.5101 29.0409 29.1516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1320 0.000512 2048 580 1248 26560 2.90058 3.41613 52.3747 116.567 175.329 175.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 740 3.2e-05 1024 315 416 276480 111.518 26.923 250.653 837.864 1227.2 1227.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1410 0.000128 4096 700 3744 102400 38.6497 28.3817 1183.41 838.126 2088.68 2088.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1470 0.000512 4096 50 128 38160 6.62176 11.1247 209.615 227.407 227.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1570 0.000512 1024 620 896 29120 2.31936 1.64614 21.2357 52.1752 77.4762 77.5715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 570 0.000512 2048 152 1984 22656 4.92346 3.57603 119.007 104.85 232.471 232.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1650 0.000512 1024 410 1568 33792 1.44083 1.67386 51.3802 52.468 107.038 107.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 32 830 3.2e-05 2048 330 1632 316416 183.717 55.9943 1441.37 1672.84 3354.14 3354.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1200 0.001024 1024 500 864 12864 0.79744 0.749568 14.7176 51.1978 67.5391 67.6154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 580 0.001024 512 215 640 6912 1.03075 0.382976 2.79046 25.4942 29.8255 29.9408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1320 0.000512 2048 580 1248 26784 2.9033 3.41181 88.4991 106.976 201.864 201.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 740 3.2e-05 1024 315 416 276480 109.987 26.7513 215.287 832.546 1184.82 1185.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1410 0.000128 4096 700 3744 102336 38.5708 28.3526 1618.24 837.703 2522.99 2523.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1470 0.000512 4096 50 128 38160 6.61482 18.0884 209.461 234.207 234.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1570 0.000512 1024 620 896 29376 2.3327 1.66672 35.8087 52.4815 92.3897 92.4842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 570 0.000512 2048 152 1984 22272 4.9065 3.5671 79.9937 104.541 193.118 193.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1650 0.000512 1024 410 1568 33600 1.43245 1.66659 33.3492 52.3185 88.8376 88.9142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 830 3.2e-05 2048 330 1632 313344 182.921 55.6495 916.211 1666.07 2821.07 2821.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1200 0.001024 1024 500 864 12864 0.800864 0.750656 9.57283 51.2913 62.4905 62.5657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 580 0.001024 512 215 640 6912 1.03459 0.383328 2.0873 25.5333 29.1693 29.2769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1320 0.000512 2048 580 1248 26496 2.88934 3.41155 56.6274 115.419 178.417 178.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 740 3.2e-05 1024 315 416 270336 109.631 26.4868 264.426 824.919 1225.71 1225.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 1410 0.000128 4096 700 3744 102144 38.5023 28.33 1112.27 837.604 2016.81 2016.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1470 0.000512 4096 50 128 38112 6.61299 12.0037 209.633 228.291 228.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1570 0.000512 1024 620 896 29184 2.3279 1.66154 23.2964 52.3276 79.7149 79.8068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 570 0.000512 2048 152 1984 22624 4.9369 3.57462 115.27 104.859 228.747 228.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1650 0.000512 1024 410 1568 33712 1.44614 1.66502 50.8008 52.4763 106.46 106.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 830 3.2e-05 2048 330 1632 318976 183.584 56.0514 1431.53 1672.62 3344.01 3344.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1200 0.001024 1024 500 864 12880 0.8 0.752608 14.0962 51.1867 66.9085 66.9863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 580 0.001024 512 215 640 7168 1.02717 0.3848 2.73168 25.5392 29.8122 29.9192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1320 0.000512 2048 580 1248 26768 2.90387 3.42211 87.5043 109.05 202.952 203.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 740 3.2e-05 1024 315 416 279552 110.466 26.923 214.746 836.613 1188.99 1189.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1410 0.000128 4096 700 3744 102368 38.7107 28.3751 1587.74 837.794 2492.72 2492.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1470 0.000512 4096 50 128 38136 6.60906 18.2047 209.343 234.2 234.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1570 0.000512 1024 620 896 29344 2.33978 1.66848 35.3946 52.4862 91.9925 92.0875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 570 0.000512 2048 152 1984 21952 4.89405 3.5185 78.8348 103.788 191.148 191.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1650 0.000512 1024 410 1568 33376 1.43402 1.65683 32.2484 52.2383 87.6488 87.7238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 32 830 3.2e-05 2048 330 1632 315392 183.894 55.9784 905.797 1672.58 2818.47 2818.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1200 0.001024 1024 500 864 12768 0.796256 0.752192 9.12486 50.0555 60.8002 60.8781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 580 0.001024 512 215 640 6272 1.02784 0.376832 1.68403 25.2692 28.4871 28.5969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1320 0.000512 2048 580 1248 26432 2.88758 3.40163 55.8128 113.788 175.96 176.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 740 3.2e-05 1024 315 416 272384 109.709 26.5453 135.896 827.017 1099.41 1099.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1410 0.000128 4096 700 3744 102144 38.556 28.3615 1017.01 837.427 1921.46 1921.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1470 0.000512 4096 50 128 38080 6.61866 11.6618 209.322 227.645 227.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1570 0.000512 1024 620 896 28672 2.3232 1.64454 22.2884 51.9523 78.3065 78.4019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 570 0.000512 2048 152 1984 21504 5.0879 3.50822 67.8329 104.506 181.048 181.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1650 0.000512 1024 410 1568 33264 1.43642 1.64528 26.504 52.6818 82.3404 82.4191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 830 3.2e-05 2048 330 1632 311808 185.282 56.0452 737.554 1689.32 2668.42 2668.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1200 0.001024 1024 500 864 12432 0.797312 0.745472 7.38218 51.3129 60.3107 60.3889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 580 0.001024 512 215 640 6720 1.02035 0.379008 1.8512 25.4286 28.8096 28.9211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1320 0.000512 2048 580 1248 26208 2.89088 3.39533 45.778 113.613 165.748 165.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 740 3.2e-05 1024 315 416 279552 110.89 26.9309 255.245 844.828 1238.14 1238.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 1410 0.000128 4096 700 3744 102144 38.6778 28.3924 916.479 845.982 1829.63 1829.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1470 0.000512 4096 50 128 37968 6.6064 10.1413 211.102 227.892 227.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1570 0.000512 1024 620 896 28224 2.32554 1.63226 18.2154 52.2383 74.5104 74.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 570 0.000512 2048 152 1984 22528 4.91414 3.58074 116.275 104.806 229.691 229.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1650 0.000512 1024 410 1568 33664 1.43821 1.6672 50.5045 52.4513 106.134 106.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 830 3.2e-05 2048 330 1632 315392 183.698 55.8834 1421.83 1671.5 3333.13 3333.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1200 0.001024 1024 500 864 12928 0.802176 0.748352 14.4403 51.3292 67.3919 67.4719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 580 0.001024 512 215 640 7168 1.03488 0.388096 2.77907 25.6763 30.0092 30.1245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1320 0.000512 2048 580 1248 26624 2.89162 3.41213 86.5847 107.776 200.734 200.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 740 3.2e-05 1024 315 416 278528 110.187 26.815 214.875 835.966 1188.08 1188.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1410 0.000128 4096 700 3744 102400 38.5723 28.342 1604.49 838.798 2510.31 2510.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1470 0.000512 4096 50 128 38144 6.61187 18.6798 209.623 234.957 235.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1570 0.000512 1024 620 896 29440 2.32502 1.67066 35.6019 52.4606 92.1572 92.2556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 570 0.000512 2048 152 1984 22528 4.92544 3.59296 83.9006 104.963 197.494 197.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1650 0.000512 1024 410 1568 33536 1.44429 1.67117 33.461 52.527 89.1759 89.2507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 830 3.2e-05 2048 330 1632 311296 184.774 55.9357 938.485 1671.45 2850.86 2851.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1200 0.001024 1024 500 864 12544 0.79664 0.743424 9.36138 50.015 60.987 61.0652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 580 0.001024 512 215 640 6144 1.00845 0.37008 1.79504 23.9932 27.2956 27.4106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1320 0.000512 2048 580 1248 26624 2.89731 3.42605 58.2079 116.208 180.812 180.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 740 3.2e-05 1024 315 416 278528 110.229 26.8509 145.422 836.102 1118.85 1119.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1410 0.000128 4096 700 3744 101888 38.4716 28.3199 1076.31 836.562 1979.77 1979.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1470 0.000512 4096 50 128 38016 6.62131 12.8532 209.265 228.784 228.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1570 0.000512 1024 620 896 29184 2.33904 1.67178 23.5641 52.5402 80.2138 80.3056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 570 0.000512 2048 152 1984 21504 4.89846 3.52541 70.4701 103.746 182.748 182.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1650 0.000512 1024 410 1568 33408 1.43974 1.67165 28.0632 52.4307 83.679 83.7536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 32 830 3.2e-05 2048 330 1632 307200 182.644 55.1567 768.285 1649.38 2655.68 2655.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1200 0.001024 1024 500 864 12672 0.794624 0.746656 7.92026 50.0986 59.6327 59.7089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 580 0.001024 512 215 640 6144 1.01366 0.370272 1.53651 25.0795 28.1273 28.2358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1320 0.000512 2048 580 1248 26496 2.89232 3.40986 48.3499 113.023 167.747 167.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 740 3.2e-05 1024 315 416 270336 109.831 26.4356 228.89 825.064 1190.47 1190.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1410 0.000128 4096 700 3744 102144 38.5431 28.3361 889.473 837.892 1794.35 1794.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1470 0.000512 4096 50 128 38016 6.6103 10.7828 209.58 227.018 227.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1570 0.000512 1024 620 896 28416 2.32122 1.6439 19.3085 51.931 75.3041 75.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 570 0.000512 2048 152 1984 22464 4.93229 3.56918 156.16 104.729 269.504 269.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1650 0.000512 1024 410 1568 33696 1.44 1.65891 73.8777 52.4101 129.46 129.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 830 3.2e-05 2048 330 1632 313344 184.033 56.0354 2027.66 1669.96 3937.91 3938.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1200 0.001024 1024 500 864 12960 0.804416 0.750592 21.1013 51.3162 74.0457 74.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 580 0.001024 512 215 640 6912 1.02019 0.380384 3.88451 25.3836 30.7963 30.9125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1320 0.000512 2048 580 1248 26640 2.89011 3.46659 125.653 104.683 236.766 236.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 740 3.2e-05 1024 315 416 276480 109.345 26.6363 307.218 828.92 1272.37 1272.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1410 0.000128 4096 700 3744 102240 38.6476 28.3837 2284.74 838.432 3190.31 3190.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1470 0.000512 4096 50 128 38160 6.62714 26.2614 209.74 242.671 242.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1570 0.000512 1024 620 896 29376 2.33472 1.66509 51.3523 52.4283 107.878 107.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 570 0.000512 2048 152 1984 21888 4.90077 3.5368 104.032 104.146 216.724 216.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1650 0.000512 1024 410 1568 33696 1.43974 1.66938 46.341 52.5081 102.03 102.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 830 3.2e-05 2048 330 1632 304128 184.581 55.4806 1238.17 1657.79 3136.24 3136.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1200 0.001024 1024 500 864 12672 0.797952 0.759808 13.2425 51.2207 66.0932 66.1709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 580 0.001024 512 215 640 5760 1.01862 0.376832 2.33933 24.002 27.8618 27.9754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1320 0.000512 2048 580 1248 26496 2.89942 3.4144 78.5549 111.786 196.728 196.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 740 3.2e-05 1024 315 416 258048 110.539 26.2554 181.196 817.444 1135.67 1135.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1410 0.000128 4096 700 3744 101952 38.6058 28.3894 1453.14 838.808 2359.05 2359.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1470 0.000512 4096 50 128 38016 6.61299 16.3169 209.355 232.333 232.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1570 0.000512 1024 620 896 28800 2.32275 1.64416 31.9758 52.1331 88.1734 88.2686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 570 0.000512 2048 152 1984 21600 4.8673 3.47443 89.88 102.807 201.136 201.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1650 0.000512 1024 410 1568 33264 1.4335 1.64221 38.0039 52.0312 93.1819 93.2557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 830 3.2e-05 2048 330 1632 304128 186.831 56.0456 1023.7 1670.55 2937.34 2937.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1200 0.001024 1024 500 864 12528 0.79152 0.738816 11.0115 49.8823 62.4956 62.5725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 580 0.001024 512 215 640 6912 1.0281 0.380928 2.20976 25.4812 29.2248 29.3375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1320 0.000512 2048 580 1248 25920 2.88032 3.36918 63.9882 114.013 184.324 184.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 740 3.2e-05 1024 315 416 248832 112.363 26.2845 145.385 816.817 1101.09 1101.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1410 0.000128 4096 700 3744 101088 38.6773 28.3908 1180.06 836.193 2083.42 2083.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1470 0.000512 4096 50 128 38016 6.6247 13.9619 209.763 230.391 230.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1570 0.000512 1024 620 896 28512 2.3081 1.60826 26.4131 51.4612 81.8905 81.9812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 570 0.000512 2048 152 1984 22400 4.90022 3.5487 148.872 104.21 261.642 261.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1650 0.000512 1024 410 1568 33600 1.43811 1.66442 68.0076 52.3656 123.548 123.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 830 3.2e-05 2048 330 1632 317440 183.516 56.0512 1909.67 1675.09 3824.53 3824.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1200 0.001024 1024 500 864 12800 0.796672 0.743712 20.0119 51.1922 72.8186 72.8964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 580 0.001024 512 215 640 7040 1.02618 0.382784 3.83258 25.5091 30.8792 30.9864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1320 0.000512 2048 580 1248 26560 2.8911 3.41376 116.451 104.595 227.42 227.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 740 3.2e-05 1024 315 416 276480 111.15 26.9166 284.133 837.766 1260.21 1260.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1410 0.000128 4096 700 3744 102400 38.5722 28.3944 2151.94 837.927 3056.93 3057.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1470 0.000512 4096 50 128 38160 6.62512 24.5 209.568 240.735 240.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1570 0.000512 1024 620 896 29120 2.32077 1.64909 47.6333 52.1607 103.864 103.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 570 0.000512 2048 152 1984 21760 4.87517 3.51965 104.178 103.576 216.26 216.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1650 0.000512 1024 410 1568 33280 1.43155 1.66314 45.9143 52.261 101.344 101.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 830 3.2e-05 2048 330 1632 317440 183.241 56.0047 1289.42 1675.45 3204.35 3204.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1200 0.001024 1024 500 864 12480 0.79616 0.743552 12.7642 50.0316 64.412 64.4895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 580 0.001024 512 215 640 6400 1.04941 0.387072 2.4679 25.5627 29.5979 29.7151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1320 0.000512 2048 580 1248 26240 2.88874 3.41466 78.2266 108.749 193.352 193.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 740 3.2e-05 1024 315 416 266240 110.309 26.5449 184.912 824.105 1146.12 1146.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1410 0.000128 4096 700 3744 101760 38.3896 28.3394 1438.98 835.009 2340.83 2340.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1470 0.000512 4096 50 128 38080 6.62899 16.894 209.588 233.152 233.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1570 0.000512 1024 620 896 28800 2.3105 1.63702 31.7912 51.8482 87.6872 87.7836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 570 0.000512 2048 152 1984 22080 4.8864 3.52432 88.749 103.877 201.144 201.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1650 0.000512 1024 410 1568 33120 1.42826 1.64438 38.3584 51.9865 93.4914 93.5709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 830 3.2e-05 2048 330 1632 307200 182.729 55.1281 1043.55 1649.79 2931.42 2931.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1200 0.001024 1024 500 864 12480 0.798848 0.747584 10.5621 51.2161 63.3977 63.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 580 0.001024 512 215 640 5760 1.06938 0.384512 1.95654 25.6255 29.1662 29.2765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1320 0.000512 2048 580 1248 25920 2.87066 3.36893 64.7397 110.078 181.129 181.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 740 3.2e-05 1024 315 416 245760 114.412 26.4687 143.63 824.989 1109.75 1109.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1410 0.000128 4096 700 3744 101760 38.506 28.3559 1209.43 836.132 2112.53 2112.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1470 0.000512 4096 50 128 37920 6.61456 14.2766 209.334 230.267 230.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1570 0.000512 1024 620 896 28800 2.31619 1.644 26.8128 51.9992 82.8766 82.9763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 570 0.000512 2048 152 1984 22272 4.90672 3.56762 137.443 104.43 250.458 250.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1650 0.000512 1024 410 1568 33600 1.43578 1.66093 64.9351 52.2588 120.362 120.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 830 3.2e-05 2048 330 1632 313344 182.804 55.6707 1791.73 1664.17 3694.59 3694.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1200 0.001024 1024 500 864 12864 0.798784 0.74752 18.3251 51.262 71.2095 71.2888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 580 0.001024 512 215 640 6912 1.03274 0.382976 3.52048 25.5155 30.5833 30.6934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1320 0.000512 2048 580 1248 26496 2.87475 3.45686 110.323 104.382 221.108 221.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 740 3.2e-05 1024 315 416 270336 109.403 26.7918 265.591 824.952 1226.99 1227.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1410 0.000128 4096 700 3744 102144 38.4962 28.33 2020.28 836.673 2923.88 2923.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1470 0.000512 4096 50 128 38112 6.62051 23.1421 209.39 239.194 239.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1570 0.000512 1024 620 896 29184 2.32608 1.6616 45.3555 52.2676 101.711 101.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 570 0.000512 2048 152 1984 21504 4.8967 3.5287 96.8516 103.763 209.145 209.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1650 0.000512 1024 410 1568 33408 1.43811 1.66656 42.2201 52.4411 97.8391 97.9176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 830 3.2e-05 2048 330 1632 307200 182.659 55.2591 1140.87 1649.68 3028.7 3028.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1200 0.001024 1024 500 864 12672 0.796736 0.746336 11.9357 50.1034 63.6532 63.7294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 580 0.001024 512 215 640 6144 1.01066 0.374784 2.12886 25.0841 28.7284 28.8379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1320 0.000512 2048 580 1248 26496 2.89238 3.40992 72.2781 106.765 185.418 185.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 740 3.2e-05 1024 315 416 270336 109.526 26.4335 173.295 824.941 1134.43 1134.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1410 0.000128 4096 700 3744 102144 38.5291 28.3341 1312.13 839.357 2218.45 2218.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1470 0.000512 4096 50 128 38016 6.61504 15.1388 209.606 231.402 231.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1570 0.000512 1024 620 896 28416 2.32307 1.64432 28.9022 51.9393 84.9075 85.0002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 570 0.000512 2048 152 1984 20736 4.88858 3.48765 86.3958 102.978 197.856 197.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1650 0.000512 1024 410 1568 33408 1.43453 1.6648 36.989 52.31 92.4711 92.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 830 3.2e-05 2048 330 1632 294912 183.421 54.8152 955.56 1633.26 2827.27 2827.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1200 0.001024 1024 500 864 12096 0.79664 0.742208 9.85206 49.9715 61.4342 61.5102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 580 0.001024 512 215 640 4608 1.05405 0.374368 1.59542 25.1436 28.2946 28.4078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1320 0.000512 2048 580 1248 25920 2.888 3.38918 61.6179 111.431 179.398 179.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 740 3.2e-05 1024 315 416 221184 112.443 25.9692 123.88 792.014 1054.55 1054.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1410 0.000128 4096 700 3744 101376 38.4842 28.3259 1132.32 836.792 2036.02 2036.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1470 0.000512 4096 50 128 37728 6.56336 13.1488 208.558 228.313 228.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1570 0.000512 1024 620 896 27648 2.32006 1.62202 24.292 51.5458 79.8788 79.9724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 570 0.000512 2048 152 1984 22400 4.93062 3.56237 139.448 104.517 252.565 252.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1650 0.000512 1024 410 1568 33600 1.44323 1.65526 63.9865 52.3036 119.458 119.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 830 3.2e-05 2048 330 1632 313600 183.423 55.8668 1765.69 1665.41 3670.61 3670.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1200 0.001024 1024 500 864 12800 0.803072 0.750848 18.1861 51.2863 71.0974 71.1745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 580 0.001024 512 215 640 7200 1.02669 0.384352 3.69069 25.5256 30.7543 30.8613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1320 0.000512 2048 580 1248 26600 2.9143 3.41571 109.093 104.997 220.492 220.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 740 3.2e-05 1024 315 416 268800 110.111 26.5195 259.459 824.303 1220.63 1220.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1410 0.000128 4096 700 3744 102000 38.8091 28.4197 1991.11 837.474 2895.92 2896.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1470 0.000512 4096 50 128 38100 6.61558 22.7346 211.338 240.731 240.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1570 0.000512 1024 620 896 29200 2.33325 1.65274 44.6071 52.3125 101.005 101.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 570 0.000512 2048 152 1984 21600 4.90669 3.51302 99.2792 103.699 211.508 211.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1650 0.000512 1024 410 1568 33600 1.44224 1.65978 44.2483 52.4288 99.8507 99.9267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 830 3.2e-05 2048 330 1632 307200 183.015 55.1366 1201.55 1648.3 3088.23 3088.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1200 0.001024 1024 500 864 12400 0.797472 0.748384 12.2935 50.0865 64.0005 64.0763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 580 0.001024 512 215 640 6400 1.05242 0.39088 2.30794 25.5912 29.4687 29.5777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1320 0.000512 2048 580 1248 26400 2.89834 3.40992 74.8278 108.867 190.074 190.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 740 3.2e-05 1024 315 416 256000 112.547 26.5033 172.057 824.264 1135.62 1135.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1410 0.000128 4096 700 3744 101600 38.7429 28.3977 1387.99 837.908 2293.14 2293.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1470 0.000512 4096 50 128 38000 6.60886 16.2058 209.394 232.251 232.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1570 0.000512 1024 620 896 28800 2.32333 1.63904 30.687 51.9087 86.6585 86.7533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 570 0.000512 2048 152 1984 21600 4.93888 3.53014 87.9213 103.964 200.468 200.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1650 0.000512 1024 410 1568 33000 1.43456 1.6449 36.3556 52.0284 91.5366 91.6132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 830 3.2e-05 2048 330 1632 307200 183.047 55.4143 1000.35 1648.59 2887.63 2887.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1200 0.001024 1024 500 864 12600 0.804896 0.75024 10.4788 51.2723 63.3792 63.4593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 580 0.001024 512 215 640 7200 1.04035 0.386368 2.4073 25.6535 29.6151 29.7308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1320 0.000512 2048 580 1248 25800 2.8881 3.38362 61.7562 111.332 179.434 179.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 740 3.2e-05 1024 315 416 268800 110.169 26.5161 151.427 824.962 1113.32 1113.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1410 0.000128 4096 700 3744 100800 38.6394 28.3584 1139.14 831.984 2038.23 2038.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1470 0.000512 4096 50 128 37800 6.60237 13.7692 208.857 229.271 229.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1570 0.000512 1024 620 896 28800 2.33578 1.6425 25.5705 52.0434 81.6904 81.7872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 570 0.000512 2048 152 1984 21952 4.88931 3.52256 134.383 103.896 246.8 246.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1650 0.000512 1024 410 1568 33376 1.43674 1.6503 61.0029 52.2875 116.452 116.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 830 3.2e-05 2048 330 1632 315392 183.894 56.0517 1735.91 1674.2 3650.29 3650.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1200 0.001024 1024 500 864 12768 0.796672 0.749088 17.6757 50.0814 69.374 69.4537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 580 0.001024 512 215 640 6272 1.02669 0.375232 3.11411 25.2845 29.9291 30.0421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1320 0.000512 2048 580 1248 26432 2.89587 3.40182 106.311 104.448 217.128 217.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 740 3.2e-05 1024 315 416 272384 109.648 26.5437 254.337 827.771 1218.54 1218.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1410 0.000128 4096 700 3744 102144 38.5525 28.3586 1954.7 837.609 2859.33 2859.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1470 0.000512 4096 50 128 38080 6.61299 21.8071 209.525 237.989 238.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1570 0.000512 1024 620 896 28672 2.31971 1.64368 42.7411 52.9886 99.7932 99.8825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 570 0.000512 2048 152 1984 21504 4.91658 3.54912 96.7544 104.106 209.439 209.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1650 0.000512 1024 410 1568 33152 1.43037 1.6472 42.3752 52.0955 97.6273 97.7041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 830 3.2e-05 2048 330 1632 301056 184.788 55.1936 1150 1653.86 3044.06 3044.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1200 0.001024 1024 500 864 12544 0.800768 0.754688 12.0242 51.2621 64.9147 64.9892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 580 0.001024 512 215 640 5376 1.00102 0.362144 2.06986 23.6995 27.2619 27.3662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1320 0.000512 2048 580 1248 25984 2.88266 3.41402 71.6882 111.849 189.903 189.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 740 3.2e-05 1024 315 416 258048 108.567 26.2326 169.264 807.818 1112.13 1112.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1410 0.000128 4096 700 3744 102144 38.4951 28.334 1357.33 837.676 2261.95 2262.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1470 0.000512 4096 50 128 37856 6.59235 15.3187 208.745 230.7 230.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1570 0.000512 1024 620 896 28672 2.32659 1.65264 29.3376 52.1056 85.5237 85.6165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 570 0.000512 2048 152 1984 20160 4.86941 3.43654 82.5657 102.022 193.006 193.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1650 0.000512 1024 410 1568 32928 1.43155 1.64374 35.3415 51.954 90.4434 90.5183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 830 3.2e-05 2048 330 1632 301056 188.12 56.2184 949.631 1673.79 2867.97 2868.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1200 0.001024 1024 500 864 12096 0.790688 0.742432 9.788 49.7606 61.1544 61.2323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 580 0.001024 512 215 640 5376 1.06371 0.380576 1.8192 25.4246 28.8217 28.9319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1320 0.000512 2048 580 1248 25536 2.87526 3.3705 59.1078 114.249 179.675 179.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 740 3.2e-05 1024 315 416 258048 108.746 26.2513 140.807 808.165 1084.21 1084.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1410 0.000128 4096 700 3744 102144 38.5966 28.3809 1117.84 838.849 2023.77 2023.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1470 0.000512 4096 50 128 37632 6.56323 13.0886 208.181 227.876 227.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1570 0.000512 1024 620 896 26880 2.30538 1.59549 23.2676 51.0649 78.3372 78.4293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 570 0.000512 2048 152 1984 22560 4.93338 3.5751 135.345 104.848 248.817 248.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1650 0.000512 1024 410 1568 33600 1.44307 1.66499 60.2131 52.4685 115.86 115.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 830 3.2e-05 2048 330 1632 314880 183.795 55.9512 1698.69 1669.91 3608.57 3608.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1200 0.001024 1024 500 864 12720 0.794752 0.744768 17.6233 50.0044 69.238 69.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 580 0.001024 512 215 640 6720 1.04003 0.385024 3.31677 25.5412 30.4107 30.5234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1320 0.000512 2048 580 1248 26640 2.90358 3.41606 104.639 104.8 215.827 215.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 740 3.2e-05 1024 315 416 261120 111.522 26.498 237.992 824.955 1201.21 1201.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1410 0.000128 4096 700 3744 102240 38.6678 28.3872 1928.33 838.129 2833.62 2833.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1470 0.000512 4096 50 128 38040 6.61882 21.5411 209.332 237.534 237.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1570 0.000512 1024 620 896 29280 2.34032 1.66726 42.654 52.4826 99.243 99.3382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 570 0.000512 2048 152 1984 22080 4.88483 3.52029 99.8786 103.803 212.197 212.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1650 0.000512 1024 410 1568 33120 1.42864 1.64454 43.3303 51.9494 98.4243 98.5005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 830 3.2e-05 2048 330 1632 307200 182.714 55.1314 1183.43 1648.42 3069.91 3070.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1200 0.001024 1024 500 864 12480 0.798464 0.747904 11.8221 51.1921 64.6343 64.7126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 580 0.001024 512 215 640 5760 1.07091 0.38912 2.21456 25.6142 29.4169 29.5307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1320 0.000512 2048 580 1248 25920 2.87718 3.36486 72.5835 105.818 184.714 184.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 740 3.2e-05 1024 315 416 245760 114.401 26.4775 162.538 824.322 1127.98 1128.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1410 0.000128 4096 700 3744 101760 38.4864 28.3483 1355.27 835.536 2257.75 2257.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1470 0.000512 4096 50 128 37920 6.61402 16.2899 209.177 232.123 232.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1570 0.000512 1024 620 896 28800 2.3207 1.64307 30.2052 51.97 86.2396 86.3316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 570 0.000512 2048 152 1984 20160 4.86026 3.41981 82.8117 101.54 192.742 192.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1650 0.000512 1024 410 1568 32400 1.43155 1.6319 34.8188 51.7838 89.7381 89.8137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 830 3.2e-05 2048 330 1632 299520 188.144 56.027 954.387 1669.22 2868 2868.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1200 0.001024 1024 500 864 12240 0.790528 0.731136 10.0917 49.6614 61.3517 61.4295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 580 0.001024 512 215 640 2880 1.03373 0.3504 1.44208 23.365 26.3193 26.4342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1320 0.000512 2048 580 1248 25920 2.87312 3.38944 60.9924 115.549 182.874 182.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 740 3.2e-05 1024 315 416 230400 113.734 26.2554 127.249 803.9 1071.38 1071.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1410 0.000128 4096 700 3744 100800 38.7668 28.3976 1117.03 836.116 2020.42 2020.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1470 0.000512 4096 50 128 37800 6.61235 14.1738 209.161 229.991 230.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1570 0.000512 1024 620 896 27360 2.2951 1.58694 24.1733 50.8295 78.9826 79.0773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 570 0.000512 2048 152 1984 22528 4.92352 3.5929 135.168 104.891 248.688 248.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1650 0.000512 1024 410 1568 33536 1.44237 1.67293 61.1309 52.4919 116.809 116.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 830 3.2e-05 2048 330 1632 311296 184.792 55.937 1686.4 1670.34 3597.68 3597.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1200 0.001024 1024 500 864 12544 0.79872 0.745472 16.71 49.997 68.3251 68.4014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 580 0.001024 512 215 640 6144 1.00342 0.370336 3.08832 23.9834 28.5769 28.6875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1320 0.000512 2048 580 1248 26624 2.89587 3.42099 105.33 110.881 222.6 222.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 740 3.2e-05 1024 315 416 278528 110.187 26.8227 257.913 835.402 1230.56 1230.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1410 0.000128 4096 700 3744 101888 38.4803 28.3263 1909.33 837.237 2813.49 2813.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1470 0.000512 4096 50 128 38016 6.61558 21.8335 209.129 237.622 237.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1570 0.000512 1024 620 896 29184 2.33741 1.6712 42.6516 52.5047 99.2652 99.3567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 570 0.000512 2048 152 1984 21504 4.836 3.47136 97.2065 102.552 208.172 208.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1650 0.000512 1024 410 1568 32768 1.42672 1.64746 40.8053 52.005 95.9559 96.0321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 830 3.2e-05 2048 330 1632 311296 184.639 55.981 1141.04 1671.68 3053.56 3053.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1200 0.001024 1024 500 864 12288 0.795392 0.741152 11.5014 49.847 62.9558 63.0295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 580 0.001024 512 215 640 6144 1.01546 0.377248 2.27469 25.1279 28.9214 29.0286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1320 0.000512 2048 580 1248 26112 2.86912 3.37834 70.0786 106.745 183.142 183.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 740 3.2e-05 1024 315 416 262144 113.256 26.8229 164.978 835.932 1141.23 1141.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1410 0.000128 4096 700 3744 101376 38.5481 28.3222 1283.87 836.923 2187.77 2187.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1470 0.000512 4096 50 128 37888 6.62112 14.8234 209.246 230.732 230.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1570 0.000512 1024 620 896 27648 2.30358 1.61709 27.6807 51.3326 83.0308 83.1215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 570 0.000512 2048 152 1984 21504 4.92323 3.55328 86.1794 104.185 198.951 199.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1650 0.000512 1024 410 1568 33024 1.43155 1.65274 36.5568 52.1367 91.8501 91.9265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 830 3.2e-05 2048 330 1632 294912 186.1 55.0743 977.82 1648.74 2867.95 2868.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1200 0.001024 1024 500 864 11520 0.779328 0.7232 9.21715 49.3151 60.1061 60.1805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 580 0.001024 512 215 640 6144 1.02378 0.375328 2.03206 25.1988 28.7626 28.8748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1320 0.000512 2048 580 1248 26112 2.88656 3.3863 63.4093 111.389 181.141 181.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 740 3.2e-05 1024 315 416 245760 107.498 25.8193 139.886 791.528 1064.97 1065.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1410 0.000128 4096 700 3744 101376 38.4983 28.3185 1177.48 834.212 2078.62 2078.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1470 0.000512 4096 50 128 37632 6.56784 13.5868 208.394 228.591 228.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1570 0.000512 1024 620 896 27648 2.35082 1.6505 24.6753 52.1502 80.9261 81.0209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 570 0.000512 2048 152 2000 22144 4.92138 3.57942 107.382 104.696 220.685 220.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1650 0.000512 1024 410 1600 33664 1.43907 1.67059 47.6944 52.4803 103.355 103.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 830 3.2e-05 2048 330 1640 335872 179.166 56.0395 1535.29 1676.49 3447.2 3447.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1200 0.001024 1024 500 880 12928 0.797344 0.743872 13.4264 51.2852 66.3264 66.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 580 0.001024 512 215 640 6400 1.05933 0.385024 2.4656 25.6566 29.6923 29.8001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1320 0.000512 2048 580 1240 26816 2.89606 3.42064 81.2046 107.588 195.178 195.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 740 3.2e-05 1024 315 440 270336 111.941 26.8145 283.1 835.674 1257.77 1257.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1410 0.000128 4096 700 3760 102656 38.5472 28.3361 1644.01 838.507 2549.5 2549.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1470 0.000512 4096 50 160 37984 6.62506 20.6799 209.645 236.992 237.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1570 0.000512 1024 620 880 29440 2.32205 1.66438 32.5876 52.4051 89.0757 89.1719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 570 0.000512 2048 152 2000 22016 4.94678 3.57786 76.7861 104.723 190.146 190.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1650 0.000512 1024 410 1600 33536 1.4377 1.66867 30.7861 52.4036 86.3681 86.4441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 830 3.2e-05 2048 330 1640 331776 180.083 55.8612 1123.39 1670.15 3029.7 3029.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1200 0.001024 1024 500 880 12928 0.802816 0.751712 8.77411 51.3076 61.71 61.7854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 580 0.001024 512 215 640 6144 1.06518 0.38912 1.74714 25.6737 29.0029 29.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1320 0.000512 2048 580 1240 26752 2.90179 3.41606 115.826 113.115 235.332 235.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 740 3.2e-05 1024 315 440 270336 112.091 26.8534 252.088 835.199 1226.48 1226.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1410 0.000128 4096 700 3760 102656 38.6038 28.372 1174.3 838.158 2079.55 2079.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1470 0.000512 4096 50 160 37952 6.61094 13.6253 209.532 229.812 229.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1570 0.000512 1024 620 880 29440 2.32698 1.66912 21.2066 52.4228 77.7239 77.8239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 570 0.000512 2048 152 2000 22080 4.94186 3.56966 118.767 104.533 231.923 232.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1650 0.000512 1024 410 1600 33600 1.44224 1.66298 54.0597 52.4165 109.653 109.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 830 3.2e-05 2048 330 1640 335360 179.279 56.1951 1587.93 1675.05 3498.68 3498.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1200 0.001024 1024 500 880 12880 0.799584 0.745952 15.3969 51.2478 68.2639 68.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 580 0.001024 512 215 640 6080 1.05248 0.382976 2.69395 25.4814 29.7416 29.8516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1320 0.000512 2048 580 1240 26800 2.90992 3.41866 92.5912 104.705 203.696 203.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 740 3.2e-05 1024 315 440 271360 112.163 26.9451 326.335 837.713 1303.41 1303.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 1410 0.000128 4096 700 3760 102720 38.6716 28.3914 1757.78 837.723 2662.68 2662.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1470 0.000512 4096 50 160 38000 6.61709 23.6112 209.585 239.856 239.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1570 0.000512 1024 620 880 29440 2.3273 1.66093 37.3262 52.3243 93.739 93.8336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 570 0.000512 2048 152 2000 21760 4.92541 3.54659 82.5621 104.32 195.467 195.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1650 0.000512 1024 410 1600 33440 1.44109 1.6687 34.9674 52.4219 90.572 90.6486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 830 3.2e-05 2048 330 1640 332800 179.602 56.0676 1025.87 1676.85 2938.62 2938.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1200 0.001024 1024 500 880 12800 0.798432 0.744256 9.80493 51.2198 62.638 62.7159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 580 0.001024 512 215 640 5760 1.05846 0.390368 1.84115 25.5171 28.9369 29.0509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1320 0.000512 2048 580 1240 26720 2.89587 3.41459 58.915 112.575 177.874 177.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 740 3.2e-05 1024 315 440 266240 113.123 26.9175 279.605 838.536 1258.43 1258.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1410 0.000128 4096 700 3760 102720 38.5795 28.373 1315.41 838.797 2221.27 2221.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1470 0.000512 4096 50 160 37920 6.61043 15.0757 209.588 231.316 231.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1570 0.000512 1024 620 880 29120 2.32064 1.64614 23.8478 52.2186 80.1369 80.2427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 570 0.000512 2048 152 2000 22080 4.95398 3.57379 72.5293 104.754 185.923 186.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1650 0.000512 1024 410 1600 33360 1.44557 1.66499 28.7846 52.4226 84.3893 84.4642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 830 3.2e-05 2048 330 1640 330240 180.028 55.9759 1093.3 1668.49 2998.02 2998.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1200 0.001024 1024 500 880 12480 0.79664 0.740832 8.05085 49.979 59.6391 59.7181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 580 0.001024 512 215 640 5760 1.06346 0.383104 1.74403 25.5345 28.852 28.9628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1320 0.000512 2048 580 1240 26640 2.9143 3.41357 129.887 114.147 250.435 250.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 740 3.2e-05 1024 315 440 261120 111.715 26.4929 265.895 824.054 1228.41 1228.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1410 0.000128 4096 700 3760 102240 38.6901 28.3842 1144.28 837.359 2048.83 2048.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1470 0.000512 4096 50 160 37920 6.62323 12.6549 209.599 228.921 228.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1570 0.000512 1024 620 880 29280 2.33808 1.66467 19.8009 52.4372 76.3456 76.4424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 570 0.000512 2048 152 2000 22080 4.93296 3.57248 111.549 104.931 225.094 225.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1650 0.000512 1024 410 1600 33600 1.44234 1.66912 49.9451 52.5129 105.645 105.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 40 830 3.2e-05 2048 330 1640 334848 178.856 56.0478 1464.24 1674.23 3373.6 3373.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1200 0.001024 1024 500 880 12864 0.796672 0.751616 13.9918 51.2192 66.833 66.9097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 580 0.001024 512 215 640 6144 1.05056 0.381824 2.39002 25.5025 29.4501 29.5628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1320 0.000512 2048 580 1240 26784 2.89686 3.41299 84.8761 109.196 200.455 200.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 740 3.2e-05 1024 315 440 264192 112.346 26.7551 203.377 833.218 1175.95 1176.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1410 0.000128 4096 700 3760 102528 38.5482 28.3745 1560.06 838.401 2465.5 2465.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1470 0.000512 4096 50 160 37968 6.62528 21.803 209.695 238.165 238.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1570 0.000512 1024 620 880 29376 2.33699 1.66205 34.1468 52.5287 90.8184 90.9128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 570 0.000512 2048 152 2000 21888 4.92662 3.56762 78.6941 104.43 191.729 191.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1650 0.000512 1024 410 1600 33408 1.4304 1.66339 32.9586 52.2592 88.3853 88.4611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 830 3.2e-05 2048 330 1640 331776 178.093 55.699 951.257 1664.37 2849.63 2849.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1200 0.001024 1024 500 880 12864 0.802688 0.751616 9.28726 51.259 62.1739 62.2488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 580 0.001024 512 215 640 6144 1.05514 0.390656 1.71472 25.5174 28.804 28.9138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1320 0.000512 2048 580 1240 26496 2.88637 3.40787 55.1979 113.202 174.768 174.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 740 3.2e-05 1024 315 440 258048 112.021 26.4384 240.407 824.643 1203.76 1203.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1410 0.000128 4096 700 3760 102144 38.5371 28.3177 1015.98 836.774 1919.71 1919.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1470 0.000512 4096 50 160 37920 6.62131 14.7208 209.464 230.85 230.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1570 0.000512 1024 620 880 29184 2.32429 1.66288 22.6424 52.2708 78.9999 79.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 570 0.000512 2048 152 2000 21312 5.0944 3.54202 66.0845 104.141 178.972 179.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1650 0.000512 1024 410 1600 33408 1.4431 1.66707 27.2586 52.5017 82.9418 83.0177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 830 3.2e-05 2048 330 1640 322560 179.819 55.4637 762.475 1657.63 2655.6 2655.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1200 0.001024 1024 500 880 12672 0.79872 0.761824 7.74739 51.212 60.594 60.6718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 580 0.001024 512 215 640 4608 1.04669 0.3704 1.33635 23.9985 26.8772 26.9885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1320 0.000512 2048 580 1240 26496 2.90378 3.41594 45.697 113.912 166 166.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 740 3.2e-05 1024 315 440 239616 114.489 26.2573 216.93 816.57 1174.49 1174.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1410 0.000128 4096 700 3760 102528 38.6127 28.3812 1065.63 838.731 1971.46 1971.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1470 0.000512 4096 50 160 37872 6.61814 12.1515 209.663 228.475 228.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1570 0.000512 1024 620 880 28800 2.32288 1.64429 18.5857 52.1255 74.7788 74.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 570 0.000512 2048 152 2000 22176 4.95616 3.57786 149.904 104.962 263.512 263.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1650 0.000512 1024 410 1600 33600 1.44589 1.66509 72.8652 52.53 128.58 128.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 830 3.2e-05 2048 330 1640 333312 179.359 56.0675 2087.3 1674.29 3997.24 3997.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1200 0.001024 1024 500 880 12768 0.798464 0.752032 20.8241 51.2019 73.6499 73.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 580 0.001024 512 215 640 5824 1.06253 0.384544 3.35853 25.5493 30.4892 30.5981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1320 0.000512 2048 580 1240 26768 2.89997 3.4775 120.877 104.915 232.241 232.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 740 3.2e-05 1024 315 440 265216 113.079 26.923 297.274 838.883 1276.4 1276.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1410 0.000128 4096 700 3760 102592 38.6584 28.4017 2219.23 838.628 3125.02 3125.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1470 0.000512 4096 50 160 37968 6.63142 30.9324 209.75 247.358 247.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1570 0.000512 1024 620 880 29344 2.34525 1.67104 49.6937 52.5393 106.347 106.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 570 0.000512 2048 152 2000 21504 4.8951 3.52122 98.3957 103.803 210.726 210.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1650 0.000512 1024 410 1600 33376 1.43466 1.6543 45.4683 52.2454 100.873 100.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 830 3.2e-05 2048 330 1640 329728 180.366 56.1993 1299.75 1672.8 3209.35 3209.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1200 0.001024 1024 500 880 12544 0.797184 0.746144 12.741 50.0573 64.4152 64.4915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 580 0.001024 512 215 640 5376 1.04845 0.374784 2.17773 25.2759 29.0033 29.1164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1320 0.000512 2048 580 1240 26432 2.89178 3.41088 75.5512 107.416 189.342 189.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 740 3.2e-05 1024 315 440 258048 112.495 26.5462 181.188 826.905 1147.38 1147.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1410 0.000128 4096 700 3760 102144 38.5683 28.3773 1388.95 836.9 2292.91 2293.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1470 0.000512 4096 50 160 37856 6.60941 19.4997 209.239 235.392 235.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1570 0.000512 1024 620 880 28672 2.3208 1.64614 30.5175 51.962 86.5445 86.6386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 570 0.000512 2048 152 2000 21504 4.89648 3.50208 84.713 103.454 196.677 196.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1650 0.000512 1024 410 1600 33264 1.43376 1.65072 36.9386 52.2217 92.3165 92.3955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 40 830 3.2e-05 2048 330 1640 333312 179.382 56.0417 1069.81 1674.68 2980.14 2980.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1200 0.001024 1024 500 880 12432 0.794976 0.74352 10.2033 51.3476 63.1626 63.2401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 580 0.001024 512 215 640 5376 1.05683 0.377664 1.72614 25.3155 28.6059 28.7145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1320 0.000512 2048 580 1240 26208 2.88659 3.39376 61.3305 110.529 178.213 178.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 740 3.2e-05 1024 315 440 258048 114.505 26.9271 342.531 837.375 1321.59 1321.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1410 0.000128 4096 700 3760 102144 38.6594 28.3897 1132.19 837.992 2037.33 2037.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1470 0.000512 4096 50 160 37800 6.6089 16.5875 209.436 232.678 232.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1570 0.000512 1024 620 880 28224 2.32285 1.63133 24.6901 51.7861 80.5297 80.6265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 570 0.000512 2048 152 2000 22016 4.93549 3.57574 141.724 104.803 255.147 255.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1650 0.000512 1024 410 1600 33536 1.43811 1.67286 67.397 52.4457 123.027 123.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 830 3.2e-05 2048 330 1640 331776 179.221 55.8591 1928.48 1671.49 3835.27 3835.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1200 0.001024 1024 500 880 12928 0.806144 0.751488 19.4511 51.3284 72.4084 72.4875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 580 0.001024 512 215 640 6144 1.0657 0.3872 3.32368 25.6834 30.5899 30.7057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1320 0.000512 2048 580 1240 26752 2.89136 3.41402 112.03 104.764 223.171 223.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 740 3.2e-05 1024 315 440 270336 111.682 26.8239 280.038 835.943 1254.73 1254.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1410 0.000128 4096 700 3760 102656 38.5252 28.3473 2065.83 838.807 2971.62 2971.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1470 0.000512 4096 50 160 37952 6.60982 28.7927 209.697 245.144 245.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1570 0.000512 1024 620 880 29440 2.33024 1.66726 46.2165 52.4614 102.774 102.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 570 0.000512 2048 152 2000 22016 4.94592 3.5881 96.0357 104.979 209.654 209.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1650 0.000512 1024 410 1600 33536 1.44285 1.66902 42.6888 52.5333 98.4053 98.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 830 3.2e-05 2048 330 1640 327680 180.551 55.8911 1203.53 1671.68 3111.87 3112.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1200 0.001024 1024 500 880 12544 0.796672 0.747552 11.9114 50.0153 63.5415 63.6177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 580 0.001024 512 215 640 5120 1.03242 0.370464 1.80198 23.9896 27.3243 27.4368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1320 0.000512 2048 580 1240 26624 2.8895 3.42221 70.7772 113.019 190.179 190.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 740 3.2e-05 1024 315 440 262144 113.182 26.8206 171.621 835.961 1147.82 1148.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1410 0.000128 4096 700 3760 101888 38.4582 28.3236 1302.24 836.407 2205.54 2205.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1470 0.000512 4096 50 160 37888 6.62026 18.9164 209.7 235.278 235.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1570 0.000512 1024 620 880 29184 2.33814 1.67094 28.8724 52.546 85.5242 85.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 570 0.000512 2048 152 2000 21504 4.89626 3.52461 79.8493 103.678 192.059 192.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1650 0.000512 1024 410 1600 33408 1.43994 1.66742 34.6721 52.4001 90.2495 90.3251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 830 3.2e-05 2048 330 1640 319488 179.082 55.0814 957.508 1648.3 2840.19 2840.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1200 0.001024 1024 500 880 12672 0.79872 0.745472 9.74496 50.0809 61.4434 61.5197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 580 0.001024 512 215 640 4608 1.04986 0.372736 1.49741 25.0697 28.1157 28.2259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1320 0.000512 2048 580 1240 26496 2.89347 3.41606 57.5862 110.863 174.832 174.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 740 3.2e-05 1024 315 440 245760 114.382 26.4433 131.233 824.25 1096.56 1096.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1410 0.000128 4096 700 3760 102144 38.5413 28.3295 1062.05 837.337 1966.37 1966.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1470 0.000512 4096 50 160 37824 6.62118 15.4829 209.503 231.65 231.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1570 0.000512 1024 620 880 28416 2.32208 1.64365 23.1506 51.8964 79.114 79.2127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 570 0.000512 2048 152 2000 21888 4.95405 3.5799 143.231 104.741 256.619 256.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1650 0.000512 1024 410 1600 33552 1.44413 1.6625 69.2643 52.4145 124.858 124.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 830 3.2e-05 2048 330 1640 331776 179.151 55.9415 1979.15 1670.14 3884.61 3884.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1200 0.001024 1024 500 880 12816 0.803328 0.74752 19.3597 51.316 72.2981 72.3747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 580 0.001024 512 215 640 5760 1.05318 0.377216 2.9959 25.3862 29.944 30.0544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1320 0.000512 2048 580 1240 26640 2.89955 3.41443 114.802 104.693 225.882 225.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 740 3.2e-05 1024 315 440 258048 112.812 26.6046 273.437 829.068 1242.16 1242.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1410 0.000128 4096 700 3760 102528 38.6094 28.373 2119.08 838.585 3024.75 3024.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1470 0.000512 4096 50 160 37944 6.62806 29.5391 209.695 245.907 245.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1570 0.000512 1024 620 880 29376 2.33603 1.66045 47.1926 52.4272 103.716 103.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 570 0.000512 2048 152 2000 21312 4.92739 3.5449 100.056 104.081 212.729 212.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1650 0.000512 1024 410 1600 33408 1.44134 1.66509 45.1862 52.4731 100.837 100.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 830 3.2e-05 2048 330 1640 322560 179.661 55.4749 1254.44 1656.67 3146.47 3146.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1200 0.001024 1024 500 880 12672 0.796672 0.756 12.4131 51.1983 65.2386 65.3192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 580 0.001024 512 215 640 4608 1.0441 0.37168 1.74125 23.9898 27.2797 27.3903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1320 0.000512 2048 580 1240 26496 2.89741 3.41526 74.808 104.806 186.003 186.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 740 3.2e-05 1024 315 440 239616 114.078 26.248 165.514 816.082 1122.16 1122.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1410 0.000128 4096 700 3760 102528 38.5486 28.3835 1377.53 838.239 2282.81 2282.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1470 0.000512 4096 50 160 37872 6.62323 19.5773 209.531 235.775 235.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1570 0.000512 1024 620 880 28800 2.32246 1.6456 30.3218 52.0952 86.4857 86.5799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 570 0.000512 2048 152 2000 20736 4.89536 3.47139 88.6178 102.712 199.81 199.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1650 0.000512 1024 410 1600 32832 1.43229 1.64406 39.1884 51.9816 94.3181 94.3961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 830 3.2e-05 2048 330 1640 331776 179.216 55.9411 1137.06 1668.94 3041.38 3041.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1200 0.001024 1024 500 880 12096 0.794112 0.734944 10.5469 49.8545 62.0036 62.0796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 580 0.001024 512 215 640 5184 1.07606 0.383072 1.85424 25.4662 28.9157 29.0374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1320 0.000512 2048 580 1240 25920 2.88074 3.37568 64.5839 111.808 182.722 182.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 740 3.2e-05 1024 315 440 248832 112.336 26.282 151.768 816.045 1106.68 1106.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1410 0.000128 4096 700 3760 101952 38.6109 28.3859 1210.24 835.405 2112.74 2112.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1470 0.000512 4096 50 160 37800 6.61699 17.9853 209.498 234.142 234.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1570 0.000512 1024 620 880 28512 2.30672 1.61178 26.667 51.4115 82.0948 82.1944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 570 0.000512 2048 152 2000 20736 4.88243 3.49053 81.9987 102.997 193.477 193.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1650 0.000512 1024 410 1600 32832 1.43411 1.66093 35.1602 52.3169 90.6439 90.7203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 18 40 830 3.2e-05 2048 330 1640 313344 178.338 54.6488 955.864 1633.65 2822.71 2822.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1200 0.001024 1024 500 880 12096 0.794976 0.74144 9.2615 49.974 60.8463 60.9217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 580 0.001024 512 215 640 4608 1.05565 0.373408 1.62486 25.1444 28.3286 28.4368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1320 0.000512 2048 580 1240 25920 2.88973 3.39037 57.8982 108.291 172.542 172.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 740 3.2e-05 1024 315 440 221184 112.427 25.8106 120.894 792.191 1051.56 1051.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1410 0.000128 4096 700 3760 101376 38.5039 28.3446 1073.61 836.59 1977.15 1977.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1470 0.000512 4096 50 160 37728 6.62102 15.5998 209.699 231.962 232.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1570 0.000512 1024 620 880 27648 2.31843 1.62611 23.3675 51.5578 78.9704 79.0651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 570 0.000512 2048 152 2000 21760 4.92 3.55066 137.403 104.331 250.318 250.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1650 0.000512 1024 410 1600 33440 1.43971 1.66518 64.905 52.4259 120.508 120.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 830 3.2e-05 2048 330 1640 332800 179.489 56.0558 1864.23 1677.03 3777.03 3777.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1200 0.001024 1024 500 880 12800 0.800032 0.739328 18.2063 51.2188 71.0351 71.1107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 580 0.001024 512 215 640 5760 1.06202 0.381504 2.9017 25.5181 29.9918 30.1018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1320 0.000512 2048 580 1240 26720 2.89581 3.41043 108.634 104.718 219.728 219.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 740 3.2e-05 1024 315 440 266240 112.927 26.919 263.719 839.372 1243.18 1243.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1410 0.000128 4096 700 3760 102720 38.5573 28.3833 1996.73 838.949 2902.73 2902.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1470 0.000512 4096 50 160 37920 6.61779 27.7767 209.607 244.047 244.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1570 0.000512 1024 620 880 29120 2.32554 1.64659 44.0267 52.2237 100.323 100.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 570 0.000512 2048 152 2000 21120 4.90224 3.52362 96.7465 103.604 208.889 208.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1650 0.000512 1024 410 1600 33280 1.43293 1.66106 43.8497 52.2749 99.291 99.3693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 830 3.2e-05 2048 330 1640 327680 181.141 56.1026 1245.79 1675.84 3159.1 3159.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1200 0.001024 1024 500 880 12480 0.794464 0.742368 12.3753 50.0429 64.0275 64.1074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 580 0.001024 512 215 640 5120 1.0799 0.385024 1.92294 25.5638 29.0808 29.1943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1320 0.000512 2048 580 1240 26560 2.88688 3.40906 73.2162 110.874 190.457 190.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 740 3.2e-05 1024 315 440 245760 114.227 26.4397 165.968 824.297 1131.18 1131.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1410 0.000128 4096 700 3760 101760 38.41 28.3136 1348.17 835.192 2250.2 2250.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1470 0.000512 4096 50 160 37760 6.60128 18.7105 209.013 234.368 234.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1570 0.000512 1024 620 880 28800 2.31155 1.64496 29.6186 51.8572 85.5315 85.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 570 0.000512 2048 152 2000 21120 4.92061 3.51846 86.2102 103.889 198.647 198.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1650 0.000512 1024 410 1600 32640 1.43142 1.64541 36.1003 51.9902 91.2352 91.3101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 830 3.2e-05 2048 330 1640 322560 178.225 55.1443 1033.07 1649.78 2916.44 2916.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1200 0.001024 1024 500 880 12480 0.799264 0.746848 10.2551 51.2162 63.0887 63.1667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 580 0.001024 512 215 640 5760 1.0697 0.386144 1.98154 25.6228 29.1844 29.2983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1320 0.000512 2048 580 1240 25920 2.87334 3.3703 60.6843 105.89 172.888 172.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 740 3.2e-05 1024 315 440 245760 114.381 26.4765 140.105 825.089 1106.29 1106.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1410 0.000128 4096 700 3760 101760 38.5131 28.3529 1132.07 836.227 2035.27 2035.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1470 0.000512 4096 50 160 37680 6.59456 16.7752 209.157 232.57 232.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1570 0.000512 1024 620 880 28800 2.31632 1.64051 25.2043 52.0047 81.2666 81.3609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 570 0.000512 2048 152 2000 20480 4.95725 3.54861 79.3703 104.105 192.093 192.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1650 0.000512 1024 410 1600 32640 1.43069 1.64659 35.5383 52.0972 90.784 90.8615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 830 3.2e-05 2048 330 1640 307200 182.693 55.0707 966.917 1649.99 2854.9 2855.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1200 0.001024 1024 500 880 12160 0.80224 0.749888 9.67011 51.3235 62.6208 62.6954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 580 0.001024 512 215 640 2560 1.07898 0.362496 1.2377 23.7736 26.5834 26.6947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1320 0.000512 2048 580 1240 26240 2.87306 3.40653 60.5119 114.553 181.419 181.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 740 3.2e-05 1024 315 440 245760 114.421 26.4358 136.466 825.105 1102.67 1102.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1410 0.000128 4096 700 3760 101120 38.429 28.2813 1131.19 833.216 2031.23 2031.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1470 0.000512 4096 50 160 37440 6.55149 16.5642 208.298 231.456 231.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1570 0.000512 1024 620 880 28160 2.3312 1.64755 24.2094 52.1074 80.3953 80.4914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 570 0.000512 2048 152 2000 21888 4.92154 3.56726 131.687 104.524 244.81 244.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1650 0.000512 1024 410 1600 33408 1.43168 1.66298 60.5464 52.305 116.019 116.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 830 3.2e-05 2048 330 1640 331776 178.117 55.6616 1755.82 1665.76 3655.57 3655.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1200 0.001024 1024 500 880 12864 0.799328 0.749376 17.6047 51.2853 70.5111 70.5865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 580 0.001024 512 215 640 6144 1.05136 0.385248 3.10685 25.5299 30.2029 30.3126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1320 0.000512 2048 580 1240 26496 2.88682 3.40589 101.408 104.48 212.25 212.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 740 3.2e-05 1024 315 440 258048 111.682 26.4295 239.479 824.897 1202.73 1202.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1410 0.000128 4096 700 3760 102144 38.4894 28.3499 1892.08 837.438 2796.46 2796.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1470 0.000512 4096 50 160 37920 6.61504 26.5645 209.664 242.885 242.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1570 0.000512 1024 620 880 29184 2.32448 1.66083 41.4743 52.3173 97.8791 97.9726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 570 0.000512 2048 152 2000 21504 4.88931 3.53075 95.9222 103.675 208.126 208.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1650 0.000512 1024 410 1600 33408 1.43878 1.67158 43.434 52.3992 99.0162 99.0913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 830 3.2e-05 2048 330 1640 319488 179.099 55.0361 1201.86 1648.52 3084.73 3084.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1200 0.001024 1024 500 880 12672 0.794848 0.741888 12.0433 50.0764 63.7308 63.8054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 580 0.001024 512 215 640 4608 1.0496 0.378176 1.8087 25.0724 28.4407 28.5524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1320 0.000512 2048 580 1240 26496 2.88883 3.41235 72.3808 108.753 187.506 187.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 740 3.2e-05 1024 315 440 245760 114.336 26.5262 163.824 824.246 1129.18 1129.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1410 0.000128 4096 700 3760 102144 38.5309 28.3423 1333.65 837.454 2238.08 2238.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1470 0.000512 4096 50 160 37824 6.61779 19.0915 209.494 235.246 235.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1570 0.000512 1024 620 880 28416 2.31984 1.65024 29.0273 51.8949 84.9916 85.0854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 570 0.000512 2048 152 2000 20736 4.89296 3.49594 83.7914 102.977 195.27 195.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1650 0.000512 1024 410 1600 32832 1.43408 1.6631 35.7696 52.306 91.2457 91.3223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 830 3.2e-05 2048 330 1640 313344 178.345 54.657 973.929 1633.26 2840.43 2840.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1200 0.001024 1024 500 880 12096 0.796544 0.74512 9.46125 49.9712 61.0484 61.1292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 580 0.001024 512 215 640 4608 1.05632 0.372736 1.66832 25.1493 28.3803 28.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1320 0.000512 2048 580 1240 25920 2.88234 3.39754 58.7961 108.28 173.432 173.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 740 3.2e-05 1024 315 440 221184 112.437 25.8164 122.735 792.016 1053.25 1053.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1410 0.000128 4096 700 3760 101376 38.4861 28.3308 1093.9 837.103 1997.93 1998.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1470 0.000512 4096 50 160 37728 6.61709 15.7116 209.65 232.021 232.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1570 0.000512 1024 620 880 27648 2.32 1.62758 23.6124 51.55 79.2098 79.3088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 570 0.000512 2048 152 2000 21504 4.93098 3.55261 81.2195 104.191 193.999 194.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1650 0.000512 1024 410 1600 33024 1.43219 1.65507 33.9384 52.1441 89.2427 89.3179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 830 3.2e-05 2048 330 1640 319488 179.234 55.1946 934.121 1648.81 2817.59 2817.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1200 0.001024 1024 500 880 11520 0.778432 0.724992 8.67437 49.3122 59.5626 59.6435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 580 0.001024 512 215 640 3072 1.10182 0.374784 1.40083 25.2026 28.2084 28.3233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1320 0.000512 2048 580 1240 26112 2.88128 3.38739 55.8643 114.557 176.761 176.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 740 3.2e-05 1024 315 440 196608 116.845 25.8149 102.839 792.039 1037.78 1037.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1410 0.000128 4096 700 3760 101376 38.494 28.3308 1022.96 834.255 1924.14 1924.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1470 0.000512 4096 50 160 37632 6.6215 14.8255 209.498 230.99 231.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1570 0.000512 1024 620 880 27648 2.34922 1.6528 22.3194 52.153 78.5758 78.6698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 570 0.000512 2048 152 2000 22000 4.94922 3.56854 135.514 104.59 248.737 248.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1650 0.000512 1024 410 1600 33400 1.4441 1.6601 62.8891 52.337 118.401 118.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 830 3.2e-05 2048 330 1640 326400 180.439 56.1257 1792.8 1666.59 3696.19 3696.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1200 0.001024 1024 500 880 12800 0.800768 0.752704 17.8336 51.3003 70.7599 70.8383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 580 0.001024 512 215 640 5600 1.06931 0.384544 2.91363 25.5303 30.0248 30.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1320 0.000512 2048 580 1240 26600 2.90653 3.416 106.025 104.545 216.967 217.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 740 3.2e-05 1024 315 440 256000 112.431 26.6064 248.274 824.994 1212.56 1212.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1410 0.000128 4096 700 3760 102400 38.7771 28.418 1950.54 838.06 2855.91 2856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1470 0.000512 4096 50 160 37900 6.61504 27.6745 209.589 243.921 243.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1570 0.000512 1024 620 880 29200 2.33885 1.66134 43.4317 52.3516 99.883 99.9796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 570 0.000512 2048 152 2000 21600 4.91523 3.51642 100.434 103.786 212.774 212.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1650 0.000512 1024 410 1600 33200 1.44589 1.66256 43.3289 52.4752 98.9831 99.0589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 830 3.2e-05 2048 330 1640 320000 179.335 55.1752 1195.74 1649.68 3080.14 3080.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1200 0.001024 1024 500 880 12400 0.798208 0.747584 11.9915 50.1108 63.7199 63.7957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 580 0.001024 512 215 640 4800 1.0928 0.391168 1.8839 25.6006 29.096 29.2081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1320 0.000512 2048 580 1240 26400 2.90406 3.42042 72.3307 110.021 188.749 188.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 740 3.2e-05 1024 315 440 256000 112.505 26.497 169.622 824.958 1133.82 1134.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1410 0.000128 4096 700 3760 102400 38.6837 28.3972 1321.83 838.595 2227.61 2227.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1470 0.000512 4096 50 160 37800 6.61862 19.4561 209.59 235.706 235.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1570 0.000512 1024 620 880 28800 2.32448 1.6383 28.9711 51.9523 84.9871 85.0801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 570 0.000512 2048 152 2000 21600 4.9359 3.53446 88.7565 104.067 201.407 201.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1650 0.000512 1024 410 1600 33000 1.43581 1.64586 37.0532 52.0762 92.2839 92.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 830 3.2e-05 2048 330 1640 307200 183.117 55.2632 996.435 1650.13 2885.18 2885.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1200 0.001024 1024 500 880 12600 0.804768 0.74816 10.2225 51.2988 63.1475 63.2261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 580 0.001024 512 215 640 4800 1.10035 0.387072 1.77408 25.6681 29.0626 29.1752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1320 0.000512 2048 580 1240 25800 2.88733 3.38726 61.6584 112.499 180.503 180.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 740 3.2e-05 1024 315 440 230400 117.206 26.5259 133.331 826.207 1103.51 1103.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1410 0.000128 4096 700 3760 100800 38.6587 28.3689 1164.95 832.776 2064.86 2064.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1470 0.000512 4096 50 160 37500 6.564 16.9656 208.533 232.106 232.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1570 0.000512 1024 620 880 28800 2.33306 1.64454 25.5772 52.087 81.7428 81.8376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 570 0.000512 2048 152 2000 20800 4.96362 3.54432 81.6597 104.207 194.487 194.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1650 0.000512 1024 410 1600 32800 1.4295 1.64931 34.3868 52.1491 89.6884 89.7597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 830 3.2e-05 2048 330 1640 307200 182.825 55.1154 915.223 1648.44 2801.83 2802.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1200 0.001024 1024 500 880 11200 0.779136 0.725408 9.28563 49.2877 60.1565 60.2373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 25 40 580 0.001024 512 215 640 0 0.327648 0.004096 21.453 21.8668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1320 0.000512 2048 580 1240 25600 2.88413 3.74576 56.4963 132.892 196.178 174.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 740 3.2e-05 1024 315 440 256000 112.441 26.5865 136.638 824.39 1100.31 1100.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1410 0.000128 4096 700 3760 100800 38.5594 28.3484 1039.42 834.464 1940.9 1941.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1470 0.000512 4096 50 160 37600 6.61504 15.825 209.365 231.85 231.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1570 0.000512 1024 620 880 28800 2.32477 1.64637 23.7343 52.161 79.9689 80.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 570 0.000512 2048 152 1968 21632 4.9439 3.5729 113.186 104.698 226.511 226.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1650 0.000512 1024 410 1584 33728 1.43974 1.67078 51.3785 52.4779 107.038 107.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 830 3.2e-05 2048 330 1632 331776 179.962 56.0988 1644.08 1676.58 3556.94 3557.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1200 0.001024 1024 500 864 13056 0.79856 0.746496 14.666 51.286 67.5698 67.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 580 0.001024 512 215 624 6400 1.05552 0.3888 2.74899 25.6599 29.9824 30.0954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1320 0.000512 2048 580 1248 26688 2.89382 3.4167 88.6667 111.678 206.73 206.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 740 3.2e-05 1024 315 432 241664 117.285 26.8554 273.33 835.801 1253.51 1253.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1410 0.000128 4096 700 3744 100864 38.6677 28.3427 1781.03 838.515 2686.66 2686.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1470 0.000512 4096 50 144 38080 6.60685 20.4651 209.63 236.744 236.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1570 0.000512 1024 620 912 29056 2.32899 1.66285 36.2767 52.41 92.7764 92.8725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 570 0.000512 2048 152 1968 21504 4.96755 3.57674 77.0924 104.792 190.543 190.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1650 0.000512 1024 410 1584 33664 1.4376 1.66605 33.4917 52.4424 89.1106 89.1896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 830 3.2e-05 2048 330 1632 327680 180.966 55.8572 1205.05 1671.31 3113.4 3113.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1200 0.001024 1024 500 864 13056 0.803392 0.75232 9.44781 51.3251 62.4028 62.4825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 580 0.001024 512 215 624 6144 1.06237 0.38672 1.9113 25.6827 29.169 29.2892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1320 0.000512 2048 580 1248 26624 2.90227 3.42016 125.082 110.166 241.645 241.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 740 3.2e-05 1024 315 432 237568 118.243 26.8186 236.402 835.76 1217.48 1217.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1410 0.000128 4096 700 3744 100864 38.7187 28.3452 1281.51 839.281 2187.96 2188.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1470 0.000512 4096 50 144 38016 6.61718 13.5455 209.472 229.678 229.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1570 0.000512 1024 620 912 28928 2.34006 1.67053 23.4741 52.4561 80.0396 80.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 570 0.000512 2048 152 1968 21504 5.116 3.5648 67.8491 104.462 181.107 181.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1650 0.000512 1024 410 1584 33408 1.436 1.66445 27.4656 52.2757 82.9123 82.9891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 830 3.2e-05 2048 330 1632 325632 180.107 55.7425 1062.09 1664.73 2962.89 2963.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1200 0.001024 1024 500 864 12864 0.80016 0.751616 7.61702 51.2665 60.5078 60.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 580 0.001024 512 215 624 6144 1.04867 0.38432 1.78288 25.5181 28.8642 28.9756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1320 0.000512 2048 580 1248 26496 2.90045 3.38698 121.895 113.535 241.79 241.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 740 3.2e-05 1024 315 432 233472 116.785 26.4339 222.738 824.263 1190.46 1190.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1410 0.000128 4096 700 3744 100608 38.7021 28.3176 1125.03 836.927 2029.08 2029.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1470 0.000512 4096 50 144 38016 6.61328 37.9974 209.5 254.154 254.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1570 0.000512 1024 620 912 28800 2.3289 1.66205 19.3826 52.2914 75.7658 75.8618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 570 0.000512 2048 152 1968 21600 4.95834 3.57526 109.15 104.548 222.344 222.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1650 0.000512 1024 410 1584 33680 1.44336 1.66691 49.4266 52.4294 105.039 105.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 830 3.2e-05 2048 330 1632 332800 179.861 56.098 1450.57 1675.23 3361.99 3362.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1200 0.001024 1024 500 864 13040 0.801568 0.74656 13.8755 51.2554 66.7556 66.8365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 580 0.001024 512 215 624 6080 1.05216 0.384672 2.47968 25.483 29.5255 29.6381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1320 0.000512 2048 580 1248 26720 2.90224 3.40938 85.0687 104.718 196.172 196.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 740 3.2e-05 1024 315 432 245760 117.319 26.9488 267.116 838.085 1249.72 1249.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 1410 0.000128 4096 700 3744 100800 38.8648 28.3889 1580.92 837.903 2486.19 2486.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1470 0.000512 4096 50 144 38080 6.61968 19.4621 209.492 235.619 235.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1570 0.000512 1024 620 912 29120 2.33786 1.66013 34.9784 52.3309 91.4058 91.5026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 570 0.000512 2048 152 1968 21440 4.93546 3.54803 76.0388 104.31 188.941 189.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1650 0.000512 1024 410 1584 33600 1.4377 1.66691 32.8128 52.4165 88.4064 88.4816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 830 3.2e-05 2048 330 1632 332800 179.608 56.0471 952.71 1676.76 2865.34 2865.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1200 0.001024 1024 500 864 12960 0.79728 0.742592 9.07088 51.2161 61.8991 61.9786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 580 0.001024 512 215 624 5760 1.05987 0.389888 1.77699 25.5222 28.8798 28.9915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1320 0.000512 2048 580 1248 26560 2.89101 3.4064 56.0018 113.553 175.923 175.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 740 3.2e-05 1024 315 432 245760 117.293 26.9292 231.675 838.452 1214.59 1214.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1410 0.000128 4096 700 3744 100800 38.7845 28.3805 1217.15 838.734 2123.15 2123.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1470 0.000512 4096 50 144 38000 6.6111 12.9065 209.447 229.007 229.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1570 0.000512 1024 620 912 28800 2.32605 1.64861 23.0011 52.2133 79.2875 79.3851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 570 0.000512 2048 152 1968 21600 5.16042 3.57341 66.0393 104.786 179.672 179.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1650 0.000512 1024 410 1584 33600 1.44307 1.66672 27.0195 52.437 82.6403 82.7191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 830 3.2e-05 2048 330 1632 330240 180.048 55.9697 972.315 1668.91 2877.48 2877.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1200 0.001024 1024 500 864 12720 0.795648 0.742656 7.70736 49.9864 59.3035 59.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 580 0.001024 512 215 624 5760 1.06352 0.385024 1.64096 25.5336 28.7508 28.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1320 0.000512 2048 580 1248 26640 2.9023 3.40637 46.3322 117.179 169.894 169.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 740 3.2e-05 1024 315 432 230400 117.579 26.6135 211.635 824.351 1180.42 1180.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1410 0.000128 4096 700 3744 100320 38.9812 28.3753 1045.42 837.587 1950.47 1950.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1470 0.000512 4096 50 144 37920 6.61414 10.6439 209.114 226.415 226.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1570 0.000512 1024 620 912 28800 2.35146 1.6663 19.1501 53.3363 76.6097 76.7087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 570 0.000512 2048 152 1968 21696 4.95466 3.57581 142.117 104.848 255.609 255.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1650 0.000512 1024 410 1584 33696 1.44179 1.67126 70.2695 52.4708 125.928 126.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 830 3.2e-05 2048 330 1632 331776 179.352 55.9598 2019.05 1672.78 3927.37 3927.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1200 0.001024 1024 500 864 12960 0.800768 0.749216 20.1897 51.201 73.0112 73.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 580 0.001024 512 215 624 6144 1.0472 0.38272 3.36678 25.4924 30.4186 30.5316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1320 0.000512 2048 580 1248 26688 2.88819 3.47565 118.55 104.797 229.783 229.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 740 3.2e-05 1024 315 432 239616 117.072 26.7637 263.305 832.4 1239.78 1239.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1410 0.000128 4096 700 3744 100800 38.7261 28.3541 2122.39 837.691 3027.27 3027.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1470 0.000512 4096 50 144 38064 6.61504 26.9396 209.489 243.086 243.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1570 0.000512 1024 620 912 29184 2.33923 1.66541 49.8817 52.4844 106.473 106.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 570 0.000512 2048 152 1968 21504 4.93165 3.56762 94.2323 104.447 207.284 207.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1650 0.000512 1024 410 1584 33408 1.43565 1.66682 43.6963 52.2662 99.1366 99.2133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 48 830 3.2e-05 2048 330 1632 325632 179.759 55.7308 1247.64 1664.48 3147.84 3148.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1200 0.001024 1024 500 864 12864 0.800416 0.749568 12.2597 51.2619 65.1454 65.2249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 580 0.001024 512 215 624 6144 1.05206 0.388096 2.31184 25.5204 29.4009 29.5125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1320 0.000512 2048 580 1248 26496 2.88886 3.39344 74.3879 106.831 187.573 187.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 740 3.2e-05 1024 315 432 233472 116.582 26.4256 293.052 824.112 1260.42 1260.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1410 0.000128 4096 700 3744 100608 38.6638 28.3257 1334.39 836.797 2238.28 2238.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1470 0.000512 4096 50 144 38016 6.61242 17.4504 209.466 233.57 233.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1570 0.000512 1024 620 912 28800 2.3279 1.66291 30.8013 52.2828 87.1729 87.2665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 570 0.000512 2048 152 1968 21312 4.9321 3.54109 81.577 105.059 195.224 195.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1650 0.000512 1024 410 1584 33408 1.44035 1.66614 35.2786 52.966 91.422 91.5014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 830 3.2e-05 2048 330 1632 322560 179.77 55.4194 998.104 1672.3 2905.83 2906.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1200 0.001024 1024 500 864 12672 0.79872 0.759936 10.1814 51.4385 63.253 63.3324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 580 0.001024 512 215 624 4608 1.04608 0.36992 1.8737 25.158 28.5748 28.6906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1320 0.000512 2048 580 1248 26496 2.90163 3.41328 60.5161 109.553 176.455 176.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 740 3.2e-05 1024 315 432 221184 117.331 26.2599 275.28 823.785 1242.9 1243.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 1410 0.000128 4096 700 3744 100800 38.7201 28.3748 1194.67 846.216 2108.09 2108.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1470 0.000512 4096 50 144 37872 6.60144 13.9823 210.957 231.586 231.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1570 0.000512 1024 620 912 28800 2.32448 1.64659 24.9051 52.5877 81.5669 81.6638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 570 0.000512 2048 152 1968 20736 5.00355 3.53232 70.2605 103.678 182.588 182.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1650 0.000512 1024 410 1584 33408 1.43974 1.66848 30.2636 52.3997 85.8451 85.9197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 830 3.2e-05 2048 330 1632 319488 179.161 55.1705 864.058 1648.32 2746.94 2747.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1200 0.001024 1024 500 864 12672 0.797568 0.74752 8.6865 50.0792 60.3844 60.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 580 0.001024 512 215 624 4608 1.05251 0.372288 1.68205 25.0765 28.3095 28.4201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1320 0.000512 2048 580 1248 26496 2.88723 3.41219 51.0428 112.064 169.48 169.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 740 3.2e-05 1024 315 432 221184 119.086 26.4409 255.715 824.269 1225.76 1225.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1410 0.000128 4096 700 3744 100608 38.6979 28.3251 1304.53 837.347 2209.01 2209.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1470 0.000512 4096 50 144 37824 6.59341 11.9459 208.96 227.543 227.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1570 0.000512 1024 620 912 28416 2.32211 1.63923 21.479 51.8978 77.4372 77.5405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 570 0.000512 2048 152 1968 21728 4.97235 3.57606 134.306 104.919 247.886 247.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1650 0.000512 1024 410 1584 33712 1.44685 1.66845 65.2117 52.5047 120.903 120.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 830 3.2e-05 2048 330 1632 329728 180.743 56.0579 1860.7 1673.68 3771.4 3771.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1200 0.001024 1024 500 864 12880 0.79872 0.74752 18.7609 51.2022 71.5827 71.6601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 580 0.001024 512 215 624 6272 1.05018 0.385248 3.34659 25.5472 30.4596 30.5736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1320 0.000512 2048 580 1248 26656 2.90074 3.47642 109.908 104.873 221.234 221.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 740 3.2e-05 1024 315 432 243712 117.35 26.9189 247.736 837.109 1229.36 1229.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1410 0.000128 4096 700 3744 100800 38.816 28.383 1960.9 838.321 2866.52 2866.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1470 0.000512 4096 50 144 38080 6.62864 24.937 209.726 241.335 241.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1570 0.000512 1024 620 912 29120 2.34458 1.6688 45.9716 52.5159 102.604 102.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 570 0.000512 2048 152 1968 21056 4.92544 3.51475 90.7736 103.9 203.222 203.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1650 0.000512 1024 410 1584 33376 1.43539 1.6551 40.6296 52.2937 96.0866 96.1618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 830 3.2e-05 2048 330 1632 329728 180.396 56.1905 1173.84 1674.35 3084.99 3085.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1200 0.001024 1024 500 864 12768 0.796992 0.748832 11.7269 50.0802 63.4267 63.5023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 580 0.001024 512 215 624 5376 1.0487 0.375136 2.01475 25.2996 28.8673 28.9825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1320 0.000512 2048 580 1248 26432 2.89136 3.39011 69.1874 112.763 188.301 188.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 740 3.2e-05 1024 315 432 229376 117.953 26.5381 148.406 827.669 1120.8 1120.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1410 0.000128 4096 700 3744 100352 38.7523 28.357 1235.62 837.69 2140.52 2140.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1470 0.000512 4096 50 144 37968 6.61078 15.8572 209.489 232 232.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1570 0.000512 1024 620 912 28672 2.32154 1.64064 28.7204 52.0075 84.7893 84.8847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 570 0.000512 2048 152 1968 20832 4.92323 3.5007 77.5134 103.352 189.396 189.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1650 0.000512 1024 410 1584 33264 1.43974 1.64573 33.403 52.1755 88.7339 88.8076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 48 830 3.2e-05 2048 330 1632 322560 182.562 56.0374 943.834 1672.88 2855.53 2855.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1200 0.001024 1024 500 864 12432 0.79712 0.745088 9.52947 49.9784 61.1256 61.2035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 580 0.001024 512 215 624 5376 1.05085 0.37888 1.73373 25.3125 28.607 28.7169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1320 0.000512 2048 580 1248 26208 2.89757 3.38912 56.677 113.551 176.585 176.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 740 3.2e-05 1024 315 432 236544 118.654 26.9251 125.612 836.572 1108 1108.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1410 0.000128 4096 700 3744 100128 38.8967 28.4072 1015.05 837.313 1919.78 1919.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1470 0.000512 4096 50 144 37968 6.62461 13.0189 209.586 229.271 229.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1570 0.000512 1024 620 912 28224 2.32675 1.62931 23.22 51.7356 79.0111 79.1036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 570 0.000512 2048 152 1968 20608 5.13757 3.54771 69.8764 104.184 182.86 182.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1650 0.000512 1024 410 1584 33152 1.43565 1.6487 30.1554 52.1376 85.4519 85.5309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 830 3.2e-05 2048 330 1632 315392 181.204 55.2897 831.862 1655.1 2723.67 2723.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1200 0.001024 1024 500 864 12544 0.802528 0.756064 8.5241 51.2829 61.4372 61.5163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 580 0.001024 512 215 624 3584 1.04688 0.36368 1.53395 23.715 26.7831 26.8944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1320 0.000512 2048 580 1248 25984 2.87891 3.42227 50.74 115.012 172.124 172.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 740 3.2e-05 1024 315 432 200704 119.908 26.2243 215.982 808.426 1170.78 1170.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 1410 0.000128 4096 700 3744 100352 38.7413 28.33 1021.99 838.139 1927.3 1927.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1470 0.000512 4096 50 144 37856 6.62154 12.5268 209.458 228.649 228.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1570 0.000512 1024 620 912 28672 2.32874 1.65094 21.5491 52.1475 77.7751 77.8711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 570 0.000512 2048 152 1968 21504 4.94986 3.5799 129.277 104.768 242.683 242.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1650 0.000512 1024 410 1584 33664 1.4377 1.66854 62.2401 52.4302 117.848 117.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 830 3.2e-05 2048 330 1632 327680 180.6 55.9046 1784.57 1670.97 3692.26 3692.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1200 0.001024 1024 500 864 13056 0.805152 0.753664 17.9421 51.3226 70.8956 70.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 580 0.001024 512 215 624 6144 1.06394 0.388864 3.08416 25.6784 30.3429 30.4517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1320 0.000512 2048 580 1248 26624 2.89072 3.4151 105.88 104.725 216.983 217.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 740 3.2e-05 1024 315 432 237568 117.944 26.8206 231.92 836.301 1213.23 1213.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1410 0.000128 4096 700 3744 100864 38.6683 28.3432 1900.78 838.556 2806.45 2806.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1470 0.000512 4096 50 144 38016 6.61709 24.9608 209.424 241.045 241.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1570 0.000512 1024 620 912 28928 2.33882 1.66525 43.8435 52.4435 100.392 100.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 570 0.000512 2048 152 1968 21504 4.97382 3.59251 89.9913 104.894 203.56 203.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1650 0.000512 1024 410 1584 33536 1.44346 1.67114 40.1019 52.4887 95.7811 95.8546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 830 3.2e-05 2048 330 1632 327680 180.605 55.8988 1150.06 1670.34 3057.12 3057.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1200 0.001024 1024 500 864 12800 0.794624 0.7432 11.3152 49.9927 62.9172 62.9947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 580 0.001024 512 215 624 5120 1.03642 0.37376 1.71424 23.9827 27.2372 27.3515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1320 0.000512 2048 580 1248 26624 2.89786 3.42032 68.3298 110.813 185.533 185.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 740 3.2e-05 1024 315 432 229376 119.662 26.8257 144.555 835.275 1126.56 1126.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1410 0.000128 4096 700 3744 100352 38.6219 28.3253 1217.71 835.731 2120.5 2120.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1470 0.000512 4096 50 144 37888 6.59514 16.7259 208.98 232.345 232.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1570 0.000512 1024 620 912 28672 2.34803 1.67382 27.9394 52.5017 84.5644 84.6591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 570 0.000512 2048 152 1968 20736 4.93059 3.52534 77.1232 103.761 189.445 189.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1650 0.000512 1024 410 1584 33408 1.43805 1.66618 33.3498 52.4392 88.9637 89.0446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 830 3.2e-05 2048 330 1632 319488 179.158 55.1853 934.369 1649.67 2818.6 2818.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1200 0.001024 1024 500 864 12672 0.797696 0.745824 9.41709 50.1041 61.1375 61.2143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 580 0.001024 512 215 624 4608 1.04854 0.370272 1.52835 25.0852 28.1605 28.2684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1320 0.000512 2048 580 1248 26496 2.89555 3.41181 56.5981 115.253 178.229 178.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 740 3.2e-05 1024 315 432 221184 119.048 26.4376 117.539 824.999 1088.27 1088.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1410 0.000128 4096 700 3744 100608 38.7025 28.3485 1022.13 838.026 1927.31 1927.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1470 0.000512 4096 50 144 37824 6.5992 13.6676 209.124 229.433 229.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1570 0.000512 1024 620 912 28416 2.3239 1.64256 23.5811 51.9376 79.5829 79.6743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 570 0.000512 2048 152 1968 20480 5.06502 3.4687 69.5513 102.57 180.767 180.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1650 0.000512 1024 410 1584 32768 1.42746 1.64454 28.9125 52.0174 84.0743 84.1524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 16 48 830 3.2e-05 2048 330 1632 327680 180.609 56.0167 845.504 1672.02 2754.37 2754.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1200 0.001024 1024 500 864 12288 0.793824 0.738016 7.87677 49.8451 59.3298 59.4063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 580 0.001024 512 215 624 4096 1.06646 0.372736 1.51754 25.1311 28.2184 28.3279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1320 0.000512 2048 580 1248 26112 2.87539 3.37526 49.6702 117.238 173.234 173.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 740 3.2e-05 1024 315 432 229376 119.69 26.8501 107.359 836.198 1090.34 1090.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1410 0.000128 4096 700 3744 100352 38.6804 28.3185 902.497 837.12 1806.72 1806.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1470 0.000512 4096 50 144 37632 6.56234 12.4767 208.473 227.556 227.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1570 0.000512 1024 620 912 27648 2.30346 1.61648 20.3669 51.3404 75.7294 75.8239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 570 0.000512 2048 152 1968 21600 4.96723 3.57139 129.569 104.728 242.948 243.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1650 0.000512 1024 410 1584 33552 1.44118 1.6592 60.4449 52.416 116.034 116.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 830 3.2e-05 2048 330 1632 327168 180.733 56.0026 1747.69 1669.95 3654.61 3654.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1200 0.001024 1024 500 864 12960 0.80352 0.747776 17.9421 51.3198 70.8871 70.9661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 580 0.001024 512 215 624 5760 1.05184 0.379392 2.92198 25.3897 29.8667 29.9868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1320 0.000512 2048 580 1248 26640 2.9023 3.41197 104.646 104.687 215.717 215.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 740 3.2e-05 1024 315 432 230400 118.051 26.6056 218.259 829.08 1192.24 1192.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1410 0.000128 4096 700 3744 100800 38.8032 28.3873 1887.95 838.426 2793.67 2793.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1470 0.000512 4096 50 144 38016 6.61238 24.2114 209.522 240.387 240.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1570 0.000512 1024 620 912 29088 2.33898 1.66282 43.5057 52.4225 100.033 100.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 570 0.000512 2048 152 1968 21312 4.92336 3.54304 95.8651 104.153 208.593 208.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1650 0.000512 1024 410 1584 33408 1.43974 1.6655 42.5544 52.5043 98.2371 98.3129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 830 3.2e-05 2048 330 1632 322560 179.772 55.4166 1197.75 1657.77 3090.93 3091.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1200 0.001024 1024 500 864 12672 0.796704 0.757536 11.8256 51.2185 64.6706 64.7485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 580 0.001024 512 215 624 4608 1.04355 0.374656 1.80547 24.0037 27.3569 27.4678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1320 0.000512 2048 580 1248 26496 2.89734 3.41866 72.8207 113.897 193.107 193.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 740 3.2e-05 1024 315 432 221184 117.241 26.247 147.399 816.631 1107.76 1107.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1410 0.000128 4096 700 3744 100800 38.7139 28.3831 1302.65 838.808 2208.66 2208.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1470 0.000512 4096 50 144 37872 6.59866 17.027 209.131 232.798 232.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1570 0.000512 1024 620 912 28800 2.32154 1.64454 29.9411 52.1316 86.1368 86.2296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 570 0.000512 2048 152 1968 20736 4.89933 3.47136 83.2109 102.793 194.487 194.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1650 0.000512 1024 410 1584 32832 1.43565 1.64454 35.5538 52.0251 90.7282 90.8045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 830 3.2e-05 2048 330 1632 317952 183.098 56.0087 1001.27 1670.33 2910.93 2911.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1200 0.001024 1024 500 864 12528 0.792576 0.739648 10.0762 49.8781 61.559 61.6366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 580 0.001024 512 215 624 5184 1.07075 0.380928 1.82605 25.4844 28.891 28.9998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1320 0.000512 2048 580 1248 25920 2.88061 3.36778 60.5017 112.915 179.735 179.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 740 3.2e-05 1024 315 432 221184 117.386 26.312 125.547 816.714 1086.2 1086.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1410 0.000128 4096 700 3744 100224 38.8057 28.3999 1098.05 836.105 2001.47 2001.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1470 0.000512 4096 50 144 37800 6.59802 14.4297 209.123 230.193 230.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1570 0.000512 1024 620 912 27648 2.32118 1.61178 24.8583 51.4556 80.3447 80.4352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 570 0.000512 2048 152 1968 20736 4.88758 3.4961 80.1095 103.002 191.604 191.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1650 0.000512 1024 410 1584 32832 1.43363 1.66269 35.6743 52.3188 91.1631 91.2415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 830 3.2e-05 2048 330 1632 313344 178.318 54.6837 987.559 1633.58 2854.36 2854.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1200 0.001024 1024 500 864 12096 0.797984 0.745472 9.79811 49.9692 61.3831 61.4612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 580 0.001024 512 215 624 4608 1.0568 0.372512 1.85158 25.1516 28.5587 28.6697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1320 0.000512 2048 580 1248 25920 2.89168 3.39354 61.242 109.346 176.942 177.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 740 3.2e-05 1024 315 432 184320 119.331 25.8043 105.25 792.169 1042.8 1042.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1410 0.000128 4096 700 3744 100224 38.5928 28.3218 1100.54 836.956 2004.51 2004.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1470 0.000512 4096 50 144 37728 6.59456 14.5061 209.147 230.29 230.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1570 0.000512 1024 620 912 27648 2.32294 1.62211 24.7685 51.5551 80.3703 80.4639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 570 0.000512 2048 152 1968 21440 4.92758 3.5511 127.447 104.235 240.272 240.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1650 0.000512 1024 410 1584 33600 1.43974 1.66298 60.3804 52.3784 115.934 116.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 830 3.2e-05 2048 330 1632 332800 179.617 56.1224 1762.17 1675.45 3673.58 3673.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1200 0.001024 1024 500 864 12960 0.796672 0.743488 17.4628 51.1972 70.2708 70.3479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 580 0.001024 512 215 624 5760 1.06144 0.381504 2.86483 25.5086 29.9473 30.0616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1320 0.000512 2048 580 1248 26560 2.89338 3.40061 103.426 104.618 214.411 214.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 740 3.2e-05 1024 315 432 245760 116.962 26.9204 230.807 838.739 1213.68 1213.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1410 0.000128 4096 700 3744 100800 38.7312 28.3787 1876.17 838.11 2781.5 2781.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1470 0.000512 4096 50 144 38000 6.61779 23.7724 209.301 239.736 239.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1570 0.000512 1024 620 912 28800 2.32512 1.64784 42.5563 52.174 98.8062 98.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 570 0.000512 2048 152 1968 21120 4.89747 3.52176 94.7603 103.662 206.951 207.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1650 0.000512 1024 410 1584 33280 1.4336 1.66118 42.9899 52.3036 98.4601 98.5362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 830 3.2e-05 2048 330 1632 327680 181.092 56.2826 1239.77 1676.93 3154.29 3154.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1200 0.001024 1024 500 864 12800 0.794208 0.738624 12.08 50.0551 63.7379 63.8154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 580 0.001024 512 215 624 5120 1.07917 0.385024 1.99629 25.5776 29.1668 29.2849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1320 0.000512 2048 580 1248 26240 2.89178 3.40592 72.9618 113.03 192.361 192.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 740 3.2e-05 1024 315 432 225280 118.088 26.4358 152.634 824.796 1122.2 1122.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1410 0.000128 4096 700 3744 99840 38.582 28.3093 1314.73 835.7 2217.42 2217.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1470 0.000512 4096 50 144 37920 6.616 17.6082 209.445 233.71 233.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1570 0.000512 1024 620 912 28160 2.32061 1.64397 30.0092 51.8907 85.9658 86.0604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 570 0.000512 2048 152 1968 21120 4.9151 3.51642 83.4401 103.802 195.783 195.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1650 0.000512 1024 410 1584 33120 1.42781 1.64531 35.9706 51.9472 91.0634 91.1373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 830 3.2e-05 2048 330 1632 322560 178.168 55.1461 1010.83 1648.4 2892.75 2892.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1200 0.001024 1024 500 864 12480 0.79872 0.746912 9.53533 51.1944 62.3487 62.4248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 580 0.001024 512 215 624 5760 1.07078 0.387072 1.98698 25.6144 29.1817 29.2925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1320 0.000512 2048 580 1248 25920 2.87722 3.37334 60.6027 111.067 177.994 178.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 740 3.2e-05 1024 315 432 215040 120.318 26.4718 121.348 824.387 1092.76 1092.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1410 0.000128 4096 700 3744 99840 38.7128 28.3587 1087.63 835.522 1990.32 1990.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1470 0.000512 4096 50 144 37680 6.55974 13.905 208.439 228.945 229.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1570 0.000512 1024 620 912 27840 2.33296 1.6433 24.9014 51.9601 80.9373 81.0291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 570 0.000512 2048 152 1968 20480 4.95747 3.54704 77.2684 103.992 189.873 189.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1650 0.000512 1024 410 1584 32640 1.42746 1.64864 32.862 52.0394 88.048 88.1229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 830 3.2e-05 2048 330 1632 307200 182.678 55.2407 898.397 1648.22 2784.75 2784.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1200 0.001024 1024 500 864 12800 0.800864 0.749056 9.32669 51.3082 62.2574 62.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 580 0.001024 512 215 624 2560 1.07754 0.362496 1.41344 23.7631 26.7465 26.8579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1320 0.000512 2048 580 1248 25600 2.86925 3.432 55.7101 114.402 176.485 176.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 740 3.2e-05 1024 315 432 204800 122.273 26.4479 108.358 824.214 1081.53 1081.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1410 0.000128 4096 700 3744 98560 38.7464 28.279 998.061 832.328 1897.52 1897.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1470 0.000512 4096 50 144 37760 6.62189 14.839 209.252 230.756 230.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1570 0.000512 1024 620 912 28160 2.33386 1.65002 23.611 52.0561 79.7521 79.8438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 570 0.000512 2048 152 2000 21632 4.94566 3.57792 116.116 104.617 229.367 229.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1650 0.000512 1024 410 1600 33664 1.43971 1.67117 53.8126 52.441 109.435 109.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 830 3.2e-05 2048 330 1650 323584 182.528 56.0578 1694.17 1675.3 3608.27 3608.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1200 0.001024 1024 500 850 13056 0.795232 0.745728 15.1548 51.2642 68.036 68.1077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 580 0.001024 512 215 650 6912 1.04589 0.38704 2.98339 25.6485 30.193 30.3014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1320 0.000512 2048 580 1250 26688 2.89264 3.39827 92.8945 108.45 207.709 207.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 740 3.2e-05 1024 315 450 241664 117.331 26.8157 284.941 835.145 1264.48 1264.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1410 0.000128 4096 700 3750 102016 38.5469 28.3345 1847.14 838.394 2752.51 2752.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1470 0.000512 4096 50 150 38048 6.61488 22.3167 209.504 238.479 238.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1570 0.000512 1024 620 900 29440 2.3256 1.66125 37.3689 52.3665 93.8223 93.9137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 570 0.000512 2048 152 2000 21504 4.95296 3.57578 81.8131 104.684 195.134 195.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1650 0.000512 1024 410 1600 33536 1.43974 1.6697 34.8458 52.384 90.4118 90.4873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 830 3.2e-05 2048 330 1650 319488 183.129 55.9002 1221.92 1669.5 3130.67 3130.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1200 0.001024 1024 500 850 13056 0.803296 0.750368 9.76646 51.2985 62.6938 62.7675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 580 0.001024 512 215 650 6656 1.05427 0.390144 2.00845 25.6642 29.2445 29.3642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1320 0.000512 2048 580 1250 26624 2.89792 3.39338 127.111 115.251 248.725 248.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 740 3.2e-05 1024 315 450 237568 118.248 26.8165 247.392 835.469 1228.17 1228.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1410 0.000128 4096 700 3750 101888 38.6169 28.3423 1314.55 837.81 2219.43 2219.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1470 0.000512 4096 50 150 38016 6.61862 14.6097 209.445 230.719 230.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1570 0.000512 1024 620 900 29440 2.32739 1.66912 24.2251 52.4052 80.73 80.8325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 570 0.000512 2048 152 2000 21504 4.93898 3.56563 70.1762 104.542 183.332 183.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1650 0.000512 1024 410 1600 33408 1.43542 1.66304 28.652 52.3174 84.1395 84.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 830 3.2e-05 2048 330 1650 319488 182.164 55.6171 1079.17 1666.14 2983.32 2983.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1200 0.001024 1024 500 850 12864 0.800768 0.749632 8.02016 51.2843 60.9301 61.0079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 580 0.001024 512 215 650 6144 1.05446 0.382976 1.77654 25.5264 28.8677 28.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1320 0.000512 2048 580 1250 26496 2.89722 3.40854 123.734 113.573 243.682 243.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 740 3.2e-05 1024 315 450 233472 116.811 26.4237 233.376 824.989 1201.85 1202.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1410 0.000128 4096 700 3750 101760 38.5245 28.3505 1140.02 837.606 2044.61 2044.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1470 0.000512 4096 50 150 37920 6.6073 38.9402 210.915 256.507 256.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1570 0.000512 1024 620 900 29184 2.3263 1.66323 19.8419 52.3328 76.265 76.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 570 0.000512 2048 152 2000 21600 4.96048 3.56883 108.617 104.656 221.914 222.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1650 0.000512 1024 410 1600 33600 1.44384 1.66563 50.3895 52.4778 106.049 106.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 830 3.2e-05 2048 330 1650 322560 182.954 56.2654 1430.05 1676.92 3346.41 3346.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1200 0.001024 1024 500 850 13040 0.800512 0.745888 14.14 51.2777 67.0377 67.1168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 580 0.001024 512 215 650 6400 1.04403 0.386176 2.57462 25.4922 29.6214 29.7356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1320 0.000512 2048 580 1250 26720 2.89997 3.41741 86.2807 109.395 202.07 202.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 740 3.2e-05 1024 315 450 240640 118.391 26.942 262.735 838.684 1247.01 1247.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 1410 0.000128 4096 700 3750 101920 38.7037 28.3861 1600.49 839.877 2507.57 2507.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1470 0.000512 4096 50 150 38040 6.6191 20.4043 209.69 236.761 236.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1570 0.000512 1024 620 900 29280 2.32736 1.66502 34.7671 52.3836 91.2414 91.3374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 570 0.000512 2048 152 2000 21440 4.93715 3.54822 77.8782 104.208 190.681 190.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1650 0.000512 1024 410 1600 33440 1.43565 1.6632 32.6146 52.3684 88.154 88.2298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 830 3.2e-05 2048 330 1650 322560 182.698 56.04 919.9 1675.05 2833.9 2834.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1200 0.001024 1024 500 850 12960 0.798432 0.744832 9.11408 51.1897 61.9204 61.9958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 580 0.001024 512 215 650 6400 1.04422 0.382976 1.90608 25.5011 28.9659 29.0755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1320 0.000512 2048 580 1250 26560 2.88563 3.4105 55.495 115.317 177.183 177.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 740 3.2e-05 1024 315 450 235520 119.363 26.919 224.309 837.647 1208.48 1208.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1410 0.000128 4096 700 3750 101760 38.6809 28.3808 1210.82 837.901 2115.88 2116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1470 0.000512 4096 50 150 38000 6.61709 13.2666 209.449 229.376 229.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1570 0.000512 1024 620 900 29120 2.32125 1.65069 22.6279 52.167 78.8649 78.9673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 570 0.000512 2048 152 2000 21600 4.97693 3.56794 67.4777 104.763 180.897 180.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1650 0.000512 1024 410 1600 33360 1.44045 1.66502 27.2876 52.4283 82.895 82.9746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 830 3.2e-05 2048 330 1650 314880 184.205 56.0084 944.633 1668.59 2853.66 2853.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1200 0.001024 1024 500 850 12720 0.79552 0.742112 7.71034 49.9852 59.3055 59.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 580 0.001024 512 215 650 5760 1.0616 0.384896 1.59392 25.5329 28.7034 28.8136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1320 0.000512 2048 580 1250 26640 2.89834 3.41606 46.5972 112.92 165.903 165.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 740 3.2e-05 1024 315 450 230400 117.601 26.4933 214.189 824.111 1182.64 1182.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1410 0.000128 4096 700 3750 101760 38.7596 28.3812 1063.76 837.408 1968.41 1968.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1470 0.000512 4096 50 150 37920 6.60838 11.1567 209.274 227.081 227.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1570 0.000512 1024 620 900 29280 2.34077 1.66115 19.0405 52.4406 75.585 75.6795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 570 0.000512 2048 152 2000 21120 5.09302 3.52461 60.4504 103.608 172.791 172.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1650 0.000512 1024 410 1600 33280 1.43654 1.6608 23.5702 52.279 79.0173 79.0958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 830 3.2e-05 2048 330 1650 317440 183.918 56.0418 910.658 1675.84 2826.69 2826.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1200 0.001024 1024 500 850 12800 0.796192 0.742144 6.55939 50.0436 58.2127 58.2886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 580 0.001024 512 215 650 6400 1.04989 0.383136 1.58147 25.5607 28.7001 28.8102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1320 0.000512 2048 580 1250 26240 2.90368 3.3903 108.969 116.373 231.713 231.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 740 3.2e-05 1024 315 450 225280 118.569 26.5519 198.032 824.401 1167.81 1168.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1410 0.000128 4096 700 3750 101120 38.5113 28.3075 953.765 835.857 1856.56 1856.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1470 0.000512 4096 50 150 37920 6.61789 10.0954 209.521 226.278 226.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1570 0.000512 1024 620 900 28800 2.30989 1.64454 16.2004 51.8598 72.1166 72.2125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 570 0.000512 2048 152 2000 21696 4.95632 3.57798 141.174 104.851 254.675 254.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1650 0.000512 1024 410 1600 33600 1.44355 1.66861 69.7902 52.4741 125.452 125.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 830 3.2e-05 2048 330 1650 322560 182.321 56.0763 1947.93 1672.99 3859.55 3859.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1200 0.001024 1024 500 850 12960 0.799328 0.74752 19.5404 51.1984 72.3588 72.4364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 580 0.001024 512 215 650 6528 1.03712 0.385024 3.40758 25.482 30.4427 30.5518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1320 0.000512 2048 580 1250 26688 2.89971 3.40992 116.332 104.804 227.52 227.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 740 3.2e-05 1024 315 450 239616 117.048 26.7612 259.782 832.994 1236.84 1237.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1410 0.000128 4096 700 3750 101952 38.579 28.3668 2110.33 837.722 3015.11 3015.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1470 0.000512 4096 50 150 38016 6.61219 27.6108 209.442 243.707 243.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1570 0.000512 1024 620 900 29376 2.33344 1.66688 48.0784 52.4825 104.663 104.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 570 0.000512 2048 152 2000 21504 4.93827 3.56957 94.1181 104.522 207.258 207.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1650 0.000512 1024 410 1600 33408 1.43485 1.66304 43.2193 52.3077 98.6946 98.7706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 50 830 3.2e-05 2048 330 1650 319488 181.774 55.7072 1203.41 1665.7 3106.81 3106.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1200 0.001024 1024 500 850 12864 0.800768 0.751008 11.9543 51.2799 64.8562 64.9339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 580 0.001024 512 215 650 6144 1.05158 0.387264 2.21942 25.5296 29.3151 29.4244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1320 0.000512 2048 580 1250 26496 2.88749 3.40378 72.6556 107.988 187.005 187.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 740 3.2e-05 1024 315 450 233472 116.604 26.4521 290.157 824.716 1258.17 1258.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1410 0.000128 4096 700 3750 101760 38.4873 28.332 1312.75 837.412 2217.08 2217.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1470 0.000512 4096 50 150 37920 6.61376 17.7237 209.306 233.686 233.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1570 0.000512 1024 620 900 29184 2.3231 1.66624 29.8101 52.318 86.2163 86.3109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 570 0.000512 2048 152 2000 21312 4.92544 3.53987 81.1136 104.138 193.825 193.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1650 0.000512 1024 410 1600 33408 1.43898 1.66502 35.2905 52.5012 90.9667 91.0452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 830 3.2e-05 2048 330 1650 313344 182.325 55.5861 961.854 1657.52 2857.51 2857.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1200 0.001024 1024 500 850 12672 0.79872 0.760288 9.63856 51.2114 62.4831 62.5603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 580 0.001024 512 215 650 5760 1.01904 0.37024 1.99274 23.9998 27.5095 27.6211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1320 0.000512 2048 580 1250 26496 2.90352 3.40992 59.1414 114.993 180.52 180.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 740 3.2e-05 1024 315 450 221184 117.338 26.2554 273.868 816.566 1234.27 1234.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 1410 0.000128 4096 700 3750 101952 38.6159 28.3788 1183.61 839.397 2090.11 2090.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1470 0.000512 4096 50 150 37872 6.61155 14.4281 209.298 230.381 230.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1570 0.000512 1024 620 900 28800 2.32653 1.64454 23.954 52.1242 80.1497 80.2436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 570 0.000512 2048 152 2000 20736 4.92848 3.5272 69.9029 103.673 182.14 182.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1650 0.000512 1024 410 1600 33408 1.44026 1.66874 30.2312 52.3993 85.8096 85.8891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 830 3.2e-05 2048 330 1650 307200 182.674 55.1612 803.446 1648.23 2689.73 2689.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1200 0.001024 1024 500 850 12672 0.79776 0.746368 8.53389 50.0796 60.2272 60.3051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 580 0.001024 512 215 650 4608 1.0505 0.370944 1.57056 25.0673 28.188 28.3024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1320 0.000512 2048 580 1250 26496 2.8912 3.4143 50.5839 110.899 167.859 167.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 740 3.2e-05 1024 315 450 221184 119.126 26.4411 252.884 824.246 1222.93 1223.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1410 0.000128 4096 700 3750 101376 38.5883 28.3415 1274.15 837.308 2178.49 2178.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1470 0.000512 4096 50 150 37824 6.61782 12.3146 209.151 228.127 228.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1570 0.000512 1024 620 900 28416 2.32483 1.64218 20.4342 51.8958 76.3975 76.4973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 570 0.000512 2048 152 2000 21504 4.97725 3.57885 132.052 104.855 245.574 245.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1650 0.000512 1024 410 1600 33600 1.44576 1.668 64.0911 52.4723 119.748 119.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 830 3.2e-05 2048 330 1650 322560 182.734 56.1148 1797.5 1672.66 3709.23 3709.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1200 0.001024 1024 500 850 12880 0.79792 0.755936 18.3253 51.1836 71.1375 71.2114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 580 0.001024 512 215 650 6720 1.04013 0.38544 3.40656 25.5313 30.4905 30.6013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1320 0.000512 2048 580 1250 26656 2.91306 3.42016 107.229 104.812 218.444 218.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 740 3.2e-05 1024 315 450 236544 118.684 26.9312 236.919 836.614 1219.38 1219.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1410 0.000128 4096 700 3750 101920 38.7097 28.3915 1938.76 837.862 2843.83 2843.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1470 0.000512 4096 50 150 38024 6.62118 25.43 209.496 241.589 241.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1570 0.000512 1024 620 900 29344 2.34032 1.66547 44.4867 52.4891 101.075 101.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 570 0.000512 2048 152 2000 21056 4.9209 3.52454 89.9038 103.801 202.263 202.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1650 0.000512 1024 410 1600 33376 1.43155 1.65613 40.5055 52.2463 95.9114 95.9878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 830 3.2e-05 2048 330 1650 322560 182.35 56.0968 1137.09 1672.76 3048.51 3048.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1200 0.001024 1024 500 850 12768 0.796832 0.74752 11.3975 50.0591 63.0731 63.1534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 580 0.001024 512 215 650 6272 1.02627 0.382976 2.1984 25.2769 29.0133 29.1266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1320 0.000512 2048 580 1250 26432 2.89453 3.40342 68.0244 111.656 186.051 186.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 740 3.2e-05 1024 315 450 229376 117.937 26.548 146.617 826.885 1118.23 1118.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1410 0.000128 4096 700 3750 101696 38.5679 28.3531 1227.04 836.898 2130.96 2131.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1470 0.000512 4096 50 150 37968 6.61542 16.1716 209.49 232.322 232.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1570 0.000512 1024 620 900 28672 2.31715 1.64448 27.5246 51.9598 83.5458 83.6385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 570 0.000512 2048 152 2000 20832 4.92547 3.50752 76.1395 103.349 188.032 188.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1650 0.000512 1024 410 1600 33264 1.43715 1.64659 33.1314 52.1689 88.4539 88.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 50 830 3.2e-05 2048 330 1650 322560 182.587 56.066 933.992 1672.85 2845.72 2845.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1200 0.001024 1024 500 850 12432 0.800768 0.742528 9.35302 49.9802 60.9479 61.0267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 580 0.001024 512 215 650 5376 1.05517 0.37712 1.7568 25.3096 28.6284 28.7435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1320 0.000512 2048 580 1250 26208 2.88851 3.39034 55.7874 110.428 172.565 172.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 740 3.2e-05 1024 315 450 236544 118.687 26.9232 123.976 836.585 1106.42 1106.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1410 0.000128 4096 700 3750 101472 38.7444 28.3894 1005.78 837.158 1910.17 1910.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1470 0.000512 4096 50 150 37800 6.60122 13.3257 208.886 228.857 228.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1570 0.000512 1024 620 900 28224 2.32208 1.63126 22.3177 51.7344 78.1034 78.2011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 570 0.000512 2048 152 2000 20608 5.13907 3.54346 68.8548 104.195 181.851 181.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1650 0.000512 1024 410 1600 33152 1.4335 1.65046 29.8839 52.1424 85.1819 85.2575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 830 3.2e-05 2048 330 1650 315392 181.234 55.2606 822.375 1655.25 2714.34 2714.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1200 0.001024 1024 500 850 12544 0.80064 0.756768 8.22026 51.2843 61.1341 61.2106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 580 0.001024 512 215 650 5376 1.00365 0.361088 1.67152 23.7116 26.8795 26.9907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1320 0.000512 2048 580 1250 25984 2.87744 3.41978 49.5064 112.966 168.843 168.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 740 3.2e-05 1024 315 450 200704 119.959 26.2243 216.112 808.504 1171.05 1171.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1410 0.000128 4096 700 3750 101248 38.6008 28.332 905.333 838.215 1810.59 1810.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1470 0.000512 4096 50 150 37856 6.62016 12.7508 211.357 230.77 230.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1570 0.000512 1024 620 900 28672 2.3255 1.64714 20.4065 52.1528 76.6326 76.7292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 570 0.000512 2048 152 2000 21504 4.95616 3.57926 130.039 104.702 243.386 243.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1650 0.000512 1024 410 1600 33536 1.43776 1.6697 62.8081 52.4026 118.393 118.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 830 3.2e-05 2048 330 1650 319488 182.684 55.8942 1753.01 1669.87 3661.68 3661.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1200 0.001024 1024 500 850 13056 0.804448 0.75248 17.6261 51.3049 70.5592 70.6373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 580 0.001024 512 215 650 6656 1.05251 0.387584 3.17133 25.6661 30.4073 30.5206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1320 0.000512 2048 580 1250 26624 2.88989 3.39251 105.708 104.657 216.721 216.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 740 3.2e-05 1024 315 450 237568 117.998 26.8249 231.745 836.005 1212.82 1213.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1410 0.000128 4096 700 3750 101888 38.5823 28.3381 1912.9 837.995 2817.92 2818.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1470 0.000512 4096 50 150 38016 6.61994 26.0243 209.496 242.187 242.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1570 0.000512 1024 620 900 29440 2.32714 1.67446 43.5069 52.4269 100.036 100.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 570 0.000512 2048 152 2000 21504 4.96598 3.59376 90.3229 104.966 203.962 204.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1650 0.000512 1024 410 1600 33536 1.44179 1.66851 40.8353 52.5264 96.5462 96.6246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 830 3.2e-05 2048 330 1650 319488 182.602 56.0087 1134.26 1671.54 3044.63 3044.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1200 0.001024 1024 500 850 12800 0.797984 0.746464 11.1352 50.0144 62.7682 62.8496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 580 0.001024 512 215 650 5120 1.03219 0.367328 1.7897 23.9839 27.3028 27.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1320 0.000512 2048 580 1250 26624 2.90051 3.41907 68.8071 114.086 189.286 189.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 740 3.2e-05 1024 315 450 229376 119.629 26.921 145.956 835.854 1128.6 1128.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1410 0.000128 4096 700 3750 101376 38.5075 28.3116 1236.11 836.315 2139.36 2139.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1470 0.000512 4096 50 150 37888 6.61446 17.5242 209.332 233.516 233.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1570 0.000512 1024 620 900 29184 2.34086 1.67322 28.2592 52.5426 84.9177 85.0197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 570 0.000512 2048 152 2000 20736 4.92419 3.52624 79.2151 103.671 191.451 191.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1650 0.000512 1024 410 1600 33408 1.43974 1.66938 34.2774 52.3944 89.8575 89.9359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 830 3.2e-05 2048 330 1650 307200 182.66 55.0683 920.627 1648.23 2806.81 2806.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1200 0.001024 1024 500 850 12672 0.800128 0.749728 9.58515 50.0802 61.2899 61.3685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 580 0.001024 512 215 650 4608 1.05075 0.369632 1.62106 25.0697 28.2411 28.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1320 0.000512 2048 580 1250 26496 2.89382 3.4161 57.674 114.172 178.228 178.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 740 3.2e-05 1024 315 450 221184 119.084 26.4352 119.728 824.296 1089.78 1089.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1410 0.000128 4096 700 3750 101376 38.602 28.3355 1043.84 837.314 1948.2 1948.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1470 0.000512 4096 50 150 37824 6.60893 14.4207 209.914 230.987 231.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1570 0.000512 1024 620 900 28416 2.32224 1.6425 23.1556 51.8957 79.1145 79.2121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 570 0.000512 2048 152 2000 20480 4.88426 3.4695 71.8267 102.473 182.767 182.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1650 0.000512 1024 410 1600 32768 1.42726 1.64739 29.6446 51.968 84.7606 84.8384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 16 50 830 3.2e-05 2048 330 1650 311296 184.677 55.8542 825.24 1670.44 2736.43 2736.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1200 0.001024 1024 500 850 12288 0.792256 0.735872 7.91142 49.8234 59.3357 59.4145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 580 0.001024 512 215 650 4096 1.07264 0.374784 1.61283 25.1147 28.301 28.4122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1320 0.000512 2048 580 1250 26112 2.87555 3.37331 50.138 111.899 168.357 168.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 740 3.2e-05 1024 315 450 229376 119.662 26.8268 109.853 835.397 1091.99 1092.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1410 0.000128 4096 700 3750 101376 38.5667 28.3342 926.614 836.318 1829.94 1830.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1470 0.000512 4096 50 150 37632 6.56998 13.226 208.554 228.392 228.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1570 0.000512 1024 620 900 27648 2.31187 1.61389 19.7267 51.2963 75.048 75.1428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 570 0.000512 2048 152 2000 21600 4.96416 3.56867 136.451 104.615 249.708 249.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1650 0.000512 1024 410 1600 33552 1.44499 1.66275 64.6903 52.3506 120.219 120.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 830 3.2e-05 2048 330 1650 317952 183.08 56.0845 1789.19 1668.12 3696.71 3696.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1200 0.001024 1024 500 850 12960 0.804864 0.747744 18.1788 51.2869 71.0931 71.1697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 580 0.001024 512 215 650 6336 1.03898 0.379232 3.21734 25.3698 30.1369 30.2431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1320 0.000512 2048 580 1250 26640 2.88256 3.46749 108.782 104.567 219.775 219.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 740 3.2e-05 1024 315 450 230400 118.032 26.6015 230.353 830.918 1206.15 1206.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1410 0.000128 4096 700 3750 101952 38.6691 28.3809 1980.77 837.498 2885.43 2885.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1470 0.000512 4096 50 150 38016 6.6239 26.4135 209.492 242.574 242.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1570 0.000512 1024 620 900 29376 2.33677 1.6633 44.5696 52.3672 101.039 101.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 570 0.000512 2048 152 2000 21312 4.92861 3.53894 101.208 104.063 213.847 213.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1650 0.000512 1024 410 1600 33408 1.44109 1.67059 45.6981 52.4669 101.347 101.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 830 3.2e-05 2048 330 1650 313344 182.221 55.5212 1254.07 1656.41 3148.44 3148.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1200 0.001024 1024 500 850 12672 0.796672 0.756864 12.3658 51.1991 65.1926 65.2715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 580 0.001024 512 215 650 5760 1.01718 0.375328 2.1863 23.9912 27.6991 27.8076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1320 0.000512 2048 580 1250 26496 2.89776 3.41606 77.1368 111.714 195.236 195.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 740 3.2e-05 1024 315 450 221184 117.261 26.3212 157.82 815.935 1117.59 1117.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1410 0.000128 4096 700 3750 101952 38.5942 28.3894 1407.36 838.099 2312.55 2312.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1470 0.000512 4096 50 150 37872 6.61206 18.9072 211.358 236.92 236.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1570 0.000512 1024 620 900 28800 2.32563 1.64659 31.1271 52.0986 87.2942 87.3902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 570 0.000512 2048 152 2000 20736 4.90266 3.46797 86.5862 102.809 197.877 197.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1650 0.000512 1024 410 1600 32832 1.43286 1.6425 37.3094 52.0294 92.4832 92.5581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 830 3.2e-05 2048 330 1650 317952 183.151 56.0783 1048.46 1670.53 2958.44 2958.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1200 0.001024 1024 500 850 12528 0.793792 0.738048 10.3672 49.8794 61.8516 61.9296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 580 0.001024 512 215 650 5184 1.07162 0.382816 1.90083 25.4798 28.9633 29.0775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1320 0.000512 2048 580 1250 25920 2.88154 3.37597 62.9635 115.067 184.359 184.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 740 3.2e-05 1024 315 450 221184 117.35 26.2758 130.765 816.839 1091.47 1091.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1410 0.000128 4096 700 3750 101088 38.6808 28.3884 1149.6 836.987 2053.75 2053.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1470 0.000512 4096 50 150 37800 6.61398 15.5336 209.359 231.547 231.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1570 0.000512 1024 620 900 28512 2.31008 1.60928 25.5028 51.4602 80.9776 81.0721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 570 0.000512 2048 152 2000 20736 4.89187 3.48906 81.8605 102.986 193.338 193.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1650 0.000512 1024 410 1600 32832 1.4361 1.66499 35.9035 52.3121 91.3873 91.4637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 830 3.2e-05 2048 330 1650 294912 183.482 54.6606 925.468 1633.44 2797.27 2797.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1200 0.001024 1024 500 850 12096 0.795232 0.744544 9.79293 49.9731 61.3785 61.4567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 580 0.001024 512 215 650 4608 1.0553 0.37216 1.95341 25.149 28.6602 28.7703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1320 0.000512 2048 580 1250 25920 2.88768 3.40774 60.2269 110.426 177.021 177.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 740 3.2e-05 1024 315 450 184320 119.359 25.9059 104.466 792.101 1042.07 1042.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1410 0.000128 4096 700 3750 101376 38.476 28.3217 1092.18 837.049 1996.13 1996.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1470 0.000512 4096 50 150 37728 6.61059 14.8188 209.331 230.803 230.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1570 0.000512 1024 620 900 27648 2.31782 1.62234 24.0019 51.5524 79.5922 79.6859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 570 0.000512 2048 152 2000 20160 4.8599 3.41469 77.1718 102.546 188.104 188.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1650 0.000512 1024 410 1600 32400 1.43155 1.63021 32.5224 52.2975 87.9537 88.0303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 18 50 830 3.2e-05 2048 330 1650 299520 188.159 55.9657 860.471 1685.69 2790.5 2790.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1200 0.001024 1024 500 850 12240 0.78912 0.731136 9.51501 49.9079 61.0167 61.0941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 580 0.001024 512 215 650 2880 1.03568 0.352256 1.59325 23.4799 26.5894 26.6997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1320 0.000512 2048 580 1250 25920 2.88342 3.39149 55.3127 113.408 175.065 175.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 740 3.2e-05 1024 315 450 184320 122.512 26.2534 96.5358 812.299 1057.84 1058.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1410 0.000128 4096 700 3750 100800 38.7809 28.3965 992.244 844.372 1903.9 1904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1470 0.000512 4096 50 150 37440 6.55133 14.1591 210.043 230.796 230.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1570 0.000512 1024 620 900 27360 2.28989 1.58867 22.6979 51.3311 78.0081 78.1025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 570 0.000512 2048 152 2000 21440 4.93165 3.54874 130.784 104.308 243.684 243.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1650 0.000512 1024 410 1600 33440 1.43715 1.66298 61.9267 52.4112 117.51 117.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 830 3.2e-05 2048 330 1650 322560 182.699 56.2757 1764.33 1676.65 3680.18 3680.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1200 0.001024 1024 500 850 12960 0.795072 0.743424 17.5089 51.218 70.3384 70.4141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 580 0.001024 512 215 650 6400 1.04467 0.384576 3.24016 25.5101 30.3087 30.4187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1320 0.000512 2048 580 1250 26560 2.88986 3.4112 105.891 104.693 216.957 217.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 740 3.2e-05 1024 315 450 235520 118.948 26.9203 228.26 838.524 1212.89 1213.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1410 0.000128 4096 700 3750 101760 38.6304 28.3769 1916.34 838.71 2822.17 2822.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1470 0.000512 4096 50 150 38000 6.61478 25.1226 209.644 241.425 241.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1570 0.000512 1024 620 900 29120 2.31786 1.64947 43.3608 52.2139 99.6441 99.7394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 570 0.000512 2048 152 2000 21120 4.90595 3.52256 96.1804 103.585 208.307 208.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1650 0.000512 1024 410 1600 33280 1.43565 1.66378 43.1753 52.2627 98.6108 98.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 830 3.2e-05 2048 330 1650 317440 183.207 55.9868 1194.31 1675.62 3109.35 3109.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1200 0.001024 1024 500 850 12800 0.793536 0.737504 11.606 50.039 63.2498 63.3262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 580 0.001024 512 215 650 6400 1.04714 0.391168 2.28307 25.5604 29.408 29.5152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1320 0.000512 2048 580 1250 26240 2.88221 3.38566 72.3659 110.881 189.588 189.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 740 3.2e-05 1024 315 450 225280 118.077 26.434 151.4 824.724 1120.88 1121.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1410 0.000128 4096 700 3750 101120 38.4468 28.3121 1306.26 835.085 2208.2 2208.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1470 0.000512 4096 50 150 37920 6.61501 18.079 209.494 234.229 234.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1570 0.000512 1024 620 900 28800 2.31107 1.64045 29.2795 51.8537 85.1844 85.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 570 0.000512 2048 152 2000 21120 4.9241 3.52323 80.5461 103.902 193.004 193.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1650 0.000512 1024 410 1600 32640 1.4295 1.64659 35.7151 51.9945 90.8573 90.9341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 830 3.2e-05 2048 330 1650 307200 182.699 55.1059 980.268 1650 2868.29 2868.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1200 0.001024 1024 500 850 12480 0.79872 0.74992 9.6537 51.2194 62.4911 62.5684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 580 0.001024 512 215 650 5760 1.0705 0.384992 2.01696 25.6225 29.225 29.3366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1320 0.000512 2048 580 1250 25920 2.87507 3.35971 60.6022 112.296 179.204 179.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 740 3.2e-05 1024 315 450 215040 120.311 26.4909 123.111 825.116 1095.27 1095.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1410 0.000128 4096 700 3750 100800 38.5823 28.3607 1118.84 836.315 2022.2 2022.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1470 0.000512 4096 50 150 37680 6.57824 14.676 208.838 230.134 230.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1570 0.000512 1024 620 900 28800 2.31834 1.64595 25.2179 52.0084 81.2894 81.3821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 570 0.000512 2048 152 2000 20480 4.95206 3.54714 78.334 104.112 191.055 191.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1650 0.000512 1024 410 1600 32640 1.4295 1.6527 33.2148 52.0997 88.4732 88.5489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 830 3.2e-05 2048 330 1650 307200 182.708 55.03 905.025 1650.02 2793 2793.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1200 0.001024 1024 500 850 12800 0.802272 0.750048 9.32045 51.3303 62.2743 62.3534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 580 0.001024 512 215 650 5120 1.01258 0.363264 2.03382 23.7727 27.3101 27.4166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1320 0.000512 2048 580 1250 25600 2.87635 3.40925 55.374 113.696 175.426 175.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 740 3.2e-05 1024 315 450 204800 122.281 26.4408 109.02 825.18 1083.16 1083.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1410 0.000128 4096 700 3750 99840 38.5572 28.2849 1011.82 833.219 1911.98 1912.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1470 0.000512 4096 50 150 37760 6.61709 15.3672 209.672 231.697 231.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1570 0.000512 1024 620 900 28160 2.3297 1.64662 23.208 52.1096 79.3929 79.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 570 0.000512 2048 152 2000 20800 4.95165 3.54493 80.6068 104.319 193.534 193.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1650 0.000512 1024 410 1600 32800 1.43341 1.64845 32.2626 52.2001 87.6182 87.6946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 830 3.2e-05 2048 330 1650 307200 182.766 55.2549 869.878 1650.24 2758.35 2758.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1200 0.001024 1024 500 850 12000 0.775936 0.724992 8.52765 49.3132 59.413 59.4905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 580 0.001024 512 215 650 3200 0.952864 0.326432 1.69555 21.4953 24.5983 24.7071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1320 0.000512 2048 580 1250 25600 2.896 3.41747 53.961 116.679 177.026 177.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 740 3.2e-05 1024 315 450 204800 122.399 26.4817 104.612 825.219 1078.95 1079.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1410 0.000128 4096 700 3750 100800 38.5626 28.3425 984.571 835.386 1886.96 1887.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1470 0.000512 4096 50 150 37600 6.6007 15.3682 209.869 231.88 231.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1570 0.000512 1024 620 900 28800 2.32925 1.64822 22.9542 52.2155 79.2489 79.3416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 570 0.000512 2048 152 1980 22272 4.9185 3.57581 111.759 104.707 225.072 225.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1650 0.000512 1024 410 1620 33728 1.43805 1.66659 49.8966 52.4861 105.561 105.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 830 3.2e-05 2048 330 1620 311296 185.526 56.1375 1472.56 1676.72 3391.16 3391.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1200 0.001024 1024 500 900 12736 0.79808 0.745472 14.1424 51.2881 67.0463 67.1232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 580 0.001024 512 215 660 5632 1.07549 0.38768 2.34698 25.6585 29.5959 29.7023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1320 0.000512 2048 580 1260 26688 2.88701 3.39936 85.3975 108.502 200.263 200.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 740 3.2e-05 1024 315 420 245760 116.624 26.8227 257.133 835.859 1236.68 1236.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1410 0.000128 4096 700 3780 101120 38.7078 28.3546 1688.56 838.611 2594.34 2594.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1470 0.000512 4096 50 180 37856 6.6225 24.5798 209.675 240.922 240.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1570 0.000512 1024 620 900 29440 2.32189 1.66787 34.1502 52.4124 90.6504 90.7456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 570 0.000512 2048 152 1980 22272 4.9273 3.58221 79.0286 104.718 192.368 192.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1650 0.000512 1024 410 1620 33664 1.43718 1.66694 33.2424 52.4091 88.8265 88.9016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 830 3.2e-05 2048 330 1620 307200 186.65 55.9447 1084.95 1670.17 2997.95 2998.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1200 0.001024 1024 500 900 12672 0.802016 0.751264 9.29974 51.3065 62.2308 62.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 580 0.001024 512 215 660 5632 1.07696 0.387072 1.76128 25.6669 29.0209 29.1319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1320 0.000512 2048 580 1260 26624 2.89997 3.39763 116.183 112.075 234.631 234.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 740 3.2e-05 1024 315 420 245760 116.738 26.8204 226.387 835.208 1205.4 1205.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1410 0.000128 4096 700 3780 101120 38.7663 28.3535 1220.81 838.811 2126.86 2126.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1470 0.000512 4096 50 180 37824 6.61629 16.5547 209.533 232.746 232.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1570 0.000512 1024 620 900 29440 2.33046 1.6673 22.7375 52.4207 79.2598 79.3533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 570 0.000512 2048 152 1980 21888 5.09322 3.56426 67.1433 104.545 180.458 180.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1650 0.000512 1024 410 1620 33408 1.43494 1.66099 27.005 52.3162 82.4885 82.5636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 830 3.2e-05 2048 330 1620 307200 185.136 55.6813 952.097 1666.14 2859.27 2859.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1200 0.001024 1024 500 900 12672 0.79872 0.751808 7.93808 51.2867 60.8507 60.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 580 0.001024 512 215 660 5376 1.07005 0.384256 1.55069 25.5264 28.6612 28.7711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1320 0.000512 2048 580 1260 26496 2.89856 3.38944 112.865 114.57 233.797 233.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 740 3.2e-05 1024 315 420 233472 116.933 26.4273 206.181 824.975 1174.76 1174.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1410 0.000128 4096 700 3780 100608 38.7101 28.3216 1047.42 837.618 1952.18 1952.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1470 0.000512 4096 50 180 37728 6.60275 13.6108 209.351 229.607 229.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1570 0.000512 1024 620 900 29184 2.32653 1.66314 18.8761 52.3341 75.2981 75.3991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 570 0.000512 2048 152 1980 22016 5.14038 3.5881 61.7651 104.982 175.584 175.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1650 0.000512 1024 410 1620 33536 1.4457 1.66957 23.553 52.5385 79.2796 79.3547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 830 3.2e-05 2048 330 1620 303104 187.968 55.8531 850.374 1671.69 2766.1 2766.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1200 0.001024 1024 500 900 12288 0.796672 0.745472 6.62816 50.0254 58.269 58.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 580 0.001024 512 215 660 4096 1.05805 0.368896 1.23165 23.9897 26.7736 26.8947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1320 0.000512 2048 580 1260 26624 2.90979 3.41869 111.144 119.616 237.162 237.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 740 3.2e-05 1024 315 420 245760 116.695 26.8468 210.164 836.009 1189.96 1190.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1410 0.000128 4096 700 3780 100352 38.7359 28.3203 951.032 836.427 1854.62 1854.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1470 0.000512 4096 50 180 37760 6.62026 40.5669 209.695 256.925 256.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1570 0.000512 1024 620 900 29184 2.34224 1.67117 16.3451 52.5506 73.0106 73.1034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 570 0.000512 2048 152 1980 22240 4.92854 3.5695 145.514 104.543 258.667 258.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1650 0.000512 1024 410 1620 33760 1.44384 1.66093 70.6458 52.4244 126.246 126.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 830 3.2e-05 2048 330 1620 309760 186.017 56.1091 1848.89 1675.11 3766.35 3766.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1200 0.001024 1024 500 900 12720 0.799712 0.744096 20.1839 51.2494 73.0506 73.1259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 580 0.001024 512 215 660 5440 1.06771 0.382048 3.09251 25.4757 30.1438 30.2572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1320 0.000512 2048 580 1260 26640 2.89696 3.47341 116.683 104.711 227.835 227.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 740 3.2e-05 1024 315 420 250880 116.053 26.9436 367.422 838.365 1349.02 1349.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 1410 0.000128 4096 700 3780 101120 38.8211 28.3888 2187.08 837.787 3092.18 3092.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1470 0.000512 4096 50 180 37840 6.6089 33.1607 209.424 249.235 249.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1570 0.000512 1024 620 900 29440 2.32653 1.65725 48.3307 52.3281 104.742 104.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 570 0.000512 2048 152 1980 22080 4.90659 3.54438 96.076 104.318 208.958 209.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1650 0.000512 1024 410 1620 33600 1.4377 1.66493 43.7146 52.4205 99.3114 99.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 830 3.2e-05 2048 330 1620 307200 186.606 56.2104 1142.09 1676.84 3061.97 3062.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1200 0.001024 1024 500 900 12640 0.799968 0.743424 12.1815 51.2188 65.0152 65.0935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 580 0.001024 512 215 660 5120 1.07699 0.38832 2.10589 25.5158 29.2182 29.3274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1320 0.000512 2048 580 1260 26560 2.89597 3.39421 72.5646 111.204 190.132 190.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 740 3.2e-05 1024 315 420 245760 117.009 26.918 301.797 838.527 1284.49 1284.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 1410 0.000128 4096 700 3780 101120 38.7055 28.3813 1643.02 838.795 2549.01 2549.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1470 0.000512 4096 50 180 37760 6.60778 20.7503 209.412 236.814 236.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1570 0.000512 1024 620 900 29120 2.32346 1.64659 29.9282 52.2145 86.2129 86.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 570 0.000512 2048 152 1980 22080 4.95328 3.57155 82.4506 104.844 195.926 196.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1650 0.000512 1024 410 1620 33600 1.44198 1.66298 35.8761 52.4705 91.5222 91.5988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 830 3.2e-05 2048 330 1620 307200 185.985 56.1683 959.516 1669.89 2871.78 2871.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1200 0.001024 1024 500 900 12480 0.796672 0.745472 9.95123 50.0022 61.5696 61.6468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 580 0.001024 512 215 660 4800 1.08899 0.38096 1.79328 25.5368 28.9262 29.0345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1320 0.000512 2048 580 1260 26400 2.90202 3.39869 59.1781 112.926 178.476 178.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 740 3.2e-05 1024 315 420 230400 117.313 26.495 275.358 824.733 1244.14 1244.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1410 0.000128 4096 700 3780 100800 38.8342 28.3893 1423.35 838.759 2329.43 2329.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1470 0.000512 4096 50 180 37680 6.60733 16.9704 209.177 232.797 232.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1570 0.000512 1024 620 900 29280 2.33917 1.66243 24.4233 52.4796 81.0099 81.1092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 570 0.000512 2048 152 1980 21760 4.88336 3.52243 72.5065 103.674 184.697 184.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1650 0.000512 1024 410 1620 33280 1.43206 1.65846 30.0651 52.3115 85.5402 85.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 830 3.2e-05 2048 330 1620 307200 186.423 56.0783 1078.72 1677.06 2998.5 2998.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1200 0.001024 1024 500 900 12480 0.794496 0.74096 8.89094 50.0564 60.5563 60.6319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 580 0.001024 512 215 660 5120 1.07834 0.385024 1.86144 25.5709 29.0254 29.1389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1320 0.000512 2048 580 1260 26240 2.88726 3.39123 49.7875 116.328 172.464 172.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 740 3.2e-05 1024 315 420 225280 118.184 26.6199 246.366 825.339 1216.75 1216.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1410 0.000128 4096 700 3780 100480 38.517 28.3012 1275.33 835.802 2178.06 2178.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1470 0.000512 4096 50 180 37600 6.58736 15.0335 209.043 230.705 230.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1570 0.000512 1024 620 900 28800 2.31126 1.64045 20.4523 51.8964 76.3998 76.4932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 570 0.000512 2048 152 1980 22272 4.93318 3.57779 136.628 104.833 250.081 250.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1650 0.000512 1024 410 1620 33696 1.44243 1.67322 64.5592 52.4606 120.205 120.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 830 3.2e-05 2048 330 1620 310272 185.31 56.0577 1705.4 1672.56 3619.56 3619.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1200 0.001024 1024 500 900 12672 0.798112 0.749248 18.9325 51.1971 71.7459 71.8255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 580 0.001024 512 215 660 5376 1.0665 0.382976 2.87686 25.4836 29.9401 30.0524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1320 0.000512 2048 580 1260 26688 2.89606 3.39968 107.665 104.786 218.819 218.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 740 3.2e-05 1024 315 420 245760 115.888 26.7695 238.384 832.393 1213.68 1213.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1410 0.000128 4096 700 3780 100992 38.7102 28.3689 1938.87 837.566 2843.62 2843.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1470 0.000512 4096 50 180 37824 6.61488 30.4128 209.407 246.48 246.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1570 0.000512 1024 620 900 29568 2.33021 1.66707 44.4493 52.4711 101.018 101.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 570 0.000512 2048 152 1980 21888 4.92253 3.56096 91.6297 104.547 204.765 204.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1650 0.000512 1024 410 1620 33408 1.43229 1.66298 40.4334 52.3184 95.9179 95.9937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 60 830 3.2e-05 2048 330 1620 307200 184.602 55.8941 1059.23 1666.11 2966.05 2966.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1200 0.001024 1024 500 900 12672 0.798688 0.748928 11.8948 51.2841 64.7965 64.8725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 580 0.001024 512 215 660 5376 1.06966 0.382976 1.94109 25.5289 29.05 29.1695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1320 0.000512 2048 580 1260 26496 2.88515 3.38704 67.5997 111.502 185.443 185.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 740 3.2e-05 1024 315 420 233472 116.689 26.4299 250.652 824.93 1218.94 1219.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1410 0.000128 4096 700 3780 100608 38.6814 28.3253 1214.71 837.611 2119.44 2119.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1470 0.000512 4096 50 180 37728 6.61709 19.6465 209.361 235.666 235.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1570 0.000512 1024 620 900 29184 2.32419 1.65888 28.0431 52.3295 84.453 84.5455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 570 0.000512 2048 152 1980 21888 4.90406 3.53942 77.9692 104.078 190.597 190.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1650 0.000512 1024 410 1620 33408 1.43974 1.66752 33.3907 52.4698 89.0402 89.1149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 830 3.2e-05 2048 330 1620 304128 184.527 55.4207 859.939 1656.65 2756.75 2756.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1200 0.001024 1024 500 900 12384 0.799264 0.758496 9.18598 51.1988 62.0172 62.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 580 0.001024 512 215 660 4608 1.04752 0.371936 1.612 23.9843 27.1427 27.2545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1320 0.000512 2048 580 1260 26496 2.89997 3.41437 55.3411 104.804 166.529 166.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 740 3.2e-05 1024 315 420 221184 117.392 26.255 233.318 816.696 1193.9 1194.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1410 0.000128 4096 700 3780 100800 38.726 28.3727 999.766 838.283 1905.26 1905.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1470 0.000512 4096 50 180 37728 6.61626 16.0755 209.439 232.174 232.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1570 0.000512 1024 620 900 28800 2.32662 1.6425 22.7398 52.0964 78.9054 78.9999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 570 0.000512 2048 152 1980 21504 5.04013 3.51904 71.1313 103.762 183.565 183.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1650 0.000512 1024 410 1620 33408 1.43962 1.67414 30.0561 52.4487 85.6874 85.7644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 830 3.2e-05 2048 330 1620 294912 185.911 55.0991 753.756 1649.85 2644.83 2645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1200 0.001024 1024 500 900 12288 0.79552 0.74848 8.67763 50.0958 60.3903 60.4679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 580 0.001024 512 215 660 4608 1.05373 0.370688 1.57568 25.0818 28.2129 28.3241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1320 0.000512 2048 580 1260 26496 2.89587 3.41613 50.4287 115.211 172.028 172.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 740 3.2e-05 1024 315 420 221184 119.21 26.4376 219.594 825.124 1190.61 1190.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 1410 0.000128 4096 700 3780 100608 38.6895 28.3522 998.486 838.042 1903.67 1903.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1470 0.000512 4096 50 180 37632 6.60909 14.6355 209.338 230.626 230.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1570 0.000512 1024 620 900 28416 2.32448 1.64275 20.007 51.9372 76.0121 76.1078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 570 0.000512 2048 152 1980 21120 5.09952 3.5207 64.0457 103.858 176.637 176.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1650 0.000512 1024 410 1620 33120 1.43254 1.64083 25.9846 51.9477 81.0798 81.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 830 3.2e-05 2048 330 1620 291840 186.973 55.1909 669.913 1648.4 2560.71 2560.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1200 0.001024 1024 500 900 12480 0.799424 0.74736 7.636 51.1973 60.4531 60.5327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 580 0.001024 512 215 660 3840 1.1168 0.386432 1.42042 25.6118 28.6643 28.7786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1320 0.000512 2048 580 1260 25920 2.87334 3.36406 42.7536 112.213 161.277 161.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 740 3.2e-05 1024 315 420 215040 120.449 26.4745 217.861 824.783 1189.81 1190.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1410 0.000128 4096 700 3780 99840 38.7208 28.3603 1092.55 835.533 1995.27 1995.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1470 0.000512 4096 50 180 37440 6.56384 12.1526 208.388 227.147 227.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1570 0.000512 1024 620 900 28800 2.31814 1.64403 17.5622 51.958 73.5844 73.6859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 570 0.000512 2048 152 1980 22400 4.95299 3.57418 130.008 104.931 243.579 243.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1650 0.000512 1024 410 1620 33712 1.44726 1.66896 61.8267 52.5098 117.523 117.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 830 3.2e-05 2048 330 1620 308224 186.321 56.106 1616.77 1673.8 3533.23 3533.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1200 0.001024 1024 500 900 12656 0.799328 0.748992 17.379 51.2028 70.2037 70.2822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 580 0.001024 512 215 660 5376 1.0719 0.384576 2.71536 25.5426 29.8456 29.9596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1320 0.000512 2048 580 1260 26656 2.89875 3.47997 102.659 104.887 213.999 214.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 740 3.2e-05 1024 315 420 243712 117.337 26.923 223.961 837.183 1205.65 1205.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1410 0.000128 4096 700 3780 101024 38.8373 28.3909 1858.76 838.387 2764.49 2764.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1470 0.000512 4096 50 180 37856 6.61389 29.2844 209.783 245.726 245.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1570 0.000512 1024 620 900 29568 2.34198 1.66707 42.2833 52.523 98.9118 99.0092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 570 0.000512 2048 152 1980 21952 4.88957 3.52045 89.6414 103.801 201.963 202.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1650 0.000512 1024 410 1620 33376 1.43155 1.65683 39.1502 52.2464 94.5581 94.6375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 830 3.2e-05 2048 330 1620 308224 186.057 56.0343 1027.09 1672.76 2942.16 2942.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1200 0.001024 1024 500 900 12544 0.79872 0.74928 11.2151 50.0536 62.8908 62.9731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 580 0.001024 512 215 660 4480 1.0737 0.378176 1.63053 25.2756 28.4863 28.5986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1320 0.000512 2048 580 1260 26432 2.89414 3.40774 65.2554 110.807 182.438 182.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 740 3.2e-05 1024 315 420 229376 117.964 26.5431 135.404 826.874 1107.04 1107.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1410 0.000128 4096 700 3780 100800 38.7158 28.3666 1177.14 836.886 2081.22 2081.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1470 0.000512 4096 50 180 37744 6.61709 18.6635 209.32 234.642 234.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1570 0.000512 1024 620 900 29120 2.3161 1.64659 26.8173 51.958 82.8378 82.9362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 570 0.000512 2048 152 1980 21504 4.8943 3.50413 77.7586 103.325 189.594 189.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1650 0.000512 1024 410 1620 33264 1.43571 1.64835 32.6592 52.1543 87.9713 88.0497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 830 3.2e-05 2048 330 1620 301056 188.188 56.1502 841.491 1672.45 2758.5 2758.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1200 0.001024 1024 500 900 12432 0.79872 0.745632 9.31885 49.9781 60.9154 60.9931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 580 0.001024 512 215 660 4032 1.0903 0.378688 1.4345 25.3026 28.3375 28.4447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1320 0.000512 2048 580 1260 26208 2.8887 3.39414 54.6682 110.408 171.433 171.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 740 3.2e-05 1024 315 420 236544 118.62 26.9306 118.429 836.334 1100.55 1100.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1410 0.000128 4096 700 3780 100800 38.8461 28.39 986.807 836.966 1891.12 1891.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1470 0.000512 4096 50 180 37632 6.60723 15.6322 208.973 231.254 231.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1570 0.000512 1024 620 900 28896 2.31354 1.63181 22.2836 51.7188 78.0426 78.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 570 0.000512 2048 152 1980 21504 4.93267 3.54714 68.2728 104.201 181.068 181.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1650 0.000512 1024 410 1620 33152 1.43379 1.65424 28.6389 52.1448 83.9475 84.0253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 60 830 3.2e-05 2048 330 1620 301056 184.824 55.3568 740.899 1655.41 2636.71 2636.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1200 0.001024 1024 500 900 12544 0.800768 0.754208 8.31424 51.2829 61.2266 61.3045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 580 0.001024 512 215 660 3584 1.04768 0.36128 1.40566 23.705 26.651 26.7638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1320 0.000512 2048 580 1260 25984 2.8784 3.41418 47.1847 110.873 164.424 164.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 740 3.2e-05 1024 315 420 200704 120.081 26.2287 186.87 808.736 1142.16 1142.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1410 0.000128 4096 700 3780 100352 38.6927 28.3156 865.935 838.289 1771.34 1771.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1470 0.000512 4096 50 180 37632 6.61709 14.4602 209.524 230.645 230.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1570 0.000512 1024 620 900 28672 2.32531 1.64659 19.5278 52.158 75.758 75.8548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 570 0.000512 2048 152 1980 21280 5.08314 3.48694 62.9479 103.138 174.772 174.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1650 0.000512 1024 410 1620 33040 1.44362 1.66016 25.1788 52.3684 80.7225 80.7991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 830 3.2e-05 2048 330 1620 286720 186.734 54.7533 624.839 1636.17 2502.72 2502.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1200 0.001024 1024 500 900 12320 0.799264 0.738816 7.16531 50.0026 58.7794 58.8583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 580 0.001024 512 215 660 2240 1.08704 0.362784 1.19994 23.7433 26.5209 26.6383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1320 0.000512 2048 580 1260 26320 2.89555 3.42454 43.2913 113.834 163.519 163.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 740 3.2e-05 1024 315 420 215040 119.213 26.3442 204.035 818.191 1168.02 1168.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 1410 0.000128 4096 700 3780 99680 38.9775 28.3853 844.495 837.317 1749.28 1749.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1470 0.000512 4096 50 180 37520 6.60282 12.1852 209.201 228.033 228.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1570 0.000512 1024 620 900 28000 2.32534 1.62371 17.0769 51.6284 72.7548 72.8484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 570 0.000512 2048 152 1980 22272 4.92941 3.58134 125.538 104.722 238.883 238.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1650 0.000512 1024 410 1620 33664 1.4377 1.66861 58.0502 52.4063 113.636 113.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 830 3.2e-05 2048 330 1620 307200 186.063 55.8936 1524.76 1670.18 3437.11 3437.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1200 0.001024 1024 500 900 12672 0.801408 0.751968 16.8612 51.3062 69.7942 69.8724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 580 0.001024 512 215 660 5632 1.0776 0.389664 2.80352 25.6697 30.0714 30.1814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1320 0.000512 2048 580 1260 26624 2.88768 3.39354 96.9341 104.677 207.964 208.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 740 3.2e-05 1024 315 420 245760 116.362 26.8193 214.546 835.321 1193.29 1193.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1410 0.000128 4096 700 3780 101120 38.6897 28.3505 1748.48 838.15 2653.78 2653.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1470 0.000512 4096 50 180 37824 6.61702 28.6472 209.526 244.833 244.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1570 0.000512 1024 620 900 29440 2.32589 1.66912 39.8331 52.4202 96.3463 96.4388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 570 0.000512 2048 152 1980 22016 4.94752 3.59085 90.5139 104.972 204.133 204.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1650 0.000512 1024 410 1620 33536 1.44352 1.6681 38.9587 52.536 94.6772 94.7528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 830 3.2e-05 2048 330 1620 303104 187.201 55.8584 1014.56 1671.67 2929.5 2929.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1200 0.001024 1024 500 900 12288 0.798944 0.748448 10.8684 50.018 62.5064 62.5818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 580 0.001024 512 215 660 4096 1.05654 0.368736 1.6343 23.9875 27.1757 27.2855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1320 0.000512 2048 580 1260 26624 2.90403 3.41613 65.5383 113.043 184.972 185.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 740 3.2e-05 1024 315 420 245760 116.432 26.8227 145.246 835.936 1124.68 1124.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1410 0.000128 4096 700 3780 100352 38.6374 28.3271 1183.35 836.408 2086.83 2086.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1470 0.000512 4096 50 180 37760 6.61744 20.1839 209.696 236.539 236.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1570 0.000512 1024 620 900 29184 2.33677 1.66758 26.8822 52.5452 83.5309 83.6225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 570 0.000512 2048 152 1980 21504 4.89485 3.52256 78.5146 103.688 190.73 190.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1650 0.000512 1024 410 1620 33408 1.43789 1.66707 32.4491 52.4042 88.0285 88.1031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 830 3.2e-05 2048 330 1620 294912 185.938 55.0871 821.327 1648.5 2711.07 2711.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1200 0.001024 1024 500 900 12288 0.794752 0.74752 9.31469 50.0834 61.0121 61.0878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 580 0.001024 512 215 660 4608 1.04858 0.369312 1.55914 25.0664 28.1737 28.2829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1320 0.000512 2048 580 1260 26496 2.88957 3.41766 54.4006 108.822 169.6 169.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 740 3.2e-05 1024 315 420 221184 119.032 26.4384 109.71 824.43 1079.85 1080.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1410 0.000128 4096 700 3780 100608 38.694 28.33 987.613 837.464 1892.2 1892.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1470 0.000512 4096 50 180 37632 6.6127 16.2734 209.197 232.126 232.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1570 0.000512 1024 620 900 28416 2.32682 1.64454 21.6412 51.9003 77.6103 77.7061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 570 0.000512 2048 152 1980 20480 5.05856 3.47085 69.2015 102.542 180.387 180.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1650 0.000512 1024 410 1620 32768 1.43114 1.64269 28.86 52.0103 84.0149 84.0928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 830 3.2e-05 2048 330 1620 294912 189.618 56.0476 755.136 1671.56 2672.57 2672.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1200 0.001024 1024 500 900 11776 0.794752 0.737856 8.04874 49.8487 59.5041 59.5813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 580 0.001024 512 215 660 4096 1.06976 0.372896 1.588 25.1242 28.2839 28.4005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1320 0.000512 2048 580 1260 26112 2.87792 3.37139 49.2707 110.914 166.507 166.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 740 3.2e-05 1024 315 420 229376 119.628 26.8249 105.027 835.893 1087.61 1087.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1410 0.000128 4096 700 3780 100352 38.6795 28.3355 901.425 837.03 1805.57 1805.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1470 0.000512 4096 50 180 37632 6.61898 15.7041 209.645 232.011 232.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1570 0.000512 1024 620 900 27648 2.30826 1.61558 19.318 51.3289 74.6713 74.7643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 570 0.000512 2048 152 1980 21760 5.09952 3.53885 68.0147 104.143 180.908 181.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1650 0.000512 1024 410 1620 32640 1.43075 1.64864 26.986 52.0547 82.1907 82.2661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 16 60 830 3.2e-05 2048 330 1620 286720 188.421 55.0645 671.436 1648.6 2563.73 2563.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1200 0.001024 1024 500 900 12160 0.801728 0.749568 7.98362 51.3066 60.9136 60.9915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 580 0.001024 512 215 660 2560 1.08054 0.369696 1.46989 23.7614 26.8096 26.9176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1320 0.000512 2048 580 1260 25600 2.88064 3.41046 43.9581 110.277 160.602 160.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 740 3.2e-05 1024 315 420 204800 122.239 26.4388 86.2064 824.427 1059.55 1059.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1410 0.000128 4096 700 3780 99840 38.5676 28.2846 821.343 832.521 1720.82 1720.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1470 0.000512 4096 50 180 37440 6.59626 14.9463 208.81 230.395 230.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1570 0.000512 1024 620 900 28160 2.33491 1.64864 18.3787 52.0695 74.5316 74.6232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 570 0.000512 2048 152 1984 22272 4.91491 3.57462 110.94 104.718 224.259 224.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1650 0.000512 1024 410 1600 33728 1.4383 1.66637 49.124 52.49 104.789 104.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 830 3.2e-05 2048 330 1664 313344 185.187 55.978 1498.28 1676.9 3416.56 3416.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1200 0.001024 1024 500 896 12800 0.79936 0.745472 14.0531 51.2858 66.9561 67.0323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 580 0.001024 512 215 640 6912 1.04176 0.386816 2.74992 25.6618 29.9674 30.0802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1320 0.000512 2048 580 1280 26496 2.89776 3.41606 84.424 111.693 202.498 202.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 740 3.2e-05 1024 315 448 241664 117.482 26.8195 258.488 835.992 1239.02 1239.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1410 0.000128 4096 700 3776 102144 38.5563 28.3322 1668.84 838.796 2574.64 2574.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1470 0.000512 4096 50 128 38208 6.62598 17.5698 209.806 234.045 234.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1570 0.000512 1024 620 896 29056 2.33328 1.66246 34.0532 52.4182 90.5654 90.6609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 570 0.000512 2048 152 1984 22272 4.9263 3.57786 78.1485 104.72 191.482 191.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1650 0.000512 1024 410 1600 33664 1.43894 1.66973 31.9404 52.403 87.5248 87.5991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 830 3.2e-05 2048 330 1664 311296 185.28 55.9742 1094.43 1670.16 3006.05 3006.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1200 0.001024 1024 500 896 12800 0.801024 0.749568 9.0631 51.3081 61.9929 62.0697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 580 0.001024 512 215 640 6656 1.05062 0.386016 1.97293 25.678 29.2172 29.3308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1320 0.000512 2048 580 1280 26368 2.90714 3.41552 113.754 114.259 234.407 234.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 740 3.2e-05 1024 315 448 237568 118.424 26.8261 222.35 835.189 1203.04 1203.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1410 0.000128 4096 700 3776 102144 38.6476 28.3701 1189.05 838.135 2094.32 2094.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1470 0.000512 4096 50 128 38144 6.61664 11.4669 209.465 227.591 227.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1570 0.000512 1024 620 896 28928 2.33866 1.66531 22.0507 52.4179 78.5752 78.6678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 570 0.000512 2048 152 1984 21888 5.0913 3.56646 65.6599 104.552 178.979 179.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1650 0.000512 1024 410 1600 33408 1.4377 1.66298 26.2737 52.3199 81.7663 81.8409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 830 3.2e-05 2048 330 1664 307200 185.123 55.7182 954.718 1666.14 2861.92 2862.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1200 0.001024 1024 500 896 12672 0.80208 0.745472 7.62778 51.2893 60.5359 60.6136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 580 0.001024 512 215 640 6144 1.05296 0.383488 1.66074 25.5287 28.7574 28.8706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1320 0.000512 2048 580 1280 26304 2.90237 3.40787 110.723 115.602 232.708 232.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 740 3.2e-05 1024 315 448 233472 116.963 26.4294 210.483 824.984 1179.1 1179.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1410 0.000128 4096 700 3776 101760 38.5656 28.3326 1033.24 838.321 1938.57 1938.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1470 0.000512 4096 50 128 38112 6.61741 9.53706 209.637 225.833 225.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1570 0.000512 1024 620 896 28800 2.3296 1.66058 18.379 52.3321 74.7999 74.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 570 0.000512 2048 152 1984 22016 5.14179 3.59424 61.4382 104.955 175.242 175.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1650 0.000512 1024 410 1600 33536 1.44378 1.67341 22.8831 52.5198 78.5912 78.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 830 3.2e-05 2048 330 1664 311296 185.436 55.8751 882.197 1671.3 2795.02 2795.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1200 0.001024 1024 500 896 12544 0.796512 0.745312 6.70755 50.0209 58.3397 58.4164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 580 0.001024 512 215 640 5120 1.03069 0.370176 1.34128 23.9888 26.8615 26.9733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1320 0.000512 2048 580 1280 26368 2.91264 3.42746 108.249 115.29 229.948 230.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 740 3.2e-05 1024 315 448 229376 120.051 26.8268 200.033 835.822 1182.97 1183.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1410 0.000128 4096 700 3776 101376 38.5719 28.3243 933.802 836.819 1837.62 1837.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1470 0.000512 4096 50 128 38016 6.61914 28.4792 209.24 244.381 244.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1570 0.000512 1024 620 896 28672 2.34784 1.67206 16.142 52.5378 72.8033 72.8961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 570 0.000512 2048 152 1984 22240 4.93152 3.56755 141.225 104.642 254.473 254.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1650 0.000512 1024 410 1600 33680 1.44486 1.66544 67.1665 52.4793 122.828 122.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 830 3.2e-05 2048 330 1664 312320 185.293 56.2551 1844.92 1676.73 3763.41 3763.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1200 0.001024 1024 500 896 12800 0.802304 0.74528 19.1403 51.2736 72.0325 72.1108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 580 0.001024 512 215 640 6720 1.03514 0.3832 3.68349 25.4896 30.72 30.8285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1320 0.000512 2048 580 1280 26480 2.89178 3.46864 113.027 104.81 224.265 224.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 740 3.2e-05 1024 315 448 245760 117.112 26.9433 364.036 839.092 1347.43 1347.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 1410 0.000128 4096 700 3776 102240 38.7058 28.3832 2118.51 838.651 3024.35 3024.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1470 0.000512 4096 50 128 38200 6.62483 23.6142 209.797 240.08 240.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1570 0.000512 1024 620 896 29120 2.33536 1.66016 46.5049 52.3801 102.979 103.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 570 0.000512 2048 152 1984 22080 4.90467 3.54714 93.336 104.307 206.202 206.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1650 0.000512 1024 410 1600 33600 1.43549 1.66128 41.3977 52.4145 96.9801 97.0565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 830 3.2e-05 2048 330 1664 312320 185.091 56.0312 1128.36 1676.65 3046.35 3046.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1200 0.001024 1024 500 896 12640 0.797696 0.740352 11.7493 51.2156 64.5745 64.6533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 580 0.001024 512 215 640 6400 1.04656 0.388864 2.524 25.5227 29.6094 29.7199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1320 0.000512 2048 580 1280 26400 2.88922 3.41536 69.7117 112.202 188.287 188.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 740 3.2e-05 1024 315 448 245760 116.984 26.9208 306.051 838.445 1288.64 1288.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 1410 0.000128 4096 700 3776 102080 38.6353 28.376 1536.21 838.696 2442.03 2442.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1470 0.000512 4096 50 128 38160 6.62134 14.8828 209.76 231.307 231.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1570 0.000512 1024 620 896 28800 2.32784 1.64698 28.5342 52.2111 84.8188 84.9206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 570 0.000512 2048 152 1984 22080 4.95683 3.57414 79.4197 104.86 192.925 193.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1650 0.000512 1024 410 1600 33600 1.44682 1.66368 33.9519 52.4738 89.6111 89.6922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 830 3.2e-05 2048 330 1664 307200 186.049 56.0596 941.643 1670.07 2854.06 2854.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1200 0.001024 1024 500 896 12480 0.797216 0.743424 9.3847 50.0047 61.005 61.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 580 0.001024 512 215 640 6720 1.04262 0.384672 2.25674 25.545 29.3582 29.4728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1320 0.000512 2048 580 1280 26400 2.91014 3.41654 57.3 113.998 177.701 177.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 740 3.2e-05 1024 315 448 230400 117.306 26.496 276.697 824.848 1245.6 1245.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1410 0.000128 4096 700 3776 101760 38.7154 28.3919 1358.11 838.154 2263.49 2263.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1470 0.000512 4096 50 128 38040 6.61299 12.3598 209.428 228.444 228.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1570 0.000512 1024 620 896 28800 2.34925 1.66707 23.3396 52.4887 79.944 80.0489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 570 0.000512 2048 152 1984 21760 4.87789 3.52461 71.158 103.592 183.261 183.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1650 0.000512 1024 410 1600 33280 1.43565 1.66189 28.9857 52.2691 84.4242 84.5027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 830 3.2e-05 2048 330 1664 307200 186.465 55.9757 1079.72 1675.73 2998.1 2998.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1200 0.001024 1024 500 896 12480 0.794848 0.741344 8.43427 50.0367 60.0796 60.1548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 580 0.001024 512 215 640 6400 1.05104 0.386656 2.00771 25.5624 29.1338 29.2495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1320 0.000512 2048 580 1280 26240 2.88928 3.41094 49.4536 116.223 172.044 172.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 740 3.2e-05 1024 315 448 225280 118.146 26.4367 250.517 824.4 1219.74 1219.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1410 0.000128 4096 700 3776 101120 38.4634 28.3111 1215.13 835.14 2117.15 2117.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1470 0.000512 4096 50 128 38080 6.62083 9.8377 209.619 226.12 226.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1570 0.000512 1024 620 896 28160 2.32429 1.63891 19.9508 51.8572 75.8684 75.9644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 570 0.000512 2048 152 1984 21600 5.09994 3.51846 64.7472 103.795 177.271 177.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1650 0.000512 1024 410 1600 33200 1.44909 1.66752 26.6014 52.4816 82.2718 82.3498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 830 3.2e-05 2048 330 1664 294400 186.723 55.2789 1043.54 1649.86 2935.62 2935.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1200 0.001024 1024 500 896 12400 0.800064 0.7456 7.43616 50.1143 59.1687 59.2462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 580 0.001024 512 215 640 6400 1.05648 0.386432 1.98966 25.5961 29.1553 29.2683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1320 0.000512 2048 580 1280 26000 2.9047 3.41485 147.132 111.141 264.667 264.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 740 3.2e-05 1024 315 448 230400 117.299 26.4948 270.992 825.041 1240.07 1240.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1410 0.000128 4096 700 3776 101600 38.7769 28.3929 1148.63 838.837 2054.75 2054.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1470 0.000512 4096 50 128 38000 6.61814 9.61126 209.588 225.858 225.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1570 0.000512 1024 620 896 28000 2.33827 1.6399 18.2251 51.9537 74.2592 74.3552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 570 0.000512 2048 152 1984 22272 4.93366 3.57814 131.844 104.916 245.381 245.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1650 0.000512 1024 410 1600 33696 1.44182 1.66502 62.0534 52.5013 117.731 117.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 830 3.2e-05 2048 330 1664 313344 184.51 55.9944 1711.79 1674.05 3626.57 3626.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1200 0.001024 1024 500 896 12768 0.800768 0.749568 17.9874 51.2182 70.8277 70.9031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 580 0.001024 512 215 640 6528 1.04003 0.382816 3.06083 25.5004 30.1132 30.2225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1320 0.000512 2048 580 1280 26496 2.8983 3.41302 104.73 104.868 215.979 216.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 740 3.2e-05 1024 315 448 239616 117.067 26.7556 235.967 844.429 1224.46 1224.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1410 0.000128 4096 700 3776 102144 38.588 28.367 1888.52 838.221 2793.8 2793.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1470 0.000512 4096 50 128 38160 6.61766 21.5429 209.597 237.801 237.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1570 0.000512 1024 620 896 29184 2.33677 1.66502 43.491 52.5165 100.112 100.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 570 0.000512 2048 152 1984 21888 4.91725 3.56906 88.6371 104.462 201.695 201.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1650 0.000512 1024 410 1600 33408 1.43293 1.6656 38.4858 52.2763 93.9329 94.0114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 64 830 3.2e-05 2048 330 1664 307200 184.592 55.6704 1049.05 1664.76 2954.3 2954.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1200 0.001024 1024 500 896 12672 0.800768 0.751616 11.3764 51.2634 64.2621 64.3406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 580 0.001024 512 215 640 6144 1.05197 0.390368 1.98931 25.5213 29.083 29.1984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1320 0.000512 2048 580 1280 26304 2.88858 3.40787 65.423 107.139 178.929 179.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 740 3.2e-05 1024 315 448 233472 116.593 26.4274 146.078 824.262 1113.61 1113.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1410 0.000128 4096 700 3776 101760 38.5125 28.3294 1174.96 836.942 2078.85 2078.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1470 0.000512 4096 50 128 38112 6.61318 13.4307 209.465 229.55 229.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1570 0.000512 1024 620 896 28800 2.33635 1.65936 26.8599 52.2856 83.2402 83.3385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 570 0.000512 2048 152 1984 21888 4.90758 3.53894 76.8709 104.144 189.572 189.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1650 0.000512 1024 410 1600 33408 1.44266 1.66912 31.8621 52.5048 87.5474 87.6246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 64 830 3.2e-05 2048 330 1664 304128 184.502 55.3811 852.983 1657.78 2750.86 2751.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1200 0.001024 1024 500 896 12672 0.798272 0.76048 9.36106 51.2246 62.2185 62.2918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 580 0.001024 512 215 640 5760 1.02221 0.368992 1.65523 23.9983 27.1724 27.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1320 0.000512 2048 580 1280 26208 2.89894 3.41811 53.3956 112.838 172.623 172.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 740 3.2e-05 1024 315 448 221184 117.361 26.274 237.706 816.629 1198.22 1198.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1410 0.000128 4096 700 3776 101952 38.604 28.4095 972.114 838.801 1878.03 1878.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1470 0.000512 4096 50 128 38016 6.6113 10.9852 209.344 226.984 227.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1570 0.000512 1024 620 896 28800 2.32262 1.64864 22.3226 52.1293 78.521 78.6123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 570 0.000512 2048 152 1984 21504 5.07872 3.5287 69.5165 103.673 181.915 182.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1650 0.000512 1024 410 1600 33408 1.44179 1.6688 28.1195 52.4003 83.7032 83.7796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 830 3.2e-05 2048 330 1664 294912 185.954 55.3109 735.923 1648.28 2625.69 2625.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1200 0.001024 1024 500 896 12288 0.799232 0.745568 7.88947 50.0782 59.5855 59.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 580 0.001024 512 215 640 4608 1.05014 0.372192 1.58966 25.0718 28.2099 28.3214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1320 0.000512 2048 580 1280 26112 2.88995 3.40963 47.0203 109.821 163.21 163.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 740 3.2e-05 1024 315 448 221184 119.222 26.4359 223.489 824.251 1193.64 1193.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 1410 0.000128 4096 700 3776 101376 38.5953 28.3356 946.952 837.328 1851.32 1851.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1470 0.000512 4096 50 128 38016 6.61914 9.8865 209.443 225.991 226.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1570 0.000512 1024 620 896 28416 2.32538 1.64454 19.4618 51.8954 75.4266 75.5188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 570 0.000512 2048 152 1984 21120 5.09386 3.5183 62.0827 103.891 174.696 174.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1650 0.000512 1024 410 1600 33120 1.43328 1.6425 24.8807 51.9909 80.0188 80.0982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 830 3.2e-05 2048 330 1664 291840 186.897 55.1649 640.172 1649.81 2532.26 2532.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1200 0.001024 1024 500 896 12480 0.801856 0.74752 6.90154 51.2167 59.7395 59.8129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 580 0.001024 512 215 640 5760 1.07114 0.389632 1.8143 25.6234 29.0247 29.1348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1320 0.000512 2048 580 1280 25920 2.87539 3.36874 41.0581 112.194 159.566 159.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 740 3.2e-05 1024 315 448 215040 120.407 26.4684 219.418 825.01 1191.55 1191.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1410 0.000128 4096 700 3776 100800 38.6232 28.3526 1045.41 836.241 1948.72 1948.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1470 0.000512 4096 50 128 37920 6.6089 8.9791 209.359 224.989 225.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1570 0.000512 1024 620 896 27840 2.34189 1.64509 16.828 52.0037 72.916 73.0149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 570 0.000512 2048 152 1984 22176 4.95168 3.57786 123.745 104.859 237.24 237.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1650 0.000512 1024 410 1600 33712 1.44589 1.66707 58.3519 52.4748 114.009 114.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 830 3.2e-05 2048 330 1664 311808 185.309 56.0412 1598.92 1672.81 3513.29 3513.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1200 0.001024 1024 500 896 12656 0.800064 0.748064 16.5282 51.1857 69.3348 69.4109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 580 0.001024 512 215 640 6720 1.04246 0.384512 3.04205 25.5346 30.1321 30.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1320 0.000512 2048 580 1280 26544 2.91626 3.41859 99.1477 106.906 212.461 212.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 740 3.2e-05 1024 315 448 243712 117.373 26.9251 223.693 837.238 1205.47 1205.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1410 0.000128 4096 700 3776 102144 38.7003 28.3873 1777.97 837.802 2682.97 2683.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1470 0.000512 4096 50 128 38136 6.61562 20.7913 209.349 236.799 236.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1570 0.000512 1024 620 896 29120 2.34541 1.66502 40.616 52.4903 97.2174 97.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 570 0.000512 2048 152 1984 21504 4.9032 3.51555 84.1192 103.89 196.539 196.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1650 0.000512 1024 410 1600 33376 1.4361 1.65478 36.6351 52.2957 92.094 92.1704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 830 3.2e-05 2048 330 1664 308224 185.971 56.1132 1003.72 1674.18 2920.22 2920.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1200 0.001024 1024 500 896 12544 0.800064 0.745216 10.8084 50.0798 62.5049 62.5832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 580 0.001024 512 215 640 6272 1.02755 0.383072 2.00157 25.2879 28.8279 28.9425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1320 0.000512 2048 580 1280 26208 2.8897 3.40582 62.4824 109.942 178.791 178.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 740 3.2e-05 1024 315 448 229376 117.99 26.5425 135.499 827.585 1107.86 1108.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1410 0.000128 4096 700 3776 101696 38.5856 28.3617 1128.65 837.609 2033.31 2033.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1470 0.000512 4096 50 128 38080 6.6216 12.6239 209.524 228.814 228.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1570 0.000512 1024 620 896 28672 2.32186 1.64419 25.319 52.0082 81.3914 81.4852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 570 0.000512 2048 152 1984 21504 4.89923 3.50054 74.002 103.37 185.886 185.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1650 0.000512 1024 410 1600 33264 1.43811 1.64618 30.9758 52.177 86.3079 86.3851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 830 3.2e-05 2048 330 1664 311808 185.165 56.1561 857.964 1673.16 2772.67 2772.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1200 0.001024 1024 500 896 12432 0.796928 0.74864 9.0561 49.9993 60.6725 60.7564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 580 0.001024 512 215 640 5376 1.05578 0.379936 1.67069 25.3105 28.5491 28.6597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1320 0.000512 2048 580 1280 26208 2.89792 3.39254 52.7262 113.611 172.698 172.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 740 3.2e-05 1024 315 448 236544 118.677 26.9324 118.832 844.381 1109.06 1109.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1410 0.000128 4096 700 3776 101472 38.74 28.3994 948.74 837.305 1853.29 1853.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1470 0.000512 4096 50 128 37968 6.6048 11.1591 209.084 226.89 226.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1570 0.000512 1024 620 896 28224 2.328 1.63021 21.5714 51.7408 77.3678 77.4636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 570 0.000512 2048 152 1984 21504 5.11152 3.54483 66.6322 104.112 179.509 179.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1650 0.000512 1024 410 1600 33152 1.43155 1.65088 27.4884 52.0991 82.745 82.8204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 64 830 3.2e-05 2048 330 1664 301056 184.841 55.3533 729.253 1653.91 2623.57 2623.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1200 0.001024 1024 500 896 12544 0.802816 0.755712 8.03408 51.2638 60.9288 61.0052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 580 0.001024 512 215 640 5376 1.00394 0.364544 1.68458 23.6974 26.8742 26.9865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1320 0.000512 2048 580 1280 25984 2.87901 3.41411 46.4916 113.95 166.807 166.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 740 3.2e-05 1024 315 448 200704 119.859 26.2321 89.3725 807.846 1043.55 1043.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1410 0.000128 4096 700 3776 101248 38.5907 28.3351 832.242 837.529 1736.8 1736.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1470 0.000512 4096 50 128 37856 6.58784 9.32211 208.754 224.706 224.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1570 0.000512 1024 620 896 28672 2.32822 1.65069 19.0717 52.1117 75.2577 75.3576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 570 0.000512 2048 152 1984 21280 5.0856 3.49078 61.7009 103.15 173.543 173.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1650 0.000512 1024 410 1600 33040 1.44077 1.66307 24.1823 52.3741 79.73 79.8085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 830 3.2e-05 2048 330 1664 286720 186.706 54.7734 618.026 1636.33 2496.06 2496.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1200 0.001024 1024 500 896 12320 0.797056 0.739328 7.31296 50.0069 58.9264 59.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 580 0.001024 512 215 640 4480 1.03094 0.368736 1.58986 23.7475 26.8628 26.9751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1320 0.000512 2048 580 1280 25760 2.89798 3.4263 41.249 109.638 157.283 157.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 740 3.2e-05 1024 315 448 215040 119.221 26.3171 207.423 818.275 1171.49 1171.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1410 0.000128 4096 700 3776 100800 38.835 28.3853 736.668 837.401 1641.4 1641.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1470 0.000512 4096 50 128 37800 6.58432 8.36378 208.942 223.929 223.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1570 0.000512 1024 620 896 28000 2.32736 1.6217 16.428 51.6303 72.1028 72.1961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 570 0.000512 2048 152 1984 22272 4.92096 3.57786 123.33 104.779 236.717 236.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1650 0.000512 1024 410 1600 33664 1.43635 1.67245 56.8876 52.4329 112.5 112.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 830 3.2e-05 2048 330 1664 311296 184.808 55.8823 1571.37 1671.01 3483.29 3483.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1200 0.001024 1024 500 896 12800 0.803296 0.751744 16.5565 51.3215 69.5046 69.5823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 580 0.001024 512 215 640 6656 1.05325 0.387264 3.11341 25.6782 30.3606 30.4722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1320 0.000512 2048 580 1280 26368 2.89178 3.41562 96.4383 104.732 207.549 207.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 740 3.2e-05 1024 315 448 237568 118.01 26.8152 216.334 835.712 1197.1 1197.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1410 0.000128 4096 700 3776 102144 38.5462 28.3451 1750.6 838.568 2656.17 2656.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1470 0.000512 4096 50 128 38144 6.61344 20.2262 209.573 236.456 236.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1570 0.000512 1024 620 896 28928 2.33818 1.66742 39.62 52.4919 96.2142 96.3202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 570 0.000512 2048 152 1984 22016 4.95568 3.59427 88.3795 105.904 202.945 203.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1650 0.000512 1024 410 1600 33536 1.4409 1.67574 37.8114 52.9962 93.9947 94.0695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 830 3.2e-05 2048 330 1664 311296 184.626 55.9841 1047.99 1686.52 2975.34 2975.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1200 0.001024 1024 500 896 12544 0.796576 0.74496 10.8968 51.2875 63.8001 63.8792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 580 0.001024 512 215 640 5120 1.03245 0.368576 1.73034 25.1433 28.4068 28.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1320 0.000512 2048 580 1280 26368 2.89997 3.41978 64.2264 109.738 180.356 180.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 740 3.2e-05 1024 315 448 229376 119.628 26.8268 140.104 843.348 1130.15 1130.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1410 0.000128 4096 700 3776 101376 38.5068 28.3225 1162.25 843.814 2073 2073.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1470 0.000512 4096 50 128 38016 6.61709 13.6724 211.139 231.472 231.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1570 0.000512 1024 620 896 28672 2.3495 1.67178 26.2287 53.0119 83.3639 83.4594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 570 0.000512 2048 152 1984 21504 4.90096 3.52698 76.7366 103.759 189.031 189.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1650 0.000512 1024 410 1600 33408 1.44163 1.66579 31.1125 52.4439 86.735 86.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 830 3.2e-05 2048 330 1664 294912 185.976 55.1567 823.376 1649.66 2714.38 2714.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1200 0.001024 1024 500 896 12288 0.795296 0.74752 8.76109 50.1025 60.4805 60.5613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 580 0.001024 512 215 640 4608 1.05034 0.371808 1.59626 25.0915 28.2392 28.3497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1320 0.000512 2048 580 1280 26112 2.89187 3.41696 52.3519 113.41 172.143 172.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 740 3.2e-05 1024 315 448 221184 119.076 26.438 112.677 824.944 1083.38 1083.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1410 0.000128 4096 700 3776 101376 38.6171 28.3229 968.099 838.025 1873.17 1873.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1470 0.000512 4096 50 128 38016 6.61914 11.3854 209.613 227.658 227.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1570 0.000512 1024 620 896 28416 2.32646 1.64045 21.5267 51.9433 77.5375 77.6327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 570 0.000512 2048 152 1984 20480 5.07344 3.47098 68.1396 102.489 179.287 179.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1650 0.000512 1024 410 1600 32768 1.42922 1.64454 28.1373 51.9763 83.2611 83.3348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 830 3.2e-05 2048 330 1664 311296 184.659 55.9759 795.61 1670.67 2707.13 2707.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1200 0.001024 1024 500 896 12288 0.796288 0.739328 7.81805 49.8276 59.2519 59.3291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 580 0.001024 512 215 640 4096 1.06726 0.374528 1.62336 25.1228 28.3153 28.4326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1320 0.000512 2048 580 1280 25600 2.87635 3.36902 47.505 115.055 168.881 168.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 740 3.2e-05 1024 315 448 229376 119.668 26.827 107.133 835.511 1089.38 1089.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1410 0.000128 4096 700 3776 101376 38.5673 28.3402 885.886 837.098 1790 1790.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1470 0.000512 4096 50 128 37888 6.60922 11.6204 209.123 227.397 227.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1570 0.000512 1024 620 896 27648 2.30566 1.6144 19.3682 51.3041 74.6948 74.7909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 570 0.000512 2048 152 1984 21760 5.0943 3.54803 67.9629 104.108 180.824 180.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1650 0.000512 1024 410 1600 32640 1.43123 1.65251 26.2001 52.0979 81.4545 81.5288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 830 3.2e-05 2048 330 1664 286720 188.374 55.1704 677.594 1650.02 2571.38 2571.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1200 0.001024 1024 500 896 12160 0.801696 0.74848 7.10723 51.3271 60.0563 60.1336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 580 0.001024 512 215 640 5120 1.01498 0.362592 1.84704 23.7728 27.1289 27.2364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1320 0.000512 2048 580 1280 25600 2.87334 3.40646 43.372 112.458 162.183 162.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 740 3.2e-05 1024 315 448 204800 122.285 26.4356 88.7867 825.121 1062.87 1063.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1410 0.000128 4096 700 3776 99840 38.5269 28.2831 803.686 833.229 1703.83 1703.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1470 0.000512 4096 50 128 37760 6.59264 10.7587 208.925 226.32 226.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1570 0.000512 1024 620 896 28160 2.33485 1.65069 18.4636 52.1123 74.6602 74.7539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 570 0.000512 2048 152 1984 21504 5.11731 3.54883 64.7772 104.29 177.846 177.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1650 0.000512 1024 410 1600 33024 1.43898 1.65315 24.4711 52.1966 79.8307 79.9048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 16 64 830 3.2e-05 2048 330 1664 294912 186.083 55.0564 656.053 1650.39 2547.81 2548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1200 0.001024 1024 500 896 11520 0.77824 0.727072 7.09834 49.3283 58.0069 58.0812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 580 0.001024 512 215 640 3072 1.09978 0.376448 1.69222 25.2148 28.5136 28.6228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1320 0.000512 2048 580 1280 25344 2.88973 3.384 41.5145 115.726 163.591 163.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 740 3.2e-05 1024 315 448 196608 117.149 25.8082 174.386 792.332 1109.93 1110.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1410 0.000128 4096 700 3776 99840 38.6676 28.3037 759.375 835.042 1661.5 1661.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1470 0.000512 4096 50 128 37632 6.57037 9.27133 208.609 224.497 224.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1570 0.000512 1024 620 896 27648 2.35485 1.65347 16.6865 52.2132 73.0093 73.1039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 570 0.000512 2048 152 2048 19968 5.02816 3.5815 113.352 105.019 227.09 227.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1650 0.000512 1024 410 1664 33120 1.44794 1.67088 52.5419 52.5602 108.294 108.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 830 3.2e-05 2048 330 1664 259072 203.493 56.0594 1858.18 1676.99 3794.96 3795.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1200 0.001024 1024 500 896 12864 0.799808 0.74752 20.0646 51.3114 72.9955 73.0737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 580 0.001024 512 215 640 6912 1.0424 0.38768 2.83082 25.6489 30.0496 30.1609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1320 0.000512 2048 580 1280 26432 2.91658 3.41926 125.079 104.975 236.462 236.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 740 3.2e-05 1024 315 512 192512 128.452 26.9099 270.184 838.714 1264.51 1264.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1410 0.000128 4096 700 3840 100864 38.8912 28.3755 2666.72 838.897 3573.02 3573.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1470 0.000512 4096 50 128 38224 6.62662 31.4327 209.806 247.91 247.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1570 0.000512 1024 620 896 28928 2.35219 1.6896 47.4612 52.5725 104.178 104.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 570 0.000512 2048 152 2048 19840 5.01376 3.5791 114.221 104.706 227.634 227.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1650 0.000512 1024 410 1664 33024 1.4377 1.66758 57.9823 52.4848 113.646 113.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 830 3.2e-05 2048 330 1664 258048 202.345 56.0424 1389.12 1676.74 3324.47 3324.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1200 0.001024 1024 500 896 12800 0.800352 0.747424 16.1677 51.286 69.0733 69.1487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 580 0.001024 512 215 640 6912 1.04214 0.38912 3.15632 25.6554 30.3696 30.4813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1320 0.000512 2048 580 1280 26368 2.89197 3.42016 96.5498 104.831 207.767 207.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 740 3.2e-05 1024 315 512 188416 128.079 26.8145 241.945 835.847 1232.93 1233.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1410 0.000128 4096 700 3840 100736 38.6783 28.3341 1852.57 839.381 2759.07 2759.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1470 0.000512 4096 50 128 38208 6.62528 19.6254 209.782 236.074 236.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1570 0.000512 1024 620 896 28800 2.33619 1.66829 39.511 52.4086 96.0253 96.1225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 570 0.000512 2048 152 2048 19712 5.03411 3.57507 80.8636 104.705 194.287 194.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1650 0.000512 1024 410 1664 32896 1.44118 1.6689 37.4421 52.4025 93.0276 93.1041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 830 3.2e-05 2048 330 1664 253952 203.311 55.8533 983.926 1669.93 2913.25 2913.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1200 0.001024 1024 500 896 12800 0.8064 0.749568 10.4548 51.3015 63.3821 63.4615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 580 0.001024 512 215 640 6656 1.05046 0.386976 2.22826 25.6717 29.4662 29.5872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1320 0.000512 2048 580 1280 26240 2.88768 3.41395 62.1779 110.838 179.391 179.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 740 3.2e-05 1024 315 512 188416 128.231 26.8285 212.942 835.069 1203.32 1203.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1410 0.000128 4096 700 3840 100608 38.7691 28.3641 1317.99 838.554 2223.79 2223.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1470 0.000512 4096 50 128 38144 6.61811 12.6043 209.431 228.695 228.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1570 0.000512 1024 620 896 28672 2.3425 1.67046 25.9514 52.4105 82.473 82.5692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 570 0.000512 2048 152 2048 19584 5.00224 3.5704 68.6281 104.464 181.773 181.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1650 0.000512 1024 410 1664 32832 1.43536 1.66493 30.6975 52.2789 86.1488 86.2245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 830 3.2e-05 2048 330 1664 251904 202.585 55.6749 850.314 1664.74 2773.53 2773.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1200 0.001024 1024 500 896 12672 0.804736 0.750496 8.40336 51.2626 61.2963 61.3726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 580 0.001024 512 215 640 6144 1.0544 0.382976 1.90358 25.5207 28.9915 29.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1320 0.000512 2048 580 1280 26112 2.89587 3.40992 50.0199 114.375 170.771 170.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 740 3.2e-05 1024 315 512 172032 129.362 26.4274 185.346 824.824 1166.2 1166.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1410 0.000128 4096 700 3840 100224 38.7387 28.3474 1136.64 836.947 2040.78 2040.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1470 0.000512 4096 50 128 38112 6.61475 10.2625 209.46 226.381 226.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1570 0.000512 1024 620 896 28416 2.34198 1.65926 20.6192 52.2878 77.0103 77.1069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 570 0.000512 2048 152 2048 19456 5.25728 3.5879 62.3132 104.893 176.161 176.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1650 0.000512 1024 410 1664 32768 1.44419 1.67136 26.9145 52.4916 82.5909 82.6675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 830 3.2e-05 2048 330 1664 253952 203.587 55.8656 824.318 1670.34 2754.33 2754.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1200 0.001024 1024 500 896 12544 0.79376 0.747872 7.81638 49.9988 59.4282 59.5032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 580 0.001024 512 215 640 5120 1.03475 0.37216 1.60291 23.9821 27.1205 27.2369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1320 0.000512 2048 580 1280 26112 2.90522 3.42234 114.454 115.141 235.994 236.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 740 3.2e-05 1024 315 512 180224 130.011 26.8412 190.54 835.461 1183.1 1183.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1410 0.000128 4096 700 3840 99840 38.7334 28.3197 1047.3 835.74 1950.2 1950.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1470 0.000512 4096 50 128 38016 6.61334 10.2037 209.121 225.982 226.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1570 0.000512 1024 620 896 28672 2.34701 1.67181 19.3485 52.5044 75.9748 76.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 570 0.000512 2048 152 2048 19200 5.2369 3.52416 59.3259 103.677 171.878 171.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1650 0.000512 1024 410 1664 32640 1.43725 1.66115 24.5408 52.3094 80.0207 80.0978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 830 3.2e-05 2048 330 1664 256000 203.388 55.9988 796.039 1677.13 2732.77 2732.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1200 0.001024 1024 500 896 12480 0.79376 0.741216 7.19818 50.0572 58.8627 58.9411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 580 0.001024 512 215 640 6400 1.04829 0.385024 1.86333 25.5772 29.0045 29.1143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1320 0.000512 2048 580 1280 25920 2.8928 3.40582 112.78 117.512 236.664 236.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 740 3.2e-05 1024 315 512 163840 130.801 26.4397 170.604 824.985 1153.07 1153.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1410 0.000128 4096 700 3840 99840 38.6303 28.3171 989.999 836.569 1893.62 1893.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1470 0.000512 4096 50 128 38080 6.62118 9.38189 209.786 225.832 225.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1570 0.000512 1024 620 896 28160 2.32422 1.63866 17.5601 51.8948 73.5185 73.6195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 570 0.000512 2048 152 2048 19200 5.31354 3.52662 56.2606 103.776 168.992 169.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1650 0.000512 1024 410 1664 32640 1.44077 1.67018 23.2111 52.4494 78.8421 78.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 830 3.2e-05 2048 330 1664 245760 201.847 55.1132 726.523 1649.84 2633.55 2633.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1200 0.001024 1024 500 896 12288 0.798016 0.75024 6.56691 50.1043 58.2913 58.3679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 580 0.001024 512 215 640 4608 1.0489 0.370688 1.61952 25.0813 28.2509 28.3587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1320 0.000512 2048 580 1280 26112 2.8968 3.41216 111.697 113.29 231.37 231.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 740 3.2e-05 1024 315 512 172032 129.466 26.4376 176.214 825.017 1157.38 1157.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1410 0.000128 4096 700 3840 99840 38.8672 28.3456 942.625 838.751 1848.7 1848.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1470 0.000512 4096 50 128 38016 6.61133 7.91962 209.636 224.211 224.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1570 0.000512 1024 620 896 27648 2.33939 1.64298 15.6329 51.9433 71.6565 71.7575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 570 0.000512 2048 152 2048 18816 5.34054 3.54467 51.5792 104.194 164.774 164.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1650 0.000512 1024 410 1664 32256 1.43155 1.65181 22.0098 52.1418 77.3062 77.3833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 830 3.2e-05 2048 330 1664 243712 203.301 55.2038 696.772 1655.26 2610.75 2610.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1200 0.001024 1024 500 896 12544 0.802816 0.75632 6.49526 51.2863 59.4152 59.4903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 580 0.001024 512 215 640 5376 1.00109 0.360544 1.76413 23.7101 26.9683 27.0801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1320 0.000512 2048 580 1280 25536 2.89178 3.40944 109.359 116.307 232.041 232.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 740 3.2e-05 1024 315 512 143360 131.391 26.2228 146.328 808.508 1112.69 1112.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1410 0.000128 4096 700 3840 100352 38.7562 28.3361 911.872 838.654 1817.72 1817.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1470 0.000512 4096 50 128 37856 6.58832 29.5813 208.921 245.137 245.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1570 0.000512 1024 620 896 27776 2.34826 1.64672 15.0628 52.1544 71.314 71.4143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 570 0.000512 2048 152 2048 18432 5.2824 3.47251 47.5124 102.451 158.832 158.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1650 0.000512 1024 410 1664 32256 1.42746 1.64554 20.7116 51.9577 75.8154 75.8905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 830 3.2e-05 2048 330 1664 245760 205.325 56.0988 681.77 1669.99 2613.41 2613.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1200 0.001024 1024 500 896 12288 0.793632 0.737312 5.48659 49.8184 56.9103 56.9876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 580 0.001024 512 215 640 4096 1.06816 0.371488 1.80864 25.1108 28.488 28.5982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1320 0.000512 2048 580 1280 25600 2.88202 3.3751 108.881 115.171 230.387 230.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 740 3.2e-05 1024 315 512 163840 132.441 26.8244 166.218 835.106 1160.84 1161.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1410 0.000128 4096 700 3840 99328 38.8273 28.332 873.188 836.098 1776.55 1776.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1470 0.000512 4096 50 128 37888 6.61533 29.6814 209.039 245.38 245.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1570 0.000512 1024 620 896 27648 2.31162 1.62182 14.0335 51.2898 69.3577 69.4512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 570 0.000512 2048 152 1980 21504 5.10422 3.5496 73.4555 104.203 186.417 186.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1650 0.000512 1024 410 1620 33152 1.4336 1.64864 19.5486 52.1485 74.8479 74.9254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 830 3.2e-05 2048 330 1620 301056 185.994 55.1991 1883.47 1655.4 3780.29 3780.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1200 0.001024 1024 500 900 12544 0.79872 0.75776 19.6011 51.2931 72.5232 72.5963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 580 0.001024 512 215 660 3584 1.04589 0.363488 1.15091 23.7094 26.3983 26.5068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1320 0.000512 2048 580 1260 25984 2.88563 3.41024 107.173 106.494 220.034 220.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 740 3.2e-05 1024 315 420 200704 120.554 26.2212 223.726 808.744 1179.49 1179.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1410 0.000128 4096 700 3780 100352 38.843 28.3301 2646.33 838.379 3551.99 3552.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1470 0.000512 4096 50 180 37632 6.61344 40.5858 209.525 256.767 256.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1570 0.000512 1024 620 900 28672 2.32682 1.65005 13.5555 52.1647 69.8083 69.8945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 570 0.000512 2048 152 1984 21504 5.09782 3.55213 71.0343 104.103 183.902 184.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1650 0.000512 1024 410 1600 33152 1.43101 1.64925 19.0853 52.0977 74.3356 74.4137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 830 3.2e-05 2048 330 1664 301056 186.016 55.2837 1878.47 1653.84 3773.84 3774.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1200 0.001024 1024 500 896 12544 0.799648 0.755712 18.8254 51.2628 71.7184 71.7914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 580 0.001024 512 215 640 5376 0.998848 0.363392 1.44157 23.7039 26.6356 26.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1320 0.000512 2048 580 1280 25984 2.89587 3.41555 104.872 105.923 217.181 217.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 740 3.2e-05 1024 315 448 200704 120.466 26.2205 211.908 807.986 1166.83 1167.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1410 0.000128 4096 700 3776 101248 38.632 28.3455 825.32 837.49 1729.9 1730.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1470 0.000512 4096 50 128 37856 6.59184 28.6024 208.743 243.979 244.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1570 0.000512 1024 620 896 28672 2.3263 1.64883 13.5919 52.1149 69.7809 69.8669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 570 0.000512 2048 152 2000 20160 5.12208 3.4816 69.2107 103.07 180.995 181.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1650 0.000512 1024 410 1600 33040 1.44499 1.66106 19.5188 52.3377 75.0327 75.1086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 830 3.2e-05 2048 330 1650 304640 183.177 54.888 1998.06 1635.02 3871.37 3871.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1200 0.001024 1024 500 850 12320 0.796736 0.743424 18.1186 49.9898 69.7218 69.7999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 580 0.001024 512 215 650 4480 1.03011 0.364544 1.36141 23.7393 26.6265 26.7366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1320 0.000512 2048 580 1250 26320 2.90138 3.42822 107.033 104.526 217.96 218.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 740 3.2e-05 1024 315 450 215040 119.595 26.3262 248.389 817.63 1212.19 1212.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1410 0.000128 4096 700 3750 100800 38.9105 28.3981 838.049 836.722 1742.18 1742.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1470 0.000512 4096 50 150 37800 6.61392 34.5313 209.523 250.711 250.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1570 0.000512 1024 620 900 28000 2.32582 1.62406 13.6324 51.5932 69.2898 69.3762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 570 0.000512 2048 152 1968 20160 5.11734 3.48099 68.5835 103.118 180.41 180.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1650 0.000512 1024 410 1584 33040 1.44323 1.65862 19.2391 52.3619 74.7739 74.8506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 830 3.2e-05 2048 330 1632 304640 182.905 54.8145 1979.6 1635.84 3853.39 3853.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1200 0.001024 1024 500 864 12320 0.795584 0.739328 18.3625 50.0005 69.9693 70.0484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 580 0.001024 512 215 624 4480 1.0272 0.364512 1.37715 23.749 26.6472 26.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1320 0.000512 2048 580 1248 26320 2.91021 3.44422 110.955 104.581 221.962 222.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 740 3.2e-05 1024 315 432 215040 119.627 26.3192 249.245 818.398 1213.84 1214.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1410 0.000128 4096 700 3744 99680 39.1654 28.375 2613.92 837.142 3518.71 3518.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1470 0.000512 4096 50 144 37800 6.61709 32.854 209.432 248.944 249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1570 0.000512 1024 620 912 28000 2.33027 1.62438 13.3203 51.6248 69.0121 69.0936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 570 0.000512 2048 152 1984 22528 5.11728 3.58659 78.1713 104.962 191.956 192.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1650 0.000512 1024 410 1568 33536 1.44358 1.67322 21.6269 52.5285 77.3417 77.4203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 830 3.2e-05 2048 330 1632 311296 186.104 55.9724 1971.27 1671.48 3885.05 3885.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1200 0.001024 1024 500 864 12544 0.79872 0.741536 18.6108 50.0176 70.2399 70.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 580 0.001024 512 215 640 6144 1.00509 0.370048 1.4487 23.9891 26.9381 27.0581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1320 0.000512 2048 580 1248 26624 2.9152 3.42067 109.786 104.919 221.113 221.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 740 3.2e-05 1024 315 416 278528 110.913 26.8264 302.327 835.862 1276.17 1276.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1410 0.000128 4096 700 3744 101888 38.6278 28.3226 2625.86 837.256 3530.18 3530.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1470 0.000512 4096 50 128 38016 6.61085 28.4918 209.271 244.419 244.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1570 0.000512 1024 620 896 29184 2.34845 1.67245 41.9394 52.5509 98.6244 98.7116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 570 0.000512 2048 152 1984 21120 4.9521 3.56426 78.2388 104.463 191.331 191.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1650 0.000512 1024 410 1568 32640 1.43552 1.66502 32.0399 52.2733 87.4834 87.5587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 830 3.2e-05 2048 330 1632 307200 182.497 55.1322 1244.38 1649.29 3131.53 3131.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1200 0.001024 1024 500 864 11520 0.772448 0.719488 26.94 49.1909 77.6966 77.7732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 12 20 32 580 0.001024 512 215 640 0 0.31744 0.004928 21.1142 21.5163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1320 0.000512 2048 580 1248 25920 2.86938 3.77242 157.733 125.534 290.081 268.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 740 3.2e-05 1024 315 416 245760 114.492 26.4398 274.811 824.84 1240.84 1241.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1410 0.000128 4096 700 3744 101760 38.5028 28.3368 1356.3 837.002 2260.25 2260.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1470 0.000512 4096 50 128 37440 6.5495 42.0256 207.921 256.543 256.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1570 0.000512 1024 620 896 28800 2.33875 1.66368 23.3998 52.2832 79.7875 79.879
