{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729136570485 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729136570485 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 17 14:42:50 2024 " "Processing started: Thu Oct 17 14:42:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729136570485 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729136570485 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart_project -c uart_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart_project -c uart_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729136570485 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1729136570673 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1729136570673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.sv" "" { Text "C:/Users/lykan/MTRX3700_Major/uart_project/uart_tx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729136575049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729136575049 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "top_level.sv(20) " "Verilog HDL Module Instantiation warning at top_level.sv(20): ignored dangling comma in List of Port Connections" {  } { { "top_level.sv" "" { Text "C:/Users/lykan/MTRX3700_Major/uart_project/top_level.sv" 20 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1729136575049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.sv" "" { Text "C:/Users/lykan/MTRX3700_Major/uart_project/top_level.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729136575049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729136575049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_uart_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file arduino_uart_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arduino_uart_tb " "Found entity 1: arduino_uart_tb" {  } { { "arduino_uart_tb.sv" "" { Text "C:/Users/lykan/MTRX3700_Major/uart_project/arduino_uart_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729136575049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729136575049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_uart_buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file arduino_uart_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arduino_uart_buffer " "Found entity 1: arduino_uart_buffer" {  } { { "arduino_uart_buffer.sv" "" { Text "C:/Users/lykan/MTRX3700_Major/uart_project/arduino_uart_buffer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729136575049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729136575049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_top_level.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_top_level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_top_level " "Found entity 1: tb_top_level" {  } { { "tb_top_level.sv" "" { Text "C:/Users/lykan/MTRX3700_Major/uart_project/tb_top_level.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729136575049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729136575049 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1729136575080 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..8\] top_level.sv(6) " "Output port \"LEDR\[17..8\]\" at top_level.sv(6) has no driver" {  } { { "top_level.sv" "" { Text "C:/Users/lykan/MTRX3700_Major/uart_project/top_level.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1729136575080 "|top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_uart_buffer arduino_uart_buffer:u_rx " "Elaborating entity \"arduino_uart_buffer\" for hierarchy \"arduino_uart_buffer:u_rx\"" {  } { { "top_level.sv" "u_rx" { Text "C:/Users/lykan/MTRX3700_Major/uart_project/top_level.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729136575096 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 arduino_uart_buffer.sv(58) " "Verilog HDL assignment warning at arduino_uart_buffer.sv(58): truncated value with size 32 to match size of target (3)" {  } { { "arduino_uart_buffer.sv" "" { Text "C:/Users/lykan/MTRX3700_Major/uart_project/arduino_uart_buffer.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729136575096 "|top_level|arduino_uart_buffer:u_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 arduino_uart_buffer.sv(62) " "Verilog HDL assignment warning at arduino_uart_buffer.sv(62): truncated value with size 32 to match size of target (1)" {  } { { "arduino_uart_buffer.sv" "" { Text "C:/Users/lykan/MTRX3700_Major/uart_project/arduino_uart_buffer.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729136575096 "|top_level|arduino_uart_buffer:u_rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arduino_data\[0\] arduino_uart_buffer.sv(63) " "Inferred latch for \"arduino_data\[0\]\" at arduino_uart_buffer.sv(63)" {  } { { "arduino_uart_buffer.sv" "" { Text "C:/Users/lykan/MTRX3700_Major/uart_project/arduino_uart_buffer.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729136575096 "|top_level|arduino_uart_buffer:u_rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arduino_data\[1\] arduino_uart_buffer.sv(63) " "Inferred latch for \"arduino_data\[1\]\" at arduino_uart_buffer.sv(63)" {  } { { "arduino_uart_buffer.sv" "" { Text "C:/Users/lykan/MTRX3700_Major/uart_project/arduino_uart_buffer.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729136575096 "|top_level|arduino_uart_buffer:u_rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arduino_data\[2\] arduino_uart_buffer.sv(63) " "Inferred latch for \"arduino_data\[2\]\" at arduino_uart_buffer.sv(63)" {  } { { "arduino_uart_buffer.sv" "" { Text "C:/Users/lykan/MTRX3700_Major/uart_project/arduino_uart_buffer.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729136575096 "|top_level|arduino_uart_buffer:u_rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arduino_data\[3\] arduino_uart_buffer.sv(63) " "Inferred latch for \"arduino_data\[3\]\" at arduino_uart_buffer.sv(63)" {  } { { "arduino_uart_buffer.sv" "" { Text "C:/Users/lykan/MTRX3700_Major/uart_project/arduino_uart_buffer.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729136575096 "|top_level|arduino_uart_buffer:u_rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arduino_data\[4\] arduino_uart_buffer.sv(63) " "Inferred latch for \"arduino_data\[4\]\" at arduino_uart_buffer.sv(63)" {  } { { "arduino_uart_buffer.sv" "" { Text "C:/Users/lykan/MTRX3700_Major/uart_project/arduino_uart_buffer.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729136575096 "|top_level|arduino_uart_buffer:u_rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arduino_data\[5\] arduino_uart_buffer.sv(63) " "Inferred latch for \"arduino_data\[5\]\" at arduino_uart_buffer.sv(63)" {  } { { "arduino_uart_buffer.sv" "" { Text "C:/Users/lykan/MTRX3700_Major/uart_project/arduino_uart_buffer.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729136575096 "|top_level|arduino_uart_buffer:u_rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arduino_data\[6\] arduino_uart_buffer.sv(63) " "Inferred latch for \"arduino_data\[6\]\" at arduino_uart_buffer.sv(63)" {  } { { "arduino_uart_buffer.sv" "" { Text "C:/Users/lykan/MTRX3700_Major/uart_project/arduino_uart_buffer.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729136575096 "|top_level|arduino_uart_buffer:u_rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arduino_data\[7\] arduino_uart_buffer.sv(63) " "Inferred latch for \"arduino_data\[7\]\" at arduino_uart_buffer.sv(63)" {  } { { "arduino_uart_buffer.sv" "" { Text "C:/Users/lykan/MTRX3700_Major/uart_project/arduino_uart_buffer.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729136575096 "|top_level|arduino_uart_buffer:u_rx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:u_tx " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:u_tx\"" {  } { { "top_level.sv" "u_tx" { Text "C:/Users/lykan/MTRX3700_Major/uart_project/top_level.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729136575111 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_tx.sv(21) " "Verilog HDL assignment warning at uart_tx.sv(21): truncated value with size 32 to match size of target (1)" {  } { { "uart_tx.sv" "" { Text "C:/Users/lykan/MTRX3700_Major/uart_project/uart_tx.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729136575111 "|top_level|uart_tx:u_tx"}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_received u_rx " "Port \"data_received\" does not exist in macrofunction \"u_rx\"" {  } { { "top_level.sv" "u_rx" { Text "C:/Users/lykan/MTRX3700_Major/uart_project/top_level.sv" 20 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729136575127 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1729136575127 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4712 " "Peak virtual memory: 4712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729136575158 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 17 14:42:55 2024 " "Processing ended: Thu Oct 17 14:42:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729136575158 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729136575158 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729136575158 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1729136575158 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 7 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 7 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1729136575721 ""}
