Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (lin64) Build 3788238 Tue Feb 21 19:59:23 MST 2023
| Date         : Sun Jul  7 14:16:54 2024
| Host         : uftrig01 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_utilization -file apex_control_mgt_top_utilization_synth.rpt -pb apex_control_mgt_top_utilization_synth.pb
| Design       : apex_control_mgt_top
| Device       : xck26-sfvc784-2LV-c
| Speed File   : -2LV
| Design State : Synthesized
-----------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+-------------------------+------+-------+------------+-----------+-------+
|        Site Type        | Used | Fixed | Prohibited | Available | Util% |
+-------------------------+------+-------+------------+-----------+-------+
| CLB LUTs*               |  227 |     0 |          0 |    117120 |  0.19 |
|   LUT as Logic          |  227 |     0 |          0 |    117120 |  0.19 |
|   LUT as Memory         |    0 |     0 |          0 |     57600 |  0.00 |
| CLB Registers           |  376 |     0 |          0 |    234240 |  0.16 |
|   Register as Flip Flop |  376 |     0 |          0 |    234240 |  0.16 |
|   Register as Latch     |    0 |     0 |          0 |    234240 |  0.00 |
| CARRY8                  |    0 |     0 |          0 |     14640 |  0.00 |
| F7 Muxes                |    0 |     0 |          0 |     58560 |  0.00 |
| F8 Muxes                |    0 |     0 |          0 |     29280 |  0.00 |
| F9 Muxes                |    0 |     0 |          0 |     14640 |  0.00 |
+-------------------------+------+-------+------------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.
Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 58    |          Yes |         Set |            - |
| 318   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| Block RAM Tile |    0 |     0 |          0 |       144 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |          0 |       144 |  0.00 |
|   RAMB18       |    0 |     0 |          0 |       288 |  0.00 |
| URAM           |    0 |     0 |          0 |        64 |  0.00 |
+----------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      1248 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


4. I/O
------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| Bonded IOB |   46 |     0 |          0 |       189 | 24.34 |
+------------+------+-------+------------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |          0 |       352 |  0.00 |
|   BUFGCE             |    0 |     0 |          0 |       112 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |          0 |        96 |  0.00 |
|   BUFG_PS            |    0 |     0 |          0 |        96 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |          0 |        32 |  0.00 |
| PLL                  |    0 |     0 |          0 |         8 |  0.00 |
| MMCM                 |    0 |     0 |          0 |         4 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| GTHE4_CHANNEL   |    0 |     0 |          0 |         4 |  0.00 |
| GTHE4_COMMON    |    0 |     0 |          0 |         1 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         2 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         2 |  0.00 |
| PCIE40E4        |    0 |     0 |          0 |         2 |  0.00 |
| PS8             |    0 |     0 |          0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |  0.00 |
| VCU             |    0 |     0 |          0 |         1 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     |  318 |            Register |
| LUT3     |   72 |                 CLB |
| FDSE     |   58 |            Register |
| LUT4     |   45 |                 CLB |
| LUT2     |   37 |                 CLB |
| LUT5     |   35 |                 CLB |
| LUT6     |   30 |                 CLB |
| INBUF    |   30 |                 I/O |
| IBUFCTRL |   30 |              Others |
| OBUF     |   16 |                 I/O |
| OBUFT    |   11 |                 I/O |
| LUT1     |    8 |                 CLB |
+----------+------+---------------------+


9. Black Boxes
--------------

+------------------------------------+------+
|              Ref Name              | Used |
+------------------------------------+------+
| design_1_zynq_ultra_ps_e_0_0       |    1 |
| design_1_xxv_ethernet_0_0          |    1 |
| design_1_xbar_5                    |    1 |
| design_1_xbar_4                    |    1 |
| design_1_xbar_3                    |    1 |
| design_1_util_vector_logic_1_3     |    1 |
| design_1_util_vector_logic_1_2     |    1 |
| design_1_util_vector_logic_1_1     |    1 |
| design_1_util_vector_logic_0_0     |    1 |
| design_1_util_reduced_logic_3_0    |    1 |
| design_1_util_reduced_logic_2_0    |    1 |
| design_1_util_reduced_logic_0_2    |    1 |
| design_1_util_reduced_logic_0_1    |    1 |
| design_1_util_reduced_logic_0_0    |    1 |
| design_1_tx_csum_0_1               |    1 |
| design_1_tdest_mapper_0_0          |    1 |
| design_1_tdest_align_0_0           |    1 |
| design_1_system_management_wiz_0_0 |    1 |
| design_1_system_ila_2_0            |    1 |
| design_1_system_ila_1_0            |    1 |
| design_1_system_ila_0_0            |    1 |
| design_1_s01_regslice_0            |    1 |
| design_1_s01_data_fifo_0           |    1 |
| design_1_s00_regslice_283          |    1 |
| design_1_s00_regslice_282          |    1 |
| design_1_s00_regslice_281          |    1 |
| design_1_s00_regslice_280          |    1 |
| design_1_s00_data_fifo_283         |    1 |
| design_1_s00_data_fifo_282         |    1 |
| design_1_s00_data_fifo_281         |    1 |
| design_1_s00_data_fifo_280         |    1 |
| design_1_reg_bank_0_0              |    1 |
| design_1_proc_sys_reset_2_0        |    1 |
| design_1_proc_sys_reset_1_0        |    1 |
| design_1_proc_sys_reset_0_3        |    1 |
| design_1_proc_sys_reset_0_2        |    1 |
| design_1_proc_sys_reset_0_1        |    1 |
| design_1_proc_sys_reset_0_0        |    1 |
| design_1_pok_alarm_0_0             |    1 |
| design_1_pkt_overflow_logic_0_0    |    1 |
| design_1_m03_regslice_0            |    1 |
| design_1_m02_regslice_0            |    1 |
| design_1_m01_regslice_0            |    1 |
| design_1_m00_regslice_0            |    1 |
| design_1_jtag_logic_0_1            |    1 |
| design_1_jtag_logic_0_0            |    1 |
| design_1_ipmb_watchdog_0_0         |    1 |
| design_1_ila_0_0                   |    1 |
| design_1_i2c_switch_dual_0_0       |    1 |
| design_1_i2c_master_0_4            |    1 |
| design_1_i2cSlave_1_0              |    1 |
| design_1_i2cSlave_0_0              |    1 |
| design_1_debug_bridge_1_0          |    1 |
| design_1_debug_bridge_0_0          |    1 |
| design_1_csum_rx_rss_0_0           |    1 |
| design_1_cntrl_strm_rd_0_0         |    1 |
| design_1_clk_wiz_0_0               |    1 |
| design_1_blk_mem_gen_0_0           |    1 |
| design_1_axisafety_2_1             |    1 |
| design_1_axisafety_2_0             |    1 |
| design_1_axisafety_1_0             |    1 |
| design_1_axis_jtag_0_0             |    1 |
| design_1_axis_data_fifo_5_0        |    1 |
| design_1_axis_data_fifo_4_0        |    1 |
| design_1_axis_data_fifo_3_0        |    1 |
| design_1_axis_data_fifo_2_0        |    1 |
| design_1_axis_data_fifo_1_0        |    1 |
| design_1_axis_data_fifo_0_0        |    1 |
| design_1_axi_mcdma_0_0             |    1 |
| design_1_axi_jtag_1_0              |    1 |
| design_1_axi_jtag_0_0              |    1 |
| design_1_axi_iic_3_1               |    1 |
| design_1_axi_iic_3_0               |    1 |
| design_1_axi_iic_2_0               |    1 |
| design_1_axi_iic_1_0               |    1 |
| design_1_axi_iic_0_0               |    1 |
| design_1_axi_gpio_1_0              |    1 |
| design_1_axi_gpio_0_1              |    1 |
| design_1_axi_gpio_0_0              |    1 |
| design_1_axi_dma_0_0               |    1 |
| design_1_axi_chip2chip_1_0         |    1 |
| design_1_axi_chip2chip_0_0         |    1 |
| design_1_axi_bram_ctrl_1_0         |    1 |
| design_1_axi_bram_ctrl_0_1         |    1 |
| design_1_axi_bram_ctrl_0_0         |    1 |
| design_1_auto_us_3                 |    1 |
| design_1_auto_us_2                 |    1 |
| design_1_auto_us_1                 |    1 |
| design_1_auto_us_0                 |    1 |
| design_1_auto_pc_9                 |    1 |
| design_1_auto_pc_8                 |    1 |
| design_1_auto_pc_7                 |    1 |
| design_1_auto_pc_6                 |    1 |
| design_1_auto_pc_5                 |    1 |
| design_1_auto_pc_4                 |    1 |
| design_1_auto_pc_3                 |    1 |
| design_1_auto_pc_2                 |    1 |
| design_1_auto_pc_11                |    1 |
| design_1_auto_pc_10                |    1 |
| design_1_auto_pc_1                 |    1 |
| design_1_auto_pc_0                 |    1 |
| design_1_auto_ds_2                 |    1 |
| design_1_auto_ds_1                 |    1 |
| design_1_auto_ds_0                 |    1 |
| design_1_auto_cc_5                 |    1 |
| design_1_auto_cc_4                 |    1 |
| design_1_auto_cc_3                 |    1 |
| design_1_auto_cc_2                 |    1 |
| design_1_auto_cc_1                 |    1 |
| design_1_auto_cc_0                 |    1 |
| c2c_gth_7p8125g_vio_0              |    1 |
| c2c_gth_7p8125g                    |    1 |
+------------------------------------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


