PHV ALLOCATION SUCCESSFUL
PHV Allocation
+-----------+-------+-----------------+---------------------------------------+
|Container  |Gress  |Container Slice  |Field Slice                            |
+-----------+-------+-----------------+---------------------------------------+
|B0         |I-HW   |[0]              |ingress::hdr.ethernet.$valid           |
|           |       |[1]              |ingress::Enqueue_first_tmp             |
|           |       |                 |                                       |
|...        |       |                 |                                       |
|           |       |                 |                                       |
|W0         |I-HW   |[1:0]            |ingress::hdr.ipv4.dst_addr[1:0]        |
|           |       |[31:2]           |ingress::hdr.ipv4.dst_addr[31:2]       |
|           |       |                 |                                       |
|W1         |I-HW   |                 |ingress::Enqueue_tail_tmp              |
|           |       |                 |                                       |
|W2         |I-HW   |                 |ingress::Dequeue_size_tmp              |
|           |       |                 |                                       |
|W3         |I-HW   |                 |ingress::Dequeue_head_tmp              |
|           |       |                 |                                       |
|...        |       |                 |                                       |
|           |       |                 |                                       |
|TH0        |I      |                 |ingress::hdr.ethernet.ether_type       |
|           |       |                 |                                       |
|TW0        |I      |                 |ingress::hdr.ethernet.src_addr[31:0]   |
|           |       |                 |                                       |
|...        |       |                 |                                       |
|           |       |                 |                                       |
|TH1        |I      |                 |ingress::hdr.ethernet.src_addr[47:32]  |
|           |       |                 |                                       |
|TW1        |I      |                 |ingress::hdr.ethernet.dst_addr[31:0]   |
|           |       |                 |                                       |
|...        |       |                 |                                       |
|           |       |                 |                                       |
|TH2        |I      |                 |ingress::hdr.ethernet.dst_addr[47:32]  |
|           |       |                 |                                       |
|...        |       |                 |                                       |
|           |       |                 |                                       |
+-----------+-------+-----------------+---------------------------------------+


POV Allocation (ingress):
+-----------+-----------------+------------------------------+
|Container  |Container Slice  |Field Slice                   |
+-----------+-----------------+------------------------------+
|B0         |[0]              |ingress::hdr.ethernet.$valid  |
+-----------+-----------------+------------------------------+
|           |Total Bits Used  |1 / 256 ( 0.391%)             |
|           |Pack Density     |1 / 8 ( 12.5 %)               |
+-----------+-----------------+------------------------------+

+---------------------------------------+------------+-----------+----------------+-----------------+
|Field Slice                            |Live Range  |Container  |Container Type  |Container Slice  |
+---------------------------------------+------------+-----------+----------------+-----------------+
|ingress::hdr.ethernet.dst_addr[47:32]  |[-1r, 3w]   |TH2        |TH              |                 |
|ingress::hdr.ethernet.dst_addr[31:0]   |[-1r, 3w]   |TW1        |TW              |                 |
|ingress::hdr.ethernet.src_addr[47:32]  |[-1r, 3w]   |TH1        |TH              |                 |
|ingress::hdr.ethernet.src_addr[31:0]   |[-1r, 3w]   |TW0        |TW              |                 |
|ingress::hdr.ethernet.ether_type       |[-1r, 3w]   |TH0        |TH              |                 |
|ingress::hdr.ipv4.dst_addr[1:0]        |[-1r, 3w]   |W0         |W               |[1:0]            |
|ingress::hdr.ipv4.dst_addr[31:2]       |[-1r, 3w]   |W0         |W               |[31:2]           |
|ingress::Enqueue_first_tmp             |[-1r, 3w]   |B0         |B               |[1]              |
|ingress::Enqueue_tail_tmp              |[-1r, 3w]   |W1         |W               |                 |
|ingress::Dequeue_size_tmp              |[-1r, 3w]   |W2         |W               |                 |
|ingress::Dequeue_head_tmp              |[-1r, 3w]   |W3         |W               |                 |
|ingress::hdr.ethernet.$valid           |[-1r, 3w]   |B0         |B               |[0]              |
+---------------------------------------+------------+-----------+----------------+-----------------+





PHV Allocation State

MAU Groups:
+-------------------+-----------------+---------------+----------------------+---------------------+----------------+---------------------------+--------------------------+----------------+
|     MAU Group     | Containers Used |   Bits Used   | Bits Used on Ingress | Bits Used on Egress | Bits Allocated | Bits Allocated on Ingress | Bits Allocated on Egress | Available Bits |
+-------------------+-----------------+---------------+----------------------+---------------------+----------------+---------------------------+--------------------------+----------------+
|       B0-15       |   1 ( 6.25 %)   |  2 ( 1.56 %)  |     2 ( 1.56 %)      |     0 (   0  %)     |  2 ( 1.56 %)   |        2 ( 1.56 %)        |       0 (   0  %)        |      128       |
|      B16-31       |   0 (   0  %)   |  0 (   0  %)  |     0 (   0  %)      |     0 (   0  %)     |  0 (   0  %)   |        0 (   0  %)        |       0 (   0  %)        |      128       |
|      B32-47       |   0 (   0  %)   |  0 (   0  %)  |     0 (   0  %)      |     0 (   0  %)     |  0 (   0  %)   |        0 (   0  %)        |       0 (   0  %)        |      128       |
|      B48-63       |   0 (   0  %)   |  0 (   0  %)  |     0 (   0  %)      |     0 (   0  %)     |  0 (   0  %)   |        0 (   0  %)        |       0 (   0  %)        |      128       |
+-------------------+-----------------+---------------+----------------------+---------------------+----------------+---------------------------+--------------------------+----------------+
|       H0-15       |   0 (   0  %)   |  0 (   0  %)  |     0 (   0  %)      |     0 (   0  %)     |  0 (   0  %)   |        0 (   0  %)        |       0 (   0  %)        |      256       |
|      H16-31       |   0 (   0  %)   |  0 (   0  %)  |     0 (   0  %)      |     0 (   0  %)     |  0 (   0  %)   |        0 (   0  %)        |       0 (   0  %)        |      256       |
|      H32-47       |   0 (   0  %)   |  0 (   0  %)  |     0 (   0  %)      |     0 (   0  %)     |  0 (   0  %)   |        0 (   0  %)        |       0 (   0  %)        |      256       |
|      H48-63       |   0 (   0  %)   |  0 (   0  %)  |     0 (   0  %)      |     0 (   0  %)     |  0 (   0  %)   |        0 (   0  %)        |       0 (   0  %)        |      256       |
|      H64-79       |   0 (   0  %)   |  0 (   0  %)  |     0 (   0  %)      |     0 (   0  %)     |  0 (   0  %)   |        0 (   0  %)        |       0 (   0  %)        |      256       |
|      H80-95       |   0 (   0  %)   |  0 (   0  %)  |     0 (   0  %)      |     0 (   0  %)     |  0 (   0  %)   |        0 (   0  %)        |       0 (   0  %)        |      256       |
+-------------------+-----------------+---------------+----------------------+---------------------+----------------+---------------------------+--------------------------+----------------+
|       W0-15       |   4 (  25  %)   | 128 (  25  %) |    128 (  25  %)     |     0 (   0  %)     | 128 (  25  %)  |       128 (  25  %)       |       0 (   0  %)        |      512       |
|      W16-31       |   0 (   0  %)   |  0 (   0  %)  |     0 (   0  %)      |     0 (   0  %)     |  0 (   0  %)   |        0 (   0  %)        |       0 (   0  %)        |      512       |
|      W32-47       |   0 (   0  %)   |  0 (   0  %)  |     0 (   0  %)      |     0 (   0  %)     |  0 (   0  %)   |        0 (   0  %)        |       0 (   0  %)        |      512       |
|      W48-63       |   0 (   0  %)   |  0 (   0  %)  |     0 (   0  %)      |     0 (   0  %)     |  0 (   0  %)   |        0 (   0  %)        |       0 (   0  %)        |      512       |
+-------------------+-----------------+---------------+----------------------+---------------------+----------------+---------------------------+--------------------------+----------------+
|   Usage for 8b    |   1 ( 1.56 %)   |  2 ( 0.391%)  |     2 ( 0.391%)      |     0 (   0  %)     |  2 ( 0.391%)   |        2 ( 0.391%)        |       0 (   0  %)        |      512       |
|   Usage for 16b   |   0 (   0  %)   |  0 (   0  %)  |     0 (   0  %)      |     0 (   0  %)     |  0 (   0  %)   |        0 (   0  %)        |       0 (   0  %)        |      1536      |
|   Usage for 32b   |   4 ( 6.25 %)   | 128 ( 6.25 %) |    128 ( 6.25 %)     |     0 (   0  %)     | 128 ( 6.25 %)  |       128 ( 6.25 %)       |       0 (   0  %)        |      2048      |
+-------------------+-----------------+---------------+----------------------+---------------------+----------------+---------------------------+--------------------------+----------------+
| Overall PHV Usage |   5 ( 2.23 %)   | 130 ( 3.17 %) |    130 ( 3.17 %)     |     0 (   0  %)     | 130 ( 3.17 %)  |       130 ( 3.17 %)       |       0 (   0  %)        |      4096      |
+-------------------+-----------------+---------------+----------------------+---------------------+----------------+---------------------------+--------------------------+----------------+


Tagalong Collections:
+------------+-------+--------------------+---------------------+---------------------+---------------+----------------+
|  Collection|  Gress|  8b Containers Used|  16b Containers Used|  32b Containers Used|      Bits Used|  Bits Allocated|
+------------+-------+--------------------+---------------------+---------------------+---------------+----------------+
|           0|      I|         0 (   0  %)|          3 (  50  %)|          2 (  50  %)|  112 ( 43.8 %)|   112 ( 43.8 %)|
|           1|       |         0 (   0  %)|          0 (   0  %)|          0 (   0  %)|    0 (   0  %)|     0 (   0  %)|
|           2|       |         0 (   0  %)|          0 (   0  %)|          0 (   0  %)|    0 (   0  %)|     0 (   0  %)|
|           3|       |         0 (   0  %)|          0 (   0  %)|          0 (   0  %)|    0 (   0  %)|     0 (   0  %)|
|           4|       |         0 (   0  %)|          0 (   0  %)|          0 (   0  %)|    0 (   0  %)|     0 (   0  %)|
|           5|       |         0 (   0  %)|          0 (   0  %)|          0 (   0  %)|    0 (   0  %)|     0 (   0  %)|
|           6|       |         0 (   0  %)|          0 (   0  %)|          0 (   0  %)|    0 (   0  %)|     0 (   0  %)|
|           7|       |         0 (   0  %)|          0 (   0  %)|          0 (   0  %)|    0 (   0  %)|     0 (   0  %)|
+------------+-------+--------------------+---------------------+---------------------+---------------+----------------+
|       Total|       |         0 (   0  %)|          3 ( 6.25 %)|          2 ( 6.25 %)|  112 ( 5.47 %)|   112 ( 5.47 %)|
+------------+-------+--------------------+---------------------+---------------------+---------------+----------------+



